--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -fastpaths -u 50 -v 50
-tsi brian.tsi -o brian.twr top.ncd top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report, limited to 50 items per constraint
                          unconstrained path report, limited to 50 items

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     2.989ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.954ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.AQ      Tcklo                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y28.D4      net (fanout=2)        0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y28.CMUX    Topdc                 0.338   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X18Y29.B2      net (fanout=1)        0.804   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X18Y29.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X18Y29.A3      net (fanout=1)        0.399   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X18Y29.CLK     Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.954ns (1.326ns logic, 1.628ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.877ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.842ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.AQ      Tcklo                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y28.A2      net (fanout=2)        0.596   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y28.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X19Y29.AX      net (fanout=1)        0.536   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X19Y29.CLK     Tdick                 0.063   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.842ns (0.710ns logic, 1.132ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.414ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.379ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.AQ      Tcklo                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y28.A2      net (fanout=2)        0.596   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y28.CLK     Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.379ns (0.783ns logic, 0.596ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------
Delay (hold path):      0.748ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.783ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.AQ      Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y28.A2      net (fanout=2)        0.358   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y28.CLK     Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.783ns (0.425ns logic, 0.358ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.006ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.041ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.AQ      Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y28.A2      net (fanout=2)        0.358   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y28.A       Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X19Y29.AX      net (fanout=1)        0.247   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X19Y29.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.041ns (0.436ns logic, 0.605ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.664ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.699ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.AQ      Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X18Y28.D4      net (fanout=2)        0.223   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X18Y28.CMUX    Topdc                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X18Y29.B2      net (fanout=1)        0.465   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X18Y29.B       Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X18Y29.A3      net (fanout=1)        0.207   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X18Y29.CLK     Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.699ns (0.804ns logic, 0.895ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     3.791ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.791ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.CQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X13Y31.B4      net (fanout=4)        0.883   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X13Y31.B       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X18Y30.B2      net (fanout=10)       1.367   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X18Y30.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X19Y30.CLK     net (fanout=4)        0.686   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.791ns (0.855ns logic, 2.936ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.412ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.412ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.AQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X17Y32.D2      net (fanout=8)        1.113   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X17Y32.D       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X18Y30.B3      net (fanout=1)        0.758   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X18Y30.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X19Y30.CLK     net (fanout=4)        0.686   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.412ns (0.855ns logic, 2.557ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.341ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.341ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.AQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X13Y31.B1      net (fanout=4)        0.433   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X13Y31.B       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X18Y30.B2      net (fanout=10)       1.367   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X18Y30.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X19Y30.CLK     net (fanout=4)        0.686   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.341ns (0.855ns logic, 2.486ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.309ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.309ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X18Y40.B3      net (fanout=1)        0.326   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X18Y40.B       Tilo                  0.205   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X18Y30.B4      net (fanout=10)       1.479   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X18Y30.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X19Y30.CLK     net (fanout=4)        0.686   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.309ns (0.818ns logic, 2.491ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.273ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.273ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.D3      net (fanout=8)        0.974   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.D       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X18Y30.B3      net (fanout=1)        0.758   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X18Y30.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X19Y30.CLK     net (fanout=4)        0.686   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (0.855ns logic, 2.418ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.225ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.225ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X13Y31.B3      net (fanout=4)        0.317   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X13Y31.B       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X18Y30.B2      net (fanout=10)       1.367   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X18Y30.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X19Y30.CLK     net (fanout=4)        0.686   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.225ns (0.855ns logic, 2.370ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.117ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.117ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.BQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X13Y31.B5      net (fanout=4)        0.209   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X13Y31.B       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X18Y30.B2      net (fanout=10)       1.367   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X18Y30.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X19Y30.CLK     net (fanout=4)        0.686   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.117ns (0.855ns logic, 2.262ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.948ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.948ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.AMUX    Tshcko                0.461   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X13Y31.C2      net (fanout=3)        0.603   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X13Y31.C       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X18Y30.B6      net (fanout=9)        0.734   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X18Y30.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X19Y30.CLK     net (fanout=4)        0.686   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.948ns (0.925ns logic, 2.023ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.781ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.781ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.CQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X17Y32.D1      net (fanout=8)        0.482   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X17Y32.D       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X18Y30.B3      net (fanout=1)        0.758   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X18Y30.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X19Y30.CLK     net (fanout=4)        0.686   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.781ns (0.855ns logic, 1.926ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.563ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.563ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.BQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X17Y32.D4      net (fanout=8)        0.264   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X17Y32.D       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X18Y30.B3      net (fanout=1)        0.758   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X18Y30.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X19Y30.CLK     net (fanout=4)        0.686   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.563ns (0.855ns logic, 1.708ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.481ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.481ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.BMUX    Tshcko                0.461   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X13Y31.C6      net (fanout=3)        0.136   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X13Y31.C       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X18Y30.B6      net (fanout=9)        0.734   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X18Y30.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X19Y30.CLK     net (fanout=4)        0.686   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.481ns (0.925ns logic, 1.556ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     -0.356ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.147ns (Levels of Logic = 0)
  Clock Path Skew:      1.868ns (1.323 - -0.545)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.AQ      Tcko                  0.210   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X19Y30.SR      net (fanout=11)       0.760   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X19Y30.CLK     Trck                  0.177   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.147ns (0.387ns logic, 0.760ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------
Delay (hold path):      -3.390ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.733ns (Levels of Logic = 0)
  Clock Path Skew:      4.758ns (3.791 - -0.967)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.AQ      Tcko                  0.368   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X19Y30.SR      net (fanout=11)       1.119   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X19Y30.CLK     Tremck      (-Th)    -0.246   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.733ns (0.614ns logic, 1.119ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2733 paths analyzed, 477 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.527ns.
--------------------------------------------------------------------------------
Slack (setup path):     21.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.492ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOPA0   Trcko_DOPA            1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    SLICE_X18Y11.B5      net (fanout=1)        1.693   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<8>
    SLICE_X18Y11.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
    SLICE_X18Y20.B2      net (fanout=1)        1.168   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
    SLICE_X18Y20.B       Tilo                  0.205   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.D1      net (fanout=1)        0.443   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.492ns (3.233ns logic, 5.259ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.961ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA4    Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    SLICE_X19Y32.B1      net (fanout=1)        1.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<4>
    SLICE_X19Y32.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13
    SLICE_X18Y20.B5      net (fanout=1)        1.061   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13
    SLICE_X18Y20.B       Tilo                  0.205   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.D1      net (fanout=1)        0.443   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.961ns (3.287ns logic, 4.674ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.838ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA1     Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    SLICE_X18Y11.B2      net (fanout=1)        1.039   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<10>
    SLICE_X18Y11.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
    SLICE_X18Y20.B2      net (fanout=1)        1.168   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
    SLICE_X18Y20.B       Tilo                  0.205   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.D1      net (fanout=1)        0.443   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.838ns (3.233ns logic, 4.605ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.755ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA2    Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    SLICE_X18Y26.A1      net (fanout=1)        1.245   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<2>
    SLICE_X18Y26.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_12
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_12
    SLICE_X18Y20.B3      net (fanout=1)        0.879   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_12
    SLICE_X18Y20.B       Tilo                  0.205   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.D1      net (fanout=1)        0.443   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.755ns (3.233ns logic, 4.522ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.754ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y16.BQ      Tcko                  0.408   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE
    SLICE_X19Y32.B3      net (fanout=17)       2.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<1>
    SLICE_X19Y32.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13
    SLICE_X18Y20.B5      net (fanout=1)        1.061   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13
    SLICE_X18Y20.B       Tilo                  0.205   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.D1      net (fanout=1)        0.443   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.754ns (1.845ns logic, 5.909ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.746ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA2     Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    SLICE_X18Y11.B4      net (fanout=1)        0.947   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<11>
    SLICE_X18Y11.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
    SLICE_X18Y20.B2      net (fanout=1)        1.168   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
    SLICE_X18Y20.B       Tilo                  0.205   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.D1      net (fanout=1)        0.443   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.746ns (3.233ns logic, 4.513ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.686ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA3    Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    SLICE_X18Y26.A2      net (fanout=1)        1.176   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<3>
    SLICE_X18Y26.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_12
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_12
    SLICE_X18Y20.B3      net (fanout=1)        0.879   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_12
    SLICE_X18Y20.B       Tilo                  0.205   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.D1      net (fanout=1)        0.443   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.686ns (3.233ns logic, 4.453ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.667ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y10.DOADO0   Trcko_DOA             1.650   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    SLICE_X18Y25.C3      net (fanout=1)        1.630   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<63>
    SLICE_X18Y25.C       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_16
    SLICE_X18Y25.A1      net (fanout=1)        0.451   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_16
    SLICE_X18Y25.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.D5      net (fanout=1)        0.598   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.667ns (3.033ns logic, 4.634ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.584ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA1    Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    SLICE_X18Y26.A3      net (fanout=1)        1.074   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<1>
    SLICE_X18Y26.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_12
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_12
    SLICE_X18Y20.B3      net (fanout=1)        0.879   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_12
    SLICE_X18Y20.B       Tilo                  0.205   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.D1      net (fanout=1)        0.443   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.584ns (3.233ns logic, 4.351ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.533ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA6    Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    SLICE_X19Y32.B2      net (fanout=1)        0.787   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<6>
    SLICE_X19Y32.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13
    SLICE_X18Y20.B5      net (fanout=1)        1.061   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13
    SLICE_X18Y20.B       Tilo                  0.205   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.D1      net (fanout=1)        0.443   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.533ns (3.287ns logic, 4.246ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.477ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA0     Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    SLICE_X18Y11.B6      net (fanout=1)        0.678   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<9>
    SLICE_X18Y11.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
    SLICE_X18Y20.B2      net (fanout=1)        1.168   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
    SLICE_X18Y20.B       Tilo                  0.205   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.D1      net (fanout=1)        0.443   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.477ns (3.233ns logic, 4.244ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.462ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA0    Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    SLICE_X18Y26.A5      net (fanout=1)        0.952   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<0>
    SLICE_X18Y26.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_12
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_12
    SLICE_X18Y20.B3      net (fanout=1)        0.879   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_12
    SLICE_X18Y20.B       Tilo                  0.205   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.D1      net (fanout=1)        0.443   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.462ns (3.233ns logic, 4.229ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.457ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA5     Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    SLICE_X18Y11.A2      net (fanout=1)        1.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<14>
    SLICE_X18Y11.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_14
    SLICE_X18Y20.B6      net (fanout=1)        0.732   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_14
    SLICE_X18Y20.B       Tilo                  0.205   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.D1      net (fanout=1)        0.443   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.457ns (3.233ns logic, 4.224ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.439ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA2    Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
    SLICE_X18Y28.B2      net (fanout=1)        0.903   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<56>
    SLICE_X18Y28.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_153
    SLICE_X18Y25.A2      net (fanout=1)        0.750   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_153
    SLICE_X18Y25.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.D5      net (fanout=1)        0.598   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.439ns (3.233ns logic, 4.206ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.422ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA7    Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    SLICE_X19Y32.B4      net (fanout=1)        0.676   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<7>
    SLICE_X19Y32.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13
    SLICE_X18Y20.B5      net (fanout=1)        1.061   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13
    SLICE_X18Y20.B       Tilo                  0.205   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.D1      net (fanout=1)        0.443   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.422ns (3.287ns logic, 4.135ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.421ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y16.AQ      Tcko                  0.408   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    SLICE_X19Y32.B6      net (fanout=17)       2.117   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>
    SLICE_X19Y32.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13
    SLICE_X18Y20.B5      net (fanout=1)        1.061   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13
    SLICE_X18Y20.B       Tilo                  0.205   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.D1      net (fanout=1)        0.443   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.421ns (1.845ns logic, 5.576ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.388ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y6.DOA5     Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
    SLICE_X18Y12.A2      net (fanout=1)        0.916   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<23>
    SLICE_X18Y12.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_141
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_141
    SLICE_X18Y16.A6      net (fanout=1)        0.628   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_141
    SLICE_X18Y16.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.D3      net (fanout=1)        0.656   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.388ns (3.233ns logic, 4.155ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.374ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA6     Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    SLICE_X18Y11.A1      net (fanout=1)        1.011   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<15>
    SLICE_X18Y11.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_14
    SLICE_X18Y20.B6      net (fanout=1)        0.732   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_14
    SLICE_X18Y20.B       Tilo                  0.205   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.D1      net (fanout=1)        0.443   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.374ns (3.233ns logic, 4.141ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.337ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA4    Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
    SLICE_X18Y28.B1      net (fanout=1)        0.801   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<58>
    SLICE_X18Y28.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_153
    SLICE_X18Y25.A2      net (fanout=1)        0.750   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_153
    SLICE_X18Y25.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.D5      net (fanout=1)        0.598   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.337ns (3.233ns logic, 4.104ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.286ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA5    Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    SLICE_X19Y32.B5      net (fanout=1)        0.540   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<5>
    SLICE_X19Y32.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13
    SLICE_X18Y20.B5      net (fanout=1)        1.061   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13
    SLICE_X18Y20.B       Tilo                  0.205   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.D1      net (fanout=1)        0.443   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.286ns (3.287ns logic, 3.999ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.272ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y6.DOA4     Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
    SLICE_X18Y12.A1      net (fanout=1)        0.800   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<22>
    SLICE_X18Y12.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_141
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_141
    SLICE_X18Y16.A6      net (fanout=1)        0.628   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_141
    SLICE_X18Y16.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.D3      net (fanout=1)        0.656   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.272ns (3.233ns logic, 4.039ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.246ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA5    Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
    SLICE_X18Y28.B6      net (fanout=1)        0.710   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<59>
    SLICE_X18Y28.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_153
    SLICE_X18Y25.A2      net (fanout=1)        0.750   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_153
    SLICE_X18Y25.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.D5      net (fanout=1)        0.598   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.246ns (3.233ns logic, 4.013ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.221ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA0    Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
    SLICE_X18Y25.D1      net (fanout=1)        1.137   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<54>
    SLICE_X18Y25.D       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_152
    SLICE_X18Y25.A3      net (fanout=1)        0.298   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_152
    SLICE_X18Y25.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.D5      net (fanout=1)        0.598   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.221ns (3.233ns logic, 3.988ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.163ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA3    Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
    SLICE_X18Y28.B4      net (fanout=1)        0.627   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<57>
    SLICE_X18Y28.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_153
    SLICE_X18Y25.A2      net (fanout=1)        0.750   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_153
    SLICE_X18Y25.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.D5      net (fanout=1)        0.598   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.163ns (3.233ns logic, 3.930ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.155ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y6.DOA6     Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
    SLICE_X18Y16.D2      net (fanout=1)        1.013   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<24>
    SLICE_X18Y16.D       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_142
    SLICE_X18Y16.A3      net (fanout=1)        0.298   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_142
    SLICE_X18Y16.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.D3      net (fanout=1)        0.656   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.155ns (3.233ns logic, 3.922ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.143ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOPA0   Trcko_DOPA            1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
    SLICE_X18Y25.C4      net (fanout=1)        0.906   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<62>
    SLICE_X18Y25.C       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_16
    SLICE_X18Y25.A1      net (fanout=1)        0.451   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_16
    SLICE_X18Y25.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.D5      net (fanout=1)        0.598   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.143ns (3.233ns logic, 3.910ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.142ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y6.DOPA0    Trcko_DOPA            1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
    SLICE_X18Y16.D3      net (fanout=1)        1.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<26>
    SLICE_X18Y16.D       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_142
    SLICE_X18Y16.A3      net (fanout=1)        0.298   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_142
    SLICE_X18Y16.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.D3      net (fanout=1)        0.656   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.142ns (3.233ns logic, 3.909ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.140ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y6.DOA2     Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
    SLICE_X18Y12.A3      net (fanout=1)        0.668   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<20>
    SLICE_X18Y12.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_141
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_141
    SLICE_X18Y16.A6      net (fanout=1)        0.628   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_141
    SLICE_X18Y16.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.D3      net (fanout=1)        0.656   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.140ns (3.233ns logic, 3.907ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.123ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA4     Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    SLICE_X18Y11.A5      net (fanout=1)        0.760   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<13>
    SLICE_X18Y11.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_14
    SLICE_X18Y20.B6      net (fanout=1)        0.732   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_14
    SLICE_X18Y20.B       Tilo                  0.205   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.D1      net (fanout=1)        0.443   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.123ns (3.233ns logic, 3.890ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.108ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOA0    Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
    SLICE_X18Y19.D1      net (fanout=1)        1.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<45>
    SLICE_X18Y19.D       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_151
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_151
    SLICE_X18Y19.A3      net (fanout=1)        0.298   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_151
    SLICE_X18Y19.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_151
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
    SLICE_X18Y20.D6      net (fanout=1)        0.279   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.108ns (3.233ns logic, 3.875ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.085ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA3     Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
    SLICE_X18Y16.C1      net (fanout=1)        0.790   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<30>
    SLICE_X18Y16.C       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_15
    SLICE_X18Y16.A1      net (fanout=1)        0.451   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_15
    SLICE_X18Y16.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.D3      net (fanout=1)        0.656   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.085ns (3.233ns logic, 3.852ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.079ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOPA0    Trcko_DOPA            1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    SLICE_X18Y16.B4      net (fanout=1)        1.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<17>
    SLICE_X18Y16.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132
    SLICE_X18Y16.A5      net (fanout=1)        0.169   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132
    SLICE_X18Y16.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.D3      net (fanout=1)        0.656   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.079ns (3.233ns logic, 3.846ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.072ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA3     Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    SLICE_X18Y11.A6      net (fanout=1)        0.709   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<12>
    SLICE_X18Y11.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_14
    SLICE_X18Y20.B6      net (fanout=1)        0.732   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_14
    SLICE_X18Y20.B       Tilo                  0.205   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.D1      net (fanout=1)        0.443   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.072ns (3.233ns logic, 3.839ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.056ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y6.DOA1     Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
    SLICE_X18Y16.B1      net (fanout=1)        1.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<19>
    SLICE_X18Y16.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132
    SLICE_X18Y16.A5      net (fanout=1)        0.169   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132
    SLICE_X18Y16.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.D3      net (fanout=1)        0.656   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.056ns (3.233ns logic, 3.823ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.052ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA1     Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
    SLICE_X18Y16.C2      net (fanout=1)        0.757   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<28>
    SLICE_X18Y16.C       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_15
    SLICE_X18Y16.A1      net (fanout=1)        0.451   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_15
    SLICE_X18Y16.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.D3      net (fanout=1)        0.656   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.052ns (3.233ns logic, 3.819ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.036ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y6.DOA0     Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
    SLICE_X18Y16.B3      net (fanout=1)        1.023   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<18>
    SLICE_X18Y16.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132
    SLICE_X18Y16.A5      net (fanout=1)        0.169   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132
    SLICE_X18Y16.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.D3      net (fanout=1)        0.656   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.036ns (3.233ns logic, 3.803ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.015ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA0     Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
    SLICE_X18Y16.D5      net (fanout=1)        0.873   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<27>
    SLICE_X18Y16.D       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_142
    SLICE_X18Y16.A3      net (fanout=1)        0.298   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_142
    SLICE_X18Y16.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.D3      net (fanout=1)        0.656   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.015ns (3.233ns logic, 3.782ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.999ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA4     Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
    SLICE_X18Y16.C5      net (fanout=1)        0.704   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<31>
    SLICE_X18Y16.C       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_15
    SLICE_X18Y16.A1      net (fanout=1)        0.451   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_15
    SLICE_X18Y16.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.D3      net (fanout=1)        0.656   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.999ns (3.233ns logic, 3.766ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.990ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA2     Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
    SLICE_X18Y16.C4      net (fanout=1)        0.695   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<29>
    SLICE_X18Y16.C       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_15
    SLICE_X18Y16.A1      net (fanout=1)        0.451   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_15
    SLICE_X18Y16.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.D3      net (fanout=1)        0.656   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.990ns (3.233ns logic, 3.757ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.985ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOA1    Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
    SLICE_X18Y19.D4      net (fanout=1)        1.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<46>
    SLICE_X18Y19.D       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_151
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_151
    SLICE_X18Y19.A3      net (fanout=1)        0.298   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_151
    SLICE_X18Y19.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_151
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
    SLICE_X18Y20.D6      net (fanout=1)        0.279   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.985ns (3.233ns logic, 3.752ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.985ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA6    Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
    SLICE_X18Y25.C5      net (fanout=1)        0.748   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<60>
    SLICE_X18Y25.C       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_16
    SLICE_X18Y25.A1      net (fanout=1)        0.451   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_16
    SLICE_X18Y25.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.D5      net (fanout=1)        0.598   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.985ns (3.233ns logic, 3.752ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.980ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y6.DOA7     Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
    SLICE_X18Y16.D6      net (fanout=1)        0.838   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<25>
    SLICE_X18Y16.D       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_142
    SLICE_X18Y16.A3      net (fanout=1)        0.298   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_142
    SLICE_X18Y16.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.D3      net (fanout=1)        0.656   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.980ns (3.233ns logic, 3.747ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.941ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOA3    Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
    SLICE_X18Y25.B1      net (fanout=1)        0.986   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<48>
    SLICE_X18Y25.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_145
    SLICE_X18Y25.A5      net (fanout=1)        0.169   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_145
    SLICE_X18Y25.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.D5      net (fanout=1)        0.598   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.941ns (3.233ns logic, 3.708ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.939ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y6.DOA3     Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
    SLICE_X18Y12.A6      net (fanout=1)        0.467   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<21>
    SLICE_X18Y12.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_141
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_141
    SLICE_X18Y16.A6      net (fanout=1)        0.628   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_141
    SLICE_X18Y16.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.D3      net (fanout=1)        0.656   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.939ns (3.233ns logic, 3.706ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.927ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y16.BQ      Tcko                  0.408   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE
    SLICE_X18Y28.B3      net (fanout=17)       1.833   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<1>
    SLICE_X18Y28.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_153
    SLICE_X18Y25.A2      net (fanout=1)        0.750   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_153
    SLICE_X18Y25.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.D5      net (fanout=1)        0.598   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.927ns (1.791ns logic, 5.136ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.919ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA7     Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    SLICE_X18Y16.B6      net (fanout=1)        0.906   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<16>
    SLICE_X18Y16.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132
    SLICE_X18Y16.A5      net (fanout=1)        0.169   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132
    SLICE_X18Y16.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.D3      net (fanout=1)        0.656   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.919ns (3.233ns logic, 3.686ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.915ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA7    Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
    SLICE_X18Y25.C6      net (fanout=1)        0.678   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<61>
    SLICE_X18Y25.C       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_16
    SLICE_X18Y25.A1      net (fanout=1)        0.451   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_16
    SLICE_X18Y25.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.D5      net (fanout=1)        0.598   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.915ns (3.233ns logic, 3.682ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.899ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOA7    Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
    SLICE_X18Y25.D2      net (fanout=1)        0.815   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<52>
    SLICE_X18Y25.D       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_152
    SLICE_X18Y25.A3      net (fanout=1)        0.298   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_152
    SLICE_X18Y25.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.D5      net (fanout=1)        0.598   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.899ns (3.233ns logic, 3.666ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.888ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y16.AQ      Tcko                  0.408   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    SLICE_X18Y28.B5      net (fanout=17)       1.794   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>
    SLICE_X18Y28.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_153
    SLICE_X18Y25.A2      net (fanout=1)        0.750   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_153
    SLICE_X18Y25.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.D5      net (fanout=1)        0.598   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.888ns (1.791ns logic, 5.097ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.873ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y14.DOA1    Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18
    SLICE_X18Y25.D4      net (fanout=1)        0.789   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<55>
    SLICE_X18Y25.D       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_152
    SLICE_X18Y25.A3      net (fanout=1)        0.298   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_152
    SLICE_X18Y25.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.D5      net (fanout=1)        0.598   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
    SLICE_X18Y20.CMUX    Topdc                 0.338   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X15Y31.C1      net (fanout=1)        1.350   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X15Y31.CMUX    Tilo                  0.313   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X15Y31.A2      net (fanout=1)        0.605   icon_control0<3>
    SLICE_X15Y31.CLK     Tas                   0.322   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.873ns (3.233ns logic, 3.640ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.CQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X18Y24.DX      net (fanout=2)        0.137   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X18Y24.CLK     Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.AQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    SLICE_X18Y28.A6      net (fanout=2)        0.023   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
    SLICE_X18Y28.CLK     Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.AQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE
    RAMB16_X1Y10.ADDRA11 net (fanout=9)        0.289   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<8>
    RAMB16_X1Y10.CLKA    Trckc_ADDRA (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.134ns logic, 0.289ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.443ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.BQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE
    RAMB16_X1Y10.ADDRA8  net (fanout=9)        0.309   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<5>
    RAMB16_X1Y10.CLKA    Trckc_ADDRA (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.443ns (0.134ns logic, 0.309ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.443ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.BQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE
    RAMB16_X1Y8.ADDRA8   net (fanout=9)        0.309   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<5>
    RAMB16_X1Y8.CLKA     Trckc_ADDRA (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.443ns (0.134ns logic, 0.309ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.CQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE
    RAMB16_X1Y10.ADDRA9  net (fanout=9)        0.318   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<6>
    RAMB16_X1Y10.CLKA    Trckc_ADDRA (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (0.134ns logic, 0.318ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.DQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE
    RAMB16_X1Y10.ADDRA10 net (fanout=9)        0.338   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
    RAMB16_X1Y10.CLKA    Trckc_ADDRA (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.134ns logic, 0.338ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y41.AMUX    Tshcko                0.238   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    SLICE_X18Y41.DX      net (fanout=2)        0.191   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<4>
    SLICE_X18Y41.CLK     Tckdi       (-Th)    -0.048   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.286ns logic, 0.191ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.BQ      Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    SLICE_X13Y30.AX      net (fanout=1)        0.186   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
    SLICE_X13Y30.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.293ns logic, 0.186ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.AMUX    Tshcko                0.238   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL
    SLICE_X18Y24.B4      net (fanout=2)        0.128   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<5>
    SLICE_X18Y24.CLK     Tah         (-Th)    -0.121   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<5>_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.359ns logic, 0.128ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.CMUX    Tshcko                0.238   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL
    SLICE_X18Y24.D3      net (fanout=2)        0.146   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<7>
    SLICE_X18Y24.CLK     Tah         (-Th)    -0.121   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<7>_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.359ns logic, 0.146ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.BQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE
    SLICE_X14Y31.B5      net (fanout=4)        0.076   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<5>
    SLICE_X14Y31.CLK     Tah         (-Th)    -0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<5>_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].GnH.U_MUXCY
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.434ns logic, 0.076ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    SLICE_X14Y32.B5      net (fanout=2)        0.079   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
    SLICE_X14Y32.CLK     Tah         (-Th)    -0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_XORCY
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.434ns logic, 0.079ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.514ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y41.BMUX    Tshcko                0.238   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    SLICE_X18Y41.A3      net (fanout=2)        0.155   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<5>
    SLICE_X18Y41.CLK     Tah         (-Th)    -0.121   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<5>_rt
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.514ns (0.359ns logic, 0.155ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y41.CQ      Tcko                  0.200   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    SLICE_X18Y41.BX      net (fanout=2)        0.272   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<2>
    SLICE_X18Y41.CLK     Tckdi       (-Th)    -0.048   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (0.248ns logic, 0.272ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[4].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.521ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.AQ      Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<6>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_FDRE
    SLICE_X17Y23.AX      net (fanout=3)        0.228   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<4>
    SLICE_X17Y23.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<6>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.521ns (0.293ns logic, 0.228ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[5].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.522ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.BQ      Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<6>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_FDRE
    SLICE_X17Y23.BX      net (fanout=3)        0.229   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<5>
    SLICE_X17Y23.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<6>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.522ns (0.293ns logic, 0.229ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.BQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE
    SLICE_X14Y19.B5      net (fanout=9)        0.089   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<1>
    SLICE_X14Y19.CLK     Tah         (-Th)    -0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<1>_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].GnH.U_MUXCY
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.434ns logic, 0.089ns route)
                                                       (83.0% logic, 17.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[6].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.524ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.CQ      Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<6>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_FDRE
    SLICE_X17Y23.CX      net (fanout=3)        0.231   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<6>
    SLICE_X17Y23.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<6>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (0.293ns logic, 0.231ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.524ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.BQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE
    SLICE_X14Y30.B5      net (fanout=14)       0.090   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<1>
    SLICE_X14Y30.CLK     Tah         (-Th)    -0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<1>_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (0.434ns logic, 0.090ns route)
                                                       (82.8% logic, 17.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_STAT/U_TDO (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.527ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE to U_icon_pro/U0/U_ICON/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.BQ      Tcko                  0.234   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<3>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE
    SLICE_X17Y31.A5      net (fanout=2)        0.078   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<1>
    SLICE_X17Y31.CLK     Tah         (-Th)    -0.215   U_icon_pro/U0/U_ICON/iTDO_VEC<15>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_TDO_next
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.527ns (0.449ns logic, 0.078ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y41.DQ      Tcko                  0.200   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    SLICE_X18Y41.CX      net (fanout=2)        0.281   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
    SLICE_X18Y41.CLK     Tckdi       (-Th)    -0.048   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.248ns logic, 0.281ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.BQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE
    SLICE_X14Y21.B5      net (fanout=9)        0.097   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<9>
    SLICE_X14Y21.CLK     Tah         (-Th)    -0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<9>_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_XORCY
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.434ns logic, 0.097ns route)
                                                       (81.7% logic, 18.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.BQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE
    SLICE_X14Y20.B5      net (fanout=9)        0.097   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<5>
    SLICE_X14Y20.CLK     Tah         (-Th)    -0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<5>_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].GnH.U_MUXCY
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.434ns logic, 0.097ns route)
                                                       (81.7% logic, 18.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE to U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.BQ      Tcko                  0.234   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<5>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE
    SLICE_X16Y32.B5      net (fanout=2)        0.063   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<5>
    SLICE_X16Y32.CLK     Tah         (-Th)    -0.237   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<5>
                                                       U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<5>_rt
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_XORCY
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.471ns logic, 0.063ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.BQ      Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<6>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_FDRE
    SLICE_X16Y24.B5      net (fanout=3)        0.063   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<5>
    SLICE_X16Y24.CLK     Tah         (-Th)    -0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<6>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<5>_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_XORCY
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.471ns logic, 0.063ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.535ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE to U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.BQ      Tcko                  0.234   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<3>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE
    SLICE_X16Y31.B5      net (fanout=2)        0.064   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<1>
    SLICE_X16Y31.CLK     Tah         (-Th)    -0.237   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<3>
                                                       U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<1>_rt
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.535ns (0.471ns logic, 0.064ns route)
                                                       (88.0% logic, 12.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.CQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE
    SLICE_X14Y31.C5      net (fanout=6)        0.071   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<6>
    SLICE_X14Y31.CLK     Tah         (-Th)    -0.266   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<6>_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].GnH.U_MUXCY
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.537ns (0.466ns logic, 0.071ns route)
                                                       (86.8% logic, 13.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.CQ      Tcko                  0.198   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X17Y32.BX      net (fanout=8)        0.281   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X17Y32.CLK     Tckdi       (-Th)    -0.059   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.257ns logic, 0.281ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.DQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    SLICE_X12Y22.DI      net (fanout=1)        0.305   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
    SLICE_X12Y22.CLK     Tdh         (-Th)    -0.033   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.233ns logic, 0.305ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.539ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.CQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE
    SLICE_X14Y20.C5      net (fanout=9)        0.073   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<6>
    SLICE_X14Y20.CLK     Tah         (-Th)    -0.266   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<6>_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].GnH.U_MUXCY
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.539ns (0.466ns logic, 0.073ns route)
                                                       (86.5% logic, 13.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.CQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE
    SLICE_X14Y21.C5      net (fanout=9)        0.075   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>
    SLICE_X14Y21.CLK     Tah         (-Th)    -0.266   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_XORCY
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.466ns logic, 0.075ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.CQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    SLICE_X14Y30.C5      net (fanout=14)       0.075   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>
    SLICE_X14Y30.CLK     Tah         (-Th)    -0.266   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.466ns logic, 0.075ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.542ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.CQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE
    RAMB16_X1Y10.ADDRA13 net (fanout=9)        0.408   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>
    RAMB16_X1Y10.CLKA    Trckc_ADDRA (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.542ns (0.134ns logic, 0.408ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.543ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.BQ      Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_FDRE
    SLICE_X16Y23.B5      net (fanout=3)        0.072   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<1>
    SLICE_X16Y23.CLK     Tah         (-Th)    -0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr<1>_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[3].GnH.U_MUXCY
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.543ns (0.471ns logic, 0.072ns route)
                                                       (86.7% logic, 13.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.544ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.CQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE
    SLICE_X14Y31.C5      net (fanout=6)        0.071   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<6>
    SLICE_X14Y31.CLK     Tah         (-Th)    -0.273   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<6>_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].GnH.U_MUXCY
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.544ns (0.473ns logic, 0.071ns route)
                                                       (86.9% logic, 13.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.546ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.CQ      Tcko                  0.198   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X13Y31.BX      net (fanout=4)        0.289   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X13Y31.CLK     Tckdi       (-Th)    -0.059   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.546ns (0.257ns logic, 0.289ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.546ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.CQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE
    SLICE_X14Y20.C5      net (fanout=9)        0.073   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<6>
    SLICE_X14Y20.CLK     Tah         (-Th)    -0.273   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<6>_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].GnH.U_MUXCY
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.546ns (0.473ns logic, 0.073ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.548ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.CQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    SLICE_X14Y30.C5      net (fanout=14)       0.075   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>
    SLICE_X14Y30.CLK     Tah         (-Th)    -0.273   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.548ns (0.473ns logic, 0.075ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.553ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.CQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE
    SLICE_X14Y19.C5      net (fanout=9)        0.087   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<2>
    SLICE_X14Y19.CLK     Tah         (-Th)    -0.266   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<2>_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].GnH.U_MUXCY
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.553ns (0.466ns logic, 0.087ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.554ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.198   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X15Y31.A6      net (fanout=4)        0.141   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X15Y31.CLK     Tah         (-Th)    -0.215   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.554ns (0.413ns logic, 0.141ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.BMUX    Tshcko                0.238   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    SLICE_X18Y24.C5      net (fanout=2)        0.197   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<6>
    SLICE_X18Y24.CLK     Tah         (-Th)    -0.121   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<6>_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.359ns logic, 0.197ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.557ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.BQ      Tcko                  0.198   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X13Y31.AX      net (fanout=4)        0.300   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X13Y31.CLK     Tckdi       (-Th)    -0.059   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.557ns (0.257ns logic, 0.300ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.560ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.AQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE
    RAMB16_X1Y10.ADDRA3  net (fanout=9)        0.426   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<0>
    RAMB16_X1Y10.CLKA    Trckc_ADDRA (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.560ns (0.134ns logic, 0.426ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.560ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.CQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE
    SLICE_X14Y19.C5      net (fanout=9)        0.087   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<2>
    SLICE_X14Y19.CLK     Tah         (-Th)    -0.273   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<2>_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].GnH.U_MUXCY
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.560ns (0.473ns logic, 0.087ns route)
                                                       (84.5% logic, 15.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.560ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.DQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE
    RAMB16_X1Y10.ADDRA6  net (fanout=9)        0.426   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
    RAMB16_X1Y10.CLKA    Trckc_ADDRA (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.560ns (0.134ns logic, 0.426ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.BQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    SLICE_X14Y25.CX      net (fanout=1)        0.314   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<14>
    SLICE_X14Y25.CLK     Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.248ns logic, 0.314ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.567ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.567ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.BMUX    Tshcko                0.244   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X13Y31.A3      net (fanout=3)        0.168   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X13Y31.CLK     Tah         (-Th)    -0.155   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>_rt
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.567ns (0.399ns logic, 0.168ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.568ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_STAT/U_TDO (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.568ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE to U_icon_pro/U0/U_ICON/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.234   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<3>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE
    SLICE_X17Y31.A6      net (fanout=2)        0.119   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<2>
    SLICE_X17Y31.CLK     Tah         (-Th)    -0.215   U_icon_pro/U0/U_ICON/iTDO_VEC<15>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_TDO_next
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.568ns (0.449ns logic, 0.119ns route)
                                                       (79.0% logic, 21.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.568ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.568ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.CQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE
    RAMB16_X1Y12.ADDRA9  net (fanout=9)        0.434   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<6>
    RAMB16_X1Y12.CLKA    Trckc_ADDRA (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.568ns (0.134ns logic, 0.434ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK
  Location pin: RAMB8_X0Y10.CLKAWRCLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 28.270ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0
  Logical resource: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X12Y13.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB/CLK
  Location pin: SLICE_X12Y13.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC/CLK
  Location pin: SLICE_X12Y13.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/CLK
  Location pin: SLICE_X12Y13.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X20Y21.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/CLK
  Location pin: SLICE_X20Y21.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC/CLK
  Location pin: SLICE_X20Y21.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/CLK
  Location pin: SLICE_X20Y21.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X20Y23.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/CLK
  Location pin: SLICE_X20Y23.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC/CLK
  Location pin: SLICE_X20Y23.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/CLK
  Location pin: SLICE_X20Y23.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X16Y26.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/CLK
  Location pin: SLICE_X16Y26.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC/CLK
  Location pin: SLICE_X16Y26.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/CLK
  Location pin: SLICE_X16Y26.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X12Y14.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB/CLK
  Location pin: SLICE_X12Y14.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC/CLK
  Location pin: SLICE_X12Y14.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD/CLK
  Location pin: SLICE_X12Y14.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X12Y15.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLB/CLK
  Location pin: SLICE_X12Y15.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLC/CLK
  Location pin: SLICE_X12Y15.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD/CLK
  Location pin: SLICE_X12Y15.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X12Y16.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLB/CLK
  Location pin: SLICE_X12Y16.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLC/CLK
  Location pin: SLICE_X12Y16.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLD/CLK
  Location pin: SLICE_X12Y16.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X12Y17.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB/CLK
  Location pin: SLICE_X12Y17.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLC/CLK
  Location pin: SLICE_X12Y17.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLD/CLK
  Location pin: SLICE_X12Y17.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X12Y18.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLB/CLK
  Location pin: SLICE_X12Y18.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLC/CLK
  Location pin: SLICE_X12Y18.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLD/CLK
  Location pin: SLICE_X12Y18.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X12Y19.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLB/CLK
  Location pin: SLICE_X12Y19.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLC/CLK
  Location pin: SLICE_X12Y19.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLD/CLK
  Location pin: SLICE_X12Y19.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X12Y20.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.324ns.
--------------------------------------------------------------------------------
Slack (setup paths):    11.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.289ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.447   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.C3      net (fanout=3)        0.319   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.C       Tilo                  0.204   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X13Y31.CE      net (fanout=2)        1.957   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X13Y31.CLK     Tceck                 0.362   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.289ns (1.013ns logic, 2.276ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.287ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.447   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.C3      net (fanout=3)        0.319   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.C       Tilo                  0.204   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X13Y31.CE      net (fanout=2)        1.957   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X13Y31.CLK     Tceck                 0.360   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.287ns (1.011ns logic, 2.276ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.267ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.447   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.C3      net (fanout=3)        0.319   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.C       Tilo                  0.204   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X13Y31.CE      net (fanout=2)        1.957   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X13Y31.CLK     Tceck                 0.340   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.267ns (0.991ns logic, 2.276ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.251ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.447   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.C3      net (fanout=3)        0.319   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.C       Tilo                  0.204   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X13Y31.CE      net (fanout=2)        1.957   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X13Y31.CLK     Tceck                 0.324   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.251ns (0.975ns logic, 2.276ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.243ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.447   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.C3      net (fanout=3)        0.319   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.C       Tilo                  0.204   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X13Y31.CE      net (fanout=2)        1.957   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X13Y31.CLK     Tceck                 0.316   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.243ns (0.967ns logic, 2.276ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.222ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.447   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.C3      net (fanout=3)        0.319   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.C       Tilo                  0.204   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X13Y31.CE      net (fanout=2)        1.957   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X13Y31.CLK     Tceck                 0.295   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.222ns (0.946ns logic, 2.276ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.072ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.447   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.C3      net (fanout=3)        0.319   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.C       Tilo                  0.204   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X17Y32.CE      net (fanout=2)        1.762   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X17Y32.CLK     Tceck                 0.340   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.072ns (0.991ns logic, 2.081ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.056ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.447   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.C3      net (fanout=3)        0.319   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.C       Tilo                  0.204   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X17Y32.CE      net (fanout=2)        1.762   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X17Y32.CLK     Tceck                 0.324   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (0.975ns logic, 2.081ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.048ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.447   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.C3      net (fanout=3)        0.319   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.C       Tilo                  0.204   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X17Y32.CE      net (fanout=2)        1.762   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X17Y32.CLK     Tceck                 0.316   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.048ns (0.967ns logic, 2.081ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.027ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.447   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.C3      net (fanout=3)        0.319   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.C       Tilo                  0.204   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X17Y32.CE      net (fanout=2)        1.762   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X17Y32.CLK     Tceck                 0.295   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.027ns (0.946ns logic, 2.081ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.782ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.447   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.B2      net (fanout=3)        0.465   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.B       Tilo                  0.203   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X18Y41.SR      net (fanout=2)        1.212   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X18Y41.CLK     Tsrck                 0.455   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.782ns (1.105ns logic, 1.677ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.771ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.447   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.B2      net (fanout=3)        0.465   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.B       Tilo                  0.203   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X18Y41.SR      net (fanout=2)        1.212   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X18Y41.CLK     Tsrck                 0.444   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.771ns (1.094ns logic, 1.677ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.748ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.447   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.B2      net (fanout=3)        0.465   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.B       Tilo                  0.203   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X18Y41.SR      net (fanout=2)        1.212   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X18Y41.CLK     Tsrck                 0.421   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.748ns (1.071ns logic, 1.677ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.747ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.447   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.B2      net (fanout=3)        0.465   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.B       Tilo                  0.203   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X18Y40.SR      net (fanout=2)        1.225   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X18Y40.CLK     Tsrck                 0.407   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (1.057ns logic, 1.690ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.740ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.447   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.B2      net (fanout=3)        0.465   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.B       Tilo                  0.203   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X18Y41.SR      net (fanout=2)        1.212   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X18Y41.CLK     Tsrck                 0.413   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.740ns (1.063ns logic, 1.677ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.734ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.447   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.B2      net (fanout=3)        0.465   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.B       Tilo                  0.203   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X18Y41.SR      net (fanout=2)        1.212   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X18Y41.CLK     Tsrck                 0.407   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.734ns (1.057ns logic, 1.677ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.717ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.447   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.B2      net (fanout=3)        0.465   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.B       Tilo                  0.203   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X18Y41.SR      net (fanout=2)        1.212   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X18Y41.CLK     Tsrck                 0.390   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.717ns (1.040ns logic, 1.677ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.681ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.447   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.B2      net (fanout=3)        0.465   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.B       Tilo                  0.203   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X18Y41.SR      net (fanout=2)        1.212   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X18Y41.CLK     Tsrck                 0.354   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.681ns (1.004ns logic, 1.677ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------
Slack (hold path):      1.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.324ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.B2      net (fanout=3)        0.237   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.B       Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X18Y41.SR      net (fanout=2)        0.696   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X18Y41.CLK     Tcksr       (-Th)    -0.001   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (0.391ns logic, 0.933ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.297ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.332ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.B2      net (fanout=3)        0.237   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.B       Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X18Y40.SR      net (fanout=2)        0.704   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X18Y40.CLK     Tcksr       (-Th)    -0.001   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      1.332ns (0.391ns logic, 0.941ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.337ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.B2      net (fanout=3)        0.237   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.B       Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X18Y41.SR      net (fanout=2)        0.696   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X18Y41.CLK     Tcksr       (-Th)    -0.014   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.337ns (0.404ns logic, 0.933ns route)
                                                       (30.2% logic, 69.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.337ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.B2      net (fanout=3)        0.237   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.B       Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X18Y41.SR      net (fanout=2)        0.696   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X18Y41.CLK     Tcksr       (-Th)    -0.014   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.337ns (0.404ns logic, 0.933ns route)
                                                       (30.2% logic, 69.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.346ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.B2      net (fanout=3)        0.237   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.B       Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X18Y41.SR      net (fanout=2)        0.696   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X18Y41.CLK     Tcksr       (-Th)    -0.023   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.346ns (0.413ns logic, 0.933ns route)
                                                       (30.7% logic, 69.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.348ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.B2      net (fanout=3)        0.237   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.B       Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X18Y41.SR      net (fanout=2)        0.696   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X18Y41.CLK     Tcksr       (-Th)    -0.025   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.348ns (0.415ns logic, 0.933ns route)
                                                       (30.8% logic, 69.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.328ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.363ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.B2      net (fanout=3)        0.237   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.B       Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X18Y41.SR      net (fanout=2)        0.696   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X18Y41.CLK     Tcksr       (-Th)    -0.040   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.363ns (0.430ns logic, 0.933ns route)
                                                       (31.5% logic, 68.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.334ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.369ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.B2      net (fanout=3)        0.237   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.B       Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X18Y41.SR      net (fanout=2)        0.696   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X18Y41.CLK     Tcksr       (-Th)    -0.046   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.369ns (0.436ns logic, 0.933ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.779ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.C3      net (fanout=3)        0.180   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.C       Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X17Y32.CE      net (fanout=2)        1.028   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X17Y32.CLK     Tckce       (-Th)    -0.181   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (0.571ns logic, 1.208ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.745ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.780ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.C3      net (fanout=3)        0.180   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.C       Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X17Y32.CE      net (fanout=2)        1.028   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X17Y32.CLK     Tckce       (-Th)    -0.182   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.572ns logic, 1.208ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.750ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.785ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.C3      net (fanout=3)        0.180   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.C       Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X17Y32.CE      net (fanout=2)        1.028   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X17Y32.CLK     Tckce       (-Th)    -0.187   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.785ns (0.577ns logic, 1.208ns route)
                                                       (32.3% logic, 67.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.751ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.786ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.C3      net (fanout=3)        0.180   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.C       Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X17Y32.CE      net (fanout=2)        1.028   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X17Y32.CLK     Tckce       (-Th)    -0.188   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.578ns logic, 1.208ns route)
                                                       (32.4% logic, 67.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.868ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.903ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.C3      net (fanout=3)        0.180   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.C       Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X13Y31.CE      net (fanout=2)        1.152   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X13Y31.CLK     Tckce       (-Th)    -0.181   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.903ns (0.571ns logic, 1.332ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.869ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.904ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.C3      net (fanout=3)        0.180   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.C       Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X13Y31.CE      net (fanout=2)        1.152   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X13Y31.CLK     Tckce       (-Th)    -0.182   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.904ns (0.572ns logic, 1.332ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.874ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.909ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.C3      net (fanout=3)        0.180   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.C       Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X13Y31.CE      net (fanout=2)        1.152   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X13Y31.CLK     Tckce       (-Th)    -0.187   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.909ns (0.577ns logic, 1.332ns route)
                                                       (30.2% logic, 69.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.875ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.910ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.C3      net (fanout=3)        0.180   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.C       Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X13Y31.CE      net (fanout=2)        1.152   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X13Y31.CLK     Tckce       (-Th)    -0.188   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.910ns (0.578ns logic, 1.332ns route)
                                                       (30.3% logic, 69.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.932ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.C3      net (fanout=3)        0.180   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.C       Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X13Y31.CE      net (fanout=2)        1.152   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X13Y31.CLK     Tckce       (-Th)    -0.210   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.932ns (0.600ns logic, 1.332ns route)
                                                       (31.1% logic, 68.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.898ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.933ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.C3      net (fanout=3)        0.180   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.C       Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X13Y31.CE      net (fanout=2)        1.152   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X13Y31.CLK     Tckce       (-Th)    -0.211   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.933ns (0.601ns logic, 1.332ns route)
                                                       (31.1% logic, 68.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.902ns.
--------------------------------------------------------------------------------
Slack (setup paths):    14.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.447   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.A6      net (fanout=3)        0.131   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.CLK     Tas                   0.289   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.736ns logic, 0.131ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.AQ      Tcko                  0.234   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y53.A6      net (fanout=3)        0.029   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y53.CLK     Tah         (-Th)    -0.197   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.431ns logic, 0.029ns route)
                                                       (93.7% logic, 6.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 1648 paths analyzed, 217 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     5.916ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.881ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.A4      net (fanout=8)        1.169   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X13Y31.A4      net (fanout=3)        0.868   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X17Y12.SR      net (fanout=28)       2.587   icon_control0<20>
    SLICE_X17Y12.CLK     Trck                  0.348   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.881ns (1.257ns logic, 4.624ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.892ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.857ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.A4      net (fanout=8)        1.169   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X13Y31.A4      net (fanout=3)        0.868   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X17Y12.SR      net (fanout=28)       2.587   icon_control0<20>
    SLICE_X17Y12.CLK     Trck                  0.324   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.857ns (1.233ns logic, 4.624ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.892ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.857ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X18Y40.B3      net (fanout=1)        0.326   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X18Y40.B       Tilo                  0.205   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X13Y31.A1      net (fanout=10)       1.724   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X17Y12.SR      net (fanout=28)       2.587   icon_control0<20>
    SLICE_X17Y12.CLK     Trck                  0.348   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.857ns (1.220ns logic, 4.637ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.872ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.837ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.A4      net (fanout=8)        1.169   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X13Y31.A4      net (fanout=3)        0.868   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X17Y12.SR      net (fanout=28)       2.587   icon_control0<20>
    SLICE_X17Y12.CLK     Trck                  0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.837ns (1.213ns logic, 4.624ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.870ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.835ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.A4      net (fanout=8)        1.169   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X13Y31.A4      net (fanout=3)        0.868   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X17Y12.SR      net (fanout=28)       2.587   icon_control0<20>
    SLICE_X17Y12.CLK     Trck                  0.302   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.835ns (1.211ns logic, 4.624ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.868ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.833ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X18Y40.B3      net (fanout=1)        0.326   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X18Y40.B       Tilo                  0.205   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X13Y31.A1      net (fanout=10)       1.724   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X17Y12.SR      net (fanout=28)       2.587   icon_control0<20>
    SLICE_X17Y12.CLK     Trck                  0.324   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.833ns (1.196ns logic, 4.637ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.848ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.813ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X18Y40.B3      net (fanout=1)        0.326   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X18Y40.B       Tilo                  0.205   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X13Y31.A1      net (fanout=10)       1.724   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X17Y12.SR      net (fanout=28)       2.587   icon_control0<20>
    SLICE_X17Y12.CLK     Trck                  0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.813ns (1.176ns logic, 4.637ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.846ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.811ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X18Y40.B3      net (fanout=1)        0.326   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X18Y40.B       Tilo                  0.205   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X13Y31.A1      net (fanout=10)       1.724   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X17Y12.SR      net (fanout=28)       2.587   icon_control0<20>
    SLICE_X17Y12.CLK     Trck                  0.302   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.811ns (1.174ns logic, 4.637ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.826ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.791ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.A4      net (fanout=8)        1.169   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X13Y31.A4      net (fanout=3)        0.868   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X17Y12.SR      net (fanout=28)       2.587   icon_control0<20>
    SLICE_X17Y12.CLK     Trck                  0.258   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.791ns (1.167ns logic, 4.624ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.822ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.787ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.A4      net (fanout=8)        1.169   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X13Y31.A4      net (fanout=3)        0.868   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X17Y12.SR      net (fanout=28)       2.587   icon_control0<20>
    SLICE_X17Y12.CLK     Trck                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.787ns (1.163ns logic, 4.624ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.806ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.771ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.A4      net (fanout=8)        1.169   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X13Y31.A4      net (fanout=3)        0.868   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X17Y12.SR      net (fanout=28)       2.587   icon_control0<20>
    SLICE_X17Y12.CLK     Trck                  0.238   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.771ns (1.147ns logic, 4.624ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.802ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.767ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X18Y40.B3      net (fanout=1)        0.326   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X18Y40.B       Tilo                  0.205   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X13Y31.A1      net (fanout=10)       1.724   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X17Y12.SR      net (fanout=28)       2.587   icon_control0<20>
    SLICE_X17Y12.CLK     Trck                  0.258   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.767ns (1.130ns logic, 4.637ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.801ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.766ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.A4      net (fanout=8)        1.169   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X13Y31.A4      net (fanout=3)        0.868   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X17Y12.SR      net (fanout=28)       2.587   icon_control0<20>
    SLICE_X17Y12.CLK     Trck                  0.233   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.766ns (1.142ns logic, 4.624ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.798ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.763ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X18Y40.B3      net (fanout=1)        0.326   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X18Y40.B       Tilo                  0.205   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X13Y31.A1      net (fanout=10)       1.724   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X17Y12.SR      net (fanout=28)       2.587   icon_control0<20>
    SLICE_X17Y12.CLK     Trck                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.763ns (1.126ns logic, 4.637ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.782ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.747ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X18Y40.B3      net (fanout=1)        0.326   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X18Y40.B       Tilo                  0.205   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X13Y31.A1      net (fanout=10)       1.724   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X17Y12.SR      net (fanout=28)       2.587   icon_control0<20>
    SLICE_X17Y12.CLK     Trck                  0.238   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.747ns (1.110ns logic, 4.637ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.777ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.742ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X18Y40.B3      net (fanout=1)        0.326   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X18Y40.B       Tilo                  0.205   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X13Y31.A1      net (fanout=10)       1.724   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X17Y12.SR      net (fanout=28)       2.587   icon_control0<20>
    SLICE_X17Y12.CLK     Trck                  0.233   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.742ns (1.105ns logic, 4.637ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.646ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[21].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.611ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[21].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.A4      net (fanout=8)        1.169   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X13Y31.A4      net (fanout=3)        0.868   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X14Y13.SR      net (fanout=28)       2.380   icon_control0<20>
    SLICE_X14Y13.CLK     Trck                  0.285   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<23>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[21].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.611ns (1.194ns logic, 4.417ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.635ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[20].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.600ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[20].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.A4      net (fanout=8)        1.169   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X13Y31.A4      net (fanout=3)        0.868   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X14Y13.SR      net (fanout=28)       2.380   icon_control0<20>
    SLICE_X14Y13.CLK     Trck                  0.274   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<23>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[20].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.600ns (1.183ns logic, 4.417ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.622ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[21].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.587ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[21].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X18Y40.B3      net (fanout=1)        0.326   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X18Y40.B       Tilo                  0.205   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X13Y31.A1      net (fanout=10)       1.724   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X14Y13.SR      net (fanout=28)       2.380   icon_control0<20>
    SLICE_X14Y13.CLK     Trck                  0.285   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<23>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[21].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.587ns (1.157ns logic, 4.430ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.620ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[31].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.585ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[31].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.A4      net (fanout=8)        1.169   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X13Y31.A4      net (fanout=3)        0.868   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X9Y16.SR       net (fanout=28)       2.291   icon_control0<20>
    SLICE_X9Y16.CLK      Trck                  0.348   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[31].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.585ns (1.257ns logic, 4.328ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.612ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.577ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.A4      net (fanout=8)        1.169   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X13Y31.A4      net (fanout=3)        0.868   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X14Y13.SR      net (fanout=28)       2.380   icon_control0<20>
    SLICE_X14Y13.CLK     Trck                  0.251   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<23>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.577ns (1.160ns logic, 4.417ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.611ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[20].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.576ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[20].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X18Y40.B3      net (fanout=1)        0.326   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X18Y40.B       Tilo                  0.205   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X13Y31.A1      net (fanout=10)       1.724   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X14Y13.SR      net (fanout=28)       2.380   icon_control0<20>
    SLICE_X14Y13.CLK     Trck                  0.274   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<23>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[20].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.576ns (1.146ns logic, 4.430ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.604ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[18].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.569ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[18].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.A4      net (fanout=8)        1.169   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X13Y31.A4      net (fanout=3)        0.868   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X14Y13.SR      net (fanout=28)       2.380   icon_control0<20>
    SLICE_X14Y13.CLK     Trck                  0.243   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<23>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[18].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.569ns (1.152ns logic, 4.417ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.598ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[23].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.563ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[23].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.A4      net (fanout=8)        1.169   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X13Y31.A4      net (fanout=3)        0.868   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X14Y13.SR      net (fanout=28)       2.380   icon_control0<20>
    SLICE_X14Y13.CLK     Trck                  0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<23>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[23].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.563ns (1.146ns logic, 4.417ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.596ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[31].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.561ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[31].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X18Y40.B3      net (fanout=1)        0.326   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X18Y40.B       Tilo                  0.205   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X13Y31.A1      net (fanout=10)       1.724   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X9Y16.SR       net (fanout=28)       2.291   icon_control0<20>
    SLICE_X9Y16.CLK      Trck                  0.348   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[31].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.561ns (1.220ns logic, 4.341ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.596ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.561ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.A4      net (fanout=8)        1.169   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X13Y31.A4      net (fanout=3)        0.868   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X9Y16.SR       net (fanout=28)       2.291   icon_control0<20>
    SLICE_X9Y16.CLK      Trck                  0.324   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.561ns (1.233ns logic, 4.328ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.588ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.553ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X18Y40.B3      net (fanout=1)        0.326   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X18Y40.B       Tilo                  0.205   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X13Y31.A1      net (fanout=10)       1.724   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X14Y13.SR      net (fanout=28)       2.380   icon_control0<20>
    SLICE_X14Y13.CLK     Trck                  0.251   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<23>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.553ns (1.123ns logic, 4.430ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.581ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[17].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.546ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[17].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.A4      net (fanout=8)        1.169   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X13Y31.A4      net (fanout=3)        0.868   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X14Y13.SR      net (fanout=28)       2.380   icon_control0<20>
    SLICE_X14Y13.CLK     Trck                  0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<23>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[17].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.546ns (1.129ns logic, 4.417ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.580ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[18].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.545ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[18].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X18Y40.B3      net (fanout=1)        0.326   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X18Y40.B       Tilo                  0.205   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X13Y31.A1      net (fanout=10)       1.724   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X14Y13.SR      net (fanout=28)       2.380   icon_control0<20>
    SLICE_X14Y13.CLK     Trck                  0.243   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<23>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[18].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.545ns (1.115ns logic, 4.430ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.576ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.541ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.A4      net (fanout=8)        1.169   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X13Y31.A4      net (fanout=3)        0.868   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X9Y16.SR       net (fanout=28)       2.291   icon_control0<20>
    SLICE_X9Y16.CLK      Trck                  0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.541ns (1.213ns logic, 4.328ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.574ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.539ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.A4      net (fanout=8)        1.169   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X13Y31.A4      net (fanout=3)        0.868   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X9Y16.SR       net (fanout=28)       2.291   icon_control0<20>
    SLICE_X9Y16.CLK      Trck                  0.302   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.539ns (1.211ns logic, 4.328ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.574ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[23].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.539ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[23].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X18Y40.B3      net (fanout=1)        0.326   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X18Y40.B       Tilo                  0.205   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X13Y31.A1      net (fanout=10)       1.724   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X14Y13.SR      net (fanout=28)       2.380   icon_control0<20>
    SLICE_X14Y13.CLK     Trck                  0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<23>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[23].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.539ns (1.109ns logic, 4.430ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.573ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[19].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.538ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[19].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.A4      net (fanout=8)        1.169   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X13Y31.A4      net (fanout=3)        0.868   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X14Y13.SR      net (fanout=28)       2.380   icon_control0<20>
    SLICE_X14Y13.CLK     Trck                  0.212   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<23>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[19].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.538ns (1.121ns logic, 4.417ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.572ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.537ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X18Y40.B3      net (fanout=1)        0.326   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X18Y40.B       Tilo                  0.205   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X13Y31.A1      net (fanout=10)       1.724   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X9Y16.SR       net (fanout=28)       2.291   icon_control0<20>
    SLICE_X9Y16.CLK      Trck                  0.324   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.537ns (1.196ns logic, 4.341ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.557ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[17].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.522ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[17].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X18Y40.B3      net (fanout=1)        0.326   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X18Y40.B       Tilo                  0.205   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X13Y31.A1      net (fanout=10)       1.724   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X14Y13.SR      net (fanout=28)       2.380   icon_control0<20>
    SLICE_X14Y13.CLK     Trck                  0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<23>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[17].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.522ns (1.092ns logic, 4.430ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.552ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.517ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X18Y40.B3      net (fanout=1)        0.326   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X18Y40.B       Tilo                  0.205   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X13Y31.A1      net (fanout=10)       1.724   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X9Y16.SR       net (fanout=28)       2.291   icon_control0<20>
    SLICE_X9Y16.CLK      Trck                  0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.517ns (1.176ns logic, 4.341ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.550ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.515ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X18Y40.B3      net (fanout=1)        0.326   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X18Y40.B       Tilo                  0.205   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X13Y31.A1      net (fanout=10)       1.724   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X9Y16.SR       net (fanout=28)       2.291   icon_control0<20>
    SLICE_X9Y16.CLK      Trck                  0.302   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.515ns (1.174ns logic, 4.341ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.549ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[19].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.514ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[19].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X18Y40.B3      net (fanout=1)        0.326   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X18Y40.B       Tilo                  0.205   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X13Y31.A1      net (fanout=10)       1.724   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X14Y13.SR      net (fanout=28)       2.380   icon_control0<20>
    SLICE_X14Y13.CLK     Trck                  0.212   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<23>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[19].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.514ns (1.084ns logic, 4.430ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.545ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[16].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.510ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[16].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.A4      net (fanout=8)        1.169   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X13Y31.A4      net (fanout=3)        0.868   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X14Y13.SR      net (fanout=28)       2.380   icon_control0<20>
    SLICE_X14Y13.CLK     Trck                  0.184   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<23>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[16].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.510ns (1.093ns logic, 4.417ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.526ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.491ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.A4      net (fanout=8)        1.169   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X13Y31.A4      net (fanout=3)        0.868   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X13Y13.SR      net (fanout=28)       2.197   icon_control0<20>
    SLICE_X13Y13.CLK     Trck                  0.348   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.491ns (1.257ns logic, 4.234ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.521ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[16].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.486ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[16].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X18Y40.B3      net (fanout=1)        0.326   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X18Y40.B       Tilo                  0.205   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X13Y31.A1      net (fanout=10)       1.724   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X14Y13.SR      net (fanout=28)       2.380   icon_control0<20>
    SLICE_X14Y13.CLK     Trck                  0.184   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<23>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[16].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.486ns (1.056ns logic, 4.430ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.516ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[23].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.481ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[23].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.A4      net (fanout=8)        1.169   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X13Y31.A4      net (fanout=3)        0.868   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X13Y14.SR      net (fanout=28)       2.187   icon_control0<20>
    SLICE_X13Y14.CLK     Trck                  0.348   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<23>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[23].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.481ns (1.257ns logic, 4.224ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.502ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.467ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.A4      net (fanout=8)        1.169   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X13Y31.A4      net (fanout=3)        0.868   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X13Y13.SR      net (fanout=28)       2.197   icon_control0<20>
    SLICE_X13Y13.CLK     Trck                  0.324   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.467ns (1.233ns logic, 4.234ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.502ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.467ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X18Y40.B3      net (fanout=1)        0.326   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X18Y40.B       Tilo                  0.205   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X13Y31.A1      net (fanout=10)       1.724   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X13Y13.SR      net (fanout=28)       2.197   icon_control0<20>
    SLICE_X13Y13.CLK     Trck                  0.348   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.467ns (1.220ns logic, 4.247ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.492ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[23].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.457ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[23].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X18Y40.B3      net (fanout=1)        0.326   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X18Y40.B       Tilo                  0.205   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X13Y31.A1      net (fanout=10)       1.724   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X13Y14.SR      net (fanout=28)       2.187   icon_control0<20>
    SLICE_X13Y14.CLK     Trck                  0.348   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<23>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[23].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.457ns (1.220ns logic, 4.237ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.492ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[22].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.457ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[22].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.A4      net (fanout=8)        1.169   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X13Y31.A4      net (fanout=3)        0.868   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X13Y14.SR      net (fanout=28)       2.187   icon_control0<20>
    SLICE_X13Y14.CLK     Trck                  0.324   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<23>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[22].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.457ns (1.233ns logic, 4.224ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.486ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      5.451ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.CQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X13Y31.B4      net (fanout=4)        0.883   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X13Y31.B       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X18Y30.B2      net (fanout=10)       1.367   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X18Y30.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X18Y30.A2      net (fanout=4)        1.137   icon_control0<13>
    SLICE_X18Y30.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X20Y31.SR      net (fanout=3)        0.793   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X20Y31.CLK     Trck                  0.211   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.451ns (1.271ns logic, 4.180ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.482ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.447ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.A4      net (fanout=8)        1.169   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X13Y31.A4      net (fanout=3)        0.868   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X13Y13.SR      net (fanout=28)       2.197   icon_control0<20>
    SLICE_X13Y13.CLK     Trck                  0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.447ns (1.213ns logic, 4.234ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.480ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.445ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.DQ      Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X17Y32.A4      net (fanout=8)        1.169   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X17Y32.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X13Y31.A4      net (fanout=3)        0.868   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X13Y13.SR      net (fanout=28)       2.197   icon_control0<20>
    SLICE_X13Y13.CLK     Trck                  0.302   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.445ns (1.211ns logic, 4.234ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.478ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.443ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.DQ      Tcko                  0.408   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X18Y40.B3      net (fanout=1)        0.326   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X18Y40.B       Tilo                  0.205   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X13Y31.A1      net (fanout=10)       1.724   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X13Y31.A       Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X13Y13.SR      net (fanout=28)       2.197   icon_control0<20>
    SLICE_X13Y13.CLK     Trck                  0.324   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.443ns (1.196ns logic, 4.247ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------
Delay (hold path):      0.359ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.AQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X19Y32.AX      net (fanout=1)        0.135   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X19Y32.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.259ns logic, 0.135ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.517ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.552ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.BQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X17Y33.AX      net (fanout=1)        0.295   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X17Y33.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.257ns logic, 0.295ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.579ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Data Path Delay:      0.614ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.AQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    SLICE_X15Y30.SR      net (fanout=1)        0.270   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
    SLICE_X15Y30.CLK     Tremck      (-Th)    -0.146   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.344ns logic, 0.270ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.628ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE (FF)
  Data Path Delay:      0.663ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.A       Treg                  0.539   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E
    SLICE_X12Y25.CE      net (fanout=3)        0.232   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
    SLICE_X12Y25.CLK     Tckce       (-Th)     0.108   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.663ns (0.431ns logic, 0.232ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.632ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE (FF)
  Data Path Delay:      0.667ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.A       Treg                  0.539   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E
    SLICE_X12Y25.CE      net (fanout=3)        0.232   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
    SLICE_X12Y25.CLK     Tckce       (-Th)     0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.667ns (0.435ns logic, 0.232ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.634ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE (FF)
  Data Path Delay:      0.669ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.A       Treg                  0.539   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E
    SLICE_X12Y25.CE      net (fanout=3)        0.232   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
    SLICE_X12Y25.CLK     Tckce       (-Th)     0.102   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.669ns (0.437ns logic, 0.232ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.644ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE (FF)
  Data Path Delay:      0.679ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.A       Treg                  0.539   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E
    SLICE_X12Y25.CE      net (fanout=3)        0.232   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
    SLICE_X12Y25.CLK     Tckce       (-Th)     0.092   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.679ns (0.447ns logic, 0.232ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.659ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      0.694ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.COUT    Twosco                0.575   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLD
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y21.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y21.CLK     Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      0.694ns (0.693ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.659ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      0.694ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.COUT    Twosco                0.575   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y22.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y22.CLK     Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      0.694ns (0.693ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.659ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      0.694ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.COUT    Twosco                0.575   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD
    SLICE_X16Y27.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X16Y27.CLK     Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      0.694ns (0.693ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.666ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      0.701ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.COUT    Twosco                0.582   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y22.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y22.CLK     Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      0.701ns (0.700ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.666ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      0.701ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.COUT    Twosco                0.582   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD
    SLICE_X16Y27.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X16Y27.CLK     Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      0.701ns (0.700ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.666ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      0.701ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.COUT    Twosco                0.582   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLC
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y21.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y21.CLK     Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      0.701ns (0.700ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.685ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (FF)
  Data Path Delay:      0.720ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.BMUX    Tshcko                0.238   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    SLICE_X18Y23.B3      net (fanout=2)        0.292   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<6>
    SLICE_X18Y23.CLK     Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.720ns (0.428ns logic, 0.292ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.692ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      0.727ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.COUT    Twosco                0.575   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLD
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y20.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y20.COUT    Tbyp                  0.032   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y21.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y21.CLK     Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      0.727ns (0.725ns logic, 0.002ns route)
                                                       (99.7% logic, 0.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.698ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (FF)
  Data Path Delay:      0.733ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.AMUX    Tshcko                0.238   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL
    SLICE_X18Y23.A3      net (fanout=2)        0.305   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<5>
    SLICE_X18Y23.CLK     Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.733ns (0.428ns logic, 0.305ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.699ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (FF)
  Data Path Delay:      0.734ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.CMUX    Tshcko                0.238   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL
    SLICE_X18Y23.C3      net (fanout=2)        0.306   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<7>
    SLICE_X18Y23.CLK     Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.734ns (0.428ns logic, 0.306ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.699ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      0.734ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.COUT    Twosco                0.582   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLC
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y20.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y20.COUT    Tbyp                  0.032   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y21.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y21.CLK     Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      0.734ns (0.732ns logic, 0.002ns route)
                                                       (99.7% logic, 0.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.714ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_SRL.U_FDR0 (FF)
  Data Path Delay:      0.749ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_SRL.U_FDR0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.A       Treg                  0.539   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<2>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E
    SLICE_X13Y34.CX      net (fanout=1)        0.151   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<2>
    SLICE_X13Y34.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_SRL.U_FDR0
    -------------------------------------------------  ---------------------------
    Total                                      0.749ns (0.598ns logic, 0.151ns route)
                                                       (79.8% logic, 20.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.714ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].U_SRL.U_FDR0 (FF)
  Data Path Delay:      0.749ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].U_SRL.U_FDR0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.A       Treg                  0.539   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<6>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E
    SLICE_X13Y32.CX      net (fanout=1)        0.151   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<6>
    SLICE_X13Y32.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].U_SRL.U_FDR0
    -------------------------------------------------  ---------------------------
    Total                                      0.749ns (0.598ns logic, 0.151ns route)
                                                       (79.8% logic, 20.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.714ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE (FF)
  Data Path Delay:      0.749ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.A       Treg                  0.539   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E
    SLICE_X12Y26.CE      net (fanout=3)        0.318   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
    SLICE_X12Y26.CLK     Tckce       (-Th)     0.108   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.749ns (0.431ns logic, 0.318ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.718ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE (FF)
  Data Path Delay:      0.753ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.A       Treg                  0.539   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E
    SLICE_X12Y26.CE      net (fanout=3)        0.318   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
    SLICE_X12Y26.CLK     Tckce       (-Th)     0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.753ns (0.435ns logic, 0.318ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.720ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE (FF)
  Data Path Delay:      0.755ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.A       Treg                  0.539   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E
    SLICE_X12Y26.CE      net (fanout=3)        0.318   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
    SLICE_X12Y26.CLK     Tckce       (-Th)     0.102   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.437ns logic, 0.318ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.725ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      0.760ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.COUT    Twosco                0.575   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLD
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y19.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y19.COUT    Tbyp                  0.032   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y20.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y20.COUT    Tbyp                  0.032   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y21.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y21.CLK     Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      0.760ns (0.757ns logic, 0.003ns route)
                                                       (99.6% logic, 0.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.730ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE (FF)
  Data Path Delay:      0.765ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.A       Treg                  0.539   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E
    SLICE_X12Y26.CE      net (fanout=3)        0.318   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
    SLICE_X12Y26.CLK     Tckce       (-Th)     0.092   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.765ns (0.447ns logic, 0.318ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.730ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      0.765ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.B       Treg                  0.543   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_CE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32
    SLICE_X16Y27.CE      net (fanout=1)        0.314   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_CE
    SLICE_X16Y27.CLK     Tckce       (-Th)     0.092   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      0.765ns (0.451ns logic, 0.314ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.732ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      0.767ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.COUT    Twosco                0.582   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLC
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y19.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y19.COUT    Tbyp                  0.032   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y20.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y20.COUT    Tbyp                  0.032   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y21.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y21.CLK     Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      0.767ns (0.764ns logic, 0.003ns route)
                                                       (99.6% logic, 0.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.734ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (FF)
  Data Path Delay:      0.769ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.AQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL
    SLICE_X17Y24.A1      net (fanout=2)        0.356   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<9>
    SLICE_X17Y24.CLK     Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.769ns (0.413ns logic, 0.356ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.735ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLB (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      0.770ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLB to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.COUT    Twosco                0.651   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLB
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y21.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y21.CLK     Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      0.770ns (0.769ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.735ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      0.770ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.COUT    Twosco                0.651   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD
    SLICE_X16Y27.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X16Y27.CLK     Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      0.770ns (0.769ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.735ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      0.770ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.COUT    Twosco                0.651   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y22.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y22.CLK     Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      0.770ns (0.769ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.738ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Data Path Delay:      0.773ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y23.COUT    Twosco                0.575   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y24.CIN     net (fanout=1)        0.080   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y24.CLK     Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.693ns logic, 0.080ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.739ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLA (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      0.774ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLA to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.COUT    Twosco                0.655   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_SRLA
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y21.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y21.CLK     Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.773ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.739ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      0.774ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.COUT    Twosco                0.655   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD
    SLICE_X16Y27.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X16Y27.CLK     Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.773ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.739ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      0.774ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.COUT    Twosco                0.655   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y22.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y22.CLK     Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.773ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.745ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Data Path Delay:      0.780ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y23.COUT    Twosco                0.582   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD
    SLICE_X20Y24.CIN     net (fanout=1)        0.080   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X20Y24.CLK     Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.700ns logic, 0.080ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.747ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_SRL.U_FDR0 (FF)
  Data Path Delay:      0.782ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_SRL.U_FDR0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.A       Treg                  0.539   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E
    SLICE_X13Y34.BX      net (fanout=1)        0.184   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<1>
    SLICE_X13Y34.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_SRL.U_FDR0
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.598ns logic, 0.184ns route)
                                                       (76.5% logic, 23.5% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.755ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE (FF)
  Data Path Delay:      0.790ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.A       Treg                  0.539   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E
    SLICE_X12Y27.CE      net (fanout=3)        0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
    SLICE_X12Y27.CLK     Tckce       (-Th)     0.092   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.790ns (0.447ns logic, 0.343ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.758ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      0.793ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.COUT    Twosco                0.575   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLD
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y18.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y18.COUT    Tbyp                  0.032   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y19.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y19.COUT    Tbyp                  0.032   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y20.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y20.COUT    Tbyp                  0.032   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y21.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y21.CLK     Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.789ns logic, 0.004ns route)
                                                       (99.5% logic, 0.5% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.761ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (FF)
  Data Path Delay:      0.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.DQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    SLICE_X19Y23.D2      net (fanout=2)        0.381   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
    SLICE_X19Y23.CLK     Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.415ns logic, 0.381ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.763ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0 (FF)
  Data Path Delay:      0.798ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.A       Treg                  0.539   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E
    SLICE_X13Y34.AX      net (fanout=1)        0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<0>
    SLICE_X13Y34.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_SRL.U_FDR0
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.598ns logic, 0.200ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.764ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_SRL.U_FDR0 (FF)
  Data Path Delay:      0.799ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_SRL.U_FDR0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.A       Treg                  0.539   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG/I_YESLUT6.U_SRLC16E
    SLICE_X13Y34.DX      net (fanout=1)        0.201   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<3>
    SLICE_X13Y34.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_SRL.U_FDR0
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.598ns logic, 0.201ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.765ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      0.800ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.COUT    Twosco                0.582   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLC
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y18.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y18.COUT    Tbyp                  0.032   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y19.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y19.COUT    Tbyp                  0.032   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y20.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y20.COUT    Tbyp                  0.032   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y21.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y21.CLK     Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.796ns logic, 0.004ns route)
                                                       (99.5% logic, 0.5% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.768ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLB (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      0.803ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLB to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.COUT    Twosco                0.651   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLB
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y20.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y20.COUT    Tbyp                  0.032   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y21.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y21.CLK     Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.801ns logic, 0.002ns route)
                                                       (99.8% logic, 0.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.772ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (FF)
  Data Path Delay:      0.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.BQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    SLICE_X19Y23.B2      net (fanout=2)        0.392   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
    SLICE_X19Y23.CLK     Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.415ns logic, 0.392ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.772ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLA (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      0.807ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLA to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.COUT    Twosco                0.655   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLA
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y20.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y20.COUT    Tbyp                  0.032   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y21.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y21.CLK     Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.805ns logic, 0.002ns route)
                                                       (99.8% logic, 0.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.776ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (FF)
  Data Path Delay:      0.811ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.DMUX    Tshcko                0.238   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    SLICE_X18Y23.D1      net (fanout=2)        0.383   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
    SLICE_X18Y23.CLK     Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.428ns logic, 0.383ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.787ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.822ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y30.BQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X21Y30.AX      net (fanout=1)        0.563   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X21Y30.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.822ns (0.259ns logic, 0.563ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.791ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      0.826ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.COUT    Twosco                0.575   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_SRLD
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y17.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y17.COUT    Tbyp                  0.032   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y18.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y18.COUT    Tbyp                  0.032   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y19.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y19.COUT    Tbyp                  0.032   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y20.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y20.COUT    Tbyp                  0.032   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X12Y21.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X12Y21.CLK     Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      0.826ns (0.821ns logic, 0.005ns route)
                                                       (99.4% logic, 0.6% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.791ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_SRL.U_FDR0 (FF)
  Data Path Delay:      0.826ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_SRL.U_FDR0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.A       Treg                  0.539   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG/I_YESLUT6.U_SRLC16E
    SLICE_X17Y30.AX      net (fanout=1)        0.228   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<8>
    SLICE_X17Y30.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_SRL.U_FDR0
    -------------------------------------------------  ---------------------------
    Total                                      0.826ns (0.598ns logic, 0.228ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 325 paths analyzed, 309 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     3.520ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.485ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.AQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    SLICE_X18Y28.C1      net (fanout=1)        1.002   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X18Y28.CMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17_G
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X18Y29.B2      net (fanout=1)        0.804   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X18Y29.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X18Y29.A3      net (fanout=1)        0.399   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X18Y29.CLK     Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.485ns (1.280ns logic, 2.205ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.146ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.111ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y28.AMUX    Tshcko                0.455   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL
    SLICE_X14Y27.B1      net (fanout=2)        0.646   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X14Y27.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X18Y29.B1      net (fanout=1)        0.860   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X18Y29.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X18Y29.A3      net (fanout=1)        0.399   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X18Y29.CLK     Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (1.206ns logic, 1.905ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.124ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.089ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y27.DQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    SLICE_X16Y27.D2      net (fanout=1)        0.630   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
    SLICE_X16Y27.D       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X15Y27.A2      net (fanout=1)        0.731   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X15Y27.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12
    SLICE_X18Y29.A6      net (fanout=1)        0.534   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X18Y29.CLK     Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.089ns (1.194ns logic, 1.895ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.977ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.942ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y27.BQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ
    SLICE_X16Y27.D1      net (fanout=1)        0.483   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<5>
    SLICE_X16Y27.D       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X15Y27.A2      net (fanout=1)        0.731   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X15Y27.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12
    SLICE_X18Y29.A6      net (fanout=1)        0.534   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X18Y29.CLK     Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.942ns (1.194ns logic, 1.748ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.908ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.873ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.408   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM
    SLICE_X14Y27.B2      net (fanout=2)        0.455   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
    SLICE_X14Y27.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X18Y29.B1      net (fanout=1)        0.860   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X18Y29.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X18Y29.A3      net (fanout=1)        0.399   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X18Y29.CLK     Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.873ns (1.159ns logic, 1.714ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.890ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.855ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.AQ      Tcko                  0.408   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X18Y28.C5      net (fanout=2)        0.355   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X18Y28.CMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17_G
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X18Y29.B2      net (fanout=1)        0.804   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X18Y29.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X18Y29.A3      net (fanout=1)        0.399   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X18Y29.CLK     Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.855ns (1.297ns logic, 1.558ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.865ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.830ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.BQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1
    SLICE_X18Y28.C4      net (fanout=1)        0.347   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
    SLICE_X18Y28.CMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17_G
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X18Y29.B2      net (fanout=1)        0.804   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X18Y29.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X18Y29.A3      net (fanout=1)        0.399   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X18Y29.CLK     Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.830ns (1.280ns logic, 1.550ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.863ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.828ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y29.AQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR
    SLICE_X16Y29.A5      net (fanout=1)        0.778   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
    SLICE_X16Y29.A       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_DONE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X18Y29.B3      net (fanout=1)        0.511   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O13
    SLICE_X18Y29.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X18Y29.A3      net (fanout=1)        0.399   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X18Y29.CLK     Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.828ns (1.140ns logic, 1.688ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.791ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.756ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y27.AQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ
    SLICE_X16Y27.D3      net (fanout=1)        0.297   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<4>
    SLICE_X16Y27.D       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X15Y27.A2      net (fanout=1)        0.731   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X15Y27.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12
    SLICE_X18Y29.A6      net (fanout=1)        0.534   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X18Y29.CLK     Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.756ns (1.194ns logic, 1.562ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.791ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.756ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.AQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0
    SLICE_X18Y28.D3      net (fanout=1)        0.278   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<0>
    SLICE_X18Y28.CMUX    Topdc                 0.338   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X18Y29.B2      net (fanout=1)        0.804   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X18Y29.B       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X18Y29.A3      net (fanout=1)        0.399   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X18Y29.CLK     Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.756ns (1.275ns logic, 1.481ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.697ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[10].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.662ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[10].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.CQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[10].U_NSQ
    SLICE_X15Y27.B2      net (fanout=1)        0.691   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
    SLICE_X15Y27.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X15Y27.A5      net (fanout=1)        0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1
    SLICE_X15Y27.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12
    SLICE_X18Y29.A6      net (fanout=1)        0.534   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X18Y29.CLK     Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.662ns (1.250ns logic, 1.412ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.690ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.655ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y27.CQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ
    SLICE_X16Y27.D5      net (fanout=1)        0.196   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<6>
    SLICE_X16Y27.D       Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X15Y27.A2      net (fanout=1)        0.731   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X15Y27.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12
    SLICE_X18Y29.A6      net (fanout=1)        0.534   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X18Y29.CLK     Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.655ns (1.194ns logic, 1.461ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.613ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.578ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.DQ      Tcko                  0.408   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ
    SLICE_X14Y26.A5      net (fanout=1)        0.552   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
    SLICE_X14Y26.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X15Y27.A6      net (fanout=1)        0.279   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X15Y27.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12
    SLICE_X18Y29.A6      net (fanout=1)        0.534   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X18Y29.CLK     Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.578ns (1.213ns logic, 1.365ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.520ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.485ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.BQ      Tcko                  0.408   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ
    SLICE_X14Y26.A3      net (fanout=1)        0.459   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<1>
    SLICE_X14Y26.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X15Y27.A6      net (fanout=1)        0.279   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X15Y27.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12
    SLICE_X18Y29.A6      net (fanout=1)        0.534   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X18Y29.CLK     Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.485ns (1.213ns logic, 1.272ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.511ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Data Path Delay:      2.476ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y33.CQ      Tcko                  0.408   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD
    SLICE_X15Y32.A4      net (fanout=1)        0.434   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
    SLICE_X15Y32.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X15Y32.SR      net (fanout=3)        1.106   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X15Y32.CLK     Trck                  0.269   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.476ns (0.936ns logic, 1.540ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.427ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.392ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.AQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ
    SLICE_X15Y27.B1      net (fanout=1)        0.421   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<8>
    SLICE_X15Y27.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X15Y27.A5      net (fanout=1)        0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1
    SLICE_X15Y27.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12
    SLICE_X18Y29.A6      net (fanout=1)        0.534   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X18Y29.CLK     Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.392ns (1.250ns logic, 1.142ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.301ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.266ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.CQ      Tcko                  0.408   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ
    SLICE_X14Y26.A4      net (fanout=1)        0.240   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<2>
    SLICE_X14Y26.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X15Y27.A6      net (fanout=1)        0.279   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X15Y27.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12
    SLICE_X18Y29.A6      net (fanout=1)        0.534   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X18Y29.CLK     Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.266ns (1.213ns logic, 1.053ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.202ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[10].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC (FF)
  Data Path Delay:      2.202ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[10].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.CQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[10].U_FDRE
    SLICE_X20Y23.C2      net (fanout=5)        1.755   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<10>
    -------------------------------------------------  ---------------------------
    Total                                      2.202ns (0.447ns logic, 1.755ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.198ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.163ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.BQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ
    SLICE_X15Y27.B5      net (fanout=1)        0.192   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
    SLICE_X15Y27.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X15Y27.A5      net (fanout=1)        0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1
    SLICE_X15Y27.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12
    SLICE_X18Y29.A6      net (fanout=1)        0.534   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X18Y29.CLK     Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.163ns (1.250ns logic, 0.913ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.180ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.145ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.AQ      Tcko                  0.408   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ
    SLICE_X14Y26.A6      net (fanout=1)        0.119   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<0>
    SLICE_X14Y26.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X15Y27.A6      net (fanout=1)        0.279   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X15Y27.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12
    SLICE_X18Y29.A6      net (fanout=1)        0.534   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X18Y29.CLK     Tas                   0.341   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (1.213ns logic, 0.932ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.063ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.063ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.AQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X12Y22.C5      net (fanout=19)       1.672   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
    -------------------------------------------------  ---------------------------
    Total                                      2.063ns (0.391ns logic, 1.672ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.059ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Data Path Delay:      2.024ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.AQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD
    SLICE_X18Y30.A6      net (fanout=1)        0.555   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2>
    SLICE_X18Y30.A       Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X18Y30.SR      net (fanout=3)        0.630   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X18Y30.CLK     Trck                  0.243   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.024ns (0.839ns logic, 1.185ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.055ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Data Path Delay:      2.055ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X16Y28.A2      net (fanout=21)       1.608   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.055ns (0.447ns logic, 1.608ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.022ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[52].I_IN_RANGE.U_GAND_DLY2 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLC (FF)
  Data Path Delay:      2.022ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[52].I_IN_RANGE.U_GAND_DLY2 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_SRLC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y19.AMUX    Tshcko                0.461   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[52].I_IN_RANGE.U_GAND_DLY2
    SLICE_X12Y19.C3      net (fanout=1)        1.561   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<52>
    -------------------------------------------------  ---------------------------
    Total                                      2.022ns (0.461ns logic, 1.561ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.997ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32 (FF)
  Data Path Delay:      1.997ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y24.B3      net (fanout=21)       1.550   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.997ns (0.447ns logic, 1.550ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.985ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Data Path Delay:      1.985ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y22.A2      net (fanout=21)       1.538   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.985ns (0.447ns logic, 1.538ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.975ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      1.975ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y22.C2      net (fanout=21)       1.528   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.975ns (0.447ns logic, 1.528ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.973ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Data Path Delay:      1.973ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.B2      net (fanout=21)       1.526   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.973ns (0.447ns logic, 1.526ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.967ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA (FF)
  Data Path Delay:      1.967ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.BQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE
    SLICE_X20Y23.A3      net (fanout=5)        1.520   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.967ns (0.447ns logic, 1.520ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.963ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA (FF)
  Data Path Delay:      1.963ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y15.AMUX    Tshcko                0.461   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<19>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2
    SLICE_X12Y14.A3      net (fanout=1)        1.502   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<8>
    -------------------------------------------------  ---------------------------
    Total                                      1.963ns (0.461ns logic, 1.502ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.963ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB (FF)
  Data Path Delay:      1.963ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.BQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE
    SLICE_X20Y23.B2      net (fanout=5)        1.516   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.963ns (0.447ns logic, 1.516ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.950ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Data Path Delay:      1.950ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.A2      net (fanout=21)       1.503   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.950ns (0.447ns logic, 1.503ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.938ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB (FF)
  Data Path Delay:      1.938ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE
    SLICE_X20Y23.B5      net (fanout=5)        1.491   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<8>
    -------------------------------------------------  ---------------------------
    Total                                      1.938ns (0.447ns logic, 1.491ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.937ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32 (FF)
  Data Path Delay:      1.937ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y24.A3      net (fanout=21)       1.490   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.937ns (0.447ns logic, 1.490ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.933ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Data Path Delay:      1.933ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.AQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X12Y22.A5      net (fanout=19)       1.542   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
    -------------------------------------------------  ---------------------------
    Total                                      1.933ns (0.391ns logic, 1.542ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.900ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[46].I_IN_RANGE.U_GAND_DLY2 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLD (FF)
  Data Path Delay:      1.900ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[46].I_IN_RANGE.U_GAND_DLY2 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.CQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<47>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[46].I_IN_RANGE.U_GAND_DLY2
    SLICE_X12Y18.D3      net (fanout=1)        1.509   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<46>
    -------------------------------------------------  ---------------------------
    Total                                      1.900ns (0.391ns logic, 1.509ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.897ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Data Path Delay:      1.897ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.AQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X12Y22.B5      net (fanout=19)       1.506   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
    -------------------------------------------------  ---------------------------
    Total                                      1.897ns (0.391ns logic, 1.506ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.896ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.861ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.AQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X19Y29.SR      net (fanout=11)       1.203   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X19Y29.CLK     Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.861ns (0.658ns logic, 1.203ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.886ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB (FF)
  Data Path Delay:      1.886ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.CQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE
    SLICE_X20Y23.B3      net (fanout=5)        1.439   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<6>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (0.447ns logic, 1.439ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.881ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Data Path Delay:      1.881ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.AQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X20Y27.B4      net (fanout=20)       1.490   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      1.881ns (0.391ns logic, 1.490ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.854ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Data Path Delay:      1.854ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y22.B2      net (fanout=21)       1.407   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.854ns (0.447ns logic, 1.407ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.852ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB (FF)
  Data Path Delay:      1.852ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.BQ      Tcko                  0.408   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    SLICE_X20Y21.B2      net (fanout=3)        1.444   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.852ns (0.408ns logic, 1.444ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.840ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLD (FF)
  Data Path Delay:      1.840ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y17.DQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<39>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2
    SLICE_X12Y17.D5      net (fanout=1)        1.449   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<39>
    -------------------------------------------------  ---------------------------
    Total                                      1.840ns (0.391ns logic, 1.449ns route)
                                                       (21.3% logic, 78.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.836ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Data Path Delay:      1.836ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y22.B3      net (fanout=21)       1.389   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.836ns (0.447ns logic, 1.389ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.807ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD (FF)
  Data Path Delay:      1.807ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.DMUX    Tshcko                0.461   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<23>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2
    SLICE_X12Y14.D5      net (fanout=1)        1.346   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.807ns (0.461ns logic, 1.346ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.805ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[19].I_IN_RANGE.U_GAND_DLY2 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLB (FF)
  Data Path Delay:      1.805ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[19].I_IN_RANGE.U_GAND_DLY2 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y15.DQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<19>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[19].I_IN_RANGE.U_GAND_DLY2
    SLICE_X12Y15.B5      net (fanout=1)        1.414   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<19>
    -------------------------------------------------  ---------------------------
    Total                                      1.805ns (0.391ns logic, 1.414ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.799ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      1.799ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.AQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X12Y22.C4      net (fanout=20)       1.408   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      1.799ns (0.391ns logic, 1.408ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.790ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[35].I_IN_RANGE.U_GAND_DLY2 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB (FF)
  Data Path Delay:      1.790ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[35].I_IN_RANGE.U_GAND_DLY2 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y17.DQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<35>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[35].I_IN_RANGE.U_GAND_DLY2
    SLICE_X12Y17.B5      net (fanout=1)        1.399   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<35>
    -------------------------------------------------  ---------------------------
    Total                                      1.790ns (0.391ns logic, 1.399ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.782ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA (FF)
  Data Path Delay:      1.782ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.AQ      Tcko                  0.408   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    SLICE_X20Y21.A2      net (fanout=3)        1.374   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.782ns (0.408ns logic, 1.374ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.781ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32 (FF)
  Data Path Delay:      1.781ns (Levels of Logic = 0)
  Source Clock:         wb_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y24.C2      net (fanout=21)       1.334   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.781ns (0.447ns logic, 1.334ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.330ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: clk_gen_inst/dcm_sp_inst/CLKFX
  Logical resource: clk_gen_inst/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: clk_gen_inst/clkfx
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clk_gen_inst/dcm_sp_inst/CLKIN
  Logical resource: clk_gen_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clk_gen_inst/dcm_sp_inst/CLKIN
  Logical resource: clk_gen_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: clk_gen_inst/dcm_sp_inst/CLKIN
  Logical resource: clk_gen_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 192.000ns (max period limit - period)
  Period: 8.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: clk_gen_inst/dcm_sp_inst/CLKFX
  Logical resource: clk_gen_inst/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: clk_gen_inst/clkfx
--------------------------------------------------------------------------------
Slack: 1980.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 2000.000ns (0.500MHz) (Tdcmper_CLKIN)
  Physical resource: clk_gen_inst/dcm_sp_inst/CLKIN
  Logical resource: clk_gen_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PER_SPI = PERIOD TIMEGRP "spi_clk_grp" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 689 paths analyzed, 208 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.786ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/tx_bit_reg (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.903ns (Levels of Logic = 2)
  Clock Path Skew:      0.045ns (0.608 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_3 to spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.DQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_3
    SLICE_X15Y14.A3      net (fanout=10)       0.866   spi2wishbone_inst/spi_slave_inst/state_reg<3>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X9Y14.A5       net (fanout=3)        1.048   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X9Y14.CLK      Tas                   0.322   spi2wishbone_inst/spi_slave_inst/tx_bit_reg
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.903ns (0.989ns logic, 1.914ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_2 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/tx_bit_reg (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.885ns (Levels of Logic = 2)
  Clock Path Skew:      0.045ns (0.608 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_2 to spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.CQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_2
    SLICE_X15Y14.A4      net (fanout=10)       0.848   spi2wishbone_inst/spi_slave_inst/state_reg<2>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X9Y14.A5       net (fanout=3)        1.048   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X9Y14.CLK      Tas                   0.322   spi2wishbone_inst/spi_slave_inst/tx_bit_reg
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.885ns (0.989ns logic, 1.896ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_1 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/tx_bit_reg (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.786ns (Levels of Logic = 2)
  Clock Path Skew:      0.045ns (0.608 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_1 to spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.BQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_1
    SLICE_X15Y14.A5      net (fanout=10)       0.749   spi2wishbone_inst/spi_slave_inst/state_reg<1>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X9Y14.A5       net (fanout=3)        1.048   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X9Y14.CLK      Tas                   0.322   spi2wishbone_inst/spi_slave_inst/tx_bit_reg
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.786ns (0.989ns logic, 1.797ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_4 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/tx_bit_reg (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.716ns (Levels of Logic = 2)
  Clock Path Skew:      0.045ns (0.608 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_4 to spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y17.AQ      Tcko                  0.391   spi2wishbone_inst/spi_slave_inst/state_reg<4>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_4
    SLICE_X15Y14.A6      net (fanout=11)       0.696   spi2wishbone_inst/spi_slave_inst/state_reg<4>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X9Y14.A5       net (fanout=3)        1.048   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X9Y14.CLK      Tas                   0.322   spi2wishbone_inst/spi_slave_inst/tx_bit_reg
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.716ns (0.972ns logic, 1.744ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_0 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/tx_bit_reg (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.403ns (Levels of Logic = 2)
  Clock Path Skew:      0.045ns (0.608 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_0 to spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_0
    SLICE_X10Y14.D5      net (fanout=12)       0.604   spi2wishbone_inst/spi_slave_inst/state_reg<0>
    SLICE_X10Y14.DMUX    Tilo                  0.251   U_ila_pro_0/U0/iTRIG_IN<3>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>_SW1
    SLICE_X9Y14.A2       net (fanout=1)        0.818   N6
    SLICE_X9Y14.CLK      Tas                   0.322   spi2wishbone_inst/spi_slave_inst/tx_bit_reg
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.403ns (0.981ns logic, 1.422ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_0 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/tx_bit_reg (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.738ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.608 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_0 to spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_0
    SLICE_X9Y14.A1       net (fanout=12)       1.008   spi2wishbone_inst/spi_slave_inst/state_reg<0>
    SLICE_X9Y14.CLK      Tas                   0.322   spi2wishbone_inst/spi_slave_inst/tx_bit_reg
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.738ns (0.730ns logic, 1.008ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_31 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/tx_bit_reg (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.363ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.154 - 0.159)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_31 to spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y11.AQ       Tcko                  0.391   spi2wishbone_inst/spi_slave_inst/sh_reg<31>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_31
    SLICE_X9Y14.A3       net (fanout=2)        0.650   spi2wishbone_inst/spi_slave_inst/sh_reg<31>
    SLICE_X9Y14.CLK      Tas                   0.322   spi2wishbone_inst/spi_slave_inst/tx_bit_reg
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.363ns (0.713ns logic, 0.650ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_5 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/tx_bit_reg (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.335ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.271 - 0.285)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_5 to spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.AMUX    Tshcko                0.455   N4
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_5
    SLICE_X9Y14.A4       net (fanout=12)       0.558   spi2wishbone_inst/spi_slave_inst/state_reg<5>
    SLICE_X9Y14.CLK      Tas                   0.322   spi2wishbone_inst/spi_slave_inst/tx_bit_reg
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.335ns (0.777ns logic, 0.558ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_5 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.719ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.569 - 0.627)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_5 to spi2wishbone_inst/spi_slave_inst/sh_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.AMUX    Tshcko                0.455   N4
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_5
    SLICE_X11Y14.A3      net (fanout=12)       0.762   spi2wishbone_inst/spi_slave_inst/state_reg<5>
    SLICE_X11Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/_n0487<5>1
    SLICE_X13Y9.A2       net (fanout=32)       1.921   spi2wishbone_inst/spi_slave_inst/_n0487
    SLICE_X13Y9.CLK      Tas                   0.322   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next111
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      3.719ns (1.036ns logic, 2.683ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_0 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.745ns (Levels of Logic = 2)
  Clock Path Skew:      0.006ns (0.569 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_0 to spi2wishbone_inst/spi_slave_inst/sh_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_0
    SLICE_X11Y14.A1      net (fanout=12)       0.835   spi2wishbone_inst/spi_slave_inst/state_reg<0>
    SLICE_X11Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/_n0487<5>1
    SLICE_X13Y9.A2       net (fanout=32)       1.921   spi2wishbone_inst/spi_slave_inst/_n0487
    SLICE_X13Y9.CLK      Tas                   0.322   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next111
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      3.745ns (0.989ns logic, 2.756ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_1 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.740ns (Levels of Logic = 2)
  Clock Path Skew:      0.006ns (0.569 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_1 to spi2wishbone_inst/spi_slave_inst/sh_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.BQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_1
    SLICE_X11Y14.A2      net (fanout=10)       0.830   spi2wishbone_inst/spi_slave_inst/state_reg<1>
    SLICE_X11Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/_n0487<5>1
    SLICE_X13Y9.A2       net (fanout=32)       1.921   spi2wishbone_inst/spi_slave_inst/_n0487
    SLICE_X13Y9.CLK      Tas                   0.322   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next111
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      3.740ns (0.989ns logic, 2.751ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.751ns (Levels of Logic = 3)
  Clock Path Skew:      0.034ns (0.597 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_3 to spi2wishbone_inst/spi_slave_inst/sh_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.DQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_3
    SLICE_X15Y14.A3      net (fanout=10)       0.866   spi2wishbone_inst/spi_slave_inst/state_reg<3>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X10Y9.C4       net (fanout=31)       1.133   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X10Y9.CLK      Tas                   0.341   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next181
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      3.751ns (1.321ns logic, 2.430ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_2 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.733ns (Levels of Logic = 3)
  Clock Path Skew:      0.034ns (0.597 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_2 to spi2wishbone_inst/spi_slave_inst/sh_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.CQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_2
    SLICE_X15Y14.A4      net (fanout=10)       0.848   spi2wishbone_inst/spi_slave_inst/state_reg<2>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X10Y9.C4       net (fanout=31)       1.133   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X10Y9.CLK      Tas                   0.341   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next181
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      3.733ns (1.321ns logic, 2.412ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.683ns (Levels of Logic = 3)
  Clock Path Skew:      0.034ns (0.597 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_3 to spi2wishbone_inst/spi_slave_inst/sh_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.DQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_3
    SLICE_X15Y14.A3      net (fanout=10)       0.866   spi2wishbone_inst/spi_slave_inst/state_reg<3>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X10Y9.B4       net (fanout=31)       1.065   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X10Y9.CLK      Tas                   0.341   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next171
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_24
    -------------------------------------------------  ---------------------------
    Total                                      3.683ns (1.321ns logic, 2.362ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.685ns (Levels of Logic = 3)
  Clock Path Skew:      0.038ns (0.601 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_3 to spi2wishbone_inst/spi_slave_inst/sh_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.DQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_3
    SLICE_X15Y14.A3      net (fanout=10)       0.866   spi2wishbone_inst/spi_slave_inst/state_reg<3>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X9Y10.A4       net (fanout=31)       1.086   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X9Y10.CLK      Tas                   0.322   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next201
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_27
    -------------------------------------------------  ---------------------------
    Total                                      3.685ns (1.302ns logic, 2.383ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.689ns (Levels of Logic = 3)
  Clock Path Skew:      0.044ns (0.607 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_3 to spi2wishbone_inst/spi_slave_inst/sh_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.DQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_3
    SLICE_X15Y14.A3      net (fanout=10)       0.866   spi2wishbone_inst/spi_slave_inst/state_reg<3>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X11Y14.C4      net (fanout=31)       1.090   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X11Y14.CLK     Tas                   0.322   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next121
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      3.689ns (1.302ns logic, 2.387ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_2 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.665ns (Levels of Logic = 3)
  Clock Path Skew:      0.034ns (0.597 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_2 to spi2wishbone_inst/spi_slave_inst/sh_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.CQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_2
    SLICE_X15Y14.A4      net (fanout=10)       0.848   spi2wishbone_inst/spi_slave_inst/state_reg<2>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X10Y9.B4       net (fanout=31)       1.065   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X10Y9.CLK      Tas                   0.341   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next171
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_24
    -------------------------------------------------  ---------------------------
    Total                                      3.665ns (1.321ns logic, 2.344ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_2 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.667ns (Levels of Logic = 3)
  Clock Path Skew:      0.038ns (0.601 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_2 to spi2wishbone_inst/spi_slave_inst/sh_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.CQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_2
    SLICE_X15Y14.A4      net (fanout=10)       0.848   spi2wishbone_inst/spi_slave_inst/state_reg<2>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X9Y10.A4       net (fanout=31)       1.086   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X9Y10.CLK      Tas                   0.322   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next201
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_27
    -------------------------------------------------  ---------------------------
    Total                                      3.667ns (1.302ns logic, 2.365ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_2 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.671ns (Levels of Logic = 3)
  Clock Path Skew:      0.044ns (0.607 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_2 to spi2wishbone_inst/spi_slave_inst/sh_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.CQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_2
    SLICE_X15Y14.A4      net (fanout=10)       0.848   spi2wishbone_inst/spi_slave_inst/state_reg<2>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X11Y14.C4      net (fanout=31)       1.090   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X11Y14.CLK     Tas                   0.322   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next121
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      3.671ns (1.302ns logic, 2.369ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.647ns (Levels of Logic = 3)
  Clock Path Skew:      0.038ns (0.601 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_3 to spi2wishbone_inst/spi_slave_inst/sh_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.DQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_3
    SLICE_X15Y14.A3      net (fanout=10)       0.866   spi2wishbone_inst/spi_slave_inst/state_reg<3>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X9Y10.D4       net (fanout=31)       1.048   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X9Y10.CLK      Tas                   0.322   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next241
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_30
    -------------------------------------------------  ---------------------------
    Total                                      3.647ns (1.302ns logic, 2.345ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_1 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.634ns (Levels of Logic = 3)
  Clock Path Skew:      0.034ns (0.597 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_1 to spi2wishbone_inst/spi_slave_inst/sh_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.BQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_1
    SLICE_X15Y14.A5      net (fanout=10)       0.749   spi2wishbone_inst/spi_slave_inst/state_reg<1>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X10Y9.C4       net (fanout=31)       1.133   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X10Y9.CLK      Tas                   0.341   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next181
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      3.634ns (1.321ns logic, 2.313ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_2 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.629ns (Levels of Logic = 3)
  Clock Path Skew:      0.038ns (0.601 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_2 to spi2wishbone_inst/spi_slave_inst/sh_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.CQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_2
    SLICE_X15Y14.A4      net (fanout=10)       0.848   spi2wishbone_inst/spi_slave_inst/state_reg<2>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X9Y10.D4       net (fanout=31)       1.048   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X9Y10.CLK      Tas                   0.322   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next241
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_30
    -------------------------------------------------  ---------------------------
    Total                                      3.629ns (1.302ns logic, 2.327ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.629ns (Levels of Logic = 3)
  Clock Path Skew:      0.044ns (0.607 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_3 to spi2wishbone_inst/spi_slave_inst/sh_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.DQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_3
    SLICE_X15Y14.A3      net (fanout=10)       0.866   spi2wishbone_inst/spi_slave_inst/state_reg<3>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X11Y14.D4      net (fanout=31)       1.030   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X11Y14.CLK     Tas                   0.322   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next231
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      3.629ns (1.302ns logic, 2.327ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_2 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.589ns (Levels of Logic = 2)
  Clock Path Skew:      0.006ns (0.569 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_2 to spi2wishbone_inst/spi_slave_inst/sh_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.CQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_2
    SLICE_X11Y14.A4      net (fanout=10)       0.679   spi2wishbone_inst/spi_slave_inst/state_reg<2>
    SLICE_X11Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/_n0487<5>1
    SLICE_X13Y9.A2       net (fanout=32)       1.921   spi2wishbone_inst/spi_slave_inst/_n0487
    SLICE_X13Y9.CLK      Tas                   0.322   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next111
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      3.589ns (0.989ns logic, 2.600ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.609ns (Levels of Logic = 3)
  Clock Path Skew:      0.034ns (0.597 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_3 to spi2wishbone_inst/spi_slave_inst/sh_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.DQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_3
    SLICE_X15Y14.A3      net (fanout=10)       0.866   spi2wishbone_inst/spi_slave_inst/state_reg<3>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X10Y9.D5       net (fanout=31)       0.991   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X10Y9.CLK      Tas                   0.341   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next191
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_26
    -------------------------------------------------  ---------------------------
    Total                                      3.609ns (1.321ns logic, 2.288ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_2 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.611ns (Levels of Logic = 3)
  Clock Path Skew:      0.044ns (0.607 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_2 to spi2wishbone_inst/spi_slave_inst/sh_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.CQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_2
    SLICE_X15Y14.A4      net (fanout=10)       0.848   spi2wishbone_inst/spi_slave_inst/state_reg<2>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X11Y14.D4      net (fanout=31)       1.030   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X11Y14.CLK     Tas                   0.322   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next231
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      3.611ns (1.302ns logic, 2.309ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.603ns (Levels of Logic = 3)
  Clock Path Skew:      0.038ns (0.601 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_3 to spi2wishbone_inst/spi_slave_inst/sh_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.DQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_3
    SLICE_X15Y14.A3      net (fanout=10)       0.866   spi2wishbone_inst/spi_slave_inst/state_reg<3>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X9Y10.B5       net (fanout=31)       1.004   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X9Y10.CLK      Tas                   0.322   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next211
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_28
    -------------------------------------------------  ---------------------------
    Total                                      3.603ns (1.302ns logic, 2.301ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_2 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.591ns (Levels of Logic = 3)
  Clock Path Skew:      0.034ns (0.597 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_2 to spi2wishbone_inst/spi_slave_inst/sh_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.CQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_2
    SLICE_X15Y14.A4      net (fanout=10)       0.848   spi2wishbone_inst/spi_slave_inst/state_reg<2>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X10Y9.D5       net (fanout=31)       0.991   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X10Y9.CLK      Tas                   0.341   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next191
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_26
    -------------------------------------------------  ---------------------------
    Total                                      3.591ns (1.321ns logic, 2.270ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_5 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.491ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.569 - 0.627)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_5 to spi2wishbone_inst/spi_slave_inst/sh_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.AMUX    Tshcko                0.455   N4
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_5
    SLICE_X11Y14.A3      net (fanout=12)       0.762   spi2wishbone_inst/spi_slave_inst/state_reg<5>
    SLICE_X11Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/_n0487<5>1
    SLICE_X13Y9.D5       net (fanout=32)       1.693   spi2wishbone_inst/spi_slave_inst/_n0487
    SLICE_X13Y9.CLK      Tas                   0.322   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next151
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      3.491ns (1.036ns logic, 2.455ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_2 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 3)
  Clock Path Skew:      0.038ns (0.601 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_2 to spi2wishbone_inst/spi_slave_inst/sh_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.CQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_2
    SLICE_X15Y14.A4      net (fanout=10)       0.848   spi2wishbone_inst/spi_slave_inst/state_reg<2>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X9Y10.B5       net (fanout=31)       1.004   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X9Y10.CLK      Tas                   0.322   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next211
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_28
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (1.302ns logic, 2.283ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.574ns (Levels of Logic = 3)
  Clock Path Skew:      0.034ns (0.597 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_3 to spi2wishbone_inst/spi_slave_inst/sh_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.DQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_3
    SLICE_X15Y14.A3      net (fanout=10)       0.866   spi2wishbone_inst/spi_slave_inst/state_reg<3>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X10Y9.A5       net (fanout=31)       0.956   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X10Y9.CLK      Tas                   0.341   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next161
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      3.574ns (1.321ns logic, 2.253ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.576ns (Levels of Logic = 3)
  Clock Path Skew:      0.038ns (0.601 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_3 to spi2wishbone_inst/spi_slave_inst/sh_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.DQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_3
    SLICE_X15Y14.A3      net (fanout=10)       0.866   spi2wishbone_inst/spi_slave_inst/state_reg<3>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X9Y10.C5       net (fanout=31)       0.977   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X9Y10.CLK      Tas                   0.322   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next221
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_29
    -------------------------------------------------  ---------------------------
    Total                                      3.576ns (1.302ns logic, 2.274ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_1 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.566ns (Levels of Logic = 3)
  Clock Path Skew:      0.034ns (0.597 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_1 to spi2wishbone_inst/spi_slave_inst/sh_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.BQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_1
    SLICE_X15Y14.A5      net (fanout=10)       0.749   spi2wishbone_inst/spi_slave_inst/state_reg<1>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X10Y9.B4       net (fanout=31)       1.065   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X10Y9.CLK      Tas                   0.341   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next171
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_24
    -------------------------------------------------  ---------------------------
    Total                                      3.566ns (1.321ns logic, 2.245ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_1 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.568ns (Levels of Logic = 3)
  Clock Path Skew:      0.038ns (0.601 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_1 to spi2wishbone_inst/spi_slave_inst/sh_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.BQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_1
    SLICE_X15Y14.A5      net (fanout=10)       0.749   spi2wishbone_inst/spi_slave_inst/state_reg<1>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X9Y10.A4       net (fanout=31)       1.086   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X9Y10.CLK      Tas                   0.322   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next201
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_27
    -------------------------------------------------  ---------------------------
    Total                                      3.568ns (1.302ns logic, 2.266ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_4 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.564ns (Levels of Logic = 3)
  Clock Path Skew:      0.034ns (0.597 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_4 to spi2wishbone_inst/spi_slave_inst/sh_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y17.AQ      Tcko                  0.391   spi2wishbone_inst/spi_slave_inst/state_reg<4>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_4
    SLICE_X15Y14.A6      net (fanout=11)       0.696   spi2wishbone_inst/spi_slave_inst/state_reg<4>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X10Y9.C4       net (fanout=31)       1.133   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X10Y9.CLK      Tas                   0.341   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next181
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      3.564ns (1.304ns logic, 2.260ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_1 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.572ns (Levels of Logic = 3)
  Clock Path Skew:      0.044ns (0.607 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_1 to spi2wishbone_inst/spi_slave_inst/sh_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.BQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_1
    SLICE_X15Y14.A5      net (fanout=10)       0.749   spi2wishbone_inst/spi_slave_inst/state_reg<1>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X11Y14.C4      net (fanout=31)       1.090   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X11Y14.CLK     Tas                   0.322   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next121
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      3.572ns (1.302ns logic, 2.270ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.526ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.567 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_3 to spi2wishbone_inst/spi_slave_inst/sh_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.DQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_3
    SLICE_X15Y14.A3      net (fanout=10)       0.866   spi2wishbone_inst/spi_slave_inst/state_reg<3>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X12Y8.B4       net (fanout=31)       0.960   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X12Y8.CLK      Tas                   0.289   spi2wishbone_inst/spi_slave_inst/sh_reg<14>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next41
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      3.526ns (1.269ns logic, 2.257ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_2 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.556ns (Levels of Logic = 3)
  Clock Path Skew:      0.034ns (0.597 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_2 to spi2wishbone_inst/spi_slave_inst/sh_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.CQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_2
    SLICE_X15Y14.A4      net (fanout=10)       0.848   spi2wishbone_inst/spi_slave_inst/state_reg<2>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X10Y9.A5       net (fanout=31)       0.956   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X10Y9.CLK      Tas                   0.341   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next161
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      3.556ns (1.321ns logic, 2.235ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_2 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.558ns (Levels of Logic = 3)
  Clock Path Skew:      0.038ns (0.601 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_2 to spi2wishbone_inst/spi_slave_inst/sh_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.CQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_2
    SLICE_X15Y14.A4      net (fanout=10)       0.848   spi2wishbone_inst/spi_slave_inst/state_reg<2>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X9Y10.C5       net (fanout=31)       0.977   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X9Y10.CLK      Tas                   0.322   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next221
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_29
    -------------------------------------------------  ---------------------------
    Total                                      3.558ns (1.302ns logic, 2.256ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.524ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.567 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_3 to spi2wishbone_inst/spi_slave_inst/sh_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.DQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_3
    SLICE_X15Y14.A3      net (fanout=10)       0.866   spi2wishbone_inst/spi_slave_inst/state_reg<3>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X12Y8.C4       net (fanout=31)       0.958   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X12Y8.CLK      Tas                   0.289   spi2wishbone_inst/spi_slave_inst/sh_reg<14>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next51
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      3.524ns (1.269ns logic, 2.255ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_0 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.517ns (Levels of Logic = 2)
  Clock Path Skew:      0.006ns (0.569 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_0 to spi2wishbone_inst/spi_slave_inst/sh_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_0
    SLICE_X11Y14.A1      net (fanout=12)       0.835   spi2wishbone_inst/spi_slave_inst/state_reg<0>
    SLICE_X11Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/_n0487<5>1
    SLICE_X13Y9.D5       net (fanout=32)       1.693   spi2wishbone_inst/spi_slave_inst/_n0487
    SLICE_X13Y9.CLK      Tas                   0.322   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next151
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      3.517ns (0.989ns logic, 2.528ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_0 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.525ns (Levels of Logic = 2)
  Clock Path Skew:      0.017ns (0.580 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_0 to spi2wishbone_inst/spi_slave_inst/sh_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_0
    SLICE_X11Y15.D2      net (fanout=12)       0.794   spi2wishbone_inst/spi_slave_inst/state_reg<0>
    SLICE_X11Y15.D       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/preload_miso
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next1011
    SLICE_X19Y14.A1      net (fanout=31)       1.742   spi2wishbone_inst/spi_slave_inst/Mmux_sh_next101
    SLICE_X19Y14.CLK     Tas                   0.322   spi2wishbone_inst/spi_slave_inst/sh_reg<8>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next301
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      3.525ns (0.989ns logic, 2.536ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_1 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.512ns (Levels of Logic = 2)
  Clock Path Skew:      0.006ns (0.569 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_1 to spi2wishbone_inst/spi_slave_inst/sh_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.BQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_1
    SLICE_X11Y14.A2      net (fanout=10)       0.830   spi2wishbone_inst/spi_slave_inst/state_reg<1>
    SLICE_X11Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/_n0487<5>1
    SLICE_X13Y9.D5       net (fanout=32)       1.693   spi2wishbone_inst/spi_slave_inst/_n0487
    SLICE_X13Y9.CLK      Tas                   0.322   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next151
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      3.512ns (0.989ns logic, 2.523ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_2 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.508ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.567 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_2 to spi2wishbone_inst/spi_slave_inst/sh_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.CQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_2
    SLICE_X15Y14.A4      net (fanout=10)       0.848   spi2wishbone_inst/spi_slave_inst/state_reg<2>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X12Y8.B4       net (fanout=31)       0.960   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X12Y8.CLK      Tas                   0.289   spi2wishbone_inst/spi_slave_inst/sh_reg<14>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next41
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      3.508ns (1.269ns logic, 2.239ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_2 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.506ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.567 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_2 to spi2wishbone_inst/spi_slave_inst/sh_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.CQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_2
    SLICE_X15Y14.A4      net (fanout=10)       0.848   spi2wishbone_inst/spi_slave_inst/state_reg<2>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X12Y8.C4       net (fanout=31)       0.958   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X12Y8.CLK      Tas                   0.289   spi2wishbone_inst/spi_slave_inst/sh_reg<14>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next51
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      3.506ns (1.269ns logic, 2.237ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.503ns (Levels of Logic = 2)
  Clock Path Skew:      0.006ns (0.569 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_3 to spi2wishbone_inst/spi_slave_inst/sh_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.DQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_3
    SLICE_X11Y14.A5      net (fanout=10)       0.593   spi2wishbone_inst/spi_slave_inst/state_reg<3>
    SLICE_X11Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/_n0487<5>1
    SLICE_X13Y9.A2       net (fanout=32)       1.921   spi2wishbone_inst/spi_slave_inst/_n0487
    SLICE_X13Y9.CLK      Tas                   0.322   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next111
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      3.503ns (0.989ns logic, 2.514ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_1 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.530ns (Levels of Logic = 3)
  Clock Path Skew:      0.038ns (0.601 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_1 to spi2wishbone_inst/spi_slave_inst/sh_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.BQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_1
    SLICE_X15Y14.A5      net (fanout=10)       0.749   spi2wishbone_inst/spi_slave_inst/state_reg<1>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X9Y10.D4       net (fanout=31)       1.048   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X9Y10.CLK      Tas                   0.322   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next241
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_30
    -------------------------------------------------  ---------------------------
    Total                                      3.530ns (1.302ns logic, 2.228ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.479ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.567 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_3 to spi2wishbone_inst/spi_slave_inst/sh_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.DQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_3
    SLICE_X15Y14.A3      net (fanout=10)       0.866   spi2wishbone_inst/spi_slave_inst/state_reg<3>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X12Y8.A5       net (fanout=31)       0.913   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X12Y8.CLK      Tas                   0.289   spi2wishbone_inst/spi_slave_inst/sh_reg<14>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next31
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      3.479ns (1.269ns logic, 2.210ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_1 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.512ns (Levels of Logic = 3)
  Clock Path Skew:      0.044ns (0.607 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_1 to spi2wishbone_inst/spi_slave_inst/sh_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.BQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_1
    SLICE_X15Y14.A5      net (fanout=10)       0.749   spi2wishbone_inst/spi_slave_inst/state_reg<1>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X11Y14.D4      net (fanout=31)       1.030   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X11Y14.CLK     Tas                   0.322   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next231
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      3.512ns (1.302ns logic, 2.210ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_4 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.496ns (Levels of Logic = 3)
  Clock Path Skew:      0.034ns (0.597 - 0.563)
  Source Clock:         spi_sck_BUFGP rising at 0.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_4 to spi2wishbone_inst/spi_slave_inst/sh_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y17.AQ      Tcko                  0.391   spi2wishbone_inst/spi_slave_inst/state_reg<4>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_4
    SLICE_X15Y14.A6      net (fanout=11)       0.696   spi2wishbone_inst/spi_slave_inst/state_reg<4>
    SLICE_X15Y14.A       Tilo                  0.259   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21
    SLICE_X15Y14.C2      net (fanout=3)        0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2
    SLICE_X15Y14.CMUX    Tilo                  0.313   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X10Y9.B4       net (fanout=31)       1.065   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X10Y9.CLK      Tas                   0.341   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next171
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_24
    -------------------------------------------------  ---------------------------
    Total                                      3.496ns (1.304ns logic, 2.192ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PER_SPI = PERIOD TIMEGRP "spi_clk_grp" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_18 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_18 to spi2wishbone_inst/spi_slave_inst/sh_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.DQ       Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_18
    SLICE_X14Y9.D6       net (fanout=2)        0.023   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
    SLICE_X14Y9.CLK      Tah         (-Th)    -0.190   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next101
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_18
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_15 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_15 to spi2wishbone_inst/spi_slave_inst/sh_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.AQ       Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_15
    SLICE_X14Y9.A6       net (fanout=2)        0.023   spi2wishbone_inst/spi_slave_inst/sh_reg<15>
    SLICE_X14Y9.CLK      Tah         (-Th)    -0.190   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next71
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/tx_bit_reg (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/tx_bit_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP falling at 12.000ns
  Destination Clock:    spi_sck_BUFGP falling at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/tx_bit_reg to spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y14.AQ       Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/tx_bit_reg
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    SLICE_X9Y14.A6       net (fanout=2)        0.023   spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    SLICE_X9Y14.CLK      Tah         (-Th)    -0.215   spi2wishbone_inst/spi_slave_inst/tx_bit_reg
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/di_req_reg (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/di_req_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/di_req_reg to spi2wishbone_inst/spi_slave_inst/di_req_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y15.AQ       Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/di_req_reg
                                                       spi2wishbone_inst/spi_slave_inst/di_req_reg
    SLICE_X9Y15.A6       net (fanout=2)        0.023   spi2wishbone_inst/spi_slave_inst/di_req_reg
    SLICE_X9Y15.CLK      Tah         (-Th)    -0.215   spi2wishbone_inst/spi_slave_inst/di_req_reg
                                                       spi2wishbone_inst/spi_slave_inst/di_req_next
                                                       spi2wishbone_inst/spi_slave_inst/di_req_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_10 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_10 to spi2wishbone_inst/spi_slave_inst/sh_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y14.DQ      Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_10
    SLICE_X15Y14.D6      net (fanout=2)        0.025   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
    SLICE_X15Y14.CLK     Tah         (-Th)    -0.215   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next21
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_0 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.445ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_0 to spi2wishbone_inst/spi_slave_inst/state_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AQ      Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_0
    SLICE_X10Y17.A6      net (fanout=12)       0.055   spi2wishbone_inst/spi_slave_inst/state_reg<0>
    SLICE_X10Y17.CLK     Tah         (-Th)    -0.190   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_state_next11
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.445ns (0.390ns logic, 0.055ns route)
                                                       (87.6% logic, 12.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.453ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_3 to spi2wishbone_inst/spi_slave_inst/state_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.DQ      Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_3
    SLICE_X10Y17.D6      net (fanout=10)       0.063   spi2wishbone_inst/spi_slave_inst/state_reg<3>
    SLICE_X10Y17.CLK     Tah         (-Th)    -0.190   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_state_next41
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.453ns (0.390ns logic, 0.063ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_1 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.391 - 0.321)
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_1 to spi2wishbone_inst/spi_slave_inst/state_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.BQ      Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_1
    SLICE_X10Y15.A5      net (fanout=10)       0.202   spi2wishbone_inst/spi_slave_inst/state_reg<1>
    SLICE_X10Y15.CLK     Tah         (-Th)    -0.121   N4
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_state_next61
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.321ns logic, 0.202ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_17 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_17 to spi2wishbone_inst/spi_slave_inst/sh_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.CQ       Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_17
    SLICE_X14Y9.C5       net (fanout=2)        0.066   spi2wishbone_inst/spi_slave_inst/sh_reg<17>
    SLICE_X14Y9.CLK      Tah         (-Th)    -0.190   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next91
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.390ns logic, 0.066ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_25 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_25 to spi2wishbone_inst/spi_slave_inst/sh_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y9.CQ       Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_25
    SLICE_X10Y9.C5       net (fanout=2)        0.066   spi2wishbone_inst/spi_slave_inst/sh_reg<25>
    SLICE_X10Y9.CLK      Tah         (-Th)    -0.190   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next181
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.390ns logic, 0.066ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_14 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_14 to spi2wishbone_inst/spi_slave_inst/sh_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.DQ       Tcko                  0.234   spi2wishbone_inst/spi_slave_inst/sh_reg<14>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_14
    SLICE_X12Y8.D6       net (fanout=2)        0.026   spi2wishbone_inst/spi_slave_inst/sh_reg<14>
    SLICE_X12Y8.CLK      Tah         (-Th)    -0.197   spi2wishbone_inst/spi_slave_inst/sh_reg<14>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next61
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.431ns logic, 0.026ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_24 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_24 to spi2wishbone_inst/spi_slave_inst/sh_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y9.BQ       Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_24
    SLICE_X10Y9.B5       net (fanout=2)        0.076   spi2wishbone_inst/spi_slave_inst/sh_reg<24>
    SLICE_X10Y9.CLK      Tah         (-Th)    -0.190   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next171
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_24
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.390ns logic, 0.076ns route)
                                                       (83.7% logic, 16.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_21 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_21 to spi2wishbone_inst/spi_slave_inst/sh_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.CQ       Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_21
    SLICE_X13Y9.C5       net (fanout=2)        0.057   spi2wishbone_inst/spi_slave_inst/sh_reg<21>
    SLICE_X13Y9.CLK      Tah         (-Th)    -0.215   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next141
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_21
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.413ns logic, 0.057ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_1 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_1 to spi2wishbone_inst/spi_slave_inst/sh_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.CQ      Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_1
    SLICE_X11Y14.C5      net (fanout=2)        0.057   spi2wishbone_inst/spi_slave_inst/sh_reg<1>
    SLICE_X11Y14.CLK     Tah         (-Th)    -0.215   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next121
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.413ns logic, 0.057ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_4 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_4 to spi2wishbone_inst/spi_slave_inst/state_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y17.AQ      Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/state_reg<4>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_4
    SLICE_X11Y17.A6      net (fanout=11)       0.066   spi2wishbone_inst/spi_slave_inst/state_reg<4>
    SLICE_X11Y17.CLK     Tah         (-Th)    -0.215   spi2wishbone_inst/spi_slave_inst/state_reg<4>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_state_next51
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.413ns logic, 0.066ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_0 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_0 to spi2wishbone_inst/spi_slave_inst/sh_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.BQ      Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_0
    SLICE_X11Y14.B5      net (fanout=2)        0.072   spi2wishbone_inst/spi_slave_inst/sh_reg<0>
    SLICE_X11Y14.CLK     Tah         (-Th)    -0.215   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next110
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.413ns logic, 0.072ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_13 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_13 to spi2wishbone_inst/spi_slave_inst/sh_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.CQ       Tcko                  0.234   spi2wishbone_inst/spi_slave_inst/sh_reg<14>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_13
    SLICE_X12Y8.C5       net (fanout=2)        0.064   spi2wishbone_inst/spi_slave_inst/sh_reg<13>
    SLICE_X12Y8.CLK      Tah         (-Th)    -0.197   spi2wishbone_inst/spi_slave_inst/sh_reg<14>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next51
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.431ns logic, 0.064ns route)
                                                       (87.1% logic, 12.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_12 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_12 to spi2wishbone_inst/spi_slave_inst/sh_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.BQ       Tcko                  0.234   spi2wishbone_inst/spi_slave_inst/sh_reg<14>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_12
    SLICE_X12Y8.B5       net (fanout=2)        0.064   spi2wishbone_inst/spi_slave_inst/sh_reg<12>
    SLICE_X12Y8.CLK      Tah         (-Th)    -0.197   spi2wishbone_inst/spi_slave_inst/sh_reg<14>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next41
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.431ns logic, 0.064ns route)
                                                       (87.1% logic, 12.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_2 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.587ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.391 - 0.321)
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_2 to spi2wishbone_inst/spi_slave_inst/state_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.CQ      Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_2
    SLICE_X10Y15.A4      net (fanout=10)       0.266   spi2wishbone_inst/spi_slave_inst/state_reg<2>
    SLICE_X10Y15.CLK     Tah         (-Th)    -0.121   N4
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_state_next61
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.587ns (0.321ns logic, 0.266ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_1 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_1 to spi2wishbone_inst/spi_slave_inst/state_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.BQ      Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_1
    SLICE_X11Y17.A5      net (fanout=10)       0.105   spi2wishbone_inst/spi_slave_inst/state_reg<1>
    SLICE_X11Y17.CLK     Tah         (-Th)    -0.215   spi2wishbone_inst/spi_slave_inst/state_reg<4>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_state_next51
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (0.415ns logic, 0.105ns route)
                                                       (79.8% logic, 20.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_9 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.524ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_9 to spi2wishbone_inst/spi_slave_inst/sh_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y14.BQ      Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_9
    SLICE_X15Y14.D4      net (fanout=2)        0.111   spi2wishbone_inst/spi_slave_inst/sh_reg<9>
    SLICE_X15Y14.CLK     Tah         (-Th)    -0.215   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next21
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (0.413ns logic, 0.111ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_1 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.527ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_1 to spi2wishbone_inst/spi_slave_inst/state_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.BQ      Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_1
    SLICE_X10Y17.D4      net (fanout=10)       0.137   spi2wishbone_inst/spi_slave_inst/state_reg<1>
    SLICE_X10Y17.CLK     Tah         (-Th)    -0.190   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_state_next41
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.527ns (0.390ns logic, 0.137ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_29 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_29 to spi2wishbone_inst/spi_slave_inst/sh_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.CQ       Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_29
    SLICE_X9Y10.C6       net (fanout=2)        0.116   spi2wishbone_inst/spi_slave_inst/sh_reg<29>
    SLICE_X9Y10.CLK      Tah         (-Th)    -0.215   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next221
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_29
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.413ns logic, 0.116ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_2 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_2 to spi2wishbone_inst/spi_slave_inst/state_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.CQ      Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_2
    SLICE_X10Y17.A4      net (fanout=10)       0.144   spi2wishbone_inst/spi_slave_inst/state_reg<2>
    SLICE_X10Y17.CLK     Tah         (-Th)    -0.190   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_state_next11
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.390ns logic, 0.144ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_1 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.549ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_1 to spi2wishbone_inst/spi_slave_inst/state_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.BQ      Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_1
    SLICE_X10Y17.C6      net (fanout=10)       0.159   spi2wishbone_inst/spi_slave_inst/state_reg<1>
    SLICE_X10Y17.CLK     Tah         (-Th)    -0.190   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_next<2>1
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.549ns (0.390ns logic, 0.159ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_2 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_2 to spi2wishbone_inst/spi_slave_inst/state_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.CQ      Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_2
    SLICE_X10Y17.B6      net (fanout=10)       0.160   spi2wishbone_inst/spi_slave_inst/state_reg<2>
    SLICE_X10Y17.CLK     Tah         (-Th)    -0.190   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_next<1>1
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.390ns logic, 0.160ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.635ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.391 - 0.321)
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_3 to spi2wishbone_inst/spi_slave_inst/state_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.DQ      Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_3
    SLICE_X10Y15.A3      net (fanout=10)       0.314   spi2wishbone_inst/spi_slave_inst/state_reg<3>
    SLICE_X10Y15.CLK     Tah         (-Th)    -0.121   N4
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_state_next61
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.321ns logic, 0.314ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.573ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_4 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_4 to spi2wishbone_inst/spi_slave_inst/state_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y17.AQ      Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/state_reg<4>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_4
    SLICE_X10Y17.D3      net (fanout=11)       0.187   spi2wishbone_inst/spi_slave_inst/state_reg<4>
    SLICE_X10Y17.CLK     Tah         (-Th)    -0.190   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_state_next41
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.388ns logic, 0.187ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.596ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_3 to spi2wishbone_inst/spi_slave_inst/state_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.DQ      Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_3
    SLICE_X10Y17.B3      net (fanout=10)       0.206   spi2wishbone_inst/spi_slave_inst/state_reg<3>
    SLICE_X10Y17.CLK     Tah         (-Th)    -0.190   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_next<1>1
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.390ns logic, 0.206ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.602ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_2 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_2 to spi2wishbone_inst/spi_slave_inst/sh_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y14.DQ      Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_2
    SLICE_X11Y14.D5      net (fanout=2)        0.189   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
    SLICE_X11Y14.CLK     Tah         (-Th)    -0.215   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next231
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.413ns logic, 0.189ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.602ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_0 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_0 to spi2wishbone_inst/spi_slave_inst/state_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AQ      Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_0
    SLICE_X10Y17.C3      net (fanout=12)       0.212   spi2wishbone_inst/spi_slave_inst/state_reg<0>
    SLICE_X10Y17.CLK     Tah         (-Th)    -0.190   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_next<2>1
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.390ns logic, 0.212ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.603ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_6 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_6 to spi2wishbone_inst/spi_slave_inst/sh_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y14.DQ      Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/sh_reg<6>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_6
    SLICE_X17Y14.D5      net (fanout=2)        0.190   spi2wishbone_inst/spi_slave_inst/sh_reg<6>
    SLICE_X17Y14.CLK     Tah         (-Th)    -0.215   spi2wishbone_inst/spi_slave_inst/sh_reg<6>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next291
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.413ns logic, 0.190ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.603ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_30 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_30 to spi2wishbone_inst/spi_slave_inst/sh_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.DQ       Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_30
    SLICE_X9Y10.D5       net (fanout=2)        0.190   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
    SLICE_X9Y10.CLK      Tah         (-Th)    -0.215   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next241
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_30
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.413ns logic, 0.190ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.614ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_3 to spi2wishbone_inst/spi_slave_inst/state_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.DQ      Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_3
    SLICE_X11Y17.A3      net (fanout=10)       0.201   spi2wishbone_inst/spi_slave_inst/state_reg<3>
    SLICE_X11Y17.CLK     Tah         (-Th)    -0.215   spi2wishbone_inst/spi_slave_inst/state_reg<4>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_state_next51
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.415ns logic, 0.201ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.620ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_7 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_7 to spi2wishbone_inst/spi_slave_inst/sh_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.AQ      Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/sh_reg<8>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_7
    SLICE_X19Y14.A5      net (fanout=2)        0.207   spi2wishbone_inst/spi_slave_inst/sh_reg<7>
    SLICE_X19Y14.CLK     Tah         (-Th)    -0.215   spi2wishbone_inst/spi_slave_inst/sh_reg<8>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next301
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.413ns logic, 0.207ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.620ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_27 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_27 to spi2wishbone_inst/spi_slave_inst/sh_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.AQ       Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_27
    SLICE_X9Y10.A5       net (fanout=2)        0.207   spi2wishbone_inst/spi_slave_inst/sh_reg<27>
    SLICE_X9Y10.CLK      Tah         (-Th)    -0.215   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next201
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_27
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.413ns logic, 0.207ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.623ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_23 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_23 to spi2wishbone_inst/spi_slave_inst/sh_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y9.AQ       Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_23
    SLICE_X10Y9.A4       net (fanout=2)        0.233   spi2wishbone_inst/spi_slave_inst/sh_reg<23>
    SLICE_X10Y9.CLK      Tah         (-Th)    -0.190   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next161
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.390ns logic, 0.233ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.630ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_18 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.066 - 0.063)
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_18 to spi2wishbone_inst/spi_slave_inst/sh_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.DQ       Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_18
    SLICE_X13Y9.A4       net (fanout=2)        0.218   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
    SLICE_X13Y9.CLK      Tah         (-Th)    -0.215   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next111
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.415ns logic, 0.218ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.632ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_15 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_15 to spi2wishbone_inst/spi_slave_inst/sh_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.AQ       Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_15
    SLICE_X14Y9.B2       net (fanout=2)        0.242   spi2wishbone_inst/spi_slave_inst/sh_reg<15>
    SLICE_X14Y9.CLK      Tah         (-Th)    -0.190   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next81
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.390ns logic, 0.242ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.632ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_26 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_26 to spi2wishbone_inst/spi_slave_inst/sh_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y9.DQ       Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_26
    SLICE_X10Y9.D4       net (fanout=2)        0.242   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
    SLICE_X10Y9.CLK      Tah         (-Th)    -0.190   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next191
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_26
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.390ns logic, 0.242ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.632ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_23 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_23 to spi2wishbone_inst/spi_slave_inst/sh_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y9.AQ       Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_23
    SLICE_X10Y9.B2       net (fanout=2)        0.242   spi2wishbone_inst/spi_slave_inst/sh_reg<23>
    SLICE_X10Y9.CLK      Tah         (-Th)    -0.190   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next171
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_24
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.390ns logic, 0.242ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.634ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_4 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.636ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_4 to spi2wishbone_inst/spi_slave_inst/state_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y17.AQ      Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/state_reg<4>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_4
    SLICE_X10Y17.B5      net (fanout=11)       0.248   spi2wishbone_inst/spi_slave_inst/state_reg<4>
    SLICE_X10Y17.CLK     Tah         (-Th)    -0.190   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_next<1>1
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.636ns (0.388ns logic, 0.248ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.647ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_17 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.647ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_17 to spi2wishbone_inst/spi_slave_inst/sh_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.CQ       Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_17
    SLICE_X14Y9.D2       net (fanout=2)        0.257   spi2wishbone_inst/spi_slave_inst/sh_reg<17>
    SLICE_X14Y9.CLK      Tah         (-Th)    -0.190   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next101
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_18
    -------------------------------------------------  ---------------------------
    Total                                      0.647ns (0.390ns logic, 0.257ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.647ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_25 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.647ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_25 to spi2wishbone_inst/spi_slave_inst/sh_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y9.CQ       Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_25
    SLICE_X10Y9.D2       net (fanout=2)        0.257   spi2wishbone_inst/spi_slave_inst/sh_reg<25>
    SLICE_X10Y9.CLK      Tah         (-Th)    -0.190   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next191
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_26
    -------------------------------------------------  ---------------------------
    Total                                      0.647ns (0.390ns logic, 0.257ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.652ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_20 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.652ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_20 to spi2wishbone_inst/spi_slave_inst/sh_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.BQ       Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_20
    SLICE_X13Y9.B4       net (fanout=2)        0.239   spi2wishbone_inst/spi_slave_inst/sh_reg<20>
    SLICE_X13Y9.CLK      Tah         (-Th)    -0.215   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next131
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_20
    -------------------------------------------------  ---------------------------
    Total                                      0.652ns (0.413ns logic, 0.239ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.653ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_22 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.653ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_22 to spi2wishbone_inst/spi_slave_inst/sh_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y9.DQ       Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_22
    SLICE_X13Y9.D4       net (fanout=2)        0.240   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
    SLICE_X13Y9.CLK      Tah         (-Th)    -0.215   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next151
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      0.653ns (0.413ns logic, 0.240ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.653ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_28 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.653ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_28 to spi2wishbone_inst/spi_slave_inst/sh_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.BQ       Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_28
    SLICE_X9Y10.B4       net (fanout=2)        0.240   spi2wishbone_inst/spi_slave_inst/sh_reg<28>
    SLICE_X9Y10.CLK      Tah         (-Th)    -0.215   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next211
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_28
    -------------------------------------------------  ---------------------------
    Total                                      0.653ns (0.413ns logic, 0.240ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.653ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_9 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.653ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_9 to spi2wishbone_inst/spi_slave_inst/sh_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y14.BQ      Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_9
    SLICE_X15Y14.B4      net (fanout=2)        0.240   spi2wishbone_inst/spi_slave_inst/sh_reg<9>
    SLICE_X15Y14.CLK     Tah         (-Th)    -0.215   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next321
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.653ns (0.413ns logic, 0.240ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.654ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_3 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.654ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_3 to spi2wishbone_inst/spi_slave_inst/sh_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y14.AQ      Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/sh_reg<6>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_3
    SLICE_X17Y14.A4      net (fanout=2)        0.241   spi2wishbone_inst/spi_slave_inst/sh_reg<3>
    SLICE_X17Y14.CLK     Tah         (-Th)    -0.215   spi2wishbone_inst/spi_slave_inst/sh_reg<6>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next261
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.654ns (0.413ns logic, 0.241ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.655ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/sh_reg_14 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.662ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.067 - 0.060)
  Source Clock:         spi_sck_BUFGP rising at 8.000ns
  Destination Clock:    spi_sck_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/sh_reg_14 to spi2wishbone_inst/spi_slave_inst/sh_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.DQ       Tcko                  0.234   spi2wishbone_inst/spi_slave_inst/sh_reg<14>
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_14
    SLICE_X14Y9.A4       net (fanout=2)        0.238   spi2wishbone_inst/spi_slave_inst/sh_reg<14>
    SLICE_X14Y9.CLK      Tah         (-Th)    -0.190   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next71
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      0.662ns (0.424ns logic, 0.238ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_SPI = PERIOD TIMEGRP "spi_clk_grp" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: spi_sck_BUFGP/BUFG/I0
  Logical resource: spi_sck_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: spi_sck_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<26>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_23/CK
  Location pin: SLICE_X10Y9.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<26>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_24/CK
  Location pin: SLICE_X10Y9.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<26>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_25/CK
  Location pin: SLICE_X10Y9.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<26>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_26/CK
  Location pin: SLICE_X10Y9.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: N4/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/state_reg_5/CK
  Location pin: SLICE_X10Y15.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: N4/SR
  Logical resource: spi2wishbone_inst/spi_slave_inst/state_reg_5/SR
  Location pin: SLICE_X10Y15.SR
  Clock network: spi_ss_IBUF
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/state_reg<3>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/state_reg_0/CK
  Location pin: SLICE_X10Y17.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: spi2wishbone_inst/spi_slave_inst/state_reg<3>/SR
  Logical resource: spi2wishbone_inst/spi_slave_inst/state_reg_0/SR
  Location pin: SLICE_X10Y17.SR
  Clock network: spi_ss_IBUF
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/state_reg<3>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/state_reg_1/CK
  Location pin: SLICE_X10Y17.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: spi2wishbone_inst/spi_slave_inst/state_reg<3>/SR
  Logical resource: spi2wishbone_inst/spi_slave_inst/state_reg_1/SR
  Location pin: SLICE_X10Y17.SR
  Clock network: spi_ss_IBUF
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/state_reg<3>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/state_reg_2/CK
  Location pin: SLICE_X10Y17.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: spi2wishbone_inst/spi_slave_inst/state_reg<3>/SR
  Logical resource: spi2wishbone_inst/spi_slave_inst/state_reg_2/SR
  Location pin: SLICE_X10Y17.SR
  Clock network: spi_ss_IBUF
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/state_reg<3>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/state_reg_3/CK
  Location pin: SLICE_X10Y17.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: spi2wishbone_inst/spi_slave_inst/state_reg<3>/SR
  Logical resource: spi2wishbone_inst/spi_slave_inst/state_reg_3/SR
  Location pin: SLICE_X10Y17.SR
  Clock network: spi_ss_IBUF
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<18>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_15/CK
  Location pin: SLICE_X14Y9.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<18>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_16/CK
  Location pin: SLICE_X14Y9.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<18>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_17/CK
  Location pin: SLICE_X14Y9.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<18>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_18/CK
  Location pin: SLICE_X14Y9.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<14>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_11/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<14>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_12/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<14>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_13/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<14>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_14/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<30>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_27/CK
  Location pin: SLICE_X9Y10.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<30>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_28/CK
  Location pin: SLICE_X9Y10.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<30>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_29/CK
  Location pin: SLICE_X9Y10.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<30>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_30/CK
  Location pin: SLICE_X9Y10.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<31>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_31/CK
  Location pin: SLICE_X9Y11.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/tx_bit_reg/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/tx_bit_reg/CK
  Location pin: SLICE_X9Y14.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/di_req_reg/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/di_req_reg/CK
  Location pin: SLICE_X9Y15.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<2>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_0/CK
  Location pin: SLICE_X11Y14.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<2>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_1/CK
  Location pin: SLICE_X11Y14.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<2>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_2/CK
  Location pin: SLICE_X11Y14.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/preload_miso/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/preload_miso/CK
  Location pin: SLICE_X11Y15.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: spi2wishbone_inst/spi_slave_inst/preload_miso/SR
  Logical resource: spi2wishbone_inst/spi_slave_inst/preload_miso/SR
  Location pin: SLICE_X11Y15.SR
  Clock network: spi_ss_IBUF
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/state_reg<4>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/state_reg_4/CK
  Location pin: SLICE_X11Y17.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: spi2wishbone_inst/spi_slave_inst/state_reg<4>/SR
  Logical resource: spi2wishbone_inst/spi_slave_inst/state_reg_4/SR
  Location pin: SLICE_X11Y17.SR
  Clock network: spi_ss_IBUF
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<22>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_19/CK
  Location pin: SLICE_X13Y9.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<22>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_20/CK
  Location pin: SLICE_X13Y9.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<22>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_21/CK
  Location pin: SLICE_X13Y9.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<22>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_22/CK
  Location pin: SLICE_X13Y9.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<10>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_9/CK
  Location pin: SLICE_X15Y14.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<10>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/wr_ack_reg/CK
  Location pin: SLICE_X15Y14.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<10>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_10/CK
  Location pin: SLICE_X15Y14.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<6>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_3/CK
  Location pin: SLICE_X17Y14.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<6>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_4/CK
  Location pin: SLICE_X17Y14.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<6>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_5/CK
  Location pin: SLICE_X17Y14.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<6>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_6/CK
  Location pin: SLICE_X17Y14.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<8>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_7/CK
  Location pin: SLICE_X19Y14.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------
Slack: 7.606ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/sh_reg<8>/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/sh_reg_8/CK
  Location pin: SLICE_X19Y14.CLK
  Clock network: spi_sck_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG1_path" TIG;

 65 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     -0.776ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/tx_bit_reg (FF)
  Data Path Delay:      1.937ns (Levels of Logic = 2)
  Clock Path Skew:      3.078ns (2.598 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP falling
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X10Y14.D2      net (fanout=3)        0.766   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X10Y14.DMUX    Tilo                  0.194   U_ila_pro_0/U0/iTRIG_IN<3>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>_SW1
    SLICE_X9Y14.A2       net (fanout=1)        0.531   N6
    SLICE_X9Y14.CLK      Tas                   0.236   spi2wishbone_inst/spi_slave_inst/tx_bit_reg
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.937ns (0.640ns logic, 1.297ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     -0.991ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_24 (FF)
  Data Path Delay:      1.711ns (Levels of Logic = 2)
  Clock Path Skew:      3.067ns (2.587 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X10Y9.B4       net (fanout=31)       0.693   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X10Y9.CLK      Tas                   0.246   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next171
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_24
    -------------------------------------------------  ---------------------------
    Total                                      1.711ns (0.672ns logic, 1.039ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     -0.994ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_27 (FF)
  Data Path Delay:      1.712ns (Levels of Logic = 2)
  Clock Path Skew:      3.071ns (2.591 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X9Y10.A4       net (fanout=31)       0.704   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X9Y10.CLK      Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next201
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_27
    -------------------------------------------------  ---------------------------
    Total                                      1.712ns (0.662ns logic, 1.050ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     -0.995ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_30 (FF)
  Data Path Delay:      1.711ns (Levels of Logic = 2)
  Clock Path Skew:      3.071ns (2.591 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X9Y10.D4       net (fanout=31)       0.703   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X9Y10.CLK      Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next241
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_30
    -------------------------------------------------  ---------------------------
    Total                                      1.711ns (0.662ns logic, 1.049ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     -0.999ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_25 (FF)
  Data Path Delay:      1.703ns (Levels of Logic = 2)
  Clock Path Skew:      3.067ns (2.587 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X10Y9.C4       net (fanout=31)       0.685   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X10Y9.CLK      Tas                   0.246   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next181
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      1.703ns (0.672ns logic, 1.031ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.008ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_2 (FF)
  Data Path Delay:      1.704ns (Levels of Logic = 2)
  Clock Path Skew:      3.077ns (2.597 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X11Y14.D4      net (fanout=31)       0.696   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X11Y14.CLK     Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next231
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.704ns (0.662ns logic, 1.042ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.022ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_1 (FF)
  Data Path Delay:      1.690ns (Levels of Logic = 2)
  Clock Path Skew:      3.077ns (2.597 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X11Y14.C4      net (fanout=31)       0.682   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X11Y14.CLK     Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next121
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.690ns (0.662ns logic, 1.028ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.035ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_28 (FF)
  Data Path Delay:      1.671ns (Levels of Logic = 2)
  Clock Path Skew:      3.071ns (2.591 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X9Y10.B5       net (fanout=31)       0.663   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X9Y10.CLK      Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next211
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_28
    -------------------------------------------------  ---------------------------
    Total                                      1.671ns (0.662ns logic, 1.009ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.052ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_26 (FF)
  Data Path Delay:      1.650ns (Levels of Logic = 2)
  Clock Path Skew:      3.067ns (2.587 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X10Y9.D5       net (fanout=31)       0.632   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X10Y9.CLK      Tas                   0.246   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next191
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_26
    -------------------------------------------------  ---------------------------
    Total                                      1.650ns (0.672ns logic, 0.978ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.052ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_29 (FF)
  Data Path Delay:      1.654ns (Levels of Logic = 2)
  Clock Path Skew:      3.071ns (2.591 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X9Y10.C5       net (fanout=31)       0.646   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X9Y10.CLK      Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next221
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_29
    -------------------------------------------------  ---------------------------
    Total                                      1.654ns (0.662ns logic, 0.992ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.060ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_13 (FF)
  Data Path Delay:      1.612ns (Levels of Logic = 2)
  Clock Path Skew:      3.037ns (2.557 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X12Y8.C4       net (fanout=31)       0.616   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X12Y8.CLK      Tas                   0.224   spi2wishbone_inst/spi_slave_inst/sh_reg<14>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next51
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      1.612ns (0.650ns logic, 0.962ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.066ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_31 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/tx_bit_reg (FF)
  Data Path Delay:      1.630ns (Levels of Logic = 2)
  Clock Path Skew:      3.061ns (2.598 - -0.463)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP falling
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_31 to spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y9.DMUX      Tshcko                0.282   spi2wishbone_inst/spi_slave_inst/di_reg<27>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_31
    SLICE_X10Y14.D4      net (fanout=1)        0.387   spi2wishbone_inst/spi_slave_inst/di_reg<31>
    SLICE_X10Y14.DMUX    Tilo                  0.194   U_ila_pro_0/U0/iTRIG_IN<3>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>_SW1
    SLICE_X9Y14.A2       net (fanout=1)        0.531   N6
    SLICE_X9Y14.CLK      Tas                   0.236   spi2wishbone_inst/spi_slave_inst/tx_bit_reg
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.630ns (0.712ns logic, 0.918ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.068ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_23 (FF)
  Data Path Delay:      1.634ns (Levels of Logic = 2)
  Clock Path Skew:      3.067ns (2.587 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X10Y9.A5       net (fanout=31)       0.616   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X10Y9.CLK      Tas                   0.246   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next161
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      1.634ns (0.672ns logic, 0.962ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.087ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_12 (FF)
  Data Path Delay:      1.585ns (Levels of Logic = 2)
  Clock Path Skew:      3.037ns (2.557 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X12Y8.B4       net (fanout=31)       0.589   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X12Y8.CLK      Tas                   0.224   spi2wishbone_inst/spi_slave_inst/sh_reg<14>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next41
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      1.585ns (0.650ns logic, 0.935ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.127ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_14 (FF)
  Data Path Delay:      1.545ns (Levels of Logic = 2)
  Clock Path Skew:      3.037ns (2.557 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X12Y8.D5       net (fanout=31)       0.549   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X12Y8.CLK      Tas                   0.224   spi2wishbone_inst/spi_slave_inst/sh_reg<14>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next61
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      1.545ns (0.650ns logic, 0.895ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.133ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_11 (FF)
  Data Path Delay:      1.539ns (Levels of Logic = 2)
  Clock Path Skew:      3.037ns (2.557 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X12Y8.A5       net (fanout=31)       0.543   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X12Y8.CLK      Tas                   0.224   spi2wishbone_inst/spi_slave_inst/sh_reg<14>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next31
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      1.539ns (0.650ns logic, 0.889ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.134ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_22 (FF)
  Data Path Delay:      1.540ns (Levels of Logic = 2)
  Clock Path Skew:      3.039ns (2.559 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X13Y9.D3       net (fanout=31)       0.532   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X13Y9.CLK      Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next151
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      1.540ns (0.662ns logic, 0.878ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.212ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_31 (FF)
  Data Path Delay:      1.497ns (Levels of Logic = 2)
  Clock Path Skew:      3.074ns (2.594 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X9Y11.A6       net (fanout=31)       0.489   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X9Y11.CLK      Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<31>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next251
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      1.497ns (0.662ns logic, 0.835ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.216ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_16 (FF)
  Data Path Delay:      1.459ns (Levels of Logic = 2)
  Clock Path Skew:      3.040ns (2.560 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X14Y9.B4       net (fanout=31)       0.441   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X14Y9.CLK      Tas                   0.246   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next81
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      1.459ns (0.672ns logic, 0.787ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.220ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_21 (FF)
  Data Path Delay:      1.454ns (Levels of Logic = 2)
  Clock Path Skew:      3.039ns (2.559 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X13Y9.C4       net (fanout=31)       0.446   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X13Y9.CLK      Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next141
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_21
    -------------------------------------------------  ---------------------------
    Total                                      1.454ns (0.662ns logic, 0.792ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.224ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_17 (FF)
  Data Path Delay:      1.451ns (Levels of Logic = 2)
  Clock Path Skew:      3.040ns (2.560 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X14Y9.C4       net (fanout=31)       0.433   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X14Y9.CLK      Tas                   0.246   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next91
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      1.451ns (0.672ns logic, 0.779ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.277ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_18 (FF)
  Data Path Delay:      1.398ns (Levels of Logic = 2)
  Clock Path Skew:      3.040ns (2.560 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X14Y9.D5       net (fanout=31)       0.380   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X14Y9.CLK      Tas                   0.246   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next101
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_18
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (0.672ns logic, 0.726ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.293ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_15 (FF)
  Data Path Delay:      1.382ns (Levels of Logic = 2)
  Clock Path Skew:      3.040ns (2.560 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X14Y9.A5       net (fanout=31)       0.364   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X14Y9.CLK      Tas                   0.246   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next71
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      1.382ns (0.672ns logic, 0.710ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.299ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_19 (FF)
  Data Path Delay:      1.375ns (Levels of Logic = 2)
  Clock Path Skew:      3.039ns (2.559 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X13Y9.A6       net (fanout=31)       0.367   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X13Y9.CLK      Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next111
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      1.375ns (0.662ns logic, 0.713ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.299ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_20 (FF)
  Data Path Delay:      1.375ns (Levels of Logic = 2)
  Clock Path Skew:      3.039ns (2.559 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X13Y9.B6       net (fanout=31)       0.367   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X13Y9.CLK      Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next131
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_20
    -------------------------------------------------  ---------------------------
    Total                                      1.375ns (0.662ns logic, 0.713ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.384ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_6 (FF)
  Data Path Delay:      1.300ns (Levels of Logic = 2)
  Clock Path Skew:      3.049ns (2.569 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X17Y14.D4      net (fanout=31)       0.292   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X17Y14.CLK     Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<6>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next291
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      1.300ns (0.662ns logic, 0.638ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.419ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_3 (FF)
  Data Path Delay:      1.265ns (Levels of Logic = 2)
  Clock Path Skew:      3.049ns (2.569 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X17Y14.A5      net (fanout=31)       0.257   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X17Y14.CLK     Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<6>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next261
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.662ns logic, 0.603ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.424ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_4 (FF)
  Data Path Delay:      1.260ns (Levels of Logic = 2)
  Clock Path Skew:      3.049ns (2.569 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X17Y14.B5      net (fanout=31)       0.252   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X17Y14.CLK     Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<6>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next271
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.260ns (0.662ns logic, 0.598ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.441ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_5 (FF)
  Data Path Delay:      1.243ns (Levels of Logic = 2)
  Clock Path Skew:      3.049ns (2.569 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X17Y14.C5      net (fanout=31)       0.235   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X17Y14.CLK     Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<6>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next281
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.243ns (0.662ns logic, 0.581ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.443ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_10 (FF)
  Data Path Delay:      1.241ns (Levels of Logic = 2)
  Clock Path Skew:      3.049ns (2.569 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X15Y14.D3      net (fanout=31)       0.233   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X15Y14.CLK     Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next21
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      1.241ns (0.662ns logic, 0.579ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.451ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_7 (FF)
  Data Path Delay:      1.234ns (Levels of Logic = 2)
  Clock Path Skew:      3.050ns (2.570 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X19Y14.A6      net (fanout=31)       0.226   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X19Y14.CLK     Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<8>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next301
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.234ns (0.662ns logic, 0.572ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.451ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_8 (FF)
  Data Path Delay:      1.234ns (Levels of Logic = 2)
  Clock Path Skew:      3.050ns (2.570 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X19Y14.B6      net (fanout=31)       0.226   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X19Y14.CLK     Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<8>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next311
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.234ns (0.662ns logic, 0.572ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.463ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_23 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_24 (FF)
  Data Path Delay:      1.251ns (Levels of Logic = 1)
  Clock Path Skew:      3.079ns (2.587 - -0.492)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_23 to spi2wishbone_inst/spi_slave_inst/sh_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.DQ       Tcko                  0.248   spi2wishbone_inst/spi_slave_inst/di_reg<23>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_23
    SLICE_X10Y9.B1       net (fanout=1)        0.757   spi2wishbone_inst/spi_slave_inst/di_reg<23>
    SLICE_X10Y9.CLK      Tas                   0.246   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next171
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_24
    -------------------------------------------------  ---------------------------
    Total                                      1.251ns (0.494ns logic, 0.757ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.529ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_7 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_8 (FF)
  Data Path Delay:      1.156ns (Levels of Logic = 1)
  Clock Path Skew:      3.050ns (2.570 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_7 to spi2wishbone_inst/spi_slave_inst/sh_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.DQ      Tcko                  0.248   spi2wishbone_inst/spi_slave_inst/di_reg<7>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_7
    SLICE_X19Y14.B2      net (fanout=1)        0.672   spi2wishbone_inst/spi_slave_inst/di_reg<7>
    SLICE_X19Y14.CLK     Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<8>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next311
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.156ns (0.484ns logic, 0.672ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.561ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_1 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_2 (FF)
  Data Path Delay:      1.152ns (Levels of Logic = 1)
  Clock Path Skew:      3.078ns (2.597 - -0.481)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_1 to spi2wishbone_inst/spi_slave_inst/sh_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y14.BQ      Tcko                  0.212   spi2wishbone_inst/spi_slave_inst/di_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_1
    SLICE_X11Y14.D3      net (fanout=1)        0.704   spi2wishbone_inst/spi_slave_inst/di_reg<1>
    SLICE_X11Y14.CLK     Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next231
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.152ns (0.448ns logic, 0.704ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.564ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_8 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_9 (FF)
  Data Path Delay:      1.133ns (Levels of Logic = 1)
  Clock Path Skew:      3.062ns (2.569 - -0.493)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_8 to spi2wishbone_inst/spi_slave_inst/sh_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y8.AQ       Tcko                  0.210   spi2wishbone_inst/spi_slave_inst/di_reg<11>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_8
    SLICE_X15Y14.B3      net (fanout=1)        0.687   spi2wishbone_inst/spi_slave_inst/di_reg<8>
    SLICE_X15Y14.CLK     Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next321
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.133ns (0.446ns logic, 0.687ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.608ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_9 (FF)
  Data Path Delay:      1.076ns (Levels of Logic = 2)
  Clock Path Skew:      3.049ns (2.569 - -0.480)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.210   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.346   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.216   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X15Y14.B6      net (fanout=31)       0.068   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X15Y14.CLK     Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next321
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.076ns (0.662ns logic, 0.414ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.641ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_22 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_23 (FF)
  Data Path Delay:      1.073ns (Levels of Logic = 1)
  Clock Path Skew:      3.079ns (2.587 - -0.492)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_22 to spi2wishbone_inst/spi_slave_inst/sh_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.CQ       Tcko                  0.248   spi2wishbone_inst/spi_slave_inst/di_reg<23>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_22
    SLICE_X10Y9.A1       net (fanout=1)        0.579   spi2wishbone_inst/spi_slave_inst/di_reg<22>
    SLICE_X10Y9.CLK      Tas                   0.246   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next161
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      1.073ns (0.494ns logic, 0.579ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.657ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_0 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_1 (FF)
  Data Path Delay:      1.056ns (Levels of Logic = 1)
  Clock Path Skew:      3.078ns (2.597 - -0.481)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_0 to spi2wishbone_inst/spi_slave_inst/sh_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y14.AQ      Tcko                  0.212   spi2wishbone_inst/spi_slave_inst/di_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_0
    SLICE_X11Y14.C3      net (fanout=1)        0.608   spi2wishbone_inst/spi_slave_inst/di_reg<0>
    SLICE_X11Y14.CLK     Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next121
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.056ns (0.448ns logic, 0.608ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.660ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_29 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_30 (FF)
  Data Path Delay:      1.029ns (Levels of Logic = 1)
  Clock Path Skew:      3.054ns (2.591 - -0.463)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_29 to spi2wishbone_inst/spi_slave_inst/sh_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y9.BMUX      Tshcko                0.282   spi2wishbone_inst/spi_slave_inst/di_reg<27>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_29
    SLICE_X9Y10.D2       net (fanout=1)        0.511   spi2wishbone_inst/spi_slave_inst/di_reg<29>
    SLICE_X9Y10.CLK      Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next241
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_30
    -------------------------------------------------  ---------------------------
    Total                                      1.029ns (0.518ns logic, 0.511ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.670ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_25 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_26 (FF)
  Data Path Delay:      1.015ns (Levels of Logic = 1)
  Clock Path Skew:      3.050ns (2.587 - -0.463)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_25 to spi2wishbone_inst/spi_slave_inst/sh_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y9.BQ        Tcko                  0.248   spi2wishbone_inst/spi_slave_inst/di_reg<27>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_25
    SLICE_X10Y9.D1       net (fanout=1)        0.521   spi2wishbone_inst/spi_slave_inst/di_reg<25>
    SLICE_X10Y9.CLK      Tas                   0.246   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next191
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_26
    -------------------------------------------------  ---------------------------
    Total                                      1.015ns (0.494ns logic, 0.521ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.699ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_30 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_31 (FF)
  Data Path Delay:      0.993ns (Levels of Logic = 1)
  Clock Path Skew:      3.057ns (2.594 - -0.463)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_30 to spi2wishbone_inst/spi_slave_inst/sh_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y9.CMUX      Tshcko                0.282   spi2wishbone_inst/spi_slave_inst/di_reg<27>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_30
    SLICE_X9Y11.A1       net (fanout=1)        0.475   spi2wishbone_inst/spi_slave_inst/di_reg<30>
    SLICE_X9Y11.CLK      Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<31>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next251
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      0.993ns (0.518ns logic, 0.475ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.699ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_26 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_27 (FF)
  Data Path Delay:      0.990ns (Levels of Logic = 1)
  Clock Path Skew:      3.054ns (2.591 - -0.463)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_26 to spi2wishbone_inst/spi_slave_inst/sh_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y9.CQ        Tcko                  0.248   spi2wishbone_inst/spi_slave_inst/di_reg<27>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_26
    SLICE_X9Y10.A1       net (fanout=1)        0.506   spi2wishbone_inst/spi_slave_inst/di_reg<26>
    SLICE_X9Y10.CLK      Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next201
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_27
    -------------------------------------------------  ---------------------------
    Total                                      0.990ns (0.484ns logic, 0.506ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.730ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_9 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_10 (FF)
  Data Path Delay:      0.967ns (Levels of Logic = 1)
  Clock Path Skew:      3.062ns (2.569 - -0.493)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_9 to spi2wishbone_inst/spi_slave_inst/sh_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y8.BQ       Tcko                  0.210   spi2wishbone_inst/spi_slave_inst/di_reg<11>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_9
    SLICE_X15Y14.D2      net (fanout=1)        0.521   spi2wishbone_inst/spi_slave_inst/di_reg<9>
    SLICE_X15Y14.CLK     Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next21
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.967ns (0.446ns logic, 0.521ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.733ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_11 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_12 (FF)
  Data Path Delay:      0.952ns (Levels of Logic = 1)
  Clock Path Skew:      3.050ns (2.557 - -0.493)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_11 to spi2wishbone_inst/spi_slave_inst/sh_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y8.DQ       Tcko                  0.210   spi2wishbone_inst/spi_slave_inst/di_reg<11>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_11
    SLICE_X12Y8.B1       net (fanout=1)        0.518   spi2wishbone_inst/spi_slave_inst/di_reg<11>
    SLICE_X12Y8.CLK      Tas                   0.224   spi2wishbone_inst/spi_slave_inst/sh_reg<14>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next41
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      0.952ns (0.434ns logic, 0.518ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.753ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_24 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_25 (FF)
  Data Path Delay:      0.932ns (Levels of Logic = 1)
  Clock Path Skew:      3.050ns (2.587 - -0.463)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_24 to spi2wishbone_inst/spi_slave_inst/sh_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y9.AQ        Tcko                  0.248   spi2wishbone_inst/spi_slave_inst/di_reg<27>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_24
    SLICE_X10Y9.C1       net (fanout=1)        0.438   spi2wishbone_inst/spi_slave_inst/di_reg<24>
    SLICE_X10Y9.CLK      Tas                   0.246   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next181
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (0.494ns logic, 0.438ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.799ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_16 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_17 (FF)
  Data Path Delay:      0.888ns (Levels of Logic = 1)
  Clock Path Skew:      3.052ns (2.560 - -0.492)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_16 to spi2wishbone_inst/spi_slave_inst/sh_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.AMUX     Tshcko                0.282   spi2wishbone_inst/spi_slave_inst/di_reg<23>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_16
    SLICE_X14Y9.C2       net (fanout=1)        0.360   spi2wishbone_inst/spi_slave_inst/di_reg<16>
    SLICE_X14Y9.CLK      Tas                   0.246   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next91
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      0.888ns (0.528ns logic, 0.360ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.802ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_12 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_13 (FF)
  Data Path Delay:      0.883ns (Levels of Logic = 1)
  Clock Path Skew:      3.050ns (2.557 - -0.493)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_12 to spi2wishbone_inst/spi_slave_inst/sh_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y8.AQ       Tcko                  0.212   spi2wishbone_inst/spi_slave_inst/di_reg<15>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_12
    SLICE_X12Y8.C1       net (fanout=1)        0.447   spi2wishbone_inst/spi_slave_inst/di_reg<12>
    SLICE_X12Y8.CLK      Tas                   0.224   spi2wishbone_inst/spi_slave_inst/sh_reg<14>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next51
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.883ns (0.436ns logic, 0.447ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.827ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_27 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_28 (FF)
  Data Path Delay:      0.862ns (Levels of Logic = 1)
  Clock Path Skew:      3.054ns (2.591 - -0.463)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_27 to spi2wishbone_inst/spi_slave_inst/sh_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y9.DQ        Tcko                  0.248   spi2wishbone_inst/spi_slave_inst/di_reg<27>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_27
    SLICE_X9Y10.B2       net (fanout=1)        0.378   spi2wishbone_inst/spi_slave_inst/di_reg<27>
    SLICE_X9Y10.CLK      Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next211
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_28
    -------------------------------------------------  ---------------------------
    Total                                      0.862ns (0.484ns logic, 0.378ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     -1.846ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_13 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_14 (FF)
  Data Path Delay:      0.839ns (Levels of Logic = 1)
  Clock Path Skew:      3.050ns (2.557 - -0.493)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_13 to spi2wishbone_inst/spi_slave_inst/sh_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y8.BQ       Tcko                  0.212   spi2wishbone_inst/spi_slave_inst/di_reg<15>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_13
    SLICE_X12Y8.D1       net (fanout=1)        0.403   spi2wishbone_inst/spi_slave_inst/di_reg<13>
    SLICE_X12Y8.CLK      Tas                   0.224   spi2wishbone_inst/spi_slave_inst/sh_reg<14>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next61
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.436ns logic, 0.403ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG1_path" TIG;
--------------------------------------------------------------------------------
Delay (hold path):      -5.140ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_19 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_20 (FF)
  Data Path Delay:      0.959ns (Levels of Logic = 1)
  Clock Path Skew:      5.734ns (4.820 - -0.914)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_19 to spi2wishbone_inst/spi_slave_inst/sh_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.DMUX     Tshcko                0.460   spi2wishbone_inst/spi_slave_inst/di_reg<23>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_19
    SLICE_X13Y9.B5       net (fanout=1)        0.207   spi2wishbone_inst/spi_slave_inst/di_reg<19>
    SLICE_X13Y9.CLK      Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next131
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_20
    -------------------------------------------------  ---------------------------
    Total                                      0.959ns (0.752ns logic, 0.207ns route)
                                                       (78.4% logic, 21.6% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.987ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_18 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_19 (FF)
  Data Path Delay:      1.112ns (Levels of Logic = 1)
  Clock Path Skew:      5.734ns (4.820 - -0.914)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_18 to spi2wishbone_inst/spi_slave_inst/sh_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.CMUX     Tshcko                0.460   spi2wishbone_inst/spi_slave_inst/di_reg<23>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_18
    SLICE_X13Y9.A5       net (fanout=1)        0.360   spi2wishbone_inst/spi_slave_inst/di_reg<18>
    SLICE_X13Y9.CLK      Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next111
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.752ns logic, 0.360ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.983ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_21 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_22 (FF)
  Data Path Delay:      1.116ns (Levels of Logic = 1)
  Clock Path Skew:      5.734ns (4.820 - -0.914)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_21 to spi2wishbone_inst/spi_slave_inst/sh_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.BQ       Tcko                  0.421   spi2wishbone_inst/spi_slave_inst/di_reg<23>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_21
    SLICE_X13Y9.D2       net (fanout=1)        0.403   spi2wishbone_inst/spi_slave_inst/di_reg<21>
    SLICE_X13Y9.CLK      Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next151
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      1.116ns (0.713ns logic, 0.403ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.982ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_20 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_21 (FF)
  Data Path Delay:      1.117ns (Levels of Logic = 1)
  Clock Path Skew:      5.734ns (4.820 - -0.914)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_20 to spi2wishbone_inst/spi_slave_inst/sh_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.AQ       Tcko                  0.421   spi2wishbone_inst/spi_slave_inst/di_reg<23>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_20
    SLICE_X13Y9.C2       net (fanout=1)        0.404   spi2wishbone_inst/spi_slave_inst/di_reg<20>
    SLICE_X13Y9.CLK      Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next141
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_21
    -------------------------------------------------  ---------------------------
    Total                                      1.117ns (0.713ns logic, 0.404ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.981ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_5 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_6 (FF)
  Data Path Delay:      1.116ns (Levels of Logic = 1)
  Clock Path Skew:      5.732ns (4.830 - -0.902)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_5 to spi2wishbone_inst/spi_slave_inst/sh_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.BQ      Tcko                  0.421   spi2wishbone_inst/spi_slave_inst/di_reg<7>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_5
    SLICE_X17Y14.D2      net (fanout=1)        0.403   spi2wishbone_inst/spi_slave_inst/di_reg<5>
    SLICE_X17Y14.CLK     Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<6>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next291
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      1.116ns (0.713ns logic, 0.403ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.980ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_4 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_5 (FF)
  Data Path Delay:      1.117ns (Levels of Logic = 1)
  Clock Path Skew:      5.732ns (4.830 - -0.902)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_4 to spi2wishbone_inst/spi_slave_inst/sh_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.AQ      Tcko                  0.421   spi2wishbone_inst/spi_slave_inst/di_reg<7>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_4
    SLICE_X17Y14.C2      net (fanout=1)        0.404   spi2wishbone_inst/spi_slave_inst/di_reg<4>
    SLICE_X17Y14.CLK     Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<6>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next281
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.117ns (0.713ns logic, 0.404ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.977ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_3 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_4 (FF)
  Data Path Delay:      1.121ns (Levels of Logic = 1)
  Clock Path Skew:      5.733ns (4.830 - -0.903)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_3 to spi2wishbone_inst/spi_slave_inst/sh_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y14.DQ      Tcko                  0.384   spi2wishbone_inst/spi_slave_inst/di_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_3
    SLICE_X17Y14.B6      net (fanout=1)        0.445   spi2wishbone_inst/spi_slave_inst/di_reg<3>
    SLICE_X17Y14.CLK     Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<6>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next271
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.121ns (0.676ns logic, 0.445ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.934ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_6 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_7 (FF)
  Data Path Delay:      1.164ns (Levels of Logic = 1)
  Clock Path Skew:      5.733ns (4.831 - -0.902)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_6 to spi2wishbone_inst/spi_slave_inst/sh_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.CQ      Tcko                  0.421   spi2wishbone_inst/spi_slave_inst/di_reg<7>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_6
    SLICE_X19Y14.A3      net (fanout=1)        0.451   spi2wishbone_inst/spi_slave_inst/di_reg<6>
    SLICE_X19Y14.CLK     Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<8>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next301
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.164ns (0.713ns logic, 0.451ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.930ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_15 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_16 (FF)
  Data Path Delay:      1.171ns (Levels of Logic = 1)
  Clock Path Skew:      5.736ns (4.821 - -0.915)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_15 to spi2wishbone_inst/spi_slave_inst/sh_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y8.DQ       Tcko                  0.384   spi2wishbone_inst/spi_slave_inst/di_reg<15>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_15
    SLICE_X14Y9.B6       net (fanout=1)        0.487   spi2wishbone_inst/spi_slave_inst/di_reg<15>
    SLICE_X14Y9.CLK      Tah         (-Th)    -0.300   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next81
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (0.684ns logic, 0.487ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.922ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_17 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_18 (FF)
  Data Path Delay:      1.178ns (Levels of Logic = 1)
  Clock Path Skew:      5.735ns (4.821 - -0.914)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_17 to spi2wishbone_inst/spi_slave_inst/sh_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.BMUX     Tshcko                0.460   spi2wishbone_inst/spi_slave_inst/di_reg<23>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_17
    SLICE_X14Y9.D4       net (fanout=1)        0.418   spi2wishbone_inst/spi_slave_inst/di_reg<17>
    SLICE_X14Y9.CLK      Tah         (-Th)    -0.300   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next101
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_18
    -------------------------------------------------  ---------------------------
    Total                                      1.178ns (0.760ns logic, 0.418ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.893ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_28 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_29 (FF)
  Data Path Delay:      1.209ns (Levels of Logic = 1)
  Clock Path Skew:      5.737ns (4.852 - -0.885)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_28 to spi2wishbone_inst/spi_slave_inst/sh_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y9.AMUX      Tshcko                0.460   spi2wishbone_inst/spi_slave_inst/di_reg<27>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_28
    SLICE_X9Y10.C4       net (fanout=1)        0.457   spi2wishbone_inst/spi_slave_inst/di_reg<28>
    SLICE_X9Y10.CLK      Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next221
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_29
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (0.752ns logic, 0.457ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.887ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_14 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_15 (FF)
  Data Path Delay:      1.214ns (Levels of Logic = 1)
  Clock Path Skew:      5.736ns (4.821 - -0.915)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_14 to spi2wishbone_inst/spi_slave_inst/sh_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y8.CQ       Tcko                  0.384   spi2wishbone_inst/spi_slave_inst/di_reg<15>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_14
    SLICE_X14Y9.A2       net (fanout=1)        0.530   spi2wishbone_inst/spi_slave_inst/di_reg<14>
    SLICE_X14Y9.CLK      Tah         (-Th)    -0.300   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next71
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      1.214ns (0.684ns logic, 0.530ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.866ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_10 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_11 (FF)
  Data Path Delay:      1.232ns (Levels of Logic = 1)
  Clock Path Skew:      5.733ns (4.818 - -0.915)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_10 to spi2wishbone_inst/spi_slave_inst/sh_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y8.CQ       Tcko                  0.368   spi2wishbone_inst/spi_slave_inst/di_reg<11>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_10
    SLICE_X12Y8.A1       net (fanout=1)        0.623   spi2wishbone_inst/spi_slave_inst/di_reg<10>
    SLICE_X12Y8.CLK      Tah         (-Th)    -0.241   spi2wishbone_inst/spi_slave_inst/sh_reg<14>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next31
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.609ns logic, 0.623ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.842ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_13 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_14 (FF)
  Data Path Delay:      1.256ns (Levels of Logic = 1)
  Clock Path Skew:      5.733ns (4.818 - -0.915)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_13 to spi2wishbone_inst/spi_slave_inst/sh_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y8.BQ       Tcko                  0.384   spi2wishbone_inst/spi_slave_inst/di_reg<15>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_13
    SLICE_X12Y8.D1       net (fanout=1)        0.631   spi2wishbone_inst/spi_slave_inst/di_reg<13>
    SLICE_X12Y8.CLK      Tah         (-Th)    -0.241   spi2wishbone_inst/spi_slave_inst/sh_reg<14>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next61
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (0.625ns logic, 0.631ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.839ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/wr_ack_reg (FF)
  Data Path Delay:      1.258ns (Levels of Logic = 1)
  Clock Path Skew:      5.732ns (4.830 - -0.902)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/wr_ack_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.368   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.598   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CLK     Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/wr_ack_next1
                                                       spi2wishbone_inst/spi_slave_inst/wr_ack_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.258ns (0.660ns logic, 0.598ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.836ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_2 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_3 (FF)
  Data Path Delay:      1.262ns (Levels of Logic = 1)
  Clock Path Skew:      5.733ns (4.830 - -0.903)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_2 to spi2wishbone_inst/spi_slave_inst/sh_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y14.CQ      Tcko                  0.384   spi2wishbone_inst/spi_slave_inst/di_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_2
    SLICE_X17Y14.A1      net (fanout=1)        0.586   spi2wishbone_inst/spi_slave_inst/di_reg<2>
    SLICE_X17Y14.CLK     Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<6>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next261
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.262ns (0.676ns logic, 0.586ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.824ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_27 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_28 (FF)
  Data Path Delay:      1.278ns (Levels of Logic = 1)
  Clock Path Skew:      5.737ns (4.852 - -0.885)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_27 to spi2wishbone_inst/spi_slave_inst/sh_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y9.DQ        Tcko                  0.421   spi2wishbone_inst/spi_slave_inst/di_reg<27>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_27
    SLICE_X9Y10.B2       net (fanout=1)        0.565   spi2wishbone_inst/spi_slave_inst/di_reg<27>
    SLICE_X9Y10.CLK      Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next211
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_28
    -------------------------------------------------  ---------------------------
    Total                                      1.278ns (0.713ns logic, 0.565ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.765ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_12 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_13 (FF)
  Data Path Delay:      1.333ns (Levels of Logic = 1)
  Clock Path Skew:      5.733ns (4.818 - -0.915)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_12 to spi2wishbone_inst/spi_slave_inst/sh_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y8.AQ       Tcko                  0.384   spi2wishbone_inst/spi_slave_inst/di_reg<15>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_12
    SLICE_X12Y8.C1       net (fanout=1)        0.708   spi2wishbone_inst/spi_slave_inst/di_reg<12>
    SLICE_X12Y8.CLK      Tah         (-Th)    -0.241   spi2wishbone_inst/spi_slave_inst/sh_reg<14>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next51
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      1.333ns (0.625ns logic, 0.708ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.753ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_16 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_17 (FF)
  Data Path Delay:      1.347ns (Levels of Logic = 1)
  Clock Path Skew:      5.735ns (4.821 - -0.914)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_16 to spi2wishbone_inst/spi_slave_inst/sh_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.AMUX     Tshcko                0.460   spi2wishbone_inst/spi_slave_inst/di_reg<23>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_16
    SLICE_X14Y9.C2       net (fanout=1)        0.587   spi2wishbone_inst/spi_slave_inst/di_reg<16>
    SLICE_X14Y9.CLK      Tah         (-Th)    -0.300   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next91
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (0.760ns logic, 0.587ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.683ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_24 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_25 (FF)
  Data Path Delay:      1.415ns (Levels of Logic = 1)
  Clock Path Skew:      5.733ns (4.848 - -0.885)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_24 to spi2wishbone_inst/spi_slave_inst/sh_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y9.AQ        Tcko                  0.421   spi2wishbone_inst/spi_slave_inst/di_reg<27>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_24
    SLICE_X10Y9.C1       net (fanout=1)        0.694   spi2wishbone_inst/spi_slave_inst/di_reg<24>
    SLICE_X10Y9.CLK      Tah         (-Th)    -0.300   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next181
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      1.415ns (0.721ns logic, 0.694ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.670ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_26 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_27 (FF)
  Data Path Delay:      1.432ns (Levels of Logic = 1)
  Clock Path Skew:      5.737ns (4.852 - -0.885)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_26 to spi2wishbone_inst/spi_slave_inst/sh_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y9.CQ        Tcko                  0.421   spi2wishbone_inst/spi_slave_inst/di_reg<27>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_26
    SLICE_X9Y10.A1       net (fanout=1)        0.719   spi2wishbone_inst/spi_slave_inst/di_reg<26>
    SLICE_X9Y10.CLK      Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next201
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_27
    -------------------------------------------------  ---------------------------
    Total                                      1.432ns (0.713ns logic, 0.719ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.660ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_9 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_10 (FF)
  Data Path Delay:      1.450ns (Levels of Logic = 1)
  Clock Path Skew:      5.745ns (4.830 - -0.915)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_9 to spi2wishbone_inst/spi_slave_inst/sh_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y8.BQ       Tcko                  0.368   spi2wishbone_inst/spi_slave_inst/di_reg<11>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_9
    SLICE_X15Y14.D2      net (fanout=1)        0.790   spi2wishbone_inst/spi_slave_inst/di_reg<9>
    SLICE_X15Y14.CLK     Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next21
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      1.450ns (0.660ns logic, 0.790ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.658ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_11 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_12 (FF)
  Data Path Delay:      1.440ns (Levels of Logic = 1)
  Clock Path Skew:      5.733ns (4.818 - -0.915)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_11 to spi2wishbone_inst/spi_slave_inst/sh_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y8.DQ       Tcko                  0.368   spi2wishbone_inst/spi_slave_inst/di_reg<11>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_11
    SLICE_X12Y8.B1       net (fanout=1)        0.831   spi2wishbone_inst/spi_slave_inst/di_reg<11>
    SLICE_X12Y8.CLK      Tah         (-Th)    -0.241   spi2wishbone_inst/spi_slave_inst/sh_reg<14>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next41
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      1.440ns (0.609ns logic, 0.831ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.614ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_30 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_31 (FF)
  Data Path Delay:      1.491ns (Levels of Logic = 1)
  Clock Path Skew:      5.740ns (4.855 - -0.885)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_30 to spi2wishbone_inst/spi_slave_inst/sh_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y9.CMUX      Tshcko                0.460   spi2wishbone_inst/spi_slave_inst/di_reg<27>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_30
    SLICE_X9Y11.A1       net (fanout=1)        0.739   spi2wishbone_inst/spi_slave_inst/di_reg<30>
    SLICE_X9Y11.CLK      Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<31>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next251
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      1.491ns (0.752ns logic, 0.739ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.613ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_29 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_30 (FF)
  Data Path Delay:      1.489ns (Levels of Logic = 1)
  Clock Path Skew:      5.737ns (4.852 - -0.885)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_29 to spi2wishbone_inst/spi_slave_inst/sh_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y9.BMUX      Tshcko                0.460   spi2wishbone_inst/spi_slave_inst/di_reg<27>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_29
    SLICE_X9Y10.D2       net (fanout=1)        0.737   spi2wishbone_inst/spi_slave_inst/di_reg<29>
    SLICE_X9Y10.CLK      Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<30>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next241
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_30
    -------------------------------------------------  ---------------------------
    Total                                      1.489ns (0.752ns logic, 0.737ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.602ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_22 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_23 (FF)
  Data Path Delay:      1.525ns (Levels of Logic = 1)
  Clock Path Skew:      5.762ns (4.848 - -0.914)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_22 to spi2wishbone_inst/spi_slave_inst/sh_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.CQ       Tcko                  0.421   spi2wishbone_inst/spi_slave_inst/di_reg<23>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_22
    SLICE_X10Y9.A1       net (fanout=1)        0.804   spi2wishbone_inst/spi_slave_inst/di_reg<22>
    SLICE_X10Y9.CLK      Tah         (-Th)    -0.300   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next161
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      1.525ns (0.721ns logic, 0.804ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.599ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_0 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_1 (FF)
  Data Path Delay:      1.527ns (Levels of Logic = 1)
  Clock Path Skew:      5.761ns (4.858 - -0.903)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_0 to spi2wishbone_inst/spi_slave_inst/sh_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y14.AQ      Tcko                  0.384   spi2wishbone_inst/spi_slave_inst/di_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_0
    SLICE_X11Y14.C3      net (fanout=1)        0.851   spi2wishbone_inst/spi_slave_inst/di_reg<0>
    SLICE_X11Y14.CLK     Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next121
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.527ns (0.676ns logic, 0.851ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.567ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_25 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_26 (FF)
  Data Path Delay:      1.531ns (Levels of Logic = 1)
  Clock Path Skew:      5.733ns (4.848 - -0.885)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_25 to spi2wishbone_inst/spi_slave_inst/sh_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y9.BQ        Tcko                  0.421   spi2wishbone_inst/spi_slave_inst/di_reg<27>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_25
    SLICE_X10Y9.D1       net (fanout=1)        0.810   spi2wishbone_inst/spi_slave_inst/di_reg<25>
    SLICE_X10Y9.CLK      Tah         (-Th)    -0.300   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next191
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_26
    -------------------------------------------------  ---------------------------
    Total                                      1.531ns (0.721ns logic, 0.810ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.489ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_1 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_2 (FF)
  Data Path Delay:      1.637ns (Levels of Logic = 1)
  Clock Path Skew:      5.761ns (4.858 - -0.903)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_1 to spi2wishbone_inst/spi_slave_inst/sh_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y14.BQ      Tcko                  0.384   spi2wishbone_inst/spi_slave_inst/di_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_1
    SLICE_X11Y14.D3      net (fanout=1)        0.961   spi2wishbone_inst/spi_slave_inst/di_reg<1>
    SLICE_X11Y14.CLK     Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next231
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.637ns (0.676ns logic, 0.961ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.399ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_8 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_9 (FF)
  Data Path Delay:      1.711ns (Levels of Logic = 1)
  Clock Path Skew:      5.745ns (4.830 - -0.915)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_8 to spi2wishbone_inst/spi_slave_inst/sh_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y8.AQ       Tcko                  0.368   spi2wishbone_inst/spi_slave_inst/di_reg<11>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_8
    SLICE_X15Y14.B3      net (fanout=1)        1.051   spi2wishbone_inst/spi_slave_inst/di_reg<8>
    SLICE_X15Y14.CLK     Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next321
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.711ns (0.660ns logic, 1.051ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.387ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_7 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_8 (FF)
  Data Path Delay:      1.711ns (Levels of Logic = 1)
  Clock Path Skew:      5.733ns (4.831 - -0.902)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_7 to spi2wishbone_inst/spi_slave_inst/sh_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.DQ      Tcko                  0.421   spi2wishbone_inst/spi_slave_inst/di_reg<7>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_7
    SLICE_X19Y14.B2      net (fanout=1)        0.998   spi2wishbone_inst/spi_slave_inst/di_reg<7>
    SLICE_X19Y14.CLK     Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<8>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next311
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.711ns (0.713ns logic, 0.998ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.377ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_9 (FF)
  Data Path Delay:      1.720ns (Levels of Logic = 2)
  Clock Path Skew:      5.732ns (4.830 - -0.902)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.368   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.598   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.294   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X15Y14.B6      net (fanout=31)       0.168   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X15Y14.CLK     Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next321
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (0.954ns logic, 0.766ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.354ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_23 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_24 (FF)
  Data Path Delay:      1.773ns (Levels of Logic = 1)
  Clock Path Skew:      5.762ns (4.848 - -0.914)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_23 to spi2wishbone_inst/spi_slave_inst/sh_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.DQ       Tcko                  0.421   spi2wishbone_inst/spi_slave_inst/di_reg<23>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_23
    SLICE_X10Y9.B1       net (fanout=1)        1.052   spi2wishbone_inst/spi_slave_inst/di_reg<23>
    SLICE_X10Y9.CLK      Tah         (-Th)    -0.300   spi2wishbone_inst/spi_slave_inst/sh_reg<26>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next171
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_24
    -------------------------------------------------  ---------------------------
    Total                                      1.773ns (0.721ns logic, 1.052ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.191ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_10 (FF)
  Data Path Delay:      1.906ns (Levels of Logic = 2)
  Clock Path Skew:      5.732ns (4.830 - -0.902)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.368   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.598   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.294   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X15Y14.D3      net (fanout=31)       0.354   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X15Y14.CLK     Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next21
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (0.954ns logic, 0.952ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.157ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_8 (FF)
  Data Path Delay:      1.941ns (Levels of Logic = 2)
  Clock Path Skew:      5.733ns (4.831 - -0.902)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.368   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.598   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.294   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X19Y14.B6      net (fanout=31)       0.389   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X19Y14.CLK     Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<8>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next311
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.941ns (0.954ns logic, 0.987ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.157ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_7 (FF)
  Data Path Delay:      1.941ns (Levels of Logic = 2)
  Clock Path Skew:      5.733ns (4.831 - -0.902)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.368   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.598   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.294   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X19Y14.A6      net (fanout=31)       0.389   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X19Y14.CLK     Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<8>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next301
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.941ns (0.954ns logic, 0.987ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.140ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_5 (FF)
  Data Path Delay:      1.957ns (Levels of Logic = 2)
  Clock Path Skew:      5.732ns (4.830 - -0.902)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.368   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.598   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.294   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X17Y14.C5      net (fanout=31)       0.405   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X17Y14.CLK     Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<6>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next281
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.957ns (0.954ns logic, 1.003ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.118ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_3 (FF)
  Data Path Delay:      1.979ns (Levels of Logic = 2)
  Clock Path Skew:      5.732ns (4.830 - -0.902)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.368   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.598   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.294   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X17Y14.A5      net (fanout=31)       0.427   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X17Y14.CLK     Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<6>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next261
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.979ns (0.954ns logic, 1.025ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.114ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_4 (FF)
  Data Path Delay:      1.983ns (Levels of Logic = 2)
  Clock Path Skew:      5.732ns (4.830 - -0.902)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.368   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.598   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.294   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X17Y14.B5      net (fanout=31)       0.431   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X17Y14.CLK     Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<6>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next271
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.983ns (0.954ns logic, 1.029ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Delay (hold path):      -4.073ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_6 (FF)
  Data Path Delay:      2.024ns (Levels of Logic = 2)
  Clock Path Skew:      5.732ns (4.830 - -0.902)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.368   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.598   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.294   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X17Y14.D4      net (fanout=31)       0.472   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X17Y14.CLK     Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<6>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next291
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      2.024ns (0.954ns logic, 1.070ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Delay (hold path):      -3.934ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_20 (FF)
  Data Path Delay:      2.153ns (Levels of Logic = 2)
  Clock Path Skew:      5.722ns (4.820 - -0.902)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.368   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.598   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.294   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X13Y9.B6       net (fanout=31)       0.601   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X13Y9.CLK      Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next131
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_20
    -------------------------------------------------  ---------------------------
    Total                                      2.153ns (0.954ns logic, 1.199ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      -3.934ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_19 (FF)
  Data Path Delay:      2.153ns (Levels of Logic = 2)
  Clock Path Skew:      5.722ns (4.820 - -0.902)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.368   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.598   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.294   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X13Y9.A6       net (fanout=31)       0.601   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X13Y9.CLK      Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next111
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      2.153ns (0.954ns logic, 1.199ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      -3.918ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_15 (FF)
  Data Path Delay:      2.170ns (Levels of Logic = 2)
  Clock Path Skew:      5.723ns (4.821 - -0.902)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.368   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.598   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.294   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X14Y9.A5       net (fanout=31)       0.610   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X14Y9.CLK      Tah         (-Th)    -0.300   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next71
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      2.170ns (0.962ns logic, 1.208ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      -3.885ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_18 (FF)
  Data Path Delay:      2.203ns (Levels of Logic = 2)
  Clock Path Skew:      5.723ns (4.821 - -0.902)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.368   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.598   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.294   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X14Y9.D5       net (fanout=31)       0.643   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X14Y9.CLK      Tah         (-Th)    -0.300   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next101
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_18
    -------------------------------------------------  ---------------------------
    Total                                      2.203ns (0.962ns logic, 1.241ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      -3.847ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_31 (FF)
  Data Path Delay:      2.275ns (Levels of Logic = 2)
  Clock Path Skew:      5.757ns (4.855 - -0.902)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.368   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.598   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.294   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X9Y11.A6       net (fanout=31)       0.723   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X9Y11.CLK      Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<31>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next251
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      2.275ns (0.954ns logic, 1.321ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      -3.815ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_16 (FF)
  Data Path Delay:      2.273ns (Levels of Logic = 2)
  Clock Path Skew:      5.723ns (4.821 - -0.902)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.368   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.598   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.294   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X14Y9.B4       net (fanout=31)       0.713   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X14Y9.CLK      Tah         (-Th)    -0.300   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next81
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      2.273ns (0.962ns logic, 1.311ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      -3.767ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_21 (FF)
  Data Path Delay:      2.320ns (Levels of Logic = 2)
  Clock Path Skew:      5.722ns (4.820 - -0.902)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.368   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.598   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.294   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X13Y9.C4       net (fanout=31)       0.768   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X13Y9.CLK      Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next141
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_21
    -------------------------------------------------  ---------------------------
    Total                                      2.320ns (0.954ns logic, 1.366ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Delay (hold path):      -3.751ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_17 (FF)
  Data Path Delay:      2.337ns (Levels of Logic = 2)
  Clock Path Skew:      5.723ns (4.821 - -0.902)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.368   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.598   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.294   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X14Y9.C4       net (fanout=31)       0.777   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X14Y9.CLK      Tah         (-Th)    -0.300   spi2wishbone_inst/spi_slave_inst/sh_reg<18>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next91
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      2.337ns (0.962ns logic, 1.375ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Delay (hold path):      -3.748ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wren (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_22 (FF)
  Data Path Delay:      2.339ns (Levels of Logic = 2)
  Clock Path Skew:      5.722ns (4.820 - -0.902)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/wren to spi2wishbone_inst/spi_slave_inst/sh_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.BQ      Tcko                  0.368   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.C4      net (fanout=3)        0.598   spi2wishbone_inst/spi_slave_inst/wren
    SLICE_X15Y14.CMUX    Tilo                  0.294   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>11
    SLICE_X13Y9.D3       net (fanout=31)       0.787   spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>1
    SLICE_X13Y9.CLK      Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<22>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next151
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      2.339ns (0.954ns logic, 1.385ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      -3.700ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_31 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/tx_bit_reg (FF)
  Data Path Delay:      2.409ns (Levels of Logic = 2)
  Clock Path Skew:      5.744ns (4.859 - -0.885)
  Source Clock:         wb_clk rising
  Destination Clock:    spi_sck_BUFGP falling
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_31 to spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y9.DMUX      Tshcko                0.460   spi2wishbone_inst/spi_slave_inst/di_reg<27>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_31
    SLICE_X10Y14.D4      net (fanout=1)        0.650   spi2wishbone_inst/spi_slave_inst/di_reg<31>
    SLICE_X10Y14.DMUX    Tilo                  0.236   U_ila_pro_0/U0/iTRIG_IN<3>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>_SW1
    SLICE_X9Y14.A2       net (fanout=1)        0.771   N6
    SLICE_X9Y14.CLK      Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/tx_bit_reg
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.409ns (0.988ns logic, 1.421ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG2_path" TIG;

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     7.751ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_req_reg (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/di_req_o_A (FF)
  Data Path Delay:      1.562ns (Levels of Logic = 1)
  Clock Path Skew:      -5.824ns (-0.964 - 4.860)
  Source Clock:         spi_sck_BUFGP rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_req_reg to spi2wishbone_inst/spi_slave_inst/di_req_o_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y15.AQ       Tcko                  0.391   spi2wishbone_inst/spi_slave_inst/di_req_reg
                                                       spi2wishbone_inst/spi_slave_inst/di_req_reg
    SLICE_X14Y16.A5      net (fanout=2)        0.958   spi2wishbone_inst/spi_slave_inst/di_req_reg
    SLICE_X14Y16.CLK     Tas                   0.213   spi2wishbone_inst/spi_slave_inst/di_req_o_B
                                                       spi2wishbone_inst/spi_slave_inst/di_req_reg_rt
                                                       spi2wishbone_inst/spi_slave_inst/di_req_o_A
    -------------------------------------------------  ---------------------------
    Total                                      1.562ns (0.604ns logic, 0.958ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.741ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[44].U_TQ (FF)
  Data Path Delay:      1.615ns (Levels of Logic = 0)
  Clock Path Skew:      -5.761ns (-0.966 - 4.795)
  Source Clock:         spi_sck_BUFGP rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_3 to U_ila_pro_0/U0/I_TQ0.G_TW[44].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.DQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_3
    SLICE_X17Y19.AX      net (fanout=10)       1.144   spi2wishbone_inst/spi_slave_inst/state_reg<3>
    SLICE_X17Y19.CLK     Tdick                 0.063   U_ila_pro_0/U0/iTRIG_IN<47>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[44].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.615ns (0.471ns logic, 1.144ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.721ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_5 (FF)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[46].U_TQ (FF)
  Data Path Delay:      1.531ns (Levels of Logic = 0)
  Clock Path Skew:      -5.825ns (-0.966 - 4.859)
  Source Clock:         spi_sck_BUFGP rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_5 to U_ila_pro_0/U0/I_TQ0.G_TW[46].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.AMUX    Tshcko                0.455   N4
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_5
    SLICE_X17Y19.CX      net (fanout=12)       1.013   spi2wishbone_inst/spi_slave_inst/state_reg<5>
    SLICE_X17Y19.CLK     Tdick                 0.063   U_ila_pro_0/U0/iTRIG_IN<47>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[46].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.531ns (0.518ns logic, 1.013ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.716ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_4 (FF)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[45].U_TQ (FF)
  Data Path Delay:      1.590ns (Levels of Logic = 0)
  Clock Path Skew:      -5.761ns (-0.966 - 4.795)
  Source Clock:         spi_sck_BUFGP rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_4 to U_ila_pro_0/U0/I_TQ0.G_TW[45].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y17.AQ      Tcko                  0.391   spi2wishbone_inst/spi_slave_inst/state_reg<4>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_4
    SLICE_X17Y19.BX      net (fanout=11)       1.136   spi2wishbone_inst/spi_slave_inst/state_reg<4>
    SLICE_X17Y19.CLK     Tdick                 0.063   U_ila_pro_0/U0/iTRIG_IN<47>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[45].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.590ns (0.454ns logic, 1.136ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.690ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_1 (FF)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[42].U_TQ (FF)
  Data Path Delay:      1.565ns (Levels of Logic = 0)
  Clock Path Skew:      -5.760ns (-0.965 - 4.795)
  Source Clock:         spi_sck_BUFGP rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_1 to U_ila_pro_0/U0/I_TQ0.G_TW[42].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.BQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_1
    SLICE_X14Y18.CX      net (fanout=10)       1.021   spi2wishbone_inst/spi_slave_inst/state_reg<1>
    SLICE_X14Y18.CLK     Tdick                 0.136   U_ila_pro_0/U0/iTRIG_IN<43>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[42].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.565ns (0.544ns logic, 1.021ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.532ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_0 (FF)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[41].U_TQ (FF)
  Data Path Delay:      1.407ns (Levels of Logic = 0)
  Clock Path Skew:      -5.760ns (-0.965 - 4.795)
  Source Clock:         spi_sck_BUFGP rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_0 to U_ila_pro_0/U0/I_TQ0.G_TW[41].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_0
    SLICE_X14Y18.BX      net (fanout=12)       0.863   spi2wishbone_inst/spi_slave_inst/state_reg<0>
    SLICE_X14Y18.CLK     Tdick                 0.136   U_ila_pro_0/U0/iTRIG_IN<43>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[41].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.407ns (0.544ns logic, 0.863ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.521ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_2 (FF)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[43].U_TQ (FF)
  Data Path Delay:      1.396ns (Levels of Logic = 0)
  Clock Path Skew:      -5.760ns (-0.965 - 4.795)
  Source Clock:         spi_sck_BUFGP rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_2 to U_ila_pro_0/U0/I_TQ0.G_TW[43].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.CQ      Tcko                  0.408   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_2
    SLICE_X14Y18.DX      net (fanout=10)       0.852   spi2wishbone_inst/spi_slave_inst/state_reg<2>
    SLICE_X14Y18.CLK     Tdick                 0.136   U_ila_pro_0/U0/iTRIG_IN<43>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[43].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.396ns (0.544ns logic, 0.852ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.468ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/tx_bit_reg (FF)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ (FF)
  Data Path Delay:      1.367ns (Levels of Logic = 1)
  Clock Path Skew:      -5.736ns (-0.877 - 4.859)
  Source Clock:         spi_sck_BUFGP falling
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/tx_bit_reg to U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y14.AQ       Tcko                  0.391   spi2wishbone_inst/spi_slave_inst/tx_bit_reg
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    SLICE_X10Y14.D1      net (fanout=2)        0.635   spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    SLICE_X10Y14.CLK     Tas                   0.341   U_ila_pro_0/U0/iTRIG_IN<3>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_spi_miso_o11
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.367ns (0.732ns logic, 0.635ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.303ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wr_ack_reg (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/wren (FF)
  Data Path Delay:      1.206ns (Levels of Logic = 1)
  Clock Path Skew:      -5.732ns (-0.902 - 4.830)
  Source Clock:         spi_sck_BUFGP rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/wr_ack_reg to spi2wishbone_inst/spi_slave_inst/wren
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y14.CQ      Tcko                  0.391   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/wr_ack_reg
    SLICE_X15Y15.B4      net (fanout=2)        0.493   spi2wishbone_inst/spi_slave_inst/wr_ack_reg
    SLICE_X15Y15.CLK     Tas                   0.322   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren_rstpot
                                                       spi2wishbone_inst/spi_slave_inst/wren
    -------------------------------------------------  ---------------------------
    Total                                      1.206ns (0.713ns logic, 0.493ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.271ns (data path - clock path skew + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/preload_miso (FF)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ (FF)
  Data Path Delay:      1.170ns (Levels of Logic = 1)
  Clock Path Skew:      -5.736ns (-0.877 - 4.859)
  Source Clock:         spi_sck_BUFGP falling
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/preload_miso to U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.AQ      Tcko                  0.391   spi2wishbone_inst/spi_slave_inst/preload_miso
                                                       spi2wishbone_inst/spi_slave_inst/preload_miso
    SLICE_X10Y14.D3      net (fanout=1)        0.438   spi2wishbone_inst/spi_slave_inst/preload_miso
    SLICE_X10Y14.CLK     Tas                   0.341   U_ila_pro_0/U0/iTRIG_IN<3>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_spi_miso_o11
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (0.732ns logic, 0.438ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG2_path" TIG;
--------------------------------------------------------------------------------
Delay (hold path):      3.303ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/wr_ack_reg (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/wren (FF)
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      -3.049ns (-0.480 - 2.569)
  Source Clock:         spi_sck_BUFGP rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/wr_ack_reg to spi2wishbone_inst/spi_slave_inst/wren
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y14.CQ      Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/sh_reg<10>
                                                       spi2wishbone_inst/spi_slave_inst/wr_ack_reg
    SLICE_X15Y15.B4      net (fanout=2)        0.206   spi2wishbone_inst/spi_slave_inst/wr_ack_reg
    SLICE_X15Y15.CLK     Tah         (-Th)    -0.215   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/spi_slave_inst/wren_rstpot
                                                       spi2wishbone_inst/spi_slave_inst/wren
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.413ns logic, 0.206ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      3.310ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/preload_miso (FF)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ (FF)
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      -3.053ns (-0.455 - 2.598)
  Source Clock:         spi_sck_BUFGP falling
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/preload_miso to U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.AQ      Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/preload_miso
                                                       spi2wishbone_inst/spi_slave_inst/preload_miso
    SLICE_X10Y14.D3      net (fanout=1)        0.234   spi2wishbone_inst/spi_slave_inst/preload_miso
    SLICE_X10Y14.CLK     Tah         (-Th)    -0.190   U_ila_pro_0/U0/iTRIG_IN<3>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_spi_miso_o11
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.388ns logic, 0.234ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Delay (hold path):      3.439ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/tx_bit_reg (FF)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ (FF)
  Data Path Delay:      0.751ns (Levels of Logic = 1)
  Clock Path Skew:      -3.053ns (-0.455 - 2.598)
  Source Clock:         spi_sck_BUFGP falling
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/tx_bit_reg to U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y14.AQ       Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/tx_bit_reg
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    SLICE_X10Y14.D1      net (fanout=2)        0.363   spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    SLICE_X10Y14.CLK     Tah         (-Th)    -0.190   U_ila_pro_0/U0/iTRIG_IN<3>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_spi_miso_o11
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      0.751ns (0.388ns logic, 0.363ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      3.538ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_2 (FF)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[43].U_TQ (FF)
  Data Path Delay:      0.826ns (Levels of Logic = 0)
  Clock Path Skew:      -3.077ns (-0.543 - 2.534)
  Source Clock:         spi_sck_BUFGP rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_2 to U_ila_pro_0/U0/I_TQ0.G_TW[43].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.CQ      Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_2
    SLICE_X14Y18.DX      net (fanout=10)       0.578   spi2wishbone_inst/spi_slave_inst/state_reg<2>
    SLICE_X14Y18.CLK     Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/iTRIG_IN<43>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[43].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      0.826ns (0.248ns logic, 0.578ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Delay (hold path):      3.547ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_0 (FF)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[41].U_TQ (FF)
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      -3.077ns (-0.543 - 2.534)
  Source Clock:         spi_sck_BUFGP rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_0 to U_ila_pro_0/U0/I_TQ0.G_TW[41].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AQ      Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_0
    SLICE_X14Y18.BX      net (fanout=12)       0.587   spi2wishbone_inst/spi_slave_inst/state_reg<0>
    SLICE_X14Y18.CLK     Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/iTRIG_IN<43>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[41].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.248ns logic, 0.587ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      3.635ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_1 (FF)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[42].U_TQ (FF)
  Data Path Delay:      0.923ns (Levels of Logic = 0)
  Clock Path Skew:      -3.077ns (-0.543 - 2.534)
  Source Clock:         spi_sck_BUFGP rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_1 to U_ila_pro_0/U0/I_TQ0.G_TW[42].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.BQ      Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_1
    SLICE_X14Y18.CX      net (fanout=10)       0.675   spi2wishbone_inst/spi_slave_inst/state_reg<1>
    SLICE_X14Y18.CLK     Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/iTRIG_IN<43>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[42].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (0.248ns logic, 0.675ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      3.696ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_req_reg (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/di_req_o_A (FF)
  Data Path Delay:      0.920ns (Levels of Logic = 1)
  Clock Path Skew:      -3.141ns (-0.542 - 2.599)
  Source Clock:         spi_sck_BUFGP rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/di_req_reg to spi2wishbone_inst/spi_slave_inst/di_req_o_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y15.AQ       Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/di_req_reg
                                                       spi2wishbone_inst/spi_slave_inst/di_req_reg
    SLICE_X14Y16.A5      net (fanout=2)        0.601   spi2wishbone_inst/spi_slave_inst/di_req_reg
    SLICE_X14Y16.CLK     Tah         (-Th)    -0.121   spi2wishbone_inst/spi_slave_inst/di_req_o_B
                                                       spi2wishbone_inst/spi_slave_inst/di_req_reg_rt
                                                       spi2wishbone_inst/spi_slave_inst/di_req_o_A
    -------------------------------------------------  ---------------------------
    Total                                      0.920ns (0.319ns logic, 0.601ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      3.707ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_5 (FF)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[46].U_TQ (FF)
  Data Path Delay:      0.930ns (Levels of Logic = 0)
  Clock Path Skew:      -3.142ns (-0.544 - 2.598)
  Source Clock:         spi_sck_BUFGP rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_5 to U_ila_pro_0/U0/I_TQ0.G_TW[46].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.AMUX    Tshcko                0.238   N4
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_5
    SLICE_X17Y19.CX      net (fanout=12)       0.633   spi2wishbone_inst/spi_slave_inst/state_reg<5>
    SLICE_X17Y19.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/iTRIG_IN<47>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[46].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.297ns logic, 0.633ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      3.724ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_4 (FF)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[45].U_TQ (FF)
  Data Path Delay:      1.011ns (Levels of Logic = 0)
  Clock Path Skew:      -3.078ns (-0.544 - 2.534)
  Source Clock:         spi_sck_BUFGP rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_4 to U_ila_pro_0/U0/I_TQ0.G_TW[45].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y17.AQ      Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/state_reg<4>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_4
    SLICE_X17Y19.BX      net (fanout=11)       0.754   spi2wishbone_inst/spi_slave_inst/state_reg<4>
    SLICE_X17Y19.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/iTRIG_IN<47>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[45].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.011ns (0.257ns logic, 0.754ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Delay (hold path):      3.747ns (datapath - clock path skew - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[44].U_TQ (FF)
  Data Path Delay:      1.034ns (Levels of Logic = 0)
  Clock Path Skew:      -3.078ns (-0.544 - 2.534)
  Source Clock:         spi_sck_BUFGP rising
  Destination Clock:    wb_clk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/state_reg_3 to U_ila_pro_0/U0/I_TQ0.G_TW[44].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.DQ      Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_3
    SLICE_X17Y19.AX      net (fanout=10)       0.775   spi2wishbone_inst/spi_slave_inst/state_reg<3>
    SLICE_X17Y19.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/iTRIG_IN<47>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[44].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.034ns (0.259ns logic, 0.775ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_inst_clkfx = PERIOD TIMEGRP "clk_gen_inst_clkfx" 
TS_PER_CLK50 / 2.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1458 paths analyzed, 861 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.956ns.
--------------------------------------------------------------------------------
Slack (setup path):     4.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.724ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.238 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y22.A2      net (fanout=21)       1.538   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y22.AMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X20Y22.SR      net (fanout=3)        0.971   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X20Y22.CLK     Tsrck                 0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.724ns (1.215ns logic, 2.509ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.707ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.142 - 0.156)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y22.A2      net (fanout=21)       1.538   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y22.AMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X20Y24.SR      net (fanout=3)        0.954   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X20Y24.CLK     Tsrck                 0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.707ns (1.215ns logic, 2.492ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.672ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.238 - 0.247)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.AQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X12Y22.A5      net (fanout=19)       1.542   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X12Y22.AMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X20Y22.SR      net (fanout=3)        0.971   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X20Y22.CLK     Tsrck                 0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.672ns (1.159ns logic, 2.513ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.655ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.236 - 0.247)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.AQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X12Y22.A5      net (fanout=19)       1.542   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X12Y22.AMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X20Y24.SR      net (fanout=3)        0.954   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X20Y24.CLK     Tsrck                 0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.655ns (1.159ns logic, 2.496ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.627ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.238 - 0.247)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.AQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X12Y22.B5      net (fanout=19)       1.506   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X12Y22.AMUX    Topba                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X20Y22.SR      net (fanout=3)        0.971   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X20Y22.CLK     Tsrck                 0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.627ns (1.150ns logic, 2.477ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.610ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.236 - 0.247)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.AQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X12Y22.B5      net (fanout=19)       1.506   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X12Y22.AMUX    Topba                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X20Y24.SR      net (fanout=3)        0.954   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X20Y24.CLK     Tsrck                 0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.610ns (1.150ns logic, 2.460ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.584ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.238 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y22.B2      net (fanout=21)       1.407   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y22.AMUX    Topba                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X20Y22.SR      net (fanout=3)        0.971   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X20Y22.CLK     Tsrck                 0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.584ns (1.206ns logic, 2.378ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.566ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.238 - 0.259)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y22.B3      net (fanout=21)       1.389   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
    SLICE_X12Y22.AMUX    Topba                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X20Y22.SR      net (fanout=3)        0.971   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X20Y22.CLK     Tsrck                 0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.566ns (1.206ns logic, 2.360ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.567ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.142 - 0.156)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y22.B2      net (fanout=21)       1.407   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y22.AMUX    Topba                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X20Y24.SR      net (fanout=3)        0.954   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X20Y24.CLK     Tsrck                 0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.567ns (1.206ns logic, 2.361ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.549ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.142 - 0.160)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y22.B3      net (fanout=21)       1.389   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
    SLICE_X12Y22.AMUX    Topba                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X20Y24.SR      net (fanout=3)        0.954   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X20Y24.CLK     Tsrck                 0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.549ns (1.206ns logic, 2.343ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.525ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.231 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.B2      net (fanout=21)       1.526   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y23.AMUX    Topba                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y24.SR      net (fanout=3)        0.763   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y24.CLK     Tsrck                 0.455   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.525ns (1.236ns logic, 2.289ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.514ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.231 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.B2      net (fanout=21)       1.526   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y23.AMUX    Topba                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y24.SR      net (fanout=3)        0.763   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y24.CLK     Tsrck                 0.444   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.514ns (1.225ns logic, 2.289ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.515ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.238 - 0.259)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y22.A3      net (fanout=21)       1.329   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
    SLICE_X12Y22.AMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X20Y22.SR      net (fanout=3)        0.971   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X20Y22.CLK     Tsrck                 0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.515ns (1.215ns logic, 2.300ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.511ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.231 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.A2      net (fanout=21)       1.503   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y23.AMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y24.SR      net (fanout=3)        0.763   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y24.CLK     Tsrck                 0.455   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.511ns (1.245ns logic, 2.266ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.500ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.231 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.A2      net (fanout=21)       1.503   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y23.AMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y24.SR      net (fanout=3)        0.763   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y24.CLK     Tsrck                 0.444   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.500ns (1.234ns logic, 2.266ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.498ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.142 - 0.160)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y22.A3      net (fanout=21)       1.329   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
    SLICE_X12Y22.AMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X20Y24.SR      net (fanout=3)        0.954   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X20Y24.CLK     Tsrck                 0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.498ns (1.215ns logic, 2.283ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.491ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.231 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.B2      net (fanout=21)       1.526   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y23.AMUX    Topba                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y24.SR      net (fanout=3)        0.763   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y24.CLK     Tsrck                 0.421   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.491ns (1.202ns logic, 2.289ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.495ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.239 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y22.A2      net (fanout=21)       1.538   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y22.AMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X16Y27.SR      net (fanout=3)        0.742   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X16Y27.CLK     Tsrck                 0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.495ns (1.215ns logic, 2.280ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.477ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.231 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.A2      net (fanout=21)       1.503   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y23.AMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y24.SR      net (fanout=3)        0.763   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y24.CLK     Tsrck                 0.421   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.477ns (1.211ns logic, 2.266ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.473ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.B2      net (fanout=21)       1.526   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y23.AMUX    Topba                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y22.SR      net (fanout=3)        0.711   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y22.CLK     Tsrck                 0.455   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.473ns (1.236ns logic, 2.237ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.462ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.B2      net (fanout=21)       1.526   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y23.AMUX    Topba                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y22.SR      net (fanout=3)        0.711   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y22.CLK     Tsrck                 0.444   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.462ns (1.225ns logic, 2.237ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.459ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.A2      net (fanout=21)       1.503   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y23.AMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y22.SR      net (fanout=3)        0.711   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y22.CLK     Tsrck                 0.455   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (1.245ns logic, 2.214ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.448ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.A2      net (fanout=21)       1.503   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y23.AMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y22.SR      net (fanout=3)        0.711   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y22.CLK     Tsrck                 0.444   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.448ns (1.234ns logic, 2.214ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.B2      net (fanout=21)       1.526   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y23.AMUX    Topba                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y22.SR      net (fanout=3)        0.711   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y22.CLK     Tsrck                 0.421   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (1.202ns logic, 2.237ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.443ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.239 - 0.247)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.AQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X12Y22.A5      net (fanout=19)       1.542   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X12Y22.AMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X16Y27.SR      net (fanout=3)        0.742   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X16Y27.CLK     Tsrck                 0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.443ns (1.159ns logic, 2.284ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.425ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.A2      net (fanout=21)       1.503   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y23.AMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y22.SR      net (fanout=3)        0.711   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y22.CLK     Tsrck                 0.421   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (1.211ns logic, 2.214ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.425ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.B2      net (fanout=21)       1.526   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y23.AMUX    Topba                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y22.SR      net (fanout=3)        0.711   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y22.CLK     Tsrck                 0.407   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (1.188ns logic, 2.237ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.411ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.A2      net (fanout=21)       1.503   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y23.AMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y22.SR      net (fanout=3)        0.711   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y22.CLK     Tsrck                 0.407   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.411ns (1.197ns logic, 2.214ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.398ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.238 - 0.250)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.AQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X12Y22.A4      net (fanout=20)       1.268   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
    SLICE_X12Y22.AMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X20Y22.SR      net (fanout=3)        0.971   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X20Y22.CLK     Tsrck                 0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.398ns (1.159ns logic, 2.239ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.398ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.239 - 0.247)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.AQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X12Y22.B5      net (fanout=19)       1.506   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X12Y22.AMUX    Topba                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X16Y27.SR      net (fanout=3)        0.742   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X16Y27.CLK     Tsrck                 0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.398ns (1.150ns logic, 2.248ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.383ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.238 - 0.250)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.AQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X12Y22.B4      net (fanout=20)       1.262   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
    SLICE_X12Y22.AMUX    Topba                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X20Y22.SR      net (fanout=3)        0.971   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X20Y22.CLK     Tsrck                 0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.383ns (1.150ns logic, 2.233ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.381ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.236 - 0.250)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.AQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X12Y22.A4      net (fanout=20)       1.268   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
    SLICE_X12Y22.AMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X20Y24.SR      net (fanout=3)        0.954   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X20Y24.CLK     Tsrck                 0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.381ns (1.159ns logic, 2.222ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.236 - 0.250)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.AQ      Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X12Y22.B4      net (fanout=20)       1.262   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
    SLICE_X12Y22.AMUX    Topba                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X20Y24.SR      net (fanout=3)        0.954   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X20Y24.CLK     Tsrck                 0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (1.150ns logic, 2.216ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.355ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.239 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y22.B2      net (fanout=21)       1.407   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y22.AMUX    Topba                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X16Y27.SR      net (fanout=3)        0.742   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X16Y27.CLK     Tsrck                 0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.355ns (1.206ns logic, 2.149ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.335ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.231 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.B2      net (fanout=21)       1.526   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y23.AMUX    Topba                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y23.SR      net (fanout=3)        0.573   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y23.CLK     Tsrck                 0.455   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.335ns (1.236ns logic, 2.099ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.337ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.239 - 0.259)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y22.B3      net (fanout=21)       1.389   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
    SLICE_X12Y22.AMUX    Topba                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X16Y27.SR      net (fanout=3)        0.742   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X16Y27.CLK     Tsrck                 0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.337ns (1.206ns logic, 2.131ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.324ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.231 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.B2      net (fanout=21)       1.526   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y23.AMUX    Topba                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y23.SR      net (fanout=3)        0.573   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y23.CLK     Tsrck                 0.444   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.324ns (1.225ns logic, 2.099ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.321ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.231 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.A2      net (fanout=21)       1.503   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y23.AMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y23.SR      net (fanout=3)        0.573   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y23.CLK     Tsrck                 0.455   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.245ns logic, 2.076ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.310ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.231 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.A2      net (fanout=21)       1.503   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y23.AMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y23.SR      net (fanout=3)        0.573   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y23.CLK     Tsrck                 0.444   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.310ns (1.234ns logic, 2.076ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.301ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.231 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.B2      net (fanout=21)       1.526   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y23.AMUX    Topba                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y23.SR      net (fanout=3)        0.573   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y23.CLK     Tsrck                 0.421   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.301ns (1.202ns logic, 2.099ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.287ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.231 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.A2      net (fanout=21)       1.503   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y23.AMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y23.SR      net (fanout=3)        0.573   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y23.CLK     Tsrck                 0.421   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.287ns (1.211ns logic, 2.076ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.287ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.231 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.B2      net (fanout=21)       1.526   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y23.AMUX    Topba                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y23.SR      net (fanout=3)        0.573   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y23.CLK     Tsrck                 0.407   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.287ns (1.188ns logic, 2.099ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.286ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.239 - 0.259)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y22.A3      net (fanout=21)       1.329   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
    SLICE_X12Y22.AMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X16Y27.SR      net (fanout=3)        0.742   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X16Y27.CLK     Tsrck                 0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (1.215ns logic, 2.071ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.273ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.231 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.A2      net (fanout=21)       1.503   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y23.AMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y23.SR      net (fanout=3)        0.573   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y23.CLK     Tsrck                 0.407   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (1.197ns logic, 2.076ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.221ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.231 - 0.259)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.B3      net (fanout=21)       1.222   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
    SLICE_X12Y23.AMUX    Topba                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y24.SR      net (fanout=3)        0.763   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y24.CLK     Tsrck                 0.455   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.221ns (1.236ns logic, 1.985ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.210ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.231 - 0.259)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.B3      net (fanout=21)       1.222   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
    SLICE_X12Y23.AMUX    Topba                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y24.SR      net (fanout=3)        0.763   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y24.CLK     Tsrck                 0.444   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.210ns (1.225ns logic, 1.985ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.217ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.238 - 0.255)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y24.C2      net (fanout=21)       1.334   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X12Y24.C       Tilo                  0.204   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_CE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32
    SLICE_X20Y22.CE      net (fanout=1)        0.901   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_CE
    SLICE_X20Y22.CLK     Tceck                 0.331   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.217ns (0.982ns logic, 2.235ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.187ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.231 - 0.259)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.B3      net (fanout=21)       1.222   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
    SLICE_X12Y23.AMUX    Topba                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y24.SR      net (fanout=3)        0.763   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y24.CLK     Tsrck                 0.421   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.187ns (1.202ns logic, 1.985ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.170ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.231 - 0.259)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.A3      net (fanout=21)       1.162   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
    SLICE_X12Y23.AMUX    Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y24.SR      net (fanout=3)        0.763   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y24.CLK     Tsrck                 0.455   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.170ns (1.245ns logic, 1.925ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.169ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.233 - 0.259)
  Source Clock:         wb_clk rising at 0.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X12Y23.B3      net (fanout=21)       1.222   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
    SLICE_X12Y23.AMUX    Topba                 0.334   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y22.SR      net (fanout=3)        0.711   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y22.CLK     Tsrck                 0.455   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.169ns (1.236ns logic, 1.933ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_inst_clkfx = PERIOD TIMEGRP "clk_gen_inst_clkfx" TS_PER_CLK50 / 2.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[44].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_TQ0.G_TW[44].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y19.AQ      Tcko                  0.198   U_ila_pro_0/U0/iTRIG_IN<47>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[44].U_TQ
    SLICE_X16Y20.DX      net (fanout=2)        0.218   U_ila_pro_0/U0/iTRIG_IN<44>
    SLICE_X16Y20.CLK     Tdh         (-Th)     0.100   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<48>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (0.098ns logic, 0.218ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.044 - 0.041)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y30.BQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    SLICE_X21Y31.SR      net (fanout=1)        0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
    SLICE_X21Y31.CLK     Tcksr       (-Th)     0.131   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (0.067ns logic, 0.259ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.344ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.070 - 0.065)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.AQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST
    SLICE_X15Y26.SR      net (fanout=3)        0.284   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<4>
    SLICE_X15Y26.CLK     Tcksr       (-Th)     0.138   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ
    -------------------------------------------------  ---------------------------
    Total                                      0.344ns (0.060ns logic, 0.284ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[37].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_TQ0.G_TW[37].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.BQ      Tcko                  0.198   U_ila_pro_0/U0/iTRIG_IN<39>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[37].U_TQ
    SLICE_X16Y19.BX      net (fanout=2)        0.223   U_ila_pro_0/U0/iTRIG_IN<37>
    SLICE_X16Y19.CLK     Tdh         (-Th)     0.080   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<39>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.118ns logic, 0.223ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.348ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.077 - 0.073)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.BQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    SLICE_X18Y33.SR      net (fanout=1)        0.125   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
    SLICE_X18Y33.CLK     Tcksr       (-Th)    -0.025   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.348ns (0.223ns logic, 0.125ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.351ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.070 - 0.065)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.AQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST
    SLICE_X15Y26.SR      net (fanout=3)        0.284   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<4>
    SLICE_X15Y26.CLK     Tcksr       (-Th)     0.131   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ
    -------------------------------------------------  ---------------------------
    Total                                      0.351ns (0.067ns logic, 0.284ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.347ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[60].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.346ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.033 - 0.034)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_TQ0.G_TW[60].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y21.AQ      Tcko                  0.198   U_ila_pro_0/U0/iTRIG_IN<63>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[60].U_TQ
    SLICE_X16Y22.AI      net (fanout=2)        0.118   U_ila_pro_0/U0/iTRIG_IN<60>
    SLICE_X16Y22.CLK     Tdh         (-Th)    -0.030   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<57>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.346ns (0.228ns logic, 0.118ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[39].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.349ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_TQ0.G_TW[39].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.DQ      Tcko                  0.198   U_ila_pro_0/U0/iTRIG_IN<39>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[39].U_TQ
    SLICE_X16Y19.DI      net (fanout=2)        0.118   U_ila_pro_0/U0/iTRIG_IN<39>
    SLICE_X16Y19.CLK     Tdh         (-Th)    -0.033   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<39>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.349ns (0.231ns logic, 0.118ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[38].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.349ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_TQ0.G_TW[38].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.CQ      Tcko                  0.198   U_ila_pro_0/U0/iTRIG_IN<39>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[38].U_TQ
    SLICE_X16Y19.AX      net (fanout=2)        0.221   U_ila_pro_0/U0/iTRIG_IN<38>
    SLICE_X16Y19.CLK     Tdh         (-Th)     0.070   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<39>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.349ns (0.128ns logic, 0.221ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[57].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.353ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_TQ0.G_TW[57].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y22.BQ      Tcko                  0.198   U_ila_pro_0/U0/iTRIG_IN<59>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[57].U_TQ
    SLICE_X16Y22.DI      net (fanout=2)        0.122   U_ila_pro_0/U0/iTRIG_IN<57>
    SLICE_X16Y22.CLK     Tdh         (-Th)    -0.033   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<57>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.353ns (0.231ns logic, 0.122ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[51].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.359ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.074 - 0.068)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_TQ0.G_TW[51].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.DQ      Tcko                  0.200   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[51].U_TQ
    SLICE_X16Y20.AI      net (fanout=2)        0.129   U_ila_pro_0/U0/iTRIG_IN<51>
    SLICE_X16Y20.CLK     Tdh         (-Th)    -0.030   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<48>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.359ns (0.230ns logic, 0.129ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/spi_slave_inst/di_req_o_B (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/Mshreg_di_req_o_D (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.359ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.080 - 0.074)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/di_req_o_B to spi2wishbone_inst/spi_slave_inst/Mshreg_di_req_o_D
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y16.BQ      Tcko                  0.200   spi2wishbone_inst/spi_slave_inst/di_req_o_B
                                                       spi2wishbone_inst/spi_slave_inst/di_req_o_B
    SLICE_X16Y16.AI      net (fanout=2)        0.129   spi2wishbone_inst/spi_slave_inst/di_req_o_B
    SLICE_X16Y16.CLK     Tdh         (-Th)    -0.030   spi2wishbone_inst/spi_slave_inst/di_req_o_D
                                                       spi2wishbone_inst/spi_slave_inst/Mshreg_di_req_o_D
    -------------------------------------------------  ---------------------------
    Total                                      0.359ns (0.230ns logic, 0.129ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.354ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.359ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.067 - 0.062)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.DQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST
    SLICE_X15Y25.SR      net (fanout=4)        0.292   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<3>
    SLICE_X15Y25.CLK     Tcksr       (-Th)     0.131   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    -------------------------------------------------  ---------------------------
    Total                                      0.359ns (0.067ns logic, 0.292ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.355ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.070 - 0.061)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.CMUX    Tshcko                0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR
    RAMB16_X1Y10.ADDRB5  net (fanout=8)        0.186   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<2>
    RAMB16_X1Y10.CLKB    Trckc_ADDRB (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.364ns (0.178ns logic, 0.186ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.356ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[48].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.362ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.074 - 0.068)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_TQ0.G_TW[48].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.AQ      Tcko                  0.200   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[48].U_TQ
    SLICE_X16Y20.DI      net (fanout=2)        0.129   U_ila_pro_0/U0/iTRIG_IN<48>
    SLICE_X16Y20.CLK     Tdh         (-Th)    -0.033   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<48>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.362ns (0.233ns logic, 0.129ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.356ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[42].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.359ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_TQ0.G_TW[42].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.CQ      Tcko                  0.200   U_ila_pro_0/U0/iTRIG_IN<43>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[42].U_TQ
    SLICE_X16Y19.AI      net (fanout=2)        0.129   U_ila_pro_0/U0/iTRIG_IN<42>
    SLICE_X16Y19.CLK     Tdh         (-Th)    -0.030   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<39>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.359ns (0.230ns logic, 0.129ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.374ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.CMUX     Tshcko                0.266   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF
    RAMB16_X1Y4.DIB1     net (fanout=1)        0.161   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<9>
    RAMB16_X1Y4.CLKB     Trckd_DIB   (-Th)     0.053   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.374ns (0.213ns logic, 0.161ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.374ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CMUX    Tshcko                0.266   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<21>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF
    RAMB16_X1Y6.DIB1     net (fanout=1)        0.161   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<18>
    RAMB16_X1Y6.CLKB     Trckd_DIB   (-Th)     0.053   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.374ns (0.213ns logic, 0.161ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.372ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[36].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.372ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_TQ0.G_TW[36].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.AQ      Tcko                  0.198   U_ila_pro_0/U0/iTRIG_IN<39>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[36].U_TQ
    SLICE_X16Y19.CX      net (fanout=2)        0.219   U_ila_pro_0/U0/iTRIG_IN<36>
    SLICE_X16Y19.CLK     Tdh         (-Th)     0.045   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<39>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.372ns (0.153ns logic, 0.219ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[49].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.074 - 0.068)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_TQ0.G_TW[49].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.BQ      Tcko                  0.200   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[49].U_TQ
    SLICE_X16Y20.CI      net (fanout=2)        0.129   U_ila_pro_0/U0/iTRIG_IN<49>
    SLICE_X16Y20.CLK     Tdh         (-Th)    -0.050   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<48>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.250ns logic, 0.129ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[54].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_TQ0.G_TW[54].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.200   U_ila_pro_0/U0/iTRIG_IN<55>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[54].U_TQ
    SLICE_X16Y22.CX      net (fanout=2)        0.229   U_ila_pro_0/U0/iTRIG_IN<54>
    SLICE_X16Y22.CLK     Tdh         (-Th)     0.045   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<57>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.384ns (0.155ns logic, 0.229ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[41].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_TQ0.G_TW[41].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.BQ      Tcko                  0.200   U_ila_pro_0/U0/iTRIG_IN<43>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[41].U_TQ
    SLICE_X16Y19.BI      net (fanout=2)        0.156   U_ila_pro_0/U0/iTRIG_IN<41>
    SLICE_X16Y19.CLK     Tdh         (-Th)    -0.029   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<39>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.229ns logic, 0.156ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.AQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/iTRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0
    SLICE_X18Y25.AX      net (fanout=1)        0.144   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/iTRIGGER_OUT
    SLICE_X18Y25.CLK     Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.246ns logic, 0.144ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/wb_shim_inst/spi_di_o_24 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/di_reg_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/wb_shim_inst/spi_di_o_24 to spi2wishbone_inst/spi_slave_inst/di_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y9.AQ        Tcko                  0.198   spi2wishbone_inst/wb_shim_inst/spi_di_o<30>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_24
    SLICE_X8Y9.AX        net (fanout=2)        0.162   spi2wishbone_inst/wb_shim_inst/spi_di_o<24>
    SLICE_X8Y9.CLK       Tckdi       (-Th)    -0.041   spi2wishbone_inst/spi_slave_inst/di_reg<27>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_24
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.239ns logic, 0.162ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/wb_shim_inst/spi_di_o_27 (FF)
  Destination:          spi2wishbone_inst/spi_slave_inst/di_reg_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/wb_shim_inst/spi_di_o_27 to spi2wishbone_inst/spi_slave_inst/di_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y9.BMUX      Tshcko                0.244   spi2wishbone_inst/wb_shim_inst/spi_di_o<30>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_27
    SLICE_X8Y9.DX        net (fanout=2)        0.120   spi2wishbone_inst/wb_shim_inst/spi_di_o<27>
    SLICE_X8Y9.CLK       Tckdi       (-Th)    -0.041   spi2wishbone_inst/spi_slave_inst/di_reg<27>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_27
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.285ns logic, 0.120ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.CQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR
    SLICE_X17Y24.C5      net (fanout=1)        0.051   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<10>
    SLICE_X17Y24.CLK     Tah         (-Th)    -0.155   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<10>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<10>_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.353ns logic, 0.051ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[34].I_IN_RANGE.U_GAND_DLY2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[34].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y17.CQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<35>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    SLICE_X15Y17.CX      net (fanout=2)        0.147   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<34>
    SLICE_X15Y17.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<35>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[34].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.259ns logic, 0.147ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.AQ       Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF
    RAMB16_X1Y4.DIB7     net (fanout=1)        0.229   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<15>
    RAMB16_X1Y4.CLKB     Trckd_DIB   (-Th)     0.053   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.181ns logic, 0.229ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.BQ       Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF
    RAMB16_X1Y4.DIB6     net (fanout=1)        0.229   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<14>
    RAMB16_X1Y4.CLKB     Trckd_DIB   (-Th)     0.053   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.181ns logic, 0.229ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.AQ      Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<21>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF
    RAMB16_X1Y6.DIB7     net (fanout=1)        0.229   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<24>
    RAMB16_X1Y6.CLKB     Trckd_DIB   (-Th)     0.053   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.181ns logic, 0.229ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.BQ      Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<21>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF
    RAMB16_X1Y6.DIB6     net (fanout=1)        0.229   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<23>
    RAMB16_X1Y6.CLKB     Trckd_DIB   (-Th)     0.053   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.181ns logic, 0.229ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.CQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    SLICE_X13Y13.C5      net (fanout=2)        0.056   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<2>
    SLICE_X13Y13.CLK     Tah         (-Th)    -0.155   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<2>_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.353ns logic, 0.056ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.070 - 0.061)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y23.CMUX    Tshcko                0.238   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR
    RAMB16_X1Y10.ADDRB9  net (fanout=8)        0.248   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<6>
    RAMB16_X1Y10.CLKB    Trckc_ADDRB (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.172ns logic, 0.248ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.070 - 0.061)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y23.AMUX    Tshcko                0.238   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR
    RAMB16_X1Y10.ADDRB7  net (fanout=8)        0.248   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<4>
    RAMB16_X1Y10.CLKB    Trckc_ADDRB (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.172ns logic, 0.248ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST
    SLICE_X13Y25.BX      net (fanout=7)        0.154   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<0>
    SLICE_X13Y25.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.257ns logic, 0.154ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM
    SLICE_X14Y27.A6      net (fanout=2)        0.023   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
    SLICE_X14Y27.CLK     Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM_glue_set
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.364 - 0.296)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y16.DMUX    Tshcko                0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<27>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    SLICE_X14Y15.DX      net (fanout=2)        0.193   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
    SLICE_X14Y15.CLK     Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.292ns logic, 0.193ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.070 - 0.061)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.BMUX    Tshcko                0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR
    RAMB16_X1Y10.ADDRB4  net (fanout=8)        0.250   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<1>
    RAMB16_X1Y10.CLKB    Trckc_ADDRB (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.178ns logic, 0.250ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.BQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    SLICE_X19Y23.B5      net (fanout=1)        0.067   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<1>
    SLICE_X19Y23.CLK     Tah         (-Th)    -0.155   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<1>_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.353ns logic, 0.067ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[16].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.073 - 0.068)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_TQ0.G_TW[16].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y11.AQ      Tcko                  0.198   U_ila_pro_0/U0/iTRIG_IN<19>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[16].U_TQ
    SLICE_X16Y11.AI      net (fanout=2)        0.197   U_ila_pro_0/U0/iTRIG_IN<16>
    SLICE_X16Y11.CLK     Tdh         (-Th)    -0.030   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.228ns logic, 0.197ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.070 - 0.061)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.DMUX    Tshcko                0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR
    RAMB16_X1Y10.ADDRB6  net (fanout=8)        0.251   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
    RAMB16_X1Y10.CLKB    Trckc_ADDRB (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.178ns logic, 0.251ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.070 - 0.063)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.AQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1
    RAMB16_X1Y10.WEB1    net (fanout=30)       0.284   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
    RAMB16_X1Y10.CLKB    Trckc_WEB   (-Th)     0.053   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.145ns logic, 0.284ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.070 - 0.063)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.AQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1
    RAMB16_X1Y10.WEB0    net (fanout=30)       0.284   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
    RAMB16_X1Y10.CLKB    Trckc_WEB   (-Th)     0.053   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.145ns logic, 0.284ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.364 - 0.296)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y16.BMUX    Tshcko                0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<27>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    SLICE_X14Y15.BX      net (fanout=2)        0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<5>
    SLICE_X14Y15.CLK     Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.292ns logic, 0.198ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.070 - 0.063)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.AQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1
    RAMB16_X1Y10.WEB2    net (fanout=30)       0.284   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
    RAMB16_X1Y10.CLKB    Trckc_WEB   (-Th)     0.053   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.145ns logic, 0.284ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.BQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    SLICE_X13Y13.B5      net (fanout=2)        0.076   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<1>
    SLICE_X13Y13.CLK     Tah         (-Th)    -0.155   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<1>_rt
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.353ns logic, 0.076ns route)
                                                       (82.3% logic, 17.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[10].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_TQ0.G_TW[10].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.CQ      Tcko                  0.234   U_ila_pro_0/U0/iTRIG_IN<11>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[10].U_TQ
    SLICE_X17Y12.CX      net (fanout=2)        0.144   U_ila_pro_0/U0/iTRIG_IN<10>
    SLICE_X17Y12.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.293ns logic, 0.144ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               spi2wishbone_inst/wb_shim_inst/wb_cyc_o (FF)
  Destination:          spi2wishbone_inst/wb_shim_inst/wb_cyc_o (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/wb_shim_inst/wb_cyc_o to spi2wishbone_inst/wb_shim_inst/wb_cyc_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.DQ      Tcko                  0.198   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/wb_shim_inst/wb_cyc_o
    SLICE_X15Y15.D6      net (fanout=4)        0.026   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
    SLICE_X15Y15.CLK     Tah         (-Th)    -0.215   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/wb_shim_inst/wb_cyc_o_rstpot
                                                       spi2wishbone_inst/wb_shim_inst/wb_cyc_o
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[45].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_TQ0.G_TW[45].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y19.BQ      Tcko                  0.198   U_ila_pro_0/U0/iTRIG_IN<47>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[45].U_TQ
    SLICE_X16Y20.CX      net (fanout=2)        0.288   U_ila_pro_0/U0/iTRIG_IN<45>
    SLICE_X16Y20.CLK     Tdh         (-Th)     0.045   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<48>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.153ns logic, 0.288ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         wb_clk rising at 8.000ns
  Destination Clock:    wb_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.DMUX     Tshcko                0.266   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF
    RAMB16_X1Y4.DIB0     net (fanout=1)        0.233   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<8>
    RAMB16_X1Y4.CLKB     Trckd_DIB   (-Th)     0.053   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.213ns logic, 0.233ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_inst_clkfx = PERIOD TIMEGRP "clk_gen_inst_clkfx" TS_PER_CLK50 / 2.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y6.CLKB
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y16.CLKB
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKBRDCLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKBRDCLK
  Location pin: RAMB8_X0Y10.CLKBRDCLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y14.CLKB
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y4.CLKB
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y10.CLKB
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen_inst/clkout1_buf/I0
  Logical resource: clk_gen_inst/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clk_gen_inst/clkfx
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<30>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X8Y17.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<30>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X8Y17.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<30>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X8Y17.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<30>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X8Y17.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<30>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X8Y17.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<30>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X8Y17.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<30>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X8Y17.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<30>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X8Y17.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<12>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y9.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<12>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y9.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<12>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y9.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<12>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y9.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<12>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y9.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<12>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y9.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<12>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y9.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<12>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y9.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<16>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y11.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<21>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y13.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<21>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y13.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<21>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y13.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<21>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y13.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<21>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y13.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<21>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y13.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<21>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y13.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<21>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y13.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<25>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y15.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: spi2wishbone_inst/spi_slave_inst/di_req_o_D/CLK
  Logical resource: spi2wishbone_inst/spi_slave_inst/Mshreg_di_req_o_D/CLK
  Location pin: SLICE_X16Y16.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<34>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y17.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<4>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y18.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<4>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y18.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<4>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y18.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<4>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y18.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<4>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y18.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<4>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y18.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<4>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y18.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<4>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y18.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<39>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y19.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<39>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y19.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<39>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y19.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<39>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y19.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<39>/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.DLY9/SRL16E/CLK
  Location pin: SLICE_X16Y19.CLK
  Clock network: wb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock "wb_clk" 

 105 paths analyzed, 105 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.770ns.
--------------------------------------------------------------------------------
Offset (setup paths):   5.770ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_wren_o (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      4.513ns (Levels of Logic = 2)
  Clock Path Delay:     -0.902ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_wren_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X15Y15.A2      net (fanout=20)       3.401   wb_rst_IBUF
    SLICE_X15Y15.CLK     Tas                   0.322   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/wb_shim_inst/spi_wren_o_rstpot1
                                                       spi2wishbone_inst/wb_shim_inst/spi_wren_o
    -------------------------------------------------  ---------------------------
    Total                                      4.513ns (1.112ns logic, 3.401ns route)
                                                       (24.6% logic, 75.4% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_wren_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y15.CLK     net (fanout=127)      0.685   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.902ns (-2.950ns logic, 2.048ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.713ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<31> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[36].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      4.394ns (Levels of Logic = 1)
  Clock Path Delay:     -0.964ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<31> to U_ila_pro_0/U0/I_TQ0.G_TW[36].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P32.I                Tiopi                 0.790   wb_dat_i0<31>
                                                       wb_dat_i0<31>
                                                       wb_dat_i0_31_IBUF
                                                       ProtoComp0.IMUX.26
    SLICE_X17Y18.AX      net (fanout=2)        3.541   wb_dat_i0_31_IBUF
    SLICE_X17Y18.CLK     Tdick                 0.063   U_ila_pro_0/U0/iTRIG_IN<39>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[36].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      4.394ns (0.853ns logic, 3.541ns route)
                                                       (19.4% logic, 80.6% route)

  Minimum Clock Path at Slow Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[36].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y18.CLK     net (fanout=127)      0.623   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.964ns (-2.950ns logic, 1.986ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.557ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_28 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      4.317ns (Levels of Logic = 2)
  Clock Path Delay:     -0.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X9Y9.C1        net (fanout=20)       3.205   wb_rst_IBUF
    SLICE_X9Y9.CLK       Tas                   0.322   spi2wishbone_inst/wb_shim_inst/spi_di_o<30>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_28_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_28
    -------------------------------------------------  ---------------------------
    Total                                      4.317ns (1.112ns logic, 3.205ns route)
                                                       (25.8% logic, 74.2% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X9Y9.CLK       net (fanout=127)      0.702   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.885ns (-2.950ns logic, 2.065ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.542ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/wb_cyc_o (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      4.285ns (Levels of Logic = 2)
  Clock Path Delay:     -0.902ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/wb_cyc_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X15Y15.D5      net (fanout=20)       3.173   wb_rst_IBUF
    SLICE_X15Y15.CLK     Tas                   0.322   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/wb_shim_inst/wb_cyc_o_rstpot
                                                       spi2wishbone_inst/wb_shim_inst/wb_cyc_o
    -------------------------------------------------  ---------------------------
    Total                                      4.285ns (1.112ns logic, 3.173ns route)
                                                       (26.0% logic, 74.0% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/wb_cyc_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y15.CLK     net (fanout=127)      0.685   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.902ns (-2.950ns logic, 2.048ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.493ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_26 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      4.253ns (Levels of Logic = 2)
  Clock Path Delay:     -0.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X9Y9.B4        net (fanout=20)       3.141   wb_rst_IBUF
    SLICE_X9Y9.CLK       Tas                   0.322   spi2wishbone_inst/wb_shim_inst/spi_di_o<30>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_26_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_26
    -------------------------------------------------  ---------------------------
    Total                                      4.253ns (1.112ns logic, 3.141ns route)
                                                       (26.1% logic, 73.9% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X9Y9.CLK       net (fanout=127)      0.702   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.885ns (-2.950ns logic, 2.065ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.462ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_29 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      4.222ns (Levels of Logic = 2)
  Clock Path Delay:     -0.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X9Y9.C1        net (fanout=20)       3.205   wb_rst_IBUF
    SLICE_X9Y9.CLK       Tas                   0.227   spi2wishbone_inst/wb_shim_inst/spi_di_o<30>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_29_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_29
    -------------------------------------------------  ---------------------------
    Total                                      4.222ns (1.017ns logic, 3.205ns route)
                                                       (24.1% logic, 75.9% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X9Y9.CLK       net (fanout=127)      0.702   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.885ns (-2.950ns logic, 2.065ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.439ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_24 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      4.199ns (Levels of Logic = 2)
  Clock Path Delay:     -0.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X9Y9.A4        net (fanout=20)       3.087   wb_rst_IBUF
    SLICE_X9Y9.CLK       Tas                   0.322   spi2wishbone_inst/wb_shim_inst/spi_di_o<30>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_24_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_24
    -------------------------------------------------  ---------------------------
    Total                                      4.199ns (1.112ns logic, 3.087ns route)
                                                       (26.5% logic, 73.5% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X9Y9.CLK       net (fanout=127)      0.702   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.885ns (-2.950ns logic, 2.065ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.431ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<6> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_6 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      4.173ns (Levels of Logic = 2)
  Clock Path Delay:     -0.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<6> to spi2wishbone_inst/wb_shim_inst/spi_di_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P70.I                Tiopi                 0.790   wb_dat_i0<6>
                                                       wb_dat_i0<6>
                                                       wb_dat_i0_6_IBUF
                                                       ProtoComp0.IMUX.10
    SLICE_X17Y13.D1      net (fanout=2)        3.061   wb_dat_i0_6_IBUF
    SLICE_X17Y13.CLK     Tas                   0.322   spi2wishbone_inst/wb_shim_inst/spi_di_o<6>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_6_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_6
    -------------------------------------------------  ---------------------------
    Total                                      4.173ns (1.112ns logic, 3.061ns route)
                                                       (26.6% logic, 73.4% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y13.CLK     net (fanout=127)      0.684   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.903ns (-2.950ns logic, 2.047ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.398ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_27 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      4.158ns (Levels of Logic = 2)
  Clock Path Delay:     -0.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X9Y9.B4        net (fanout=20)       3.141   wb_rst_IBUF
    SLICE_X9Y9.CLK       Tas                   0.227   spi2wishbone_inst/wb_shim_inst/spi_di_o<30>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_27_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_27
    -------------------------------------------------  ---------------------------
    Total                                      4.158ns (1.017ns logic, 3.141ns route)
                                                       (24.5% logic, 75.5% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X9Y9.CLK       net (fanout=127)      0.702   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.885ns (-2.950ns logic, 2.065ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.396ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<28> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_28 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      4.156ns (Levels of Logic = 2)
  Clock Path Delay:     -0.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<28> to spi2wishbone_inst/wb_shim_inst/spi_di_o_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P39.I                Tiopi                 0.790   wb_dat_i0<28>
                                                       wb_dat_i0<28>
                                                       wb_dat_i0_28_IBUF
                                                       ProtoComp0.IMUX.35
    SLICE_X9Y9.C4        net (fanout=2)        3.044   wb_dat_i0_28_IBUF
    SLICE_X9Y9.CLK       Tas                   0.322   spi2wishbone_inst/wb_shim_inst/spi_di_o<30>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_28_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_28
    -------------------------------------------------  ---------------------------
    Total                                      4.156ns (1.112ns logic, 3.044ns route)
                                                       (26.8% logic, 73.2% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X9Y9.CLK       net (fanout=127)      0.702   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.885ns (-2.950ns logic, 2.065ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.380ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<20> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_20 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      4.114ns (Levels of Logic = 2)
  Clock Path Delay:     -0.911ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<20> to spi2wishbone_inst/wb_shim_inst/spi_di_o_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P48.I                Tiopi                 0.790   wb_dat_i0<20>
                                                       wb_dat_i0<20>
                                                       wb_dat_i0_20_IBUF
                                                       ProtoComp0.IMUX.18
    SLICE_X12Y10.C2      net (fanout=2)        3.035   wb_dat_i0_20_IBUF
    SLICE_X12Y10.CLK     Tas                   0.289   spi2wishbone_inst/wb_shim_inst/spi_di_o<22>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_20_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_20
    -------------------------------------------------  ---------------------------
    Total                                      4.114ns (1.079ns logic, 3.035ns route)
                                                       (26.2% logic, 73.8% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X12Y10.CLK     net (fanout=127)      0.676   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.911ns (-2.950ns logic, 2.039ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.344ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_25 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      4.104ns (Levels of Logic = 2)
  Clock Path Delay:     -0.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X9Y9.A4        net (fanout=20)       3.087   wb_rst_IBUF
    SLICE_X9Y9.CLK       Tas                   0.227   spi2wishbone_inst/wb_shim_inst/spi_di_o<30>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_25_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_25
    -------------------------------------------------  ---------------------------
    Total                                      4.104ns (1.017ns logic, 3.087ns route)
                                                       (24.8% logic, 75.2% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X9Y9.CLK       net (fanout=127)      0.702   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.885ns (-2.950ns logic, 2.065ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.341ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<4> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_4 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      4.083ns (Levels of Logic = 2)
  Clock Path Delay:     -0.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<4> to spi2wishbone_inst/wb_shim_inst/spi_di_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P75.I                Tiopi                 0.790   wb_dat_i0<4>
                                                       wb_dat_i0<4>
                                                       wb_dat_i0_4_IBUF
                                                       ProtoComp0.IMUX.8
    SLICE_X17Y13.C1      net (fanout=2)        2.971   wb_dat_i0_4_IBUF
    SLICE_X17Y13.CLK     Tas                   0.322   spi2wishbone_inst/wb_shim_inst/spi_di_o<6>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_4_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_4
    -------------------------------------------------  ---------------------------
    Total                                      4.083ns (1.112ns logic, 2.971ns route)
                                                       (27.2% logic, 72.8% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y13.CLK     net (fanout=127)      0.684   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.903ns (-2.950ns logic, 2.047ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.338ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<10> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_10 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      4.070ns (Levels of Logic = 2)
  Clock Path Delay:     -0.913ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<10> to spi2wishbone_inst/wb_shim_inst/spi_di_o_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P65.I                Tiopi                 0.790   wb_dat_i0<10>
                                                       wb_dat_i0<10>
                                                       wb_dat_i0_10_IBUF
                                                       ProtoComp0.IMUX.15
    SLICE_X15Y9.B1       net (fanout=2)        2.958   wb_dat_i0_10_IBUF
    SLICE_X15Y9.CLK      Tas                   0.322   spi2wishbone_inst/wb_shim_inst/spi_di_o<14>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_10_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_10
    -------------------------------------------------  ---------------------------
    Total                                      4.070ns (1.112ns logic, 2.958ns route)
                                                       (27.3% logic, 72.7% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y9.CLK      net (fanout=127)      0.674   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.913ns (-2.950ns logic, 2.037ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.335ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<20> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[25].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      4.074ns (Levels of Logic = 1)
  Clock Path Delay:     -0.906ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<20> to U_ila_pro_0/U0/I_TQ0.G_TW[25].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P48.I                Tiopi                 0.790   wb_dat_i0<20>
                                                       wb_dat_i0<20>
                                                       wb_dat_i0_20_IBUF
                                                       ProtoComp0.IMUX.18
    SLICE_X13Y12.BX      net (fanout=2)        3.221   wb_dat_i0_20_IBUF
    SLICE_X13Y12.CLK     Tdick                 0.063   U_ila_pro_0/U0/iTRIG_IN<27>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[25].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      4.074ns (0.853ns logic, 3.221ns route)
                                                       (20.9% logic, 79.1% route)

  Minimum Clock Path at Slow Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[25].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X13Y12.CLK     net (fanout=127)      0.681   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.906ns (-2.950ns logic, 2.044ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.335ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<24> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_24 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      4.095ns (Levels of Logic = 2)
  Clock Path Delay:     -0.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<24> to spi2wishbone_inst/wb_shim_inst/spi_di_o_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P44.I                Tiopi                 0.790   wb_dat_i0<24>
                                                       wb_dat_i0<24>
                                                       wb_dat_i0_24_IBUF
                                                       ProtoComp0.IMUX.28
    SLICE_X9Y9.A1        net (fanout=2)        2.983   wb_dat_i0_24_IBUF
    SLICE_X9Y9.CLK       Tas                   0.322   spi2wishbone_inst/wb_shim_inst/spi_di_o<30>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_24_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_24
    -------------------------------------------------  ---------------------------
    Total                                      4.095ns (1.112ns logic, 2.983ns route)
                                                       (27.2% logic, 72.8% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X9Y9.CLK       net (fanout=127)      0.702   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.885ns (-2.950ns logic, 2.065ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.333ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<9> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_9 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      4.065ns (Levels of Logic = 2)
  Clock Path Delay:     -0.913ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<9> to spi2wishbone_inst/wb_shim_inst/spi_di_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P66.I                Tiopi                 0.790   wb_dat_i0<9>
                                                       wb_dat_i0<9>
                                                       wb_dat_i0_9_IBUF
                                                       ProtoComp0.IMUX.13
    SLICE_X15Y9.A1       net (fanout=2)        3.048   wb_dat_i0_9_IBUF
    SLICE_X15Y9.CLK      Tas                   0.227   spi2wishbone_inst/wb_shim_inst/spi_di_o<14>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_9_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_9
    -------------------------------------------------  ---------------------------
    Total                                      4.065ns (1.017ns logic, 3.048ns route)
                                                       (25.0% logic, 75.0% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y9.CLK      net (fanout=127)      0.674   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.913ns (-2.950ns logic, 2.037ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.316ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[4].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.999ns (Levels of Logic = 1)
  Clock Path Delay:     -0.962ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_rst to U_ila_pro_0/U0/I_TQ0.G_TW[4].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X17Y16.AX      net (fanout=20)       3.146   wb_rst_IBUF
    SLICE_X17Y16.CLK     Tdick                 0.063   U_ila_pro_0/U0/iTRIG_IN<7>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[4].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      3.999ns (0.853ns logic, 3.146ns route)
                                                       (21.3% logic, 78.7% route)

  Minimum Clock Path at Slow Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[4].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y16.CLK     net (fanout=127)      0.625   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.962ns (-2.950ns logic, 1.988ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.300ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_30 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      4.060ns (Levels of Logic = 2)
  Clock Path Delay:     -0.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X9Y9.D3        net (fanout=20)       2.948   wb_rst_IBUF
    SLICE_X9Y9.CLK       Tas                   0.322   spi2wishbone_inst/wb_shim_inst/spi_di_o<30>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_30_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_30
    -------------------------------------------------  ---------------------------
    Total                                      4.060ns (1.112ns logic, 2.948ns route)
                                                       (27.4% logic, 72.6% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X9Y9.CLK       net (fanout=127)      0.702   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.885ns (-2.950ns logic, 2.065ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.261ns (data path - clock path + uncertainty)
  Source:               wb_ack_i (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/state (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      4.004ns (Levels of Logic = 2)
  Clock Path Delay:     -0.902ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_ack_i to spi2wishbone_inst/wb_shim_inst/state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P83.I                Tiopi                 0.790   wb_ack_i
                                                       wb_ack_i
                                                       wb_ack_i_IBUF
                                                       ProtoComp0.IMUX.1
    SLICE_X15Y15.C1      net (fanout=3)        2.892   wb_ack_i_IBUF
    SLICE_X15Y15.CLK     Tas                   0.322   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/wb_shim_inst/state_rstpot
                                                       spi2wishbone_inst/wb_shim_inst/state
    -------------------------------------------------  ---------------------------
    Total                                      4.004ns (1.112ns logic, 2.892ns route)
                                                       (27.8% logic, 72.2% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y15.CLK     net (fanout=127)      0.685   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.902ns (-2.950ns logic, 2.048ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.229ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<21> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[26].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.968ns (Levels of Logic = 1)
  Clock Path Delay:     -0.906ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<21> to U_ila_pro_0/U0/I_TQ0.G_TW[26].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P47.I                Tiopi                 0.790   wb_dat_i0<21>
                                                       wb_dat_i0<21>
                                                       wb_dat_i0_21_IBUF
                                                       ProtoComp0.IMUX.20
    SLICE_X13Y12.CX      net (fanout=2)        3.115   wb_dat_i0_21_IBUF
    SLICE_X13Y12.CLK     Tdick                 0.063   U_ila_pro_0/U0/iTRIG_IN<27>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[26].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      3.968ns (0.853ns logic, 3.115ns route)
                                                       (21.5% logic, 78.5% route)

  Minimum Clock Path at Slow Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[26].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X13Y12.CLK     net (fanout=127)      0.681   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.906ns (-2.950ns logic, 2.044ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.212ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<0> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_0 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.954ns (Levels of Logic = 2)
  Clock Path Delay:     -0.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<0> to spi2wishbone_inst/wb_shim_inst/spi_di_o_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P81.I                Tiopi                 0.790   wb_dat_i0<0>
                                                       wb_dat_i0<0>
                                                       wb_dat_i0_0_IBUF
                                                       ProtoComp0.IMUX.4
    SLICE_X17Y13.A4      net (fanout=2)        2.842   wb_dat_i0_0_IBUF
    SLICE_X17Y13.CLK     Tas                   0.322   spi2wishbone_inst/wb_shim_inst/spi_di_o<6>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_0_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_0
    -------------------------------------------------  ---------------------------
    Total                                      3.954ns (1.112ns logic, 2.842ns route)
                                                       (28.1% logic, 71.9% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y13.CLK     net (fanout=127)      0.684   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.903ns (-2.950ns logic, 2.047ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.205ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_31 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.965ns (Levels of Logic = 2)
  Clock Path Delay:     -0.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X9Y9.D3        net (fanout=20)       2.948   wb_rst_IBUF
    SLICE_X9Y9.CLK       Tas                   0.227   spi2wishbone_inst/wb_shim_inst/spi_di_o<30>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_31_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_31
    -------------------------------------------------  ---------------------------
    Total                                      3.965ns (1.017ns logic, 2.948ns route)
                                                       (25.6% logic, 74.4% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X9Y9.CLK       net (fanout=127)      0.702   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.885ns (-2.950ns logic, 2.065ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.172ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<30> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_30 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.932ns (Levels of Logic = 2)
  Clock Path Delay:     -0.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<30> to spi2wishbone_inst/wb_shim_inst/spi_di_o_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P33.I                Tiopi                 0.790   wb_dat_i0<30>
                                                       wb_dat_i0<30>
                                                       wb_dat_i0_30_IBUF
                                                       ProtoComp0.IMUX.23
    SLICE_X9Y9.D1        net (fanout=2)        2.820   wb_dat_i0_30_IBUF
    SLICE_X9Y9.CLK       Tas                   0.322   spi2wishbone_inst/wb_shim_inst/spi_di_o<30>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_30_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_30
    -------------------------------------------------  ---------------------------
    Total                                      3.932ns (1.112ns logic, 2.820ns route)
                                                       (28.3% logic, 71.7% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X9Y9.CLK       net (fanout=127)      0.702   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.885ns (-2.950ns logic, 2.065ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.161ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<22> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_22 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.895ns (Levels of Logic = 2)
  Clock Path Delay:     -0.911ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<22> to spi2wishbone_inst/wb_shim_inst/spi_di_o_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P46.I                Tiopi                 0.790   wb_dat_i0<22>
                                                       wb_dat_i0<22>
                                                       wb_dat_i0_22_IBUF
                                                       ProtoComp0.IMUX.22
    SLICE_X12Y10.D4      net (fanout=2)        2.816   wb_dat_i0_22_IBUF
    SLICE_X12Y10.CLK     Tas                   0.289   spi2wishbone_inst/wb_shim_inst/spi_di_o<22>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_22_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_22
    -------------------------------------------------  ---------------------------
    Total                                      3.895ns (1.079ns logic, 2.816ns route)
                                                       (27.7% logic, 72.3% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X12Y10.CLK     net (fanout=127)      0.676   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.911ns (-2.950ns logic, 2.039ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.133ns (data path - clock path + uncertainty)
  Source:               wb_ack_i (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_wren_o (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.876ns (Levels of Logic = 2)
  Clock Path Delay:     -0.902ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_ack_i to spi2wishbone_inst/wb_shim_inst/spi_wren_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P83.I                Tiopi                 0.790   wb_ack_i
                                                       wb_ack_i
                                                       wb_ack_i_IBUF
                                                       ProtoComp0.IMUX.1
    SLICE_X15Y15.A3      net (fanout=3)        2.764   wb_ack_i_IBUF
    SLICE_X15Y15.CLK     Tas                   0.322   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/wb_shim_inst/spi_wren_o_rstpot1
                                                       spi2wishbone_inst/wb_shim_inst/spi_wren_o
    -------------------------------------------------  ---------------------------
    Total                                      3.876ns (1.112ns logic, 2.764ns route)
                                                       (28.7% logic, 71.3% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_wren_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y15.CLK     net (fanout=127)      0.685   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.902ns (-2.950ns logic, 2.048ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.128ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<26> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_26 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.888ns (Levels of Logic = 2)
  Clock Path Delay:     -0.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<26> to spi2wishbone_inst/wb_shim_inst/spi_di_o_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P41.I                Tiopi                 0.790   wb_dat_i0<26>
                                                       wb_dat_i0<26>
                                                       wb_dat_i0_26_IBUF
                                                       ProtoComp0.IMUX.32
    SLICE_X9Y9.B1        net (fanout=2)        2.776   wb_dat_i0_26_IBUF
    SLICE_X9Y9.CLK       Tas                   0.322   spi2wishbone_inst/wb_shim_inst/spi_di_o<30>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_26_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_26
    -------------------------------------------------  ---------------------------
    Total                                      3.888ns (1.112ns logic, 2.776ns route)
                                                       (28.6% logic, 71.4% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X9Y9.CLK       net (fanout=127)      0.702   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.885ns (-2.950ns logic, 2.065ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.082ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<22> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[27].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.821ns (Levels of Logic = 1)
  Clock Path Delay:     -0.906ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<22> to U_ila_pro_0/U0/I_TQ0.G_TW[27].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P46.I                Tiopi                 0.790   wb_dat_i0<22>
                                                       wb_dat_i0<22>
                                                       wb_dat_i0_22_IBUF
                                                       ProtoComp0.IMUX.22
    SLICE_X13Y12.DX      net (fanout=2)        2.968   wb_dat_i0_22_IBUF
    SLICE_X13Y12.CLK     Tdick                 0.063   U_ila_pro_0/U0/iTRIG_IN<27>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[27].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      3.821ns (0.853ns logic, 2.968ns route)
                                                       (22.3% logic, 77.7% route)

  Minimum Clock Path at Slow Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[27].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X13Y12.CLK     net (fanout=127)      0.681   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.906ns (-2.950ns logic, 2.044ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.069ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<24> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[29].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.832ns (Levels of Logic = 1)
  Clock Path Delay:     -0.882ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<24> to U_ila_pro_0/U0/I_TQ0.G_TW[29].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P44.I                Tiopi                 0.790   wb_dat_i0<24>
                                                       wb_dat_i0<24>
                                                       wb_dat_i0_24_IBUF
                                                       ProtoComp0.IMUX.28
    SLICE_X8Y10.BX       net (fanout=2)        2.956   wb_dat_i0_24_IBUF
    SLICE_X8Y10.CLK      Tdick                 0.086   U_ila_pro_0/U0/iTRIG_IN<31>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[29].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      3.832ns (0.876ns logic, 2.956ns route)
                                                       (22.9% logic, 77.1% route)

  Minimum Clock Path at Slow Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[29].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X8Y10.CLK      net (fanout=127)      0.705   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.882ns (-2.950ns logic, 2.068ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.063ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<23> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_23 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.797ns (Levels of Logic = 2)
  Clock Path Delay:     -0.911ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<23> to spi2wishbone_inst/wb_shim_inst/spi_di_o_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P45.I                Tiopi                 0.790   wb_dat_i0<23>
                                                       wb_dat_i0<23>
                                                       wb_dat_i0_23_IBUF
                                                       ProtoComp0.IMUX.25
    SLICE_X12Y10.D3      net (fanout=2)        2.853   wb_dat_i0_23_IBUF
    SLICE_X12Y10.CLK     Tas                   0.154   spi2wishbone_inst/wb_shim_inst/spi_di_o<22>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_23_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_23
    -------------------------------------------------  ---------------------------
    Total                                      3.797ns (0.944ns logic, 2.853ns route)
                                                       (24.9% logic, 75.1% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X12Y10.CLK     net (fanout=127)      0.676   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.911ns (-2.950ns logic, 2.039ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.032ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<12> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_12 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.764ns (Levels of Logic = 2)
  Clock Path Delay:     -0.913ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<12> to spi2wishbone_inst/wb_shim_inst/spi_di_o_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P62.I                Tiopi                 0.790   wb_dat_i0<12>
                                                       wb_dat_i0<12>
                                                       wb_dat_i0_12_IBUF
                                                       ProtoComp0.IMUX.17
    SLICE_X15Y9.C4       net (fanout=2)        2.652   wb_dat_i0_12_IBUF
    SLICE_X15Y9.CLK      Tas                   0.322   spi2wishbone_inst/wb_shim_inst/spi_di_o<14>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_12_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_12
    -------------------------------------------------  ---------------------------
    Total                                      3.764ns (1.112ns logic, 2.652ns route)
                                                       (29.5% logic, 70.5% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y9.CLK      net (fanout=127)      0.674   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.913ns (-2.950ns logic, 2.037ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   5.022ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<21> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_21 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.756ns (Levels of Logic = 2)
  Clock Path Delay:     -0.911ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<21> to spi2wishbone_inst/wb_shim_inst/spi_di_o_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P47.I                Tiopi                 0.790   wb_dat_i0<21>
                                                       wb_dat_i0<21>
                                                       wb_dat_i0_21_IBUF
                                                       ProtoComp0.IMUX.20
    SLICE_X12Y10.C4      net (fanout=2)        2.812   wb_dat_i0_21_IBUF
    SLICE_X12Y10.CLK     Tas                   0.154   spi2wishbone_inst/wb_shim_inst/spi_di_o<22>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_21_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_21
    -------------------------------------------------  ---------------------------
    Total                                      3.756ns (0.944ns logic, 2.812ns route)
                                                       (25.1% logic, 74.9% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X12Y10.CLK     net (fanout=127)      0.676   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.911ns (-2.950ns logic, 2.039ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   4.983ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<8> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_8 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.715ns (Levels of Logic = 2)
  Clock Path Delay:     -0.913ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<8> to spi2wishbone_inst/wb_shim_inst/spi_di_o_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P67.I                Tiopi                 0.790   wb_dat_i0<8>
                                                       wb_dat_i0<8>
                                                       wb_dat_i0_8_IBUF
                                                       ProtoComp0.IMUX.12
    SLICE_X15Y9.A3       net (fanout=2)        2.603   wb_dat_i0_8_IBUF
    SLICE_X15Y9.CLK      Tas                   0.322   spi2wishbone_inst/wb_shim_inst/spi_di_o<14>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_8_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_8
    -------------------------------------------------  ---------------------------
    Total                                      3.715ns (1.112ns logic, 2.603ns route)
                                                       (29.9% logic, 70.1% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y9.CLK      net (fanout=127)      0.674   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.913ns (-2.950ns logic, 2.037ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   4.918ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<18> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_18 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.652ns (Levels of Logic = 2)
  Clock Path Delay:     -0.911ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<18> to spi2wishbone_inst/wb_shim_inst/spi_di_o_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P51.I                Tiopi                 0.790   wb_dat_i0<18>
                                                       wb_dat_i0<18>
                                                       wb_dat_i0_18_IBUF
                                                       ProtoComp0.IMUX.31
    SLICE_X12Y10.B3      net (fanout=2)        2.573   wb_dat_i0_18_IBUF
    SLICE_X12Y10.CLK     Tas                   0.289   spi2wishbone_inst/wb_shim_inst/spi_di_o<22>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_18_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_18
    -------------------------------------------------  ---------------------------
    Total                                      3.652ns (1.079ns logic, 2.573ns route)
                                                       (29.5% logic, 70.5% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X12Y10.CLK     net (fanout=127)      0.676   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.911ns (-2.950ns logic, 2.039ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   4.908ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<2> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_2 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.650ns (Levels of Logic = 2)
  Clock Path Delay:     -0.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<2> to spi2wishbone_inst/wb_shim_inst/spi_di_o_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P79.I                Tiopi                 0.790   wb_dat_i0<2>
                                                       wb_dat_i0<2>
                                                       wb_dat_i0_2_IBUF
                                                       ProtoComp0.IMUX.6
    SLICE_X17Y13.B1      net (fanout=2)        2.538   wb_dat_i0_2_IBUF
    SLICE_X17Y13.CLK     Tas                   0.322   spi2wishbone_inst/wb_shim_inst/spi_di_o<6>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_2_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_2
    -------------------------------------------------  ---------------------------
    Total                                      3.650ns (1.112ns logic, 2.538ns route)
                                                       (30.5% logic, 69.5% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y13.CLK     net (fanout=127)      0.684   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.903ns (-2.950ns logic, 2.047ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   4.904ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<27> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_27 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.664ns (Levels of Logic = 2)
  Clock Path Delay:     -0.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<27> to spi2wishbone_inst/wb_shim_inst/spi_di_o_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P40.I                Tiopi                 0.790   wb_dat_i0<27>
                                                       wb_dat_i0<27>
                                                       wb_dat_i0_27_IBUF
                                                       ProtoComp0.IMUX.34
    SLICE_X9Y9.B3        net (fanout=2)        2.647   wb_dat_i0_27_IBUF
    SLICE_X9Y9.CLK       Tas                   0.227   spi2wishbone_inst/wb_shim_inst/spi_di_o<30>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_27_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_27
    -------------------------------------------------  ---------------------------
    Total                                      3.664ns (1.017ns logic, 2.647ns route)
                                                       (27.8% logic, 72.2% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X9Y9.CLK       net (fanout=127)      0.702   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.885ns (-2.950ns logic, 2.065ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   4.877ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<26> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[31].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.640ns (Levels of Logic = 1)
  Clock Path Delay:     -0.882ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<26> to U_ila_pro_0/U0/I_TQ0.G_TW[31].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P41.I                Tiopi                 0.790   wb_dat_i0<26>
                                                       wb_dat_i0<26>
                                                       wb_dat_i0_26_IBUF
                                                       ProtoComp0.IMUX.32
    SLICE_X8Y10.DX       net (fanout=2)        2.764   wb_dat_i0_26_IBUF
    SLICE_X8Y10.CLK      Tdick                 0.086   U_ila_pro_0/U0/iTRIG_IN<31>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[31].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      3.640ns (0.876ns logic, 2.764ns route)
                                                       (24.1% logic, 75.9% route)

  Minimum Clock Path at Slow Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[31].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X8Y10.CLK      net (fanout=127)      0.705   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.882ns (-2.950ns logic, 2.068ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   4.874ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<27> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[32].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.639ns (Levels of Logic = 1)
  Clock Path Delay:     -0.880ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<27> to U_ila_pro_0/U0/I_TQ0.G_TW[32].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P40.I                Tiopi                 0.790   wb_dat_i0<27>
                                                       wb_dat_i0<27>
                                                       wb_dat_i0_27_IBUF
                                                       ProtoComp0.IMUX.34
    SLICE_X8Y11.AX       net (fanout=2)        2.763   wb_dat_i0_27_IBUF
    SLICE_X8Y11.CLK      Tdick                 0.086   U_ila_pro_0/U0/iTRIG_IN<35>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[32].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      3.639ns (0.876ns logic, 2.763ns route)
                                                       (24.1% logic, 75.9% route)

  Minimum Clock Path at Slow Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[32].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X8Y11.CLK      net (fanout=127)      0.707   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.880ns (-2.950ns logic, 2.070ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   4.840ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<28> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[33].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.605ns (Levels of Logic = 1)
  Clock Path Delay:     -0.880ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<28> to U_ila_pro_0/U0/I_TQ0.G_TW[33].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P39.I                Tiopi                 0.790   wb_dat_i0<28>
                                                       wb_dat_i0<28>
                                                       wb_dat_i0_28_IBUF
                                                       ProtoComp0.IMUX.35
    SLICE_X8Y11.BX       net (fanout=2)        2.729   wb_dat_i0_28_IBUF
    SLICE_X8Y11.CLK      Tdick                 0.086   U_ila_pro_0/U0/iTRIG_IN<35>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[33].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      3.605ns (0.876ns logic, 2.729ns route)
                                                       (24.3% logic, 75.7% route)

  Minimum Clock Path at Slow Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[33].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X8Y11.CLK      net (fanout=127)      0.707   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.880ns (-2.950ns logic, 2.070ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   4.839ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<3> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_3 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 2)
  Clock Path Delay:     -0.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<3> to spi2wishbone_inst/wb_shim_inst/spi_di_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P78.I                Tiopi                 0.790   wb_dat_i0<3>
                                                       wb_dat_i0<3>
                                                       wb_dat_i0_3_IBUF
                                                       ProtoComp0.IMUX.7
    SLICE_X17Y13.B4      net (fanout=2)        2.564   wb_dat_i0_3_IBUF
    SLICE_X17Y13.CLK     Tas                   0.227   spi2wishbone_inst/wb_shim_inst/spi_di_o<6>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_3_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_3
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (1.017ns logic, 2.564ns route)
                                                       (28.4% logic, 71.6% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y13.CLK     net (fanout=127)      0.684   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.903ns (-2.950ns logic, 2.047ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   4.838ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<19> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_19 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.572ns (Levels of Logic = 2)
  Clock Path Delay:     -0.911ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<19> to spi2wishbone_inst/wb_shim_inst/spi_di_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P50.I                Tiopi                 0.790   wb_dat_i0<19>
                                                       wb_dat_i0<19>
                                                       wb_dat_i0_19_IBUF
                                                       ProtoComp0.IMUX.33
    SLICE_X12Y10.B2      net (fanout=2)        2.628   wb_dat_i0_19_IBUF
    SLICE_X12Y10.CLK     Tas                   0.154   spi2wishbone_inst/wb_shim_inst/spi_di_o<22>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_19_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_19
    -------------------------------------------------  ---------------------------
    Total                                      3.572ns (0.944ns logic, 2.628ns route)
                                                       (26.4% logic, 73.6% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X12Y10.CLK     net (fanout=127)      0.676   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.911ns (-2.950ns logic, 2.039ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   4.838ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<31> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_31 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.598ns (Levels of Logic = 2)
  Clock Path Delay:     -0.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<31> to spi2wishbone_inst/wb_shim_inst/spi_di_o_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P32.I                Tiopi                 0.790   wb_dat_i0<31>
                                                       wb_dat_i0<31>
                                                       wb_dat_i0_31_IBUF
                                                       ProtoComp0.IMUX.26
    SLICE_X9Y9.D4        net (fanout=2)        2.581   wb_dat_i0_31_IBUF
    SLICE_X9Y9.CLK       Tas                   0.227   spi2wishbone_inst/wb_shim_inst/spi_di_o<30>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_31_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_31
    -------------------------------------------------  ---------------------------
    Total                                      3.598ns (1.017ns logic, 2.581ns route)
                                                       (28.3% logic, 71.7% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X9Y9.CLK       net (fanout=127)      0.702   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.885ns (-2.950ns logic, 2.065ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   4.818ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/state (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.561ns (Levels of Logic = 2)
  Clock Path Delay:     -0.902ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X15Y15.C6      net (fanout=20)       2.449   wb_rst_IBUF
    SLICE_X15Y15.CLK     Tas                   0.322   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/wb_shim_inst/state_rstpot
                                                       spi2wishbone_inst/wb_shim_inst/state
    -------------------------------------------------  ---------------------------
    Total                                      3.561ns (1.112ns logic, 2.449ns route)
                                                       (31.2% logic, 68.8% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y15.CLK     net (fanout=127)      0.685   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.902ns (-2.950ns logic, 2.048ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   4.815ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<6> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[11].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.555ns (Levels of Logic = 1)
  Clock Path Delay:     -0.905ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<6> to U_ila_pro_0/U0/I_TQ0.G_TW[11].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P70.I                Tiopi                 0.790   wb_dat_i0<6>
                                                       wb_dat_i0<6>
                                                       wb_dat_i0_6_IBUF
                                                       ProtoComp0.IMUX.10
    SLICE_X16Y12.DX      net (fanout=2)        2.679   wb_dat_i0_6_IBUF
    SLICE_X16Y12.CLK     Tdick                 0.086   U_ila_pro_0/U0/iTRIG_IN<11>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[11].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      3.555ns (0.876ns logic, 2.679ns route)
                                                       (24.6% logic, 75.4% route)

  Minimum Clock Path at Slow Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[11].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X16Y12.CLK     net (fanout=127)      0.682   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.905ns (-2.950ns logic, 2.045ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   4.814ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<25> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_25 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.574ns (Levels of Logic = 2)
  Clock Path Delay:     -0.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<25> to spi2wishbone_inst/wb_shim_inst/spi_di_o_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 0.790   wb_dat_i0<25>
                                                       wb_dat_i0<25>
                                                       wb_dat_i0_25_IBUF
                                                       ProtoComp0.IMUX.30
    SLICE_X9Y9.A3        net (fanout=2)        2.557   wb_dat_i0_25_IBUF
    SLICE_X9Y9.CLK       Tas                   0.227   spi2wishbone_inst/wb_shim_inst/spi_di_o<30>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_25_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_25
    -------------------------------------------------  ---------------------------
    Total                                      3.574ns (1.017ns logic, 2.557ns route)
                                                       (28.5% logic, 71.5% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X9Y9.CLK       net (fanout=127)      0.702   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.885ns (-2.950ns logic, 2.065ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   4.813ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<1> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_1 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.555ns (Levels of Logic = 2)
  Clock Path Delay:     -0.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<1> to spi2wishbone_inst/wb_shim_inst/spi_di_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P80.I                Tiopi                 0.790   wb_dat_i0<1>
                                                       wb_dat_i0<1>
                                                       wb_dat_i0_1_IBUF
                                                       ProtoComp0.IMUX.5
    SLICE_X17Y13.A3      net (fanout=2)        2.538   wb_dat_i0_1_IBUF
    SLICE_X17Y13.CLK     Tas                   0.227   spi2wishbone_inst/wb_shim_inst/spi_di_o<6>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_1_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_1
    -------------------------------------------------  ---------------------------
    Total                                      3.555ns (1.017ns logic, 2.538ns route)
                                                       (28.6% logic, 71.4% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y13.CLK     net (fanout=127)      0.684   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.903ns (-2.950ns logic, 2.047ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   4.804ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_16 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.538ns (Levels of Logic = 2)
  Clock Path Delay:     -0.911ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X12Y10.A3      net (fanout=20)       2.459   wb_rst_IBUF
    SLICE_X12Y10.CLK     Tas                   0.289   spi2wishbone_inst/wb_shim_inst/spi_di_o<22>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_16_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_16
    -------------------------------------------------  ---------------------------
    Total                                      3.538ns (1.079ns logic, 2.459ns route)
                                                       (30.5% logic, 69.5% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X12Y10.CLK     net (fanout=127)      0.676   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.911ns (-2.950ns logic, 2.039ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   4.797ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_20 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.531ns (Levels of Logic = 2)
  Clock Path Delay:     -0.911ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X12Y10.C3      net (fanout=20)       2.452   wb_rst_IBUF
    SLICE_X12Y10.CLK     Tas                   0.289   spi2wishbone_inst/wb_shim_inst/spi_di_o<22>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_20_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_20
    -------------------------------------------------  ---------------------------
    Total                                      3.531ns (1.079ns logic, 2.452ns route)
                                                       (30.6% logic, 69.4% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X12Y10.CLK     net (fanout=127)      0.676   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.911ns (-2.950ns logic, 2.039ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   4.793ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_14 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.525ns (Levels of Logic = 2)
  Clock Path Delay:     -0.913ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.790   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X15Y9.D1       net (fanout=20)       2.413   wb_rst_IBUF
    SLICE_X15Y9.CLK      Tas                   0.322   spi2wishbone_inst/wb_shim_inst/spi_di_o<14>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_14_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_14
    -------------------------------------------------  ---------------------------
    Total                                      3.525ns (1.112ns logic, 2.413ns route)
                                                       (31.5% logic, 68.5% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y9.CLK      net (fanout=127)      0.674   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.913ns (-2.950ns logic, 2.037ns route)

--------------------------------------------------------------------------------
Offset (setup paths):   4.791ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<5> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_5 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      3.533ns (Levels of Logic = 2)
  Clock Path Delay:     -0.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: wb_dat_i0<5> to spi2wishbone_inst/wb_shim_inst/spi_di_o_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P74.I                Tiopi                 0.790   wb_dat_i0<5>
                                                       wb_dat_i0<5>
                                                       wb_dat_i0_5_IBUF
                                                       ProtoComp0.IMUX.9
    SLICE_X17Y13.C3      net (fanout=2)        2.516   wb_dat_i0_5_IBUF
    SLICE_X17Y13.CLK     Tas                   0.227   spi2wishbone_inst/wb_shim_inst/spi_di_o<6>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_5_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_5
    -------------------------------------------------  ---------------------------
    Total                                      3.533ns (1.017ns logic, 2.516ns route)
                                                       (28.8% logic, 71.2% route)

  Minimum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.684   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.298   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -3.936   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.503   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y13.CLK     net (fanout=127)      0.684   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.903ns (-2.950ns logic, 2.047ns route)

--------------------------------------------------------------------------------

Hold Paths: Unconstrained OFFSET IN BEFORE analysis for clock "wb_clk"

--------------------------------------------------------------------------------
Offset (hold paths):    2.539ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<16> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[21].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.695ns (Levels of Logic = 1)
  Clock Path Delay:     -0.489ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<16> to U_ila_pro_0/U0/I_TQ0.G_TW[21].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P57.I                Tiopi                 0.321   wb_dat_i0<16>
                                                       wb_dat_i0<16>
                                                       wb_dat_i0_16_IBUF
                                                       ProtoComp0.IMUX.27
    SLICE_X15Y10.BX      net (fanout=2)        1.315   wb_dat_i0_16_IBUF
    SLICE_X15Y10.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/iTRIG_IN<23>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[21].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.695ns (0.380ns logic, 1.315ns route)
                                                       (22.4% logic, 77.6% route)

  Maximum Clock Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[21].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y10.CLK     net (fanout=127)      0.816   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.489ns (-2.223ns logic, 1.734ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.600ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<2> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[7].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.705ns (Levels of Logic = 1)
  Clock Path Delay:     -0.540ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<2> to U_ila_pro_0/U0/I_TQ0.G_TW[7].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P79.I                Tiopi                 0.321   wb_dat_i0<2>
                                                       wb_dat_i0<2>
                                                       wb_dat_i0_2_IBUF
                                                       ProtoComp0.IMUX.6
    SLICE_X17Y16.DX      net (fanout=2)        1.325   wb_dat_i0_2_IBUF
    SLICE_X17Y16.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/iTRIG_IN<7>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[7].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.705ns (0.380ns logic, 1.325ns route)
                                                       (22.3% logic, 77.7% route)

  Maximum Clock Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[7].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y16.CLK     net (fanout=127)      0.765   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.540ns (-2.223ns logic, 1.683ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.602ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<17> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_17 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.758ns (Levels of Logic = 2)
  Clock Path Delay:     -0.489ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<17> to spi2wishbone_inst/wb_shim_inst/spi_di_o_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P56.I                Tiopi                 0.321   wb_dat_i0<17>
                                                       wb_dat_i0<17>
                                                       wb_dat_i0_17_IBUF
                                                       ProtoComp0.IMUX.29
    SLICE_X12Y10.A4      net (fanout=2)        1.306   wb_dat_i0_17_IBUF
    SLICE_X12Y10.CLK     Tah         (-Th)    -0.131   spi2wishbone_inst/wb_shim_inst/spi_di_o<22>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_17_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_17
    -------------------------------------------------  ---------------------------
    Total                                      1.758ns (0.452ns logic, 1.306ns route)
                                                       (25.7% logic, 74.3% route)

  Maximum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X12Y10.CLK     net (fanout=127)      0.816   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.489ns (-2.223ns logic, 1.734ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.626ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<15> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[20].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.782ns (Levels of Logic = 1)
  Clock Path Delay:     -0.489ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<15> to U_ila_pro_0/U0/I_TQ0.G_TW[20].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P59.I                Tiopi                 0.321   wb_dat_i0<15>
                                                       wb_dat_i0<15>
                                                       wb_dat_i0_15_IBUF
                                                       ProtoComp0.IMUX.24
    SLICE_X15Y10.AX      net (fanout=2)        1.402   wb_dat_i0_15_IBUF
    SLICE_X15Y10.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/iTRIG_IN<23>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[20].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.782ns (0.380ns logic, 1.402ns route)
                                                       (21.3% logic, 78.7% route)

  Maximum Clock Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[20].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y10.CLK     net (fanout=127)      0.816   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.489ns (-2.223ns logic, 1.734ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.640ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<17> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[22].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.796ns (Levels of Logic = 1)
  Clock Path Delay:     -0.489ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<17> to U_ila_pro_0/U0/I_TQ0.G_TW[22].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P56.I                Tiopi                 0.321   wb_dat_i0<17>
                                                       wb_dat_i0<17>
                                                       wb_dat_i0_17_IBUF
                                                       ProtoComp0.IMUX.29
    SLICE_X15Y10.CX      net (fanout=2)        1.416   wb_dat_i0_17_IBUF
    SLICE_X15Y10.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/iTRIG_IN<23>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[22].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.796ns (0.380ns logic, 1.416ns route)
                                                       (21.2% logic, 78.8% route)

  Maximum Clock Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[22].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y10.CLK     net (fanout=127)      0.816   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.489ns (-2.223ns logic, 1.734ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.661ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<23> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[28].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.846ns (Levels of Logic = 1)
  Clock Path Delay:     -0.460ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<23> to U_ila_pro_0/U0/I_TQ0.G_TW[28].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P45.I                Tiopi                 0.321   wb_dat_i0<23>
                                                       wb_dat_i0<23>
                                                       wb_dat_i0_23_IBUF
                                                       ProtoComp0.IMUX.25
    SLICE_X8Y10.AX       net (fanout=2)        1.484   wb_dat_i0_23_IBUF
    SLICE_X8Y10.CLK      Tckdi       (-Th)    -0.041   U_ila_pro_0/U0/iTRIG_IN<31>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[28].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.846ns (0.362ns logic, 1.484ns route)
                                                       (19.6% logic, 80.4% route)

  Maximum Clock Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[28].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X8Y10.CLK      net (fanout=127)      0.845   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.460ns (-2.223ns logic, 1.763ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.693ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_5 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.857ns (Levels of Logic = 2)
  Clock Path Delay:     -0.481ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.321   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X17Y13.C4      net (fanout=20)       1.381   wb_rst_IBUF
    SLICE_X17Y13.CLK     Tah         (-Th)    -0.155   spi2wishbone_inst/wb_shim_inst/spi_di_o<6>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_5_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_5
    -------------------------------------------------  ---------------------------
    Total                                      1.857ns (0.476ns logic, 1.381ns route)
                                                       (25.6% logic, 74.4% route)

  Maximum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y13.CLK     net (fanout=127)      0.824   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.481ns (-2.223ns logic, 1.742ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.694ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_9 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.848ns (Levels of Logic = 2)
  Clock Path Delay:     -0.491ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.321   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X15Y9.A4       net (fanout=20)       1.372   wb_rst_IBUF
    SLICE_X15Y9.CLK      Tah         (-Th)    -0.155   spi2wishbone_inst/wb_shim_inst/spi_di_o<14>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_9_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_9
    -------------------------------------------------  ---------------------------
    Total                                      1.848ns (0.476ns logic, 1.372ns route)
                                                       (25.8% logic, 74.2% route)

  Maximum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y9.CLK      net (fanout=127)      0.814   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.491ns (-2.223ns logic, 1.732ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.696ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<7> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[12].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.850ns (Levels of Logic = 1)
  Clock Path Delay:     -0.491ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<7> to U_ila_pro_0/U0/I_TQ0.G_TW[12].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P69.I                Tiopi                 0.321   wb_dat_i0<7>
                                                       wb_dat_i0<7>
                                                       wb_dat_i0_7_IBUF
                                                       ProtoComp0.IMUX.11
    SLICE_X17Y9.AX       net (fanout=2)        1.470   wb_dat_i0_7_IBUF
    SLICE_X17Y9.CLK      Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/iTRIG_IN<15>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[12].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.850ns (0.380ns logic, 1.470ns route)
                                                       (20.5% logic, 79.5% route)

  Maximum Clock Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[12].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y9.CLK      net (fanout=127)      0.814   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.491ns (-2.223ns logic, 1.732ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.704ns (data path - clock path + uncertainty)
  Source:               spi_mosi (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[1].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.894ns (Levels of Logic = 1)
  Clock Path Delay:     -0.455ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: spi_mosi to U_ila_pro_0/U0/I_TQ0.G_TW[1].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P29.I                Tiopi                 0.321   spi_mosi
                                                       spi_mosi
                                                       spi_mosi_IBUF
                                                       ProtoComp0.IMUX.2
    SLICE_X10Y14.BX      net (fanout=2)        1.525   spi_mosi_IBUF
    SLICE_X10Y14.CLK     Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/iTRIG_IN<3>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[1].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.894ns (0.369ns logic, 1.525ns route)
                                                       (19.5% logic, 80.5% route)

  Maximum Clock Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[1].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X10Y14.CLK     net (fanout=127)      0.850   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.455ns (-2.223ns logic, 1.768ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.707ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_7 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.871ns (Levels of Logic = 2)
  Clock Path Delay:     -0.481ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.321   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X17Y13.D4      net (fanout=20)       1.395   wb_rst_IBUF
    SLICE_X17Y13.CLK     Tah         (-Th)    -0.155   spi2wishbone_inst/wb_shim_inst/spi_di_o<6>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_7_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_7
    -------------------------------------------------  ---------------------------
    Total                                      1.871ns (0.476ns logic, 1.395ns route)
                                                       (25.4% logic, 74.6% route)

  Maximum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y13.CLK     net (fanout=127)      0.824   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.481ns (-2.223ns logic, 1.742ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.717ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.907ns (Levels of Logic = 1)
  Clock Path Delay:     -0.455ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: spi_ss to U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P30.I                Tiopi                 0.321   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp0.IMUX
    SLICE_X10Y14.CX      net (fanout=6)        1.538   spi_ss_IBUF
    SLICE_X10Y14.CLK     Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/iTRIG_IN<3>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (0.369ns logic, 1.538ns route)
                                                       (19.3% logic, 80.7% route)

  Maximum Clock Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X10Y14.CLK     net (fanout=127)      0.850   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.455ns (-2.223ns logic, 1.768ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.725ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<15> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_15 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.879ns (Levels of Logic = 2)
  Clock Path Delay:     -0.491ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<15> to spi2wishbone_inst/wb_shim_inst/spi_di_o_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P59.I                Tiopi                 0.321   wb_dat_i0<15>
                                                       wb_dat_i0<15>
                                                       wb_dat_i0_15_IBUF
                                                       ProtoComp0.IMUX.24
    SLICE_X15Y9.D4       net (fanout=2)        1.403   wb_dat_i0_15_IBUF
    SLICE_X15Y9.CLK      Tah         (-Th)    -0.155   spi2wishbone_inst/wb_shim_inst/spi_di_o<14>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_15_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_15
    -------------------------------------------------  ---------------------------
    Total                                      1.879ns (0.476ns logic, 1.403ns route)
                                                       (25.3% logic, 74.7% route)

  Maximum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y9.CLK      net (fanout=127)      0.814   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.491ns (-2.223ns logic, 1.732ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.739ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_11 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.893ns (Levels of Logic = 2)
  Clock Path Delay:     -0.491ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.321   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X15Y9.B3       net (fanout=20)       1.417   wb_rst_IBUF
    SLICE_X15Y9.CLK      Tah         (-Th)    -0.155   spi2wishbone_inst/wb_shim_inst/spi_di_o<14>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_11_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_11
    -------------------------------------------------  ---------------------------
    Total                                      1.893ns (0.476ns logic, 1.417ns route)
                                                       (25.1% logic, 74.9% route)

  Maximum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y9.CLK      net (fanout=127)      0.814   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.491ns (-2.223ns logic, 1.732ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.743ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<13> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[18].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.902ns (Levels of Logic = 1)
  Clock Path Delay:     -0.486ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<13> to U_ila_pro_0/U0/I_TQ0.G_TW[18].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P61.I                Tiopi                 0.321   wb_dat_i0<13>
                                                       wb_dat_i0<13>
                                                       wb_dat_i0_13_IBUF
                                                       ProtoComp0.IMUX.19
    SLICE_X15Y11.CX      net (fanout=2)        1.522   wb_dat_i0_13_IBUF
    SLICE_X15Y11.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/iTRIG_IN<19>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[18].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.902ns (0.380ns logic, 1.522ns route)
                                                       (20.0% logic, 80.0% route)

  Maximum Clock Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[18].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y11.CLK     net (fanout=127)      0.819   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.486ns (-2.223ns logic, 1.737ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.751ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_3 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.915ns (Levels of Logic = 2)
  Clock Path Delay:     -0.481ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.321   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X17Y13.B3      net (fanout=20)       1.439   wb_rst_IBUF
    SLICE_X17Y13.CLK     Tah         (-Th)    -0.155   spi2wishbone_inst/wb_shim_inst/spi_di_o<6>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_3_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_3
    -------------------------------------------------  ---------------------------
    Total                                      1.915ns (0.476ns logic, 1.439ns route)
                                                       (24.9% logic, 75.1% route)

  Maximum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y13.CLK     net (fanout=127)      0.824   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.481ns (-2.223ns logic, 1.742ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.753ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_4 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.917ns (Levels of Logic = 2)
  Clock Path Delay:     -0.481ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.321   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X17Y13.C4      net (fanout=20)       1.381   wb_rst_IBUF
    SLICE_X17Y13.CLK     Tah         (-Th)    -0.215   spi2wishbone_inst/wb_shim_inst/spi_di_o<6>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_4_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_4
    -------------------------------------------------  ---------------------------
    Total                                      1.917ns (0.536ns logic, 1.381ns route)
                                                       (28.0% logic, 72.0% route)

  Maximum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y13.CLK     net (fanout=127)      0.824   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.481ns (-2.223ns logic, 1.742ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.754ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_8 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.908ns (Levels of Logic = 2)
  Clock Path Delay:     -0.491ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.321   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X15Y9.A4       net (fanout=20)       1.372   wb_rst_IBUF
    SLICE_X15Y9.CLK      Tah         (-Th)    -0.215   spi2wishbone_inst/wb_shim_inst/spi_di_o<14>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_8_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_8
    -------------------------------------------------  ---------------------------
    Total                                      1.908ns (0.536ns logic, 1.372ns route)
                                                       (28.1% logic, 71.9% route)

  Maximum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y9.CLK      net (fanout=127)      0.814   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.491ns (-2.223ns logic, 1.732ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.757ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<3> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[8].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.919ns (Levels of Logic = 1)
  Clock Path Delay:     -0.483ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<3> to U_ila_pro_0/U0/I_TQ0.G_TW[8].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P78.I                Tiopi                 0.321   wb_dat_i0<3>
                                                       wb_dat_i0<3>
                                                       wb_dat_i0_3_IBUF
                                                       ProtoComp0.IMUX.7
    SLICE_X16Y12.AX      net (fanout=2)        1.557   wb_dat_i0_3_IBUF
    SLICE_X16Y12.CLK     Tckdi       (-Th)    -0.041   U_ila_pro_0/U0/iTRIG_IN<11>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[8].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.919ns (0.362ns logic, 1.557ns route)
                                                       (18.9% logic, 81.1% route)

  Maximum Clock Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[8].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X16Y12.CLK     net (fanout=127)      0.822   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.483ns (-2.223ns logic, 1.740ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.767ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_6 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.931ns (Levels of Logic = 2)
  Clock Path Delay:     -0.481ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.321   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X17Y13.D4      net (fanout=20)       1.395   wb_rst_IBUF
    SLICE_X17Y13.CLK     Tah         (-Th)    -0.215   spi2wishbone_inst/wb_shim_inst/spi_di_o<6>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_6_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_6
    -------------------------------------------------  ---------------------------
    Total                                      1.931ns (0.536ns logic, 1.395ns route)
                                                       (27.8% logic, 72.2% route)

  Maximum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y13.CLK     net (fanout=127)      0.824   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.481ns (-2.223ns logic, 1.742ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.768ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<5> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[10].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.930ns (Levels of Logic = 1)
  Clock Path Delay:     -0.483ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<5> to U_ila_pro_0/U0/I_TQ0.G_TW[10].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P74.I                Tiopi                 0.321   wb_dat_i0<5>
                                                       wb_dat_i0<5>
                                                       wb_dat_i0_5_IBUF
                                                       ProtoComp0.IMUX.9
    SLICE_X16Y12.CX      net (fanout=2)        1.568   wb_dat_i0_5_IBUF
    SLICE_X16Y12.CLK     Tckdi       (-Th)    -0.041   U_ila_pro_0/U0/iTRIG_IN<11>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[10].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.930ns (0.362ns logic, 1.568ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Clock Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[10].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X16Y12.CLK     net (fanout=127)      0.822   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.483ns (-2.223ns logic, 1.740ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.796ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<11> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[16].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.955ns (Levels of Logic = 1)
  Clock Path Delay:     -0.486ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<11> to U_ila_pro_0/U0/I_TQ0.G_TW[16].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P64.I                Tiopi                 0.321   wb_dat_i0<11>
                                                       wb_dat_i0<11>
                                                       wb_dat_i0_11_IBUF
                                                       ProtoComp0.IMUX.16
    SLICE_X15Y11.AX      net (fanout=2)        1.575   wb_dat_i0_11_IBUF
    SLICE_X15Y11.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/iTRIG_IN<19>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[16].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (0.380ns logic, 1.575ns route)
                                                       (19.4% logic, 80.6% route)

  Maximum Clock Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[16].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y11.CLK     net (fanout=127)      0.819   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.486ns (-2.223ns logic, 1.737ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.798ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<9> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[14].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.952ns (Levels of Logic = 1)
  Clock Path Delay:     -0.491ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<9> to U_ila_pro_0/U0/I_TQ0.G_TW[14].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P66.I                Tiopi                 0.321   wb_dat_i0<9>
                                                       wb_dat_i0<9>
                                                       wb_dat_i0_9_IBUF
                                                       ProtoComp0.IMUX.13
    SLICE_X17Y9.CX       net (fanout=2)        1.572   wb_dat_i0_9_IBUF
    SLICE_X17Y9.CLK      Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/iTRIG_IN<15>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[14].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.952ns (0.380ns logic, 1.572ns route)
                                                       (19.5% logic, 80.5% route)

  Maximum Clock Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[14].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y9.CLK      net (fanout=127)      0.814   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.491ns (-2.223ns logic, 1.732ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.799ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_10 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.953ns (Levels of Logic = 2)
  Clock Path Delay:     -0.491ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.321   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X15Y9.B3       net (fanout=20)       1.417   wb_rst_IBUF
    SLICE_X15Y9.CLK      Tah         (-Th)    -0.215   spi2wishbone_inst/wb_shim_inst/spi_di_o<14>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_10_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_10
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (0.536ns logic, 1.417ns route)
                                                       (27.4% logic, 72.6% route)

  Maximum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y9.CLK      net (fanout=127)      0.814   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.491ns (-2.223ns logic, 1.732ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.801ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<8> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[13].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.955ns (Levels of Logic = 1)
  Clock Path Delay:     -0.491ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<8> to U_ila_pro_0/U0/I_TQ0.G_TW[13].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P67.I                Tiopi                 0.321   wb_dat_i0<8>
                                                       wb_dat_i0<8>
                                                       wb_dat_i0_8_IBUF
                                                       ProtoComp0.IMUX.12
    SLICE_X17Y9.BX       net (fanout=2)        1.575   wb_dat_i0_8_IBUF
    SLICE_X17Y9.CLK      Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/iTRIG_IN<15>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[13].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (0.380ns logic, 1.575ns route)
                                                       (19.4% logic, 80.6% route)

  Maximum Clock Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[13].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y9.CLK      net (fanout=127)      0.814   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.491ns (-2.223ns logic, 1.732ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.804ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<11> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_11 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.958ns (Levels of Logic = 2)
  Clock Path Delay:     -0.491ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<11> to spi2wishbone_inst/wb_shim_inst/spi_di_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P64.I                Tiopi                 0.321   wb_dat_i0<11>
                                                       wb_dat_i0<11>
                                                       wb_dat_i0_11_IBUF
                                                       ProtoComp0.IMUX.16
    SLICE_X15Y9.B4       net (fanout=2)        1.482   wb_dat_i0_11_IBUF
    SLICE_X15Y9.CLK      Tah         (-Th)    -0.155   spi2wishbone_inst/wb_shim_inst/spi_di_o<14>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_11_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_11
    -------------------------------------------------  ---------------------------
    Total                                      1.958ns (0.476ns logic, 1.482ns route)
                                                       (24.3% logic, 75.7% route)

  Maximum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y9.CLK      net (fanout=127)      0.814   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.491ns (-2.223ns logic, 1.732ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.805ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<1> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[6].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.910ns (Levels of Logic = 1)
  Clock Path Delay:     -0.540ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<1> to U_ila_pro_0/U0/I_TQ0.G_TW[6].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P80.I                Tiopi                 0.321   wb_dat_i0<1>
                                                       wb_dat_i0<1>
                                                       wb_dat_i0_1_IBUF
                                                       ProtoComp0.IMUX.5
    SLICE_X17Y16.CX      net (fanout=2)        1.530   wb_dat_i0_1_IBUF
    SLICE_X17Y16.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/iTRIG_IN<7>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[6].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.910ns (0.380ns logic, 1.530ns route)
                                                       (19.9% logic, 80.1% route)

  Maximum Clock Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[6].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y16.CLK     net (fanout=127)      0.765   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.540ns (-2.223ns logic, 1.683ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.809ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<0> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.914ns (Levels of Logic = 1)
  Clock Path Delay:     -0.540ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<0> to U_ila_pro_0/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P81.I                Tiopi                 0.321   wb_dat_i0<0>
                                                       wb_dat_i0<0>
                                                       wb_dat_i0_0_IBUF
                                                       ProtoComp0.IMUX.4
    SLICE_X17Y16.BX      net (fanout=2)        1.534   wb_dat_i0_0_IBUF
    SLICE_X17Y16.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/iTRIG_IN<7>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.914ns (0.380ns logic, 1.534ns route)
                                                       (19.9% logic, 80.1% route)

  Maximum Clock Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y16.CLK     net (fanout=127)      0.765   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.540ns (-2.223ns logic, 1.683ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.810ns (data path - clock path + uncertainty)
  Source:               wb_ack_i (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[38].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.913ns (Levels of Logic = 1)
  Clock Path Delay:     -0.542ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_ack_i to U_ila_pro_0/U0/I_TQ0.G_TW[38].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P83.I                Tiopi                 0.321   wb_ack_i
                                                       wb_ack_i
                                                       wb_ack_i_IBUF
                                                       ProtoComp0.IMUX.1
    SLICE_X17Y18.CX      net (fanout=3)        1.533   wb_ack_i_IBUF
    SLICE_X17Y18.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/iTRIG_IN<39>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[38].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.913ns (0.380ns logic, 1.533ns route)
                                                       (19.9% logic, 80.1% route)

  Maximum Clock Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[38].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y18.CLK     net (fanout=127)      0.763   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.542ns (-2.223ns logic, 1.681ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.811ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_2 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.975ns (Levels of Logic = 2)
  Clock Path Delay:     -0.481ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.321   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X17Y13.B3      net (fanout=20)       1.439   wb_rst_IBUF
    SLICE_X17Y13.CLK     Tah         (-Th)    -0.215   spi2wishbone_inst/wb_shim_inst/spi_di_o<6>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_2_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_2
    -------------------------------------------------  ---------------------------
    Total                                      1.975ns (0.536ns logic, 1.439ns route)
                                                       (27.1% logic, 72.9% route)

  Maximum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y13.CLK     net (fanout=127)      0.824   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.481ns (-2.223ns logic, 1.742ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.813ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<25> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[30].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.998ns (Levels of Logic = 1)
  Clock Path Delay:     -0.460ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<25> to U_ila_pro_0/U0/I_TQ0.G_TW[30].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P43.I                Tiopi                 0.321   wb_dat_i0<25>
                                                       wb_dat_i0<25>
                                                       wb_dat_i0_25_IBUF
                                                       ProtoComp0.IMUX.30
    SLICE_X8Y10.CX       net (fanout=2)        1.636   wb_dat_i0_25_IBUF
    SLICE_X8Y10.CLK      Tckdi       (-Th)    -0.041   U_ila_pro_0/U0/iTRIG_IN<31>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[30].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.998ns (0.362ns logic, 1.636ns route)
                                                       (18.1% logic, 81.9% route)

  Maximum Clock Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[30].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X8Y10.CLK      net (fanout=127)      0.845   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.460ns (-2.223ns logic, 1.763ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.819ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_19 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.975ns (Levels of Logic = 2)
  Clock Path Delay:     -0.489ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.321   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X12Y10.B4      net (fanout=20)       1.523   wb_rst_IBUF
    SLICE_X12Y10.CLK     Tah         (-Th)    -0.131   spi2wishbone_inst/wb_shim_inst/spi_di_o<22>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_19_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_19
    -------------------------------------------------  ---------------------------
    Total                                      1.975ns (0.452ns logic, 1.523ns route)
                                                       (22.9% logic, 77.1% route)

  Maximum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X12Y10.CLK     net (fanout=127)      0.816   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.489ns (-2.223ns logic, 1.734ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.827ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_13 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.981ns (Levels of Logic = 2)
  Clock Path Delay:     -0.491ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.321   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X15Y9.C1       net (fanout=20)       1.505   wb_rst_IBUF
    SLICE_X15Y9.CLK      Tah         (-Th)    -0.155   spi2wishbone_inst/wb_shim_inst/spi_di_o<14>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_13_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_13
    -------------------------------------------------  ---------------------------
    Total                                      1.981ns (0.476ns logic, 1.505ns route)
                                                       (24.0% logic, 76.0% route)

  Maximum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y9.CLK      net (fanout=127)      0.814   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.491ns (-2.223ns logic, 1.732ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.838ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<14> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[19].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.997ns (Levels of Logic = 1)
  Clock Path Delay:     -0.486ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<14> to U_ila_pro_0/U0/I_TQ0.G_TW[19].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P60.I                Tiopi                 0.321   wb_dat_i0<14>
                                                       wb_dat_i0<14>
                                                       wb_dat_i0_14_IBUF
                                                       ProtoComp0.IMUX.21
    SLICE_X15Y11.DX      net (fanout=2)        1.617   wb_dat_i0_14_IBUF
    SLICE_X15Y11.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/iTRIG_IN<19>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[19].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.997ns (0.380ns logic, 1.617ns route)
                                                       (19.0% logic, 81.0% route)

  Maximum Clock Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[19].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y11.CLK     net (fanout=127)      0.819   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.486ns (-2.223ns logic, 1.737ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.838ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_17 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.994ns (Levels of Logic = 2)
  Clock Path Delay:     -0.489ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.321   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X12Y10.A3      net (fanout=20)       1.542   wb_rst_IBUF
    SLICE_X12Y10.CLK     Tah         (-Th)    -0.131   spi2wishbone_inst/wb_shim_inst/spi_di_o<22>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_17_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_17
    -------------------------------------------------  ---------------------------
    Total                                      1.994ns (0.452ns logic, 1.542ns route)
                                                       (22.7% logic, 77.3% route)

  Maximum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X12Y10.CLK     net (fanout=127)      0.816   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.489ns (-2.223ns logic, 1.734ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.844ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_15 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      1.998ns (Levels of Logic = 2)
  Clock Path Delay:     -0.491ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.321   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X15Y9.D1       net (fanout=20)       1.522   wb_rst_IBUF
    SLICE_X15Y9.CLK      Tah         (-Th)    -0.155   spi2wishbone_inst/wb_shim_inst/spi_di_o<14>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_15_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_15
    -------------------------------------------------  ---------------------------
    Total                                      1.998ns (0.476ns logic, 1.522ns route)
                                                       (23.8% logic, 76.2% route)

  Maximum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y9.CLK      net (fanout=127)      0.814   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.491ns (-2.223ns logic, 1.732ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.847ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_23 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      2.003ns (Levels of Logic = 2)
  Clock Path Delay:     -0.489ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.321   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X12Y10.D2      net (fanout=20)       1.551   wb_rst_IBUF
    SLICE_X12Y10.CLK     Tah         (-Th)    -0.131   spi2wishbone_inst/wb_shim_inst/spi_di_o<22>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_23_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_23
    -------------------------------------------------  ---------------------------
    Total                                      2.003ns (0.452ns logic, 1.551ns route)
                                                       (22.6% logic, 77.4% route)

  Maximum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X12Y10.CLK     net (fanout=127)      0.816   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.489ns (-2.223ns logic, 1.734ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.848ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<13> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_13 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      2.002ns (Levels of Logic = 2)
  Clock Path Delay:     -0.491ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<13> to spi2wishbone_inst/wb_shim_inst/spi_di_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P61.I                Tiopi                 0.321   wb_dat_i0<13>
                                                       wb_dat_i0<13>
                                                       wb_dat_i0_13_IBUF
                                                       ProtoComp0.IMUX.19
    SLICE_X15Y9.C3       net (fanout=2)        1.526   wb_dat_i0_13_IBUF
    SLICE_X15Y9.CLK      Tah         (-Th)    -0.155   spi2wishbone_inst/wb_shim_inst/spi_di_o<14>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_13_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_13
    -------------------------------------------------  ---------------------------
    Total                                      2.002ns (0.476ns logic, 1.526ns route)
                                                       (23.8% logic, 76.2% route)

  Maximum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y9.CLK      net (fanout=127)      0.814   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.491ns (-2.223ns logic, 1.732ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.849ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<30> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[35].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      2.036ns (Levels of Logic = 1)
  Clock Path Delay:     -0.458ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<30> to U_ila_pro_0/U0/I_TQ0.G_TW[35].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P33.I                Tiopi                 0.321   wb_dat_i0<30>
                                                       wb_dat_i0<30>
                                                       wb_dat_i0_30_IBUF
                                                       ProtoComp0.IMUX.23
    SLICE_X8Y11.DX       net (fanout=2)        1.674   wb_dat_i0_30_IBUF
    SLICE_X8Y11.CLK      Tckdi       (-Th)    -0.041   U_ila_pro_0/U0/iTRIG_IN<35>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[35].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.036ns (0.362ns logic, 1.674ns route)
                                                       (17.8% logic, 82.2% route)

  Maximum Clock Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[35].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X8Y11.CLK      net (fanout=127)      0.847   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.458ns (-2.223ns logic, 1.765ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.853ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_1 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      2.017ns (Levels of Logic = 2)
  Clock Path Delay:     -0.481ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.321   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X17Y13.A1      net (fanout=20)       1.541   wb_rst_IBUF
    SLICE_X17Y13.CLK     Tah         (-Th)    -0.155   spi2wishbone_inst/wb_shim_inst/spi_di_o<6>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_1_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_1
    -------------------------------------------------  ---------------------------
    Total                                      2.017ns (0.476ns logic, 1.541ns route)
                                                       (23.6% logic, 76.4% route)

  Maximum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y13.CLK     net (fanout=127)      0.824   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.481ns (-2.223ns logic, 1.742ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.853ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<16> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_16 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      2.009ns (Levels of Logic = 2)
  Clock Path Delay:     -0.489ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<16> to spi2wishbone_inst/wb_shim_inst/spi_di_o_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P57.I                Tiopi                 0.321   wb_dat_i0<16>
                                                       wb_dat_i0<16>
                                                       wb_dat_i0_16_IBUF
                                                       ProtoComp0.IMUX.27
    SLICE_X12Y10.A2      net (fanout=2)        1.491   wb_dat_i0_16_IBUF
    SLICE_X12Y10.CLK     Tah         (-Th)    -0.197   spi2wishbone_inst/wb_shim_inst/spi_di_o<22>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_16_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_16
    -------------------------------------------------  ---------------------------
    Total                                      2.009ns (0.518ns logic, 1.491ns route)
                                                       (25.8% logic, 74.2% route)

  Maximum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X12Y10.CLK     net (fanout=127)      0.816   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.489ns (-2.223ns logic, 1.734ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.864ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<12> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[17].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      2.023ns (Levels of Logic = 1)
  Clock Path Delay:     -0.486ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<12> to U_ila_pro_0/U0/I_TQ0.G_TW[17].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P62.I                Tiopi                 0.321   wb_dat_i0<12>
                                                       wb_dat_i0<12>
                                                       wb_dat_i0_12_IBUF
                                                       ProtoComp0.IMUX.17
    SLICE_X15Y11.BX      net (fanout=2)        1.643   wb_dat_i0_12_IBUF
    SLICE_X15Y11.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/iTRIG_IN<19>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[17].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.023ns (0.380ns logic, 1.643ns route)
                                                       (18.8% logic, 81.2% route)

  Maximum Clock Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[17].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y11.CLK     net (fanout=127)      0.819   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.486ns (-2.223ns logic, 1.737ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.869ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<4> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[9].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      2.031ns (Levels of Logic = 1)
  Clock Path Delay:     -0.483ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<4> to U_ila_pro_0/U0/I_TQ0.G_TW[9].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P75.I                Tiopi                 0.321   wb_dat_i0<4>
                                                       wb_dat_i0<4>
                                                       wb_dat_i0_4_IBUF
                                                       ProtoComp0.IMUX.8
    SLICE_X16Y12.BX      net (fanout=2)        1.669   wb_dat_i0_4_IBUF
    SLICE_X16Y12.CLK     Tckdi       (-Th)    -0.041   U_ila_pro_0/U0/iTRIG_IN<11>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[9].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.031ns (0.362ns logic, 1.669ns route)
                                                       (17.8% logic, 82.2% route)

  Maximum Clock Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[9].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X16Y12.CLK     net (fanout=127)      0.822   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.483ns (-2.223ns logic, 1.740ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.873ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<7> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_7 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      2.037ns (Levels of Logic = 2)
  Clock Path Delay:     -0.481ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<7> to spi2wishbone_inst/wb_shim_inst/spi_di_o_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P69.I                Tiopi                 0.321   wb_dat_i0<7>
                                                       wb_dat_i0<7>
                                                       wb_dat_i0_7_IBUF
                                                       ProtoComp0.IMUX.11
    SLICE_X17Y13.D5      net (fanout=2)        1.561   wb_dat_i0_7_IBUF
    SLICE_X17Y13.CLK     Tah         (-Th)    -0.155   spi2wishbone_inst/wb_shim_inst/spi_di_o<6>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_7_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_7
    -------------------------------------------------  ---------------------------
    Total                                      2.037ns (0.476ns logic, 1.561ns route)
                                                       (23.4% logic, 76.6% route)

  Maximum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y13.CLK     net (fanout=127)      0.824   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.481ns (-2.223ns logic, 1.742ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.873ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<3> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_3 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      2.037ns (Levels of Logic = 2)
  Clock Path Delay:     -0.481ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<3> to spi2wishbone_inst/wb_shim_inst/spi_di_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P78.I                Tiopi                 0.321   wb_dat_i0<3>
                                                       wb_dat_i0<3>
                                                       wb_dat_i0_3_IBUF
                                                       ProtoComp0.IMUX.7
    SLICE_X17Y13.B4      net (fanout=2)        1.561   wb_dat_i0_3_IBUF
    SLICE_X17Y13.CLK     Tah         (-Th)    -0.155   spi2wishbone_inst/wb_shim_inst/spi_di_o<6>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_3_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_3
    -------------------------------------------------  ---------------------------
    Total                                      2.037ns (0.476ns logic, 1.561ns route)
                                                       (23.4% logic, 76.6% route)

  Maximum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y13.CLK     net (fanout=127)      0.824   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.481ns (-2.223ns logic, 1.742ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.877ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_21 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      2.033ns (Levels of Logic = 2)
  Clock Path Delay:     -0.489ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.321   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X12Y10.C3      net (fanout=20)       1.581   wb_rst_IBUF
    SLICE_X12Y10.CLK     Tah         (-Th)    -0.131   spi2wishbone_inst/wb_shim_inst/spi_di_o<22>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_21_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_21
    -------------------------------------------------  ---------------------------
    Total                                      2.033ns (0.452ns logic, 1.581ns route)
                                                       (22.2% logic, 77.8% route)

  Maximum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X12Y10.CLK     net (fanout=127)      0.816   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.489ns (-2.223ns logic, 1.734ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.881ns (data path - clock path + uncertainty)
  Source:               wb_rst (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/state (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      2.046ns (Levels of Logic = 2)
  Clock Path Delay:     -0.480ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_rst to spi2wishbone_inst/wb_shim_inst/state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P58.I                Tiopi                 0.321   wb_rst
                                                       wb_rst
                                                       wb_rst_IBUF
                                                       ProtoComp0.IMUX.37
    SLICE_X15Y15.C6      net (fanout=20)       1.510   wb_rst_IBUF
    SLICE_X15Y15.CLK     Tah         (-Th)    -0.215   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/wb_shim_inst/state_rstpot
                                                       spi2wishbone_inst/wb_shim_inst/state
    -------------------------------------------------  ---------------------------
    Total                                      2.046ns (0.536ns logic, 1.510ns route)
                                                       (26.2% logic, 73.8% route)

  Maximum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y15.CLK     net (fanout=127)      0.825   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.480ns (-2.223ns logic, 1.743ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.881ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<29> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[34].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      2.068ns (Levels of Logic = 1)
  Clock Path Delay:     -0.458ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<29> to U_ila_pro_0/U0/I_TQ0.G_TW[34].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P38.I                Tiopi                 0.321   wb_dat_i0<29>
                                                       wb_dat_i0<29>
                                                       wb_dat_i0_29_IBUF
                                                       ProtoComp0.IMUX.36
    SLICE_X8Y11.CX       net (fanout=2)        1.706   wb_dat_i0_29_IBUF
    SLICE_X8Y11.CLK      Tckdi       (-Th)    -0.041   U_ila_pro_0/U0/iTRIG_IN<35>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[34].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.068ns (0.362ns logic, 1.706ns route)
                                                       (17.5% logic, 82.5% route)

  Maximum Clock Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[34].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X8Y11.CLK      net (fanout=127)      0.847   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.458ns (-2.223ns logic, 1.765ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.883ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<10> (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[15].U_TQ (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      2.037ns (Levels of Logic = 1)
  Clock Path Delay:     -0.491ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<10> to U_ila_pro_0/U0/I_TQ0.G_TW[15].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P65.I                Tiopi                 0.321   wb_dat_i0<10>
                                                       wb_dat_i0<10>
                                                       wb_dat_i0_10_IBUF
                                                       ProtoComp0.IMUX.15
    SLICE_X17Y9.DX       net (fanout=2)        1.657   wb_dat_i0_10_IBUF
    SLICE_X17Y9.CLK      Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/iTRIG_IN<15>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[15].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.037ns (0.380ns logic, 1.657ns route)
                                                       (18.7% logic, 81.3% route)

  Maximum Clock Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[15].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y9.CLK      net (fanout=127)      0.814   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.491ns (-2.223ns logic, 1.732ns route)

--------------------------------------------------------------------------------
Offset (hold paths):    2.884ns (data path - clock path + uncertainty)
  Source:               wb_dat_i0<14> (PAD)
  Destination:          spi2wishbone_inst/wb_shim_inst/spi_di_o_14 (FF)
  Destination Clock:    wb_clk rising at 0.000ns
  Data Path Delay:      2.038ns (Levels of Logic = 2)
  Clock Path Delay:     -0.491ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: wb_dat_i0<14> to spi2wishbone_inst/wb_shim_inst/spi_di_o_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P60.I                Tiopi                 0.321   wb_dat_i0<14>
                                                       wb_dat_i0<14>
                                                       wb_dat_i0_14_IBUF
                                                       ProtoComp0.IMUX.21
    SLICE_X15Y9.D3       net (fanout=2)        1.502   wb_dat_i0_14_IBUF
    SLICE_X15Y9.CLK      Tah         (-Th)    -0.215   spi2wishbone_inst/wb_shim_inst/spi_di_o<14>
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_14_dpot
                                                       spi2wishbone_inst/wb_shim_inst/spi_di_o_14
    -------------------------------------------------  ---------------------------
    Total                                      2.038ns (0.536ns logic, 1.502ns route)
                                                       (26.3% logic, 73.7% route)

  Maximum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/spi_di_o_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y9.CLK      net (fanout=127)      0.814   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.491ns (-2.223ns logic, 1.732ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock "wb_clk" 

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   5.328ns.
--------------------------------------------------------------------------------
Offset (slowest paths): 5.328ns (clock path + data path + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_31 (FF)
  Destination:          spi_miso (PAD)
  Source Clock:         wb_clk rising at 0.000ns
  Data Path Delay:      5.800ns (Levels of Logic = 2)
  Clock Path Delay:     -0.827ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/spi_slave_inst/di_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.790   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.448   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -4.769   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.577   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.209   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X8Y9.CLK       net (fanout=127)      1.161   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.827ns (-3.659ns logic, 2.832ns route)

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_31 to spi_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y9.DMUX      Tshcko                0.488   spi2wishbone_inst/spi_slave_inst/di_reg<27>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_31
    SLICE_X10Y14.D4      net (fanout=1)        0.688   spi2wishbone_inst/spi_slave_inst/di_reg<31>
    SLICE_X10Y14.D       Tilo                  0.205   U_ila_pro_0/U0/iTRIG_IN<3>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_spi_miso_o11
    P27.O                net (fanout=1)        2.418   spi_miso_OBUF
    P27.PAD              Tioop                 2.001   spi_miso
                                                       spi_miso_OBUF
                                                       spi_miso
    -------------------------------------------------  ---------------------------
    Total                                      5.800ns (2.694ns logic, 3.106ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 4.757ns (clock path + data path + uncertainty)
  Source:               spi2wishbone_inst/wb_shim_inst/wb_cyc_o (FF)
  Destination:          wb_stb_o (PAD)
  Source Clock:         wb_clk rising at 0.000ns
  Data Path Delay:      5.246ns (Levels of Logic = 1)
  Clock Path Delay:     -0.844ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/wb_cyc_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.790   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.448   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -4.769   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.577   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.209   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y15.CLK     net (fanout=127)      1.144   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.844ns (-3.659ns logic, 2.815ns route)

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/wb_shim_inst/wb_cyc_o to wb_stb_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.DQ      Tcko                  0.391   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/wb_shim_inst/wb_cyc_o
    P84.O                net (fanout=4)        2.854   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
    P84.PAD              Tioop                 2.001   wb_stb_o
                                                       wb_stb_o_OBUF
                                                       wb_stb_o
    -------------------------------------------------  ---------------------------
    Total                                      5.246ns (2.392ns logic, 2.854ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 4.696ns (clock path + data path + uncertainty)
  Source:               spi2wishbone_inst/wb_shim_inst/wb_cyc_o (FF)
  Destination:          wb_cyc_o (PAD)
  Source Clock:         wb_clk rising at 0.000ns
  Data Path Delay:      5.185ns (Levels of Logic = 1)
  Clock Path Delay:     -0.844ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/wb_cyc_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.790   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.448   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -4.769   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.577   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.209   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y15.CLK     net (fanout=127)      1.144   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.844ns (-3.659ns logic, 2.815ns route)

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/wb_shim_inst/wb_cyc_o to wb_cyc_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.DQ      Tcko                  0.391   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/wb_shim_inst/wb_cyc_o
    P85.O                net (fanout=4)        2.793   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
    P85.PAD              Tioop                 2.001   wb_cyc_o
                                                       wb_cyc_o_OBUF
                                                       wb_cyc_o
    -------------------------------------------------  ---------------------------
    Total                                      5.185ns (2.392ns logic, 2.793ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Fastest Paths: Unconstrained OFFSET OUT AFTER analysis for clock "wb_clk"

--------------------------------------------------------------------------------
Offset (fastest paths): 1.760ns (clock path + data path - uncertainty)
  Source:               spi2wishbone_inst/wb_shim_inst/wb_cyc_o (FF)
  Destination:          wb_stb_o (PAD)
  Source Clock:         wb_clk rising at 0.000ns
  Data Path Delay:      3.021ns (Levels of Logic = 1)
  Clock Path Delay:     -0.906ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/wb_cyc_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y15.CLK     net (fanout=127)      0.524   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.906ns (-2.258ns logic, 1.352ns route)

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/wb_shim_inst/wb_cyc_o to wb_stb_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.DQ      Tcko                  0.198   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/wb_shim_inst/wb_cyc_o
    P84.O                net (fanout=4)        1.785   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
    P84.PAD              Tioop                 1.038   wb_stb_o
                                                       wb_stb_o_OBUF
                                                       wb_stb_o
    -------------------------------------------------  ---------------------------
    Total                                      3.021ns (1.236ns logic, 1.785ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 1.764ns (clock path + data path - uncertainty)
  Source:               spi2wishbone_inst/wb_shim_inst/wb_cyc_o (FF)
  Destination:          wb_cyc_o (PAD)
  Source Clock:         wb_clk rising at 0.000ns
  Data Path Delay:      3.025ns (Levels of Logic = 1)
  Clock Path Delay:     -0.906ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/wb_shim_inst/wb_cyc_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y15.CLK     net (fanout=127)      0.524   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.906ns (-2.258ns logic, 1.352ns route)

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/wb_shim_inst/wb_cyc_o to wb_cyc_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.DQ      Tcko                  0.198   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
                                                       spi2wishbone_inst/wb_shim_inst/wb_cyc_o
    P85.O                net (fanout=4)        1.789   spi2wishbone_inst/wb_shim_inst/wb_cyc_o
    P85.PAD              Tioop                 1.038   wb_cyc_o
                                                       wb_cyc_o_OBUF
                                                       wb_cyc_o
    -------------------------------------------------  ---------------------------
    Total                                      3.025ns (1.236ns logic, 1.789ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 2.138ns (clock path + data path - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/di_reg_31 (FF)
  Destination:          spi_miso (PAD)
  Source Clock:         wb_clk rising at 0.000ns
  Data Path Delay:      3.382ns (Levels of Logic = 2)
  Clock Path Delay:     -0.889ns (Levels of Logic = 4)
  Clock Uncertainty:    0.355ns

  Clock Uncertainty:          0.355ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk50 to spi2wishbone_inst/spi_slave_inst/di_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X8Y9.CLK       net (fanout=127)      0.541   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.889ns (-2.258ns logic, 1.369ns route)

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/di_reg_31 to spi_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y9.DMUX      Tshcko                0.266   spi2wishbone_inst/spi_slave_inst/di_reg<27>
                                                       spi2wishbone_inst/spi_slave_inst/di_reg_31
    SLICE_X10Y14.D4      net (fanout=1)        0.367   spi2wishbone_inst/spi_slave_inst/di_reg<31>
    SLICE_X10Y14.D       Tilo                  0.142   U_ila_pro_0/U0/iTRIG_IN<3>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_spi_miso_o11
    P27.O                net (fanout=1)        1.569   spi_miso_OBUF
    P27.PAD              Tioop                 1.038   spi_miso
                                                       spi_miso_OBUF
                                                       spi_miso
    -------------------------------------------------  ---------------------------
    Total                                      3.382ns (1.446ns logic, 1.936ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock 
"spi_sck_BUFGP" 

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Offset is  -0.057ns.
--------------------------------------------------------------------------------
Offset (setup paths):   -4.643ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/preload_miso (FF)
  Destination Clock:    spi_sck_BUFGP falling at 4.000ns
  Data Path Delay:      1.930ns (Levels of Logic = 1)
  Clock Path Delay:     2.598ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: spi_ss to spi2wishbone_inst/spi_slave_inst/preload_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P30.I                Tiopi                 0.367   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp0.IMUX
    SLICE_X11Y15.AX      net (fanout=6)        1.493   spi_ss_IBUF
    SLICE_X11Y15.CLK     Tdick                 0.070   spi2wishbone_inst/spi_slave_inst/preload_miso
                                                       spi2wishbone_inst/spi_slave_inst/preload_miso
    -------------------------------------------------  ---------------------------
    Total                                      1.930ns (0.437ns logic, 1.493ns route)
                                                       (22.6% logic, 77.4% route)

  Minimum Clock Path at Fast Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/preload_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.321   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        1.667   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X11Y15.CLK     net (fanout=16)       0.551   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.598ns (0.380ns logic, 2.218ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Offset (setup paths):   -4.203ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/preload_miso (FF)
  Destination Clock:    spi_sck_BUFGP falling at 4.000ns
  Data Path Delay:      2.370ns (Levels of Logic = 1)
  Clock Path Delay:     2.598ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: spi_ss to spi2wishbone_inst/spi_slave_inst/preload_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P30.I                Tiopi                 0.367   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp0.IMUX
    SLICE_X11Y15.SR      net (fanout=6)        1.804   spi_ss_IBUF
    SLICE_X11Y15.CLK     Trck                  0.199   spi2wishbone_inst/spi_slave_inst/preload_miso
                                                       spi2wishbone_inst/spi_slave_inst/preload_miso
    -------------------------------------------------  ---------------------------
    Total                                      2.370ns (0.566ns logic, 1.804ns route)
                                                       (23.9% logic, 76.1% route)

  Minimum Clock Path at Fast Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/preload_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.321   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        1.667   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X11Y15.CLK     net (fanout=16)       0.551   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.598ns (0.380ns logic, 2.218ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Offset (setup paths):   -0.282ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_5 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      2.291ns (Levels of Logic = 1)
  Clock Path Delay:     2.598ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: spi_ss to spi2wishbone_inst/spi_slave_inst/state_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P30.I                Tiopi                 0.367   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp0.IMUX
    SLICE_X10Y15.SR      net (fanout=6)        1.804   spi_ss_IBUF
    SLICE_X10Y15.CLK     Trck                  0.120   N4
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      2.291ns (0.487ns logic, 1.804ns route)
                                                       (21.3% logic, 78.7% route)

  Minimum Clock Path at Fast Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/state_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.321   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        1.667   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X10Y15.CLK     net (fanout=16)       0.551   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.598ns (0.380ns logic, 2.218ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Offset (setup paths):   -0.172ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      2.337ns (Levels of Logic = 1)
  Clock Path Delay:     2.534ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: spi_ss to spi2wishbone_inst/spi_slave_inst/state_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P30.I                Tiopi                 0.367   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp0.IMUX
    SLICE_X10Y17.SR      net (fanout=6)        1.864   spi_ss_IBUF
    SLICE_X10Y17.CLK     Trck                  0.106   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      2.337ns (0.473ns logic, 1.864ns route)
                                                       (20.2% logic, 79.8% route)

  Minimum Clock Path at Fast Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/state_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.321   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        1.667   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X10Y17.CLK     net (fanout=16)       0.487   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.534ns (0.380ns logic, 2.154ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Offset (setup paths):   -0.158ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_2 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      2.351ns (Levels of Logic = 1)
  Clock Path Delay:     2.534ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: spi_ss to spi2wishbone_inst/spi_slave_inst/state_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P30.I                Tiopi                 0.367   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp0.IMUX
    SLICE_X10Y17.SR      net (fanout=6)        1.864   spi_ss_IBUF
    SLICE_X10Y17.CLK     Trck                  0.120   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.351ns (0.487ns logic, 1.864ns route)
                                                       (20.7% logic, 79.3% route)

  Minimum Clock Path at Fast Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/state_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.321   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        1.667   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X10Y17.CLK     net (fanout=16)       0.487   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.534ns (0.380ns logic, 2.154ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Offset (setup paths):   -0.146ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_0 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      2.363ns (Levels of Logic = 1)
  Clock Path Delay:     2.534ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: spi_ss to spi2wishbone_inst/spi_slave_inst/state_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P30.I                Tiopi                 0.367   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp0.IMUX
    SLICE_X10Y17.SR      net (fanout=6)        1.864   spi_ss_IBUF
    SLICE_X10Y17.CLK     Trck                  0.132   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.363ns (0.499ns logic, 1.864ns route)
                                                       (21.1% logic, 78.9% route)

  Minimum Clock Path at Fast Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/state_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.321   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        1.667   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X10Y17.CLK     net (fanout=16)       0.487   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.534ns (0.380ns logic, 2.154ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Offset (setup paths):   -0.124ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_1 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      2.385ns (Levels of Logic = 1)
  Clock Path Delay:     2.534ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: spi_ss to spi2wishbone_inst/spi_slave_inst/state_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P30.I                Tiopi                 0.367   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp0.IMUX
    SLICE_X10Y17.SR      net (fanout=6)        1.864   spi_ss_IBUF
    SLICE_X10Y17.CLK     Trck                  0.154   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      2.385ns (0.521ns logic, 1.864ns route)
                                                       (21.8% logic, 78.2% route)

  Minimum Clock Path at Fast Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/state_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.321   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        1.667   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X10Y17.CLK     net (fanout=16)       0.487   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.534ns (0.380ns logic, 2.154ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Offset (setup paths):   -0.114ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_4 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      2.395ns (Levels of Logic = 1)
  Clock Path Delay:     2.534ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: spi_ss to spi2wishbone_inst/spi_slave_inst/state_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P30.I                Tiopi                 0.367   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp0.IMUX
    SLICE_X11Y17.SR      net (fanout=6)        1.864   spi_ss_IBUF
    SLICE_X11Y17.CLK     Trck                  0.164   spi2wishbone_inst/spi_slave_inst/state_reg<4>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      2.395ns (0.531ns logic, 1.864ns route)
                                                       (22.2% logic, 77.8% route)

  Minimum Clock Path at Fast Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/state_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.321   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        1.667   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X11Y17.CLK     net (fanout=16)       0.487   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.534ns (0.380ns logic, 2.154ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Offset (setup paths):   -0.057ns (data path - clock path + uncertainty)
  Source:               spi_mosi (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_0 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      2.515ns (Levels of Logic = 2)
  Clock Path Delay:     2.597ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: spi_mosi to spi2wishbone_inst/spi_slave_inst/sh_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P29.I                Tiopi                 0.367   spi_mosi
                                                       spi_mosi
                                                       spi_mosi_IBUF
                                                       ProtoComp0.IMUX.2
    SLICE_X11Y14.B2      net (fanout=2)        1.912   spi_mosi_IBUF
    SLICE_X11Y14.CLK     Tas                   0.236   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next110
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.515ns (0.603ns logic, 1.912ns route)
                                                       (24.0% logic, 76.0% route)

  Minimum Clock Path at Fast Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.321   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        1.667   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X11Y14.CLK     net (fanout=16)       0.550   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.597ns (0.380ns logic, 2.217ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Hold Paths: Unconstrained OFFSET IN BEFORE analysis for clock "spi_sck_BUFGP"

--------------------------------------------------------------------------------
Offset (hold paths):    -6.003ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/preload_miso (FF)
  Destination Clock:    spi_sck_BUFGP falling at 4.000ns
  Data Path Delay:      2.831ns (Levels of Logic = 1)
  Clock Path Delay:     4.859ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: spi_ss to spi2wishbone_inst/spi_slave_inst/preload_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P30.I                Tiopi                 0.684   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp0.IMUX
    SLICE_X11Y15.AX      net (fanout=6)        2.099   spi_ss_IBUF
    SLICE_X11Y15.CLK     Tckdi       (-Th)    -0.048   spi2wishbone_inst/spi_slave_inst/preload_miso
                                                       spi2wishbone_inst/spi_slave_inst/preload_miso
    -------------------------------------------------  ---------------------------
    Total                                      2.831ns (0.732ns logic, 2.099ns route)
                                                       (25.9% logic, 74.1% route)

  Maximum Clock Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/preload_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X11Y15.CLK     net (fanout=16)       1.171   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.859ns (0.999ns logic, 3.860ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Offset (hold paths):    -5.356ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/preload_miso (FF)
  Destination Clock:    spi_sck_BUFGP falling at 4.000ns
  Data Path Delay:      3.478ns (Levels of Logic = 1)
  Clock Path Delay:     4.859ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: spi_ss to spi2wishbone_inst/spi_slave_inst/preload_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P30.I                Tiopi                 0.684   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp0.IMUX
    SLICE_X11Y15.SR      net (fanout=6)        2.522   spi_ss_IBUF
    SLICE_X11Y15.CLK     Tremck      (-Th)    -0.272   spi2wishbone_inst/spi_slave_inst/preload_miso
                                                       spi2wishbone_inst/spi_slave_inst/preload_miso
    -------------------------------------------------  ---------------------------
    Total                                      3.478ns (0.956ns logic, 2.522ns route)
                                                       (27.5% logic, 72.5% route)

  Maximum Clock Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/preload_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X11Y15.CLK     net (fanout=16)       1.171   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.859ns (0.999ns logic, 3.860ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Offset (hold paths):    -1.508ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_5 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      3.326ns (Levels of Logic = 1)
  Clock Path Delay:     4.859ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: spi_ss to spi2wishbone_inst/spi_slave_inst/state_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P30.I                Tiopi                 0.684   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp0.IMUX
    SLICE_X10Y15.SR      net (fanout=6)        2.522   spi_ss_IBUF
    SLICE_X10Y15.CLK     Tremck      (-Th)    -0.120   N4
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      3.326ns (0.804ns logic, 2.522ns route)
                                                       (24.2% logic, 75.8% route)

  Maximum Clock Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/state_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X10Y15.CLK     net (fanout=16)       1.171   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.859ns (0.999ns logic, 3.860ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Offset (hold paths):    -1.284ns (data path - clock path + uncertainty)
  Source:               spi_mosi (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_0 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      3.549ns (Levels of Logic = 2)
  Clock Path Delay:     4.858ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: spi_mosi to spi2wishbone_inst/spi_slave_inst/sh_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P29.I                Tiopi                 0.684   spi_mosi
                                                       spi_mosi
                                                       spi_mosi_IBUF
                                                       ProtoComp0.IMUX.2
    SLICE_X11Y14.B2      net (fanout=2)        2.573   spi_mosi_IBUF
    SLICE_X11Y14.CLK     Tah         (-Th)    -0.292   spi2wishbone_inst/spi_slave_inst/sh_reg<2>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_sh_next110
                                                       spi2wishbone_inst/spi_slave_inst/sh_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.549ns (0.976ns logic, 2.573ns route)
                                                       (27.5% logic, 72.5% route)

  Maximum Clock Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X11Y14.CLK     net (fanout=16)       1.170   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.858ns (0.999ns logic, 3.859ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Offset (hold paths):    -1.253ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      3.517ns (Levels of Logic = 1)
  Clock Path Delay:     4.795ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: spi_ss to spi2wishbone_inst/spi_slave_inst/state_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P30.I                Tiopi                 0.684   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp0.IMUX
    SLICE_X10Y17.SR      net (fanout=6)        2.663   spi_ss_IBUF
    SLICE_X10Y17.CLK     Tremck      (-Th)    -0.170   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      3.517ns (0.854ns logic, 2.663ns route)
                                                       (24.3% logic, 75.7% route)

  Maximum Clock Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/state_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X10Y17.CLK     net (fanout=16)       1.107   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.795ns (0.999ns logic, 3.796ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Offset (hold paths):    -1.240ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_2 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      3.530ns (Levels of Logic = 1)
  Clock Path Delay:     4.795ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: spi_ss to spi2wishbone_inst/spi_slave_inst/state_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P30.I                Tiopi                 0.684   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp0.IMUX
    SLICE_X10Y17.SR      net (fanout=6)        2.663   spi_ss_IBUF
    SLICE_X10Y17.CLK     Tremck      (-Th)    -0.183   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      3.530ns (0.867ns logic, 2.663ns route)
                                                       (24.6% logic, 75.4% route)

  Maximum Clock Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/state_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X10Y17.CLK     net (fanout=16)       1.107   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.795ns (0.999ns logic, 3.796ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Offset (hold paths):    -1.218ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_0 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      3.552ns (Levels of Logic = 1)
  Clock Path Delay:     4.795ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: spi_ss to spi2wishbone_inst/spi_slave_inst/state_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P30.I                Tiopi                 0.684   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp0.IMUX
    SLICE_X10Y17.SR      net (fanout=6)        2.663   spi_ss_IBUF
    SLICE_X10Y17.CLK     Tremck      (-Th)    -0.205   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.552ns (0.889ns logic, 2.663ns route)
                                                       (25.0% logic, 75.0% route)

  Maximum Clock Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/state_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X10Y17.CLK     net (fanout=16)       1.107   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.795ns (0.999ns logic, 3.796ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Offset (hold paths):    -1.208ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_1 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      3.562ns (Levels of Logic = 1)
  Clock Path Delay:     4.795ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: spi_ss to spi2wishbone_inst/spi_slave_inst/state_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P30.I                Tiopi                 0.684   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp0.IMUX
    SLICE_X10Y17.SR      net (fanout=6)        2.663   spi_ss_IBUF
    SLICE_X10Y17.CLK     Tremck      (-Th)    -0.215   spi2wishbone_inst/spi_slave_inst/state_reg<3>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      3.562ns (0.899ns logic, 2.663ns route)
                                                       (25.2% logic, 74.8% route)

  Maximum Clock Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/state_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X10Y17.CLK     net (fanout=16)       1.107   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.795ns (0.999ns logic, 3.796ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Offset (hold paths):    -1.187ns (data path - clock path + uncertainty)
  Source:               spi_ss (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_4 (FF)
  Destination Clock:    spi_sck_BUFGP rising at 0.000ns
  Data Path Delay:      3.583ns (Levels of Logic = 1)
  Clock Path Delay:     4.795ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: spi_ss to spi2wishbone_inst/spi_slave_inst/state_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P30.I                Tiopi                 0.684   spi_ss
                                                       spi_ss
                                                       spi_ss_IBUF
                                                       ProtoComp0.IMUX
    SLICE_X11Y17.SR      net (fanout=6)        2.663   spi_ss_IBUF
    SLICE_X11Y17.CLK     Tremck      (-Th)    -0.236   spi2wishbone_inst/spi_slave_inst/state_reg<4>
                                                       spi2wishbone_inst/spi_slave_inst/state_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      3.583ns (0.920ns logic, 2.663ns route)
                                                       (25.7% logic, 74.3% route)

  Maximum Clock Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/state_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X11Y17.CLK     net (fanout=16)       1.107   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.795ns (0.999ns logic, 3.796ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock 
"spi_sck_BUFGP" 

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  14.534ns.
--------------------------------------------------------------------------------
Offset (slowest paths): 14.534ns (clock path + data path + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/tx_bit_reg (FF)
  Destination:          spi_miso (PAD)
  Source Clock:         spi_sck_BUFGP falling at 4.000ns
  Data Path Delay:      5.650ns (Levels of Logic = 2)
  Clock Path Delay:     4.859ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X9Y14.CLK      net (fanout=16)       1.171   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.859ns (0.999ns logic, 3.860ns route)
                                                       (20.6% logic, 79.4% route)

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/tx_bit_reg to spi_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y14.AQ       Tcko                  0.391   spi2wishbone_inst/spi_slave_inst/tx_bit_reg
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    SLICE_X10Y14.D1      net (fanout=2)        0.635   spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    SLICE_X10Y14.D       Tilo                  0.205   U_ila_pro_0/U0/iTRIG_IN<3>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_spi_miso_o11
    P27.O                net (fanout=1)        2.418   spi_miso_OBUF
    P27.PAD              Tioop                 2.001   spi_miso
                                                       spi_miso_OBUF
                                                       spi_miso
    -------------------------------------------------  ---------------------------
    Total                                      5.650ns (2.597ns logic, 3.053ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 14.337ns (clock path + data path + uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/preload_miso (FF)
  Destination:          spi_miso (PAD)
  Source Clock:         spi_sck_BUFGP falling at 4.000ns
  Data Path Delay:      5.453ns (Levels of Logic = 2)
  Clock Path Delay:     4.859ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/preload_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X11Y15.CLK     net (fanout=16)       1.171   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.859ns (0.999ns logic, 3.860ns route)
                                                       (20.6% logic, 79.4% route)

  Maximum Data Path at Slow Process Corner: spi2wishbone_inst/spi_slave_inst/preload_miso to spi_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.AQ      Tcko                  0.391   spi2wishbone_inst/spi_slave_inst/preload_miso
                                                       spi2wishbone_inst/spi_slave_inst/preload_miso
    SLICE_X10Y14.D3      net (fanout=1)        0.438   spi2wishbone_inst/spi_slave_inst/preload_miso
    SLICE_X10Y14.D       Tilo                  0.205   U_ila_pro_0/U0/iTRIG_IN<3>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_spi_miso_o11
    P27.O                net (fanout=1)        2.418   spi_miso_OBUF
    P27.PAD              Tioop                 2.001   spi_miso
                                                       spi_miso_OBUF
                                                       spi_miso
    -------------------------------------------------  ---------------------------
    Total                                      5.453ns (2.597ns logic, 2.856ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Fastest Paths: Unconstrained OFFSET OUT AFTER analysis for clock "spi_sck_BUFGP"

--------------------------------------------------------------------------------
Offset (fastest paths): 9.754ns (clock path + data path - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/preload_miso (FF)
  Destination:          spi_miso (PAD)
  Source Clock:         spi_sck_BUFGP falling at 4.000ns
  Data Path Delay:      3.181ns (Levels of Logic = 2)
  Clock Path Delay:     2.598ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/preload_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.321   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        1.667   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X11Y15.CLK     net (fanout=16)       0.551   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.598ns (0.380ns logic, 2.218ns route)
                                                       (14.6% logic, 85.4% route)

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/preload_miso to spi_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.AQ      Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/preload_miso
                                                       spi2wishbone_inst/spi_slave_inst/preload_miso
    SLICE_X10Y14.D3      net (fanout=1)        0.234   spi2wishbone_inst/spi_slave_inst/preload_miso
    SLICE_X10Y14.D       Tilo                  0.142   U_ila_pro_0/U0/iTRIG_IN<3>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_spi_miso_o11
    P27.O                net (fanout=1)        1.569   spi_miso_OBUF
    P27.PAD              Tioop                 1.038   spi_miso
                                                       spi_miso_OBUF
                                                       spi_miso
    -------------------------------------------------  ---------------------------
    Total                                      3.181ns (1.378ns logic, 1.803ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 9.883ns (clock path + data path - uncertainty)
  Source:               spi2wishbone_inst/spi_slave_inst/tx_bit_reg (FF)
  Destination:          spi_miso (PAD)
  Source Clock:         spi_sck_BUFGP falling at 4.000ns
  Data Path Delay:      3.310ns (Levels of Logic = 2)
  Clock Path Delay:     2.598ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.321   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        1.667   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X9Y14.CLK      net (fanout=16)       0.551   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.598ns (0.380ns logic, 2.218ns route)
                                                       (14.6% logic, 85.4% route)

  Minimum Data Path at Fast Process Corner: spi2wishbone_inst/spi_slave_inst/tx_bit_reg to spi_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y14.AQ       Tcko                  0.198   spi2wishbone_inst/spi_slave_inst/tx_bit_reg
                                                       spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    SLICE_X10Y14.D1      net (fanout=2)        0.363   spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    SLICE_X10Y14.D       Tilo                  0.142   U_ila_pro_0/U0/iTRIG_IN<3>
                                                       spi2wishbone_inst/spi_slave_inst/Mmux_spi_miso_o11
    P27.O                net (fanout=1)        1.569   spi_miso_OBUF
    P27.PAD              Tioop                 1.038   spi_miso
                                                       spi_miso_OBUF
                                                       spi_miso
    -------------------------------------------------  ---------------------------
    Total                                      3.310ns (1.378ns logic, 1.932ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 572 paths analyzed, 572 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.860ns.
--------------------------------------------------------------------------------
Delay (setup path):     4.860ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/di_req_reg (FF)
  Data Path Delay:      4.860ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/di_req_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X9Y15.CLK      net (fanout=16)       1.172   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.860ns (0.999ns logic, 3.861ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.859ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_5 (FF)
  Data Path Delay:      4.859ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/state_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X10Y15.CLK     net (fanout=16)       1.171   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.859ns (0.999ns logic, 3.860ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.859ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/tx_bit_reg (FF)
  Data Path Delay:      4.859ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X9Y14.CLK      net (fanout=16)       1.171   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.859ns (0.999ns logic, 3.860ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.859ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/preload_miso (FF)
  Data Path Delay:      4.859ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/preload_miso
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X11Y15.CLK     net (fanout=16)       1.171   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.859ns (0.999ns logic, 3.860ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.858ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_1 (FF)
  Data Path Delay:      4.858ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X11Y14.CLK     net (fanout=16)       1.170   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.858ns (0.999ns logic, 3.859ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.858ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_0 (FF)
  Data Path Delay:      4.858ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X11Y14.CLK     net (fanout=16)       1.170   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.858ns (0.999ns logic, 3.859ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.858ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_2 (FF)
  Data Path Delay:      4.858ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X11Y14.CLK     net (fanout=16)       1.170   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.858ns (0.999ns logic, 3.859ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.855ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_31 (FF)
  Data Path Delay:      4.855ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X9Y11.CLK      net (fanout=16)       1.167   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.855ns (0.999ns logic, 3.856ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.852ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_28 (FF)
  Data Path Delay:      4.852ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X9Y10.CLK      net (fanout=16)       1.164   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.852ns (0.999ns logic, 3.853ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.852ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_30 (FF)
  Data Path Delay:      4.852ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X9Y10.CLK      net (fanout=16)       1.164   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.852ns (0.999ns logic, 3.853ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.852ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_29 (FF)
  Data Path Delay:      4.852ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X9Y10.CLK      net (fanout=16)       1.164   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.852ns (0.999ns logic, 3.853ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.852ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_27 (FF)
  Data Path Delay:      4.852ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X9Y10.CLK      net (fanout=16)       1.164   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.852ns (0.999ns logic, 3.853ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.848ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_24 (FF)
  Data Path Delay:      4.848ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X10Y9.CLK      net (fanout=16)       1.160   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.848ns (0.999ns logic, 3.849ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.848ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_25 (FF)
  Data Path Delay:      4.848ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X10Y9.CLK      net (fanout=16)       1.160   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.848ns (0.999ns logic, 3.849ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.848ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_23 (FF)
  Data Path Delay:      4.848ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X10Y9.CLK      net (fanout=16)       1.160   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.848ns (0.999ns logic, 3.849ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.848ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_26 (FF)
  Data Path Delay:      4.848ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X10Y9.CLK      net (fanout=16)       1.160   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.848ns (0.999ns logic, 3.849ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.831ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_8 (FF)
  Data Path Delay:      4.831ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X19Y14.CLK     net (fanout=16)       1.143   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.831ns (0.999ns logic, 3.832ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.831ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_7 (FF)
  Data Path Delay:      4.831ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X19Y14.CLK     net (fanout=16)       1.143   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.831ns (0.999ns logic, 3.832ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.830ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_4 (FF)
  Data Path Delay:      4.830ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X17Y14.CLK     net (fanout=16)       1.142   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.830ns (0.999ns logic, 3.831ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.830ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_5 (FF)
  Data Path Delay:      4.830ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X17Y14.CLK     net (fanout=16)       1.142   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.830ns (0.999ns logic, 3.831ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.830ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/wr_ack_reg (FF)
  Data Path Delay:      4.830ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/wr_ack_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X15Y14.CLK     net (fanout=16)       1.142   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.830ns (0.999ns logic, 3.831ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.830ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_3 (FF)
  Data Path Delay:      4.830ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X17Y14.CLK     net (fanout=16)       1.142   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.830ns (0.999ns logic, 3.831ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.830ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_10 (FF)
  Data Path Delay:      4.830ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X15Y14.CLK     net (fanout=16)       1.142   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.830ns (0.999ns logic, 3.831ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.830ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_6 (FF)
  Data Path Delay:      4.830ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X17Y14.CLK     net (fanout=16)       1.142   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.830ns (0.999ns logic, 3.831ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.830ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_9 (FF)
  Data Path Delay:      4.830ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X15Y14.CLK     net (fanout=16)       1.142   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.830ns (0.999ns logic, 3.831ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.821ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_18 (FF)
  Data Path Delay:      4.821ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X14Y9.CLK      net (fanout=16)       1.133   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.821ns (0.999ns logic, 3.822ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.821ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_17 (FF)
  Data Path Delay:      4.821ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X14Y9.CLK      net (fanout=16)       1.133   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.821ns (0.999ns logic, 3.822ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.821ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_16 (FF)
  Data Path Delay:      4.821ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X14Y9.CLK      net (fanout=16)       1.133   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.821ns (0.999ns logic, 3.822ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.821ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_15 (FF)
  Data Path Delay:      4.821ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X14Y9.CLK      net (fanout=16)       1.133   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.821ns (0.999ns logic, 3.822ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.820ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_21 (FF)
  Data Path Delay:      4.820ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X13Y9.CLK      net (fanout=16)       1.132   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.820ns (0.999ns logic, 3.821ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.820ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_20 (FF)
  Data Path Delay:      4.820ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X13Y9.CLK      net (fanout=16)       1.132   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.820ns (0.999ns logic, 3.821ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.820ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_22 (FF)
  Data Path Delay:      4.820ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X13Y9.CLK      net (fanout=16)       1.132   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.820ns (0.999ns logic, 3.821ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.820ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_19 (FF)
  Data Path Delay:      4.820ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X13Y9.CLK      net (fanout=16)       1.132   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.820ns (0.999ns logic, 3.821ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.818ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_14 (FF)
  Data Path Delay:      4.818ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X12Y8.CLK      net (fanout=16)       1.130   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.818ns (0.999ns logic, 3.819ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.818ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_13 (FF)
  Data Path Delay:      4.818ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X12Y8.CLK      net (fanout=16)       1.130   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.818ns (0.999ns logic, 3.819ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.818ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_12 (FF)
  Data Path Delay:      4.818ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X12Y8.CLK      net (fanout=16)       1.130   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.818ns (0.999ns logic, 3.819ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.818ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/sh_reg_11 (FF)
  Data Path Delay:      4.818ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/sh_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X12Y8.CLK      net (fanout=16)       1.130   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.818ns (0.999ns logic, 3.819ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.795ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_3 (FF)
  Data Path Delay:      4.795ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/state_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X10Y17.CLK     net (fanout=16)       1.107   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.795ns (0.999ns logic, 3.796ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.795ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_4 (FF)
  Data Path Delay:      4.795ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/state_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X11Y17.CLK     net (fanout=16)       1.107   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.795ns (0.999ns logic, 3.796ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.795ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_2 (FF)
  Data Path Delay:      4.795ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/state_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X10Y17.CLK     net (fanout=16)       1.107   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.795ns (0.999ns logic, 3.796ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.795ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_0 (FF)
  Data Path Delay:      4.795ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/state_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X10Y17.CLK     net (fanout=16)       1.107   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.795ns (0.999ns logic, 3.796ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.795ns (data path)
  Source:               spi_sck (PAD)
  Destination:          spi2wishbone_inst/spi_slave_inst/state_reg_1 (FF)
  Data Path Delay:      4.795ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: spi_sck to spi2wishbone_inst/spi_slave_inst/state_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P26.I                Tiopi                 0.790   spi_sck
                                                       spi_sck
                                                       spi_sck_BUFGP/IBUFG
                                                       ProtoComp0.IMUX.14
    BUFGMUX_X2Y1.I0      net (fanout=1)        2.689   spi_sck_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   spi_sck_BUFGP/BUFG
                                                       spi_sck_BUFGP/BUFG
    SLICE_X10Y17.CLK     net (fanout=16)       1.107   spi_sck_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.795ns (0.999ns logic, 3.796ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     -0.455ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ (FF)
  Data Path Delay:      -0.455ns (Levels of Logic = 4)

  Maximum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[3].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X10Y14.CLK     net (fanout=127)      0.850   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.455ns (-2.223ns logic, 1.768ns route)

--------------------------------------------------------------------------------
Delay (setup path):     -0.455ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ (FF)
  Data Path Delay:      -0.455ns (Levels of Logic = 4)

  Maximum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X10Y14.CLK     net (fanout=127)      0.850   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.455ns (-2.223ns logic, 1.768ns route)

--------------------------------------------------------------------------------
Delay (setup path):     -0.455ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[1].U_TQ (FF)
  Data Path Delay:      -0.455ns (Levels of Logic = 4)

  Maximum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[1].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X10Y14.CLK     net (fanout=127)      0.850   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.455ns (-2.223ns logic, 1.768ns route)

--------------------------------------------------------------------------------
Delay (setup path):     -0.455ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[0].U_TQ (FF)
  Data Path Delay:      -0.455ns (Levels of Logic = 4)

  Maximum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[0].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X10Y14.CLK     net (fanout=127)      0.850   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.455ns (-2.223ns logic, 1.768ns route)

--------------------------------------------------------------------------------
Delay (setup path):     -0.458ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[34].U_TQ (FF)
  Data Path Delay:      -0.458ns (Levels of Logic = 4)

  Maximum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[34].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X8Y11.CLK      net (fanout=127)      0.847   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.458ns (-2.223ns logic, 1.765ns route)

--------------------------------------------------------------------------------
Delay (setup path):     -0.458ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[32].U_TQ (FF)
  Data Path Delay:      -0.458ns (Levels of Logic = 4)

  Maximum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[32].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X8Y11.CLK      net (fanout=127)      0.847   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.458ns (-2.223ns logic, 1.765ns route)

--------------------------------------------------------------------------------
Delay (setup path):     -0.458ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[33].U_TQ (FF)
  Data Path Delay:      -0.458ns (Levels of Logic = 4)

  Maximum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[33].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X8Y11.CLK      net (fanout=127)      0.847   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.458ns (-2.223ns logic, 1.765ns route)

--------------------------------------------------------------------------------
Delay (setup path):     -0.458ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[35].U_TQ (FF)
  Data Path Delay:      -0.458ns (Levels of Logic = 4)

  Maximum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_TQ0.G_TW[35].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.367   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.265   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.783   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.262   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X8Y11.CLK      net (fanout=127)      0.847   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.458ns (-2.223ns logic, 1.765ns route)

--------------------------------------------------------------------------------

Hold Paths: Unconstrained path analysis

--------------------------------------------------------------------------------
Delay (hold path):      -0.982ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.982ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X13Y24.CLK     net (fanout=127)      0.448   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.982ns (-2.258ns logic, 1.276ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X14Y24.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X19Y23.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X19Y23.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X19Y23.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X19Y23.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X19Y23.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X19Y23.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X19Y23.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X18Y23.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X18Y23.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y24.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X18Y23.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X18Y23.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X14Y24.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X18Y23.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X18Y23.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y24.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y24.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y24.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y24.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X17Y24.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X18Y23.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X19Y23.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X14Y23.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X14Y24.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X18Y23.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X14Y23.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X14Y23.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.981ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.981ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X14Y23.CLK     net (fanout=127)      0.449   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.981ns (-2.258ns logic, 1.277ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.980ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.980ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X13Y25.CLK     net (fanout=127)      0.450   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.980ns (-2.258ns logic, 1.278ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.980ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.980ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X13Y25.CLK     net (fanout=127)      0.450   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.980ns (-2.258ns logic, 1.278ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.980ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.980ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X13Y25.CLK     net (fanout=127)      0.450   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.980ns (-2.258ns logic, 1.278ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.980ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.980ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X13Y25.CLK     net (fanout=127)      0.450   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.980ns (-2.258ns logic, 1.278ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.980ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.980ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X12Y25.CLK     net (fanout=127)      0.450   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.980ns (-2.258ns logic, 1.278ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.980ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.980ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X12Y25.CLK     net (fanout=127)      0.450   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.980ns (-2.258ns logic, 1.278ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.980ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.980ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X12Y25.CLK     net (fanout=127)      0.450   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.980ns (-2.258ns logic, 1.278ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.980ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.980ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X12Y25.CLK     net (fanout=127)      0.450   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.980ns (-2.258ns logic, 1.278ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.979ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.979ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y25.CLK     net (fanout=127)      0.451   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.979ns (-2.258ns logic, 1.279ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.979ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.FF (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.979ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X16Y22.CLK     net (fanout=127)      0.451   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.979ns (-2.258ns logic, 1.279ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.979ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.979ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X16Y22.CLK     net (fanout=127)      0.451   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.979ns (-2.258ns logic, 1.279ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.979ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.979ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X16Y22.CLK     net (fanout=127)      0.451   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.979ns (-2.258ns logic, 1.279ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.979ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.FF (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.979ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X16Y22.CLK     net (fanout=127)      0.451   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.979ns (-2.258ns logic, 1.279ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.979ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.979ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X14Y22.CLK     net (fanout=127)      0.451   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.979ns (-2.258ns logic, 1.279ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.979ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.979ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X15Y22.CLK     net (fanout=127)      0.451   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.979ns (-2.258ns logic, 1.279ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.979ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.979ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X14Y22.CLK     net (fanout=127)      0.451   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.979ns (-2.258ns logic, 1.279ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.979ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.979ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X14Y22.CLK     net (fanout=127)      0.451   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.979ns (-2.258ns logic, 1.279ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.979ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.979ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X14Y22.CLK     net (fanout=127)      0.451   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.979ns (-2.258ns logic, 1.279ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.979ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.FF (FF)
  Requirement:          0.000ns
  Data Path Delay:      -0.979ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    SLICE_X16Y22.CLK     net (fanout=127)      0.451   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.979ns (-2.258ns logic, 1.279ns route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.979ns (data path)
  Source:               clk50 (PAD)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      -0.979ns (Levels of Logic = 4)

  Minimum Data Path at Fast Process Corner: clk50 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P55.I                Tiopi                 0.321   clk50
                                                       clk50
                                                       clk_gen_inst/clkin1_buf
                                                       ProtoComp0.IMUX.3
    BUFIO2_X3Y7.I        net (fanout=1)        0.255   clk_gen_inst/clkin1
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   clk_gen_inst/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.760   clk_gen_inst/dcm_sp_inst
                                                       clk_gen_inst/dcm_sp_inst
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.231   clk_gen_inst/clkfx
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   clk_gen_inst/clkout1_buf
                                                       clk_gen_inst/clkout1_buf
    RAMB16_X1Y12.CLKB    net (fanout=127)      0.451   wb_clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.979ns (-2.258ns logic, 1.279ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_PER_CLK50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PER_CLK50                   |     20.000ns|      8.000ns|      9.890ns|            0|            0|            0|         1458|
| TS_clk_gen_inst_clkfx         |      8.000ns|      3.956ns|          N/A|            0|            0|         1458|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk50
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
spi_mosi     |    4.484(R)|      SLOW  |   -1.994(R)|      FAST  |wb_clk            |   0.000|
spi_ss       |    4.564(R)|      SLOW  |   -2.007(R)|      FAST  |wb_clk            |   0.000|
wb_ack_i     |    5.261(R)|      SLOW  |   -2.100(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<0> |    5.212(R)|      SLOW  |   -2.099(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<1> |    4.813(R)|      SLOW  |   -2.095(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<2> |    4.908(R)|      SLOW  |   -1.890(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<3> |    4.839(R)|      SLOW  |   -2.047(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<4> |    5.341(R)|      SLOW  |   -2.159(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<5> |    4.791(R)|      SLOW  |   -2.058(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<6> |    5.431(R)|      SLOW  |   -2.213(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<7> |    4.757(R)|      SLOW  |   -1.986(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<8> |    4.983(R)|      SLOW  |   -2.091(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<9> |    5.333(R)|      SLOW  |   -2.088(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<10>|    5.338(R)|      SLOW  |   -2.173(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<11>|    4.668(R)|      SLOW  |   -2.086(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<12>|    5.032(R)|      SLOW  |   -2.154(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<13>|    4.654(R)|      SLOW  |   -2.033(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<14>|    4.704(R)|      SLOW  |   -2.128(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<15>|    4.507(R)|      SLOW  |   -1.916(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<16>|    4.704(R)|      SLOW  |   -1.829(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<17>|    4.372(R)|      SLOW  |   -1.892(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<18>|    4.918(R)|      SLOW  |   -2.244(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<19>|    4.838(R)|      SLOW  |   -2.223(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<20>|    5.380(R)|      SLOW  |   -2.614(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<21>|    5.229(R)|      SLOW  |   -2.425(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<22>|    5.161(R)|      SLOW  |   -2.400(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<23>|    5.063(R)|      SLOW  |   -1.951(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<24>|    5.335(R)|      SLOW  |   -2.379(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<25>|    4.814(R)|      SLOW  |   -2.103(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<26>|    5.128(R)|      SLOW  |   -2.268(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<27>|    4.904(R)|      SLOW  |   -2.260(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<28>|    5.396(R)|      SLOW  |   -2.219(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<29>|    4.775(R)|      SLOW  |   -2.171(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<30>|    5.172(R)|      SLOW  |   -2.139(R)|      FAST  |wb_clk            |   0.000|
wb_dat_i0<31>|    5.713(R)|      SLOW  |   -2.257(R)|      FAST  |wb_clk            |   0.000|
wb_rst       |    5.770(R)|      SLOW  |   -1.983(R)|      FAST  |wb_clk            |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock spi_sck
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
spi_mosi    |   -0.057(R)|      FAST  |    1.334(R)|      SLOW  |spi_sck_BUFGP     |   0.000|
spi_ss      |   -0.114(R)|      FAST  |    1.558(R)|      SLOW  |spi_sck_BUFGP     |   0.000|
            |   -4.203(F)|      FAST  |    6.053(F)|      SLOW  |spi_sck_BUFGP     |   4.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk50 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
spi_miso    |         5.328(R)|      SLOW  |         2.138(R)|      FAST  |wb_clk            |   0.000|
wb_cyc_o    |         4.696(R)|      SLOW  |         1.764(R)|      FAST  |wb_clk            |   0.000|
wb_stb_o    |         4.757(R)|      SLOW  |         1.760(R)|      FAST  |wb_clk            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock spi_sck to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
spi_miso    |        14.534(F)|      SLOW  |         9.754(F)|      FAST  |spi_sck_BUFGP     |   4.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    3.956|         |         |         |
spi_sck        |    7.751|    7.468|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock spi_sck
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |   -0.991|         |   -0.776|         |
spi_sck        |    3.812|         |    2.893|    0.873|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7653 paths, 0 nets, and 2225 connections

Design statistics:
   Minimum period:   8.527ns{1}   (Maximum frequency: 117.275MHz)
   Maximum combinational path delay:   4.860ns
   Maximum path delay from/to any node:   3.324ns
   Minimum input required time before clock:   5.770ns
   Maximum output delay after clock:  14.534ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 09 17:06:35 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 240 MB



