
RTOS_thesis.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039ac  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001550  08003abc  08003abc  00013abc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800500c  0800500c  00020020  2**0
                  CONTENTS
  4 .ARM          00000000  0800500c  0800500c  00020020  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800500c  0800500c  00020020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800500c  0800500c  0001500c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005010  08005010  00015010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000020  20000000  08005014  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000124c  20000020  08005034  00020020  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000126c  08005034  0002126c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
 12 .debug_info   000163b1  00000000  00000000  00020049  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003165  00000000  00000000  000363fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012e8  00000000  00000000  00039560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011c0  00000000  00000000  0003a848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000036f9  00000000  00000000  0003ba08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014a15  00000000  00000000  0003f101  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093b66  00000000  00000000  00053b16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e767c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e78  00000000  00000000  000e76d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000020 	.word	0x20000020
 800012c:	00000000 	.word	0x00000000
 8000130:	08003aa4 	.word	0x08003aa4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000024 	.word	0x20000024
 800014c:	08003aa4 	.word	0x08003aa4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <ui_gLCDshow>:
static void MX_SPI2_Init(void);
void StartDefaultTask(void const * argument);
void StartTask02(void const * argument);

/* USER CODE BEGIN PFP */
void ui_gLCDshow(void const * argument){
 8000160:	b580      	push	{r7, lr}
 8000162:	b082      	sub	sp, #8
 8000164:	af00      	add	r7, sp, #0
 8000166:	6078      	str	r0, [r7, #4]
  while (1)
  {
	  UIwait();
 8000168:	f003 fc2e 	bl	80039c8 <UIwait>
 800016c:	e7fc      	b.n	8000168 <ui_gLCDshow+0x8>
	...

08000170 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000170:	b5b0      	push	{r4, r5, r7, lr}
 8000172:	b096      	sub	sp, #88	; 0x58
 8000174:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000176:	f000 fb13 	bl	80007a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800017a:	f000 f84f 	bl	800021c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800017e:	f000 f8f3 	bl	8000368 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000182:	f000 f8c7 	bl	8000314 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8000186:	f000 f88f 	bl	80002a8 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  ST7565_Init();
 800018a:	f003 f9ab 	bl	80034e4 <ST7565_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800018e:	4b1d      	ldr	r3, [pc, #116]	; (8000204 <main+0x94>)
 8000190:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000194:	461d      	mov	r5, r3
 8000196:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000198:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800019a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800019e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80001a2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80001a6:	2100      	movs	r1, #0
 80001a8:	4618      	mov	r0, r3
 80001aa:	f002 f8bc 	bl	8002326 <osThreadCreate>
 80001ae:	4603      	mov	r3, r0
 80001b0:	4a15      	ldr	r2, [pc, #84]	; (8000208 <main+0x98>)
 80001b2:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, StartTask02, osPriorityNormal, 0, 128);
 80001b4:	4b15      	ldr	r3, [pc, #84]	; (800020c <main+0x9c>)
 80001b6:	f107 0420 	add.w	r4, r7, #32
 80001ba:	461d      	mov	r5, r3
 80001bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001c0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001c4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 80001c8:	f107 0320 	add.w	r3, r7, #32
 80001cc:	2100      	movs	r1, #0
 80001ce:	4618      	mov	r0, r3
 80001d0:	f002 f8a9 	bl	8002326 <osThreadCreate>
 80001d4:	4603      	mov	r3, r0
 80001d6:	4a0e      	ldr	r2, [pc, #56]	; (8000210 <main+0xa0>)
 80001d8:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  osThreadDef(ui_glcdTask, ui_gLCDshow, osPriorityNormal, 0, 128);
 80001da:	4b0e      	ldr	r3, [pc, #56]	; (8000214 <main+0xa4>)
 80001dc:	1d3c      	adds	r4, r7, #4
 80001de:	461d      	mov	r5, r3
 80001e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001e4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001e8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ui_glcdTaskHandle =  osThreadCreate(osThread(ui_glcdTask), NULL);
 80001ec:	1d3b      	adds	r3, r7, #4
 80001ee:	2100      	movs	r1, #0
 80001f0:	4618      	mov	r0, r3
 80001f2:	f002 f898 	bl	8002326 <osThreadCreate>
 80001f6:	4603      	mov	r3, r0
 80001f8:	4a07      	ldr	r2, [pc, #28]	; (8000218 <main+0xa8>)
 80001fa:	6013      	str	r3, [r2, #0]
  UIwait();
 80001fc:	f003 fbe4 	bl	80039c8 <UIwait>
//  osKernelStart();

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000200:	e7fe      	b.n	8000200 <main+0x90>
 8000202:	bf00      	nop
 8000204:	08003ae0 	.word	0x08003ae0
 8000208:	20000d78 	.word	0x20000d78
 800020c:	08003afc 	.word	0x08003afc
 8000210:	20000dd8 	.word	0x20000dd8
 8000214:	08003b18 	.word	0x08003b18
 8000218:	20000dd4 	.word	0x20000dd4

0800021c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b090      	sub	sp, #64	; 0x40
 8000220:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000222:	f107 0318 	add.w	r3, r7, #24
 8000226:	2228      	movs	r2, #40	; 0x28
 8000228:	2100      	movs	r1, #0
 800022a:	4618      	mov	r0, r3
 800022c:	f003 fc32 	bl	8003a94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000230:	1d3b      	adds	r3, r7, #4
 8000232:	2200      	movs	r2, #0
 8000234:	601a      	str	r2, [r3, #0]
 8000236:	605a      	str	r2, [r3, #4]
 8000238:	609a      	str	r2, [r3, #8]
 800023a:	60da      	str	r2, [r3, #12]
 800023c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800023e:	2301      	movs	r3, #1
 8000240:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000242:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000246:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000248:	2300      	movs	r3, #0
 800024a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800024c:	2301      	movs	r3, #1
 800024e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000250:	2302      	movs	r3, #2
 8000252:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000254:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000258:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800025a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800025e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000260:	f107 0318 	add.w	r3, r7, #24
 8000264:	4618      	mov	r0, r3
 8000266:	f000 fd87 	bl	8000d78 <HAL_RCC_OscConfig>
 800026a:	4603      	mov	r3, r0
 800026c:	2b00      	cmp	r3, #0
 800026e:	d001      	beq.n	8000274 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000270:	f000 f91e 	bl	80004b0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000274:	230f      	movs	r3, #15
 8000276:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000278:	2302      	movs	r3, #2
 800027a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800027c:	2300      	movs	r3, #0
 800027e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000280:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000284:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000286:	2300      	movs	r3, #0
 8000288:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800028a:	1d3b      	adds	r3, r7, #4
 800028c:	2102      	movs	r1, #2
 800028e:	4618      	mov	r0, r3
 8000290:	f000 fff2 	bl	8001278 <HAL_RCC_ClockConfig>
 8000294:	4603      	mov	r3, r0
 8000296:	2b00      	cmp	r3, #0
 8000298:	d001      	beq.n	800029e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800029a:	f000 f909 	bl	80004b0 <Error_Handler>
  }
}
 800029e:	bf00      	nop
 80002a0:	3740      	adds	r7, #64	; 0x40
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}
	...

080002a8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80002ac:	4b17      	ldr	r3, [pc, #92]	; (800030c <MX_SPI2_Init+0x64>)
 80002ae:	4a18      	ldr	r2, [pc, #96]	; (8000310 <MX_SPI2_Init+0x68>)
 80002b0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80002b2:	4b16      	ldr	r3, [pc, #88]	; (800030c <MX_SPI2_Init+0x64>)
 80002b4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80002b8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80002ba:	4b14      	ldr	r3, [pc, #80]	; (800030c <MX_SPI2_Init+0x64>)
 80002bc:	2200      	movs	r2, #0
 80002be:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80002c0:	4b12      	ldr	r3, [pc, #72]	; (800030c <MX_SPI2_Init+0x64>)
 80002c2:	2200      	movs	r2, #0
 80002c4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80002c6:	4b11      	ldr	r3, [pc, #68]	; (800030c <MX_SPI2_Init+0x64>)
 80002c8:	2200      	movs	r2, #0
 80002ca:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80002cc:	4b0f      	ldr	r3, [pc, #60]	; (800030c <MX_SPI2_Init+0x64>)
 80002ce:	2200      	movs	r2, #0
 80002d0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80002d2:	4b0e      	ldr	r3, [pc, #56]	; (800030c <MX_SPI2_Init+0x64>)
 80002d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80002d8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80002da:	4b0c      	ldr	r3, [pc, #48]	; (800030c <MX_SPI2_Init+0x64>)
 80002dc:	2200      	movs	r2, #0
 80002de:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80002e0:	4b0a      	ldr	r3, [pc, #40]	; (800030c <MX_SPI2_Init+0x64>)
 80002e2:	2200      	movs	r2, #0
 80002e4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80002e6:	4b09      	ldr	r3, [pc, #36]	; (800030c <MX_SPI2_Init+0x64>)
 80002e8:	2200      	movs	r2, #0
 80002ea:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80002ec:	4b07      	ldr	r3, [pc, #28]	; (800030c <MX_SPI2_Init+0x64>)
 80002ee:	2200      	movs	r2, #0
 80002f0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80002f2:	4b06      	ldr	r3, [pc, #24]	; (800030c <MX_SPI2_Init+0x64>)
 80002f4:	220a      	movs	r2, #10
 80002f6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80002f8:	4804      	ldr	r0, [pc, #16]	; (800030c <MX_SPI2_Init+0x64>)
 80002fa:	f001 f987 	bl	800160c <HAL_SPI_Init>
 80002fe:	4603      	mov	r3, r0
 8000300:	2b00      	cmp	r3, #0
 8000302:	d001      	beq.n	8000308 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000304:	f000 f8d4 	bl	80004b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000308:	bf00      	nop
 800030a:	bd80      	pop	{r7, pc}
 800030c:	20000d7c 	.word	0x20000d7c
 8000310:	40003800 	.word	0x40003800

08000314 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000318:	4b11      	ldr	r3, [pc, #68]	; (8000360 <MX_USART2_UART_Init+0x4c>)
 800031a:	4a12      	ldr	r2, [pc, #72]	; (8000364 <MX_USART2_UART_Init+0x50>)
 800031c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800031e:	4b10      	ldr	r3, [pc, #64]	; (8000360 <MX_USART2_UART_Init+0x4c>)
 8000320:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000324:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000326:	4b0e      	ldr	r3, [pc, #56]	; (8000360 <MX_USART2_UART_Init+0x4c>)
 8000328:	2200      	movs	r2, #0
 800032a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800032c:	4b0c      	ldr	r3, [pc, #48]	; (8000360 <MX_USART2_UART_Init+0x4c>)
 800032e:	2200      	movs	r2, #0
 8000330:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000332:	4b0b      	ldr	r3, [pc, #44]	; (8000360 <MX_USART2_UART_Init+0x4c>)
 8000334:	2200      	movs	r2, #0
 8000336:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000338:	4b09      	ldr	r3, [pc, #36]	; (8000360 <MX_USART2_UART_Init+0x4c>)
 800033a:	220c      	movs	r2, #12
 800033c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800033e:	4b08      	ldr	r3, [pc, #32]	; (8000360 <MX_USART2_UART_Init+0x4c>)
 8000340:	2200      	movs	r2, #0
 8000342:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000344:	4b06      	ldr	r3, [pc, #24]	; (8000360 <MX_USART2_UART_Init+0x4c>)
 8000346:	2200      	movs	r2, #0
 8000348:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800034a:	4805      	ldr	r0, [pc, #20]	; (8000360 <MX_USART2_UART_Init+0x4c>)
 800034c:	f001 fe1c 	bl	8001f88 <HAL_UART_Init>
 8000350:	4603      	mov	r3, r0
 8000352:	2b00      	cmp	r3, #0
 8000354:	d001      	beq.n	800035a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000356:	f000 f8ab 	bl	80004b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800035a:	bf00      	nop
 800035c:	bd80      	pop	{r7, pc}
 800035e:	bf00      	nop
 8000360:	20000ddc 	.word	0x20000ddc
 8000364:	40004400 	.word	0x40004400

08000368 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b088      	sub	sp, #32
 800036c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800036e:	f107 0310 	add.w	r3, r7, #16
 8000372:	2200      	movs	r2, #0
 8000374:	601a      	str	r2, [r3, #0]
 8000376:	605a      	str	r2, [r3, #4]
 8000378:	609a      	str	r2, [r3, #8]
 800037a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800037c:	4b2e      	ldr	r3, [pc, #184]	; (8000438 <MX_GPIO_Init+0xd0>)
 800037e:	699b      	ldr	r3, [r3, #24]
 8000380:	4a2d      	ldr	r2, [pc, #180]	; (8000438 <MX_GPIO_Init+0xd0>)
 8000382:	f043 0310 	orr.w	r3, r3, #16
 8000386:	6193      	str	r3, [r2, #24]
 8000388:	4b2b      	ldr	r3, [pc, #172]	; (8000438 <MX_GPIO_Init+0xd0>)
 800038a:	699b      	ldr	r3, [r3, #24]
 800038c:	f003 0310 	and.w	r3, r3, #16
 8000390:	60fb      	str	r3, [r7, #12]
 8000392:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000394:	4b28      	ldr	r3, [pc, #160]	; (8000438 <MX_GPIO_Init+0xd0>)
 8000396:	699b      	ldr	r3, [r3, #24]
 8000398:	4a27      	ldr	r2, [pc, #156]	; (8000438 <MX_GPIO_Init+0xd0>)
 800039a:	f043 0320 	orr.w	r3, r3, #32
 800039e:	6193      	str	r3, [r2, #24]
 80003a0:	4b25      	ldr	r3, [pc, #148]	; (8000438 <MX_GPIO_Init+0xd0>)
 80003a2:	699b      	ldr	r3, [r3, #24]
 80003a4:	f003 0320 	and.w	r3, r3, #32
 80003a8:	60bb      	str	r3, [r7, #8]
 80003aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003ac:	4b22      	ldr	r3, [pc, #136]	; (8000438 <MX_GPIO_Init+0xd0>)
 80003ae:	699b      	ldr	r3, [r3, #24]
 80003b0:	4a21      	ldr	r2, [pc, #132]	; (8000438 <MX_GPIO_Init+0xd0>)
 80003b2:	f043 0304 	orr.w	r3, r3, #4
 80003b6:	6193      	str	r3, [r2, #24]
 80003b8:	4b1f      	ldr	r3, [pc, #124]	; (8000438 <MX_GPIO_Init+0xd0>)
 80003ba:	699b      	ldr	r3, [r3, #24]
 80003bc:	f003 0304 	and.w	r3, r3, #4
 80003c0:	607b      	str	r3, [r7, #4]
 80003c2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003c4:	4b1c      	ldr	r3, [pc, #112]	; (8000438 <MX_GPIO_Init+0xd0>)
 80003c6:	699b      	ldr	r3, [r3, #24]
 80003c8:	4a1b      	ldr	r2, [pc, #108]	; (8000438 <MX_GPIO_Init+0xd0>)
 80003ca:	f043 0308 	orr.w	r3, r3, #8
 80003ce:	6193      	str	r3, [r2, #24]
 80003d0:	4b19      	ldr	r3, [pc, #100]	; (8000438 <MX_GPIO_Init+0xd0>)
 80003d2:	699b      	ldr	r3, [r3, #24]
 80003d4:	f003 0308 	and.w	r3, r3, #8
 80003d8:	603b      	str	r3, [r7, #0]
 80003da:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80003dc:	2200      	movs	r2, #0
 80003de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003e2:	4816      	ldr	r0, [pc, #88]	; (800043c <MX_GPIO_Init+0xd4>)
 80003e4:	f000 fc96 	bl	8000d14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 80003e8:	2200      	movs	r2, #0
 80003ea:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 80003ee:	4814      	ldr	r0, [pc, #80]	; (8000440 <MX_GPIO_Init+0xd8>)
 80003f0:	f000 fc90 	bl	8000d14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80003f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80003f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003fa:	2301      	movs	r3, #1
 80003fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003fe:	2300      	movs	r3, #0
 8000400:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000402:	2302      	movs	r3, #2
 8000404:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000406:	f107 0310 	add.w	r3, r7, #16
 800040a:	4619      	mov	r1, r3
 800040c:	480b      	ldr	r0, [pc, #44]	; (800043c <MX_GPIO_Init+0xd4>)
 800040e:	f000 fafd 	bl	8000a0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000412:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000416:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000418:	2301      	movs	r3, #1
 800041a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800041c:	2300      	movs	r3, #0
 800041e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000420:	2302      	movs	r3, #2
 8000422:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000424:	f107 0310 	add.w	r3, r7, #16
 8000428:	4619      	mov	r1, r3
 800042a:	4805      	ldr	r0, [pc, #20]	; (8000440 <MX_GPIO_Init+0xd8>)
 800042c:	f000 faee 	bl	8000a0c <HAL_GPIO_Init>

}
 8000430:	bf00      	nop
 8000432:	3720      	adds	r7, #32
 8000434:	46bd      	mov	sp, r7
 8000436:	bd80      	pop	{r7, pc}
 8000438:	40021000 	.word	0x40021000
 800043c:	40011000 	.word	0x40011000
 8000440:	40010800 	.word	0x40010800

08000444 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b082      	sub	sp, #8
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800044c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000450:	4803      	ldr	r0, [pc, #12]	; (8000460 <StartDefaultTask+0x1c>)
 8000452:	f000 fc77 	bl	8000d44 <HAL_GPIO_TogglePin>
    osDelay(1000);
 8000456:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800045a:	f001 ffb0 	bl	80023be <osDelay>
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800045e:	e7f5      	b.n	800044c <StartDefaultTask+0x8>
 8000460:	40011000 	.word	0x40011000

08000464 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b082      	sub	sp, #8
 8000468:	af00      	add	r7, sp, #0
 800046a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_UART_Transmit(&huart2, (uint8_t*)"test RTOS\n", 10, 100);
 800046c:	2364      	movs	r3, #100	; 0x64
 800046e:	220a      	movs	r2, #10
 8000470:	4904      	ldr	r1, [pc, #16]	; (8000484 <StartTask02+0x20>)
 8000472:	4805      	ldr	r0, [pc, #20]	; (8000488 <StartTask02+0x24>)
 8000474:	f001 fdd5 	bl	8002022 <HAL_UART_Transmit>
	  osDelay(3000);
 8000478:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800047c:	f001 ff9f 	bl	80023be <osDelay>
	  HAL_UART_Transmit(&huart2, (uint8_t*)"test RTOS\n", 10, 100);
 8000480:	e7f4      	b.n	800046c <StartTask02+0x8>
 8000482:	bf00      	nop
 8000484:	08003b34 	.word	0x08003b34
 8000488:	20000ddc 	.word	0x20000ddc

0800048c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b082      	sub	sp, #8
 8000490:	af00      	add	r7, sp, #0
 8000492:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	4a04      	ldr	r2, [pc, #16]	; (80004ac <HAL_TIM_PeriodElapsedCallback+0x20>)
 800049a:	4293      	cmp	r3, r2
 800049c:	d101      	bne.n	80004a2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800049e:	f000 f995 	bl	80007cc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80004a2:	bf00      	nop
 80004a4:	3708      	adds	r7, #8
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	bf00      	nop
 80004ac:	40000800 	.word	0x40000800

080004b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004b0:	b480      	push	{r7}
 80004b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004b4:	b672      	cpsid	i
}
 80004b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004b8:	e7fe      	b.n	80004b8 <Error_Handler+0x8>
	...

080004bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	b084      	sub	sp, #16
 80004c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80004c2:	4b18      	ldr	r3, [pc, #96]	; (8000524 <HAL_MspInit+0x68>)
 80004c4:	699b      	ldr	r3, [r3, #24]
 80004c6:	4a17      	ldr	r2, [pc, #92]	; (8000524 <HAL_MspInit+0x68>)
 80004c8:	f043 0301 	orr.w	r3, r3, #1
 80004cc:	6193      	str	r3, [r2, #24]
 80004ce:	4b15      	ldr	r3, [pc, #84]	; (8000524 <HAL_MspInit+0x68>)
 80004d0:	699b      	ldr	r3, [r3, #24]
 80004d2:	f003 0301 	and.w	r3, r3, #1
 80004d6:	60bb      	str	r3, [r7, #8]
 80004d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004da:	4b12      	ldr	r3, [pc, #72]	; (8000524 <HAL_MspInit+0x68>)
 80004dc:	69db      	ldr	r3, [r3, #28]
 80004de:	4a11      	ldr	r2, [pc, #68]	; (8000524 <HAL_MspInit+0x68>)
 80004e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004e4:	61d3      	str	r3, [r2, #28]
 80004e6:	4b0f      	ldr	r3, [pc, #60]	; (8000524 <HAL_MspInit+0x68>)
 80004e8:	69db      	ldr	r3, [r3, #28]
 80004ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004ee:	607b      	str	r3, [r7, #4]
 80004f0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80004f2:	2200      	movs	r2, #0
 80004f4:	210f      	movs	r1, #15
 80004f6:	f06f 0001 	mvn.w	r0, #1
 80004fa:	f000 fa5c 	bl	80009b6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80004fe:	4b0a      	ldr	r3, [pc, #40]	; (8000528 <HAL_MspInit+0x6c>)
 8000500:	685b      	ldr	r3, [r3, #4]
 8000502:	60fb      	str	r3, [r7, #12]
 8000504:	68fb      	ldr	r3, [r7, #12]
 8000506:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800050a:	60fb      	str	r3, [r7, #12]
 800050c:	68fb      	ldr	r3, [r7, #12]
 800050e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000512:	60fb      	str	r3, [r7, #12]
 8000514:	4a04      	ldr	r2, [pc, #16]	; (8000528 <HAL_MspInit+0x6c>)
 8000516:	68fb      	ldr	r3, [r7, #12]
 8000518:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800051a:	bf00      	nop
 800051c:	3710      	adds	r7, #16
 800051e:	46bd      	mov	sp, r7
 8000520:	bd80      	pop	{r7, pc}
 8000522:	bf00      	nop
 8000524:	40021000 	.word	0x40021000
 8000528:	40010000 	.word	0x40010000

0800052c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b088      	sub	sp, #32
 8000530:	af00      	add	r7, sp, #0
 8000532:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000534:	f107 0310 	add.w	r3, r7, #16
 8000538:	2200      	movs	r2, #0
 800053a:	601a      	str	r2, [r3, #0]
 800053c:	605a      	str	r2, [r3, #4]
 800053e:	609a      	str	r2, [r3, #8]
 8000540:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	4a1c      	ldr	r2, [pc, #112]	; (80005b8 <HAL_SPI_MspInit+0x8c>)
 8000548:	4293      	cmp	r3, r2
 800054a:	d131      	bne.n	80005b0 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800054c:	4b1b      	ldr	r3, [pc, #108]	; (80005bc <HAL_SPI_MspInit+0x90>)
 800054e:	69db      	ldr	r3, [r3, #28]
 8000550:	4a1a      	ldr	r2, [pc, #104]	; (80005bc <HAL_SPI_MspInit+0x90>)
 8000552:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000556:	61d3      	str	r3, [r2, #28]
 8000558:	4b18      	ldr	r3, [pc, #96]	; (80005bc <HAL_SPI_MspInit+0x90>)
 800055a:	69db      	ldr	r3, [r3, #28]
 800055c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000560:	60fb      	str	r3, [r7, #12]
 8000562:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000564:	4b15      	ldr	r3, [pc, #84]	; (80005bc <HAL_SPI_MspInit+0x90>)
 8000566:	699b      	ldr	r3, [r3, #24]
 8000568:	4a14      	ldr	r2, [pc, #80]	; (80005bc <HAL_SPI_MspInit+0x90>)
 800056a:	f043 0308 	orr.w	r3, r3, #8
 800056e:	6193      	str	r3, [r2, #24]
 8000570:	4b12      	ldr	r3, [pc, #72]	; (80005bc <HAL_SPI_MspInit+0x90>)
 8000572:	699b      	ldr	r3, [r3, #24]
 8000574:	f003 0308 	and.w	r3, r3, #8
 8000578:	60bb      	str	r3, [r7, #8]
 800057a:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800057c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000580:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000582:	2302      	movs	r3, #2
 8000584:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000586:	2303      	movs	r3, #3
 8000588:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800058a:	f107 0310 	add.w	r3, r7, #16
 800058e:	4619      	mov	r1, r3
 8000590:	480b      	ldr	r0, [pc, #44]	; (80005c0 <HAL_SPI_MspInit+0x94>)
 8000592:	f000 fa3b 	bl	8000a0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000596:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800059a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800059c:	2300      	movs	r3, #0
 800059e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a0:	2300      	movs	r3, #0
 80005a2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005a4:	f107 0310 	add.w	r3, r7, #16
 80005a8:	4619      	mov	r1, r3
 80005aa:	4805      	ldr	r0, [pc, #20]	; (80005c0 <HAL_SPI_MspInit+0x94>)
 80005ac:	f000 fa2e 	bl	8000a0c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80005b0:	bf00      	nop
 80005b2:	3720      	adds	r7, #32
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	40003800 	.word	0x40003800
 80005bc:	40021000 	.word	0x40021000
 80005c0:	40010c00 	.word	0x40010c00

080005c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b088      	sub	sp, #32
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005cc:	f107 0310 	add.w	r3, r7, #16
 80005d0:	2200      	movs	r2, #0
 80005d2:	601a      	str	r2, [r3, #0]
 80005d4:	605a      	str	r2, [r3, #4]
 80005d6:	609a      	str	r2, [r3, #8]
 80005d8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	4a1b      	ldr	r2, [pc, #108]	; (800064c <HAL_UART_MspInit+0x88>)
 80005e0:	4293      	cmp	r3, r2
 80005e2:	d12f      	bne.n	8000644 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80005e4:	4b1a      	ldr	r3, [pc, #104]	; (8000650 <HAL_UART_MspInit+0x8c>)
 80005e6:	69db      	ldr	r3, [r3, #28]
 80005e8:	4a19      	ldr	r2, [pc, #100]	; (8000650 <HAL_UART_MspInit+0x8c>)
 80005ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005ee:	61d3      	str	r3, [r2, #28]
 80005f0:	4b17      	ldr	r3, [pc, #92]	; (8000650 <HAL_UART_MspInit+0x8c>)
 80005f2:	69db      	ldr	r3, [r3, #28]
 80005f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005f8:	60fb      	str	r3, [r7, #12]
 80005fa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005fc:	4b14      	ldr	r3, [pc, #80]	; (8000650 <HAL_UART_MspInit+0x8c>)
 80005fe:	699b      	ldr	r3, [r3, #24]
 8000600:	4a13      	ldr	r2, [pc, #76]	; (8000650 <HAL_UART_MspInit+0x8c>)
 8000602:	f043 0304 	orr.w	r3, r3, #4
 8000606:	6193      	str	r3, [r2, #24]
 8000608:	4b11      	ldr	r3, [pc, #68]	; (8000650 <HAL_UART_MspInit+0x8c>)
 800060a:	699b      	ldr	r3, [r3, #24]
 800060c:	f003 0304 	and.w	r3, r3, #4
 8000610:	60bb      	str	r3, [r7, #8]
 8000612:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000614:	2304      	movs	r3, #4
 8000616:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000618:	2302      	movs	r3, #2
 800061a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800061c:	2303      	movs	r3, #3
 800061e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000620:	f107 0310 	add.w	r3, r7, #16
 8000624:	4619      	mov	r1, r3
 8000626:	480b      	ldr	r0, [pc, #44]	; (8000654 <HAL_UART_MspInit+0x90>)
 8000628:	f000 f9f0 	bl	8000a0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800062c:	2308      	movs	r3, #8
 800062e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000630:	2300      	movs	r3, #0
 8000632:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000634:	2300      	movs	r3, #0
 8000636:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000638:	f107 0310 	add.w	r3, r7, #16
 800063c:	4619      	mov	r1, r3
 800063e:	4805      	ldr	r0, [pc, #20]	; (8000654 <HAL_UART_MspInit+0x90>)
 8000640:	f000 f9e4 	bl	8000a0c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000644:	bf00      	nop
 8000646:	3720      	adds	r7, #32
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	40004400 	.word	0x40004400
 8000650:	40021000 	.word	0x40021000
 8000654:	40010800 	.word	0x40010800

08000658 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b08c      	sub	sp, #48	; 0x30
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000660:	2300      	movs	r3, #0
 8000662:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000664:	2300      	movs	r3, #0
 8000666:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8000668:	2200      	movs	r2, #0
 800066a:	6879      	ldr	r1, [r7, #4]
 800066c:	201e      	movs	r0, #30
 800066e:	f000 f9a2 	bl	80009b6 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000672:	201e      	movs	r0, #30
 8000674:	f000 f9bb 	bl	80009ee <HAL_NVIC_EnableIRQ>
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8000678:	4b1f      	ldr	r3, [pc, #124]	; (80006f8 <HAL_InitTick+0xa0>)
 800067a:	69db      	ldr	r3, [r3, #28]
 800067c:	4a1e      	ldr	r2, [pc, #120]	; (80006f8 <HAL_InitTick+0xa0>)
 800067e:	f043 0304 	orr.w	r3, r3, #4
 8000682:	61d3      	str	r3, [r2, #28]
 8000684:	4b1c      	ldr	r3, [pc, #112]	; (80006f8 <HAL_InitTick+0xa0>)
 8000686:	69db      	ldr	r3, [r3, #28]
 8000688:	f003 0304 	and.w	r3, r3, #4
 800068c:	60fb      	str	r3, [r7, #12]
 800068e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000690:	f107 0210 	add.w	r2, r7, #16
 8000694:	f107 0314 	add.w	r3, r7, #20
 8000698:	4611      	mov	r1, r2
 800069a:	4618      	mov	r0, r3
 800069c:	f000 ff68 	bl	8001570 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80006a0:	f000 ff3e 	bl	8001520 <HAL_RCC_GetPCLK1Freq>
 80006a4:	4603      	mov	r3, r0
 80006a6:	005b      	lsls	r3, r3, #1
 80006a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80006aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80006ac:	4a13      	ldr	r2, [pc, #76]	; (80006fc <HAL_InitTick+0xa4>)
 80006ae:	fba2 2303 	umull	r2, r3, r2, r3
 80006b2:	0c9b      	lsrs	r3, r3, #18
 80006b4:	3b01      	subs	r3, #1
 80006b6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80006b8:	4b11      	ldr	r3, [pc, #68]	; (8000700 <HAL_InitTick+0xa8>)
 80006ba:	4a12      	ldr	r2, [pc, #72]	; (8000704 <HAL_InitTick+0xac>)
 80006bc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80006be:	4b10      	ldr	r3, [pc, #64]	; (8000700 <HAL_InitTick+0xa8>)
 80006c0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80006c4:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80006c6:	4a0e      	ldr	r2, [pc, #56]	; (8000700 <HAL_InitTick+0xa8>)
 80006c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006ca:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80006cc:	4b0c      	ldr	r3, [pc, #48]	; (8000700 <HAL_InitTick+0xa8>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006d2:	4b0b      	ldr	r3, [pc, #44]	; (8000700 <HAL_InitTick+0xa8>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 80006d8:	4809      	ldr	r0, [pc, #36]	; (8000700 <HAL_InitTick+0xa8>)
 80006da:	f001 fa0b 	bl	8001af4 <HAL_TIM_Base_Init>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d104      	bne.n	80006ee <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 80006e4:	4806      	ldr	r0, [pc, #24]	; (8000700 <HAL_InitTick+0xa8>)
 80006e6:	f001 fa5d 	bl	8001ba4 <HAL_TIM_Base_Start_IT>
 80006ea:	4603      	mov	r3, r0
 80006ec:	e000      	b.n	80006f0 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80006ee:	2301      	movs	r3, #1
}
 80006f0:	4618      	mov	r0, r3
 80006f2:	3730      	adds	r7, #48	; 0x30
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	40021000 	.word	0x40021000
 80006fc:	431bde83 	.word	0x431bde83
 8000700:	20000e20 	.word	0x20000e20
 8000704:	40000800 	.word	0x40000800

08000708 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800070c:	e7fe      	b.n	800070c <NMI_Handler+0x4>

0800070e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800070e:	b480      	push	{r7}
 8000710:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000712:	e7fe      	b.n	8000712 <HardFault_Handler+0x4>

08000714 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000718:	e7fe      	b.n	8000718 <MemManage_Handler+0x4>

0800071a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800071a:	b480      	push	{r7}
 800071c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800071e:	e7fe      	b.n	800071e <BusFault_Handler+0x4>

08000720 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000724:	e7fe      	b.n	8000724 <UsageFault_Handler+0x4>

08000726 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000726:	b480      	push	{r7}
 8000728:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800072a:	bf00      	nop
 800072c:	46bd      	mov	sp, r7
 800072e:	bc80      	pop	{r7}
 8000730:	4770      	bx	lr
	...

08000734 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000738:	4802      	ldr	r0, [pc, #8]	; (8000744 <TIM4_IRQHandler+0x10>)
 800073a:	f001 fa85 	bl	8001c48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800073e:	bf00      	nop
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	20000e20 	.word	0x20000e20

08000748 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800074c:	bf00      	nop
 800074e:	46bd      	mov	sp, r7
 8000750:	bc80      	pop	{r7}
 8000752:	4770      	bx	lr

08000754 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000754:	480c      	ldr	r0, [pc, #48]	; (8000788 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000756:	490d      	ldr	r1, [pc, #52]	; (800078c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000758:	4a0d      	ldr	r2, [pc, #52]	; (8000790 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800075a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800075c:	e002      	b.n	8000764 <LoopCopyDataInit>

0800075e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800075e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000760:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000762:	3304      	adds	r3, #4

08000764 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000764:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000766:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000768:	d3f9      	bcc.n	800075e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800076a:	4a0a      	ldr	r2, [pc, #40]	; (8000794 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800076c:	4c0a      	ldr	r4, [pc, #40]	; (8000798 <LoopFillZerobss+0x22>)
  movs r3, #0
 800076e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000770:	e001      	b.n	8000776 <LoopFillZerobss>

08000772 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000772:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000774:	3204      	adds	r2, #4

08000776 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000776:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000778:	d3fb      	bcc.n	8000772 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800077a:	f7ff ffe5 	bl	8000748 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800077e:	f003 f965 	bl	8003a4c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000782:	f7ff fcf5 	bl	8000170 <main>
  bx lr
 8000786:	4770      	bx	lr
  ldr r0, =_sdata
 8000788:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800078c:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 8000790:	08005014 	.word	0x08005014
  ldr r2, =_sbss
 8000794:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8000798:	2000126c 	.word	0x2000126c

0800079c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800079c:	e7fe      	b.n	800079c <ADC1_2_IRQHandler>
	...

080007a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007a4:	4b08      	ldr	r3, [pc, #32]	; (80007c8 <HAL_Init+0x28>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	4a07      	ldr	r2, [pc, #28]	; (80007c8 <HAL_Init+0x28>)
 80007aa:	f043 0310 	orr.w	r3, r3, #16
 80007ae:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007b0:	2003      	movs	r0, #3
 80007b2:	f000 f8f5 	bl	80009a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007b6:	2000      	movs	r0, #0
 80007b8:	f7ff ff4e 	bl	8000658 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007bc:	f7ff fe7e 	bl	80004bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007c0:	2300      	movs	r3, #0
}
 80007c2:	4618      	mov	r0, r3
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	40022000 	.word	0x40022000

080007cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007d0:	4b05      	ldr	r3, [pc, #20]	; (80007e8 <HAL_IncTick+0x1c>)
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	461a      	mov	r2, r3
 80007d6:	4b05      	ldr	r3, [pc, #20]	; (80007ec <HAL_IncTick+0x20>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	4413      	add	r3, r2
 80007dc:	4a03      	ldr	r2, [pc, #12]	; (80007ec <HAL_IncTick+0x20>)
 80007de:	6013      	str	r3, [r2, #0]
}
 80007e0:	bf00      	nop
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bc80      	pop	{r7}
 80007e6:	4770      	bx	lr
 80007e8:	20000008 	.word	0x20000008
 80007ec:	20000e68 	.word	0x20000e68

080007f0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0
  return uwTick;
 80007f4:	4b02      	ldr	r3, [pc, #8]	; (8000800 <HAL_GetTick+0x10>)
 80007f6:	681b      	ldr	r3, [r3, #0]
}
 80007f8:	4618      	mov	r0, r3
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bc80      	pop	{r7}
 80007fe:	4770      	bx	lr
 8000800:	20000e68 	.word	0x20000e68

08000804 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b084      	sub	sp, #16
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800080c:	f7ff fff0 	bl	80007f0 <HAL_GetTick>
 8000810:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800081c:	d005      	beq.n	800082a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800081e:	4b0a      	ldr	r3, [pc, #40]	; (8000848 <HAL_Delay+0x44>)
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	461a      	mov	r2, r3
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	4413      	add	r3, r2
 8000828:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800082a:	bf00      	nop
 800082c:	f7ff ffe0 	bl	80007f0 <HAL_GetTick>
 8000830:	4602      	mov	r2, r0
 8000832:	68bb      	ldr	r3, [r7, #8]
 8000834:	1ad3      	subs	r3, r2, r3
 8000836:	68fa      	ldr	r2, [r7, #12]
 8000838:	429a      	cmp	r2, r3
 800083a:	d8f7      	bhi.n	800082c <HAL_Delay+0x28>
  {
  }
}
 800083c:	bf00      	nop
 800083e:	bf00      	nop
 8000840:	3710      	adds	r7, #16
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	20000008 	.word	0x20000008

0800084c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800084c:	b480      	push	{r7}
 800084e:	b085      	sub	sp, #20
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	f003 0307 	and.w	r3, r3, #7
 800085a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800085c:	4b0c      	ldr	r3, [pc, #48]	; (8000890 <__NVIC_SetPriorityGrouping+0x44>)
 800085e:	68db      	ldr	r3, [r3, #12]
 8000860:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000862:	68ba      	ldr	r2, [r7, #8]
 8000864:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000868:	4013      	ands	r3, r2
 800086a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000874:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000878:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800087c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800087e:	4a04      	ldr	r2, [pc, #16]	; (8000890 <__NVIC_SetPriorityGrouping+0x44>)
 8000880:	68bb      	ldr	r3, [r7, #8]
 8000882:	60d3      	str	r3, [r2, #12]
}
 8000884:	bf00      	nop
 8000886:	3714      	adds	r7, #20
 8000888:	46bd      	mov	sp, r7
 800088a:	bc80      	pop	{r7}
 800088c:	4770      	bx	lr
 800088e:	bf00      	nop
 8000890:	e000ed00 	.word	0xe000ed00

08000894 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000898:	4b04      	ldr	r3, [pc, #16]	; (80008ac <__NVIC_GetPriorityGrouping+0x18>)
 800089a:	68db      	ldr	r3, [r3, #12]
 800089c:	0a1b      	lsrs	r3, r3, #8
 800089e:	f003 0307 	and.w	r3, r3, #7
}
 80008a2:	4618      	mov	r0, r3
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bc80      	pop	{r7}
 80008a8:	4770      	bx	lr
 80008aa:	bf00      	nop
 80008ac:	e000ed00 	.word	0xe000ed00

080008b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b083      	sub	sp, #12
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	4603      	mov	r3, r0
 80008b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	db0b      	blt.n	80008da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008c2:	79fb      	ldrb	r3, [r7, #7]
 80008c4:	f003 021f 	and.w	r2, r3, #31
 80008c8:	4906      	ldr	r1, [pc, #24]	; (80008e4 <__NVIC_EnableIRQ+0x34>)
 80008ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ce:	095b      	lsrs	r3, r3, #5
 80008d0:	2001      	movs	r0, #1
 80008d2:	fa00 f202 	lsl.w	r2, r0, r2
 80008d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80008da:	bf00      	nop
 80008dc:	370c      	adds	r7, #12
 80008de:	46bd      	mov	sp, r7
 80008e0:	bc80      	pop	{r7}
 80008e2:	4770      	bx	lr
 80008e4:	e000e100 	.word	0xe000e100

080008e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008e8:	b480      	push	{r7}
 80008ea:	b083      	sub	sp, #12
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	4603      	mov	r3, r0
 80008f0:	6039      	str	r1, [r7, #0]
 80008f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	db0a      	blt.n	8000912 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	b2da      	uxtb	r2, r3
 8000900:	490c      	ldr	r1, [pc, #48]	; (8000934 <__NVIC_SetPriority+0x4c>)
 8000902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000906:	0112      	lsls	r2, r2, #4
 8000908:	b2d2      	uxtb	r2, r2
 800090a:	440b      	add	r3, r1
 800090c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000910:	e00a      	b.n	8000928 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	b2da      	uxtb	r2, r3
 8000916:	4908      	ldr	r1, [pc, #32]	; (8000938 <__NVIC_SetPriority+0x50>)
 8000918:	79fb      	ldrb	r3, [r7, #7]
 800091a:	f003 030f 	and.w	r3, r3, #15
 800091e:	3b04      	subs	r3, #4
 8000920:	0112      	lsls	r2, r2, #4
 8000922:	b2d2      	uxtb	r2, r2
 8000924:	440b      	add	r3, r1
 8000926:	761a      	strb	r2, [r3, #24]
}
 8000928:	bf00      	nop
 800092a:	370c      	adds	r7, #12
 800092c:	46bd      	mov	sp, r7
 800092e:	bc80      	pop	{r7}
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop
 8000934:	e000e100 	.word	0xe000e100
 8000938:	e000ed00 	.word	0xe000ed00

0800093c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800093c:	b480      	push	{r7}
 800093e:	b089      	sub	sp, #36	; 0x24
 8000940:	af00      	add	r7, sp, #0
 8000942:	60f8      	str	r0, [r7, #12]
 8000944:	60b9      	str	r1, [r7, #8]
 8000946:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	f003 0307 	and.w	r3, r3, #7
 800094e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000950:	69fb      	ldr	r3, [r7, #28]
 8000952:	f1c3 0307 	rsb	r3, r3, #7
 8000956:	2b04      	cmp	r3, #4
 8000958:	bf28      	it	cs
 800095a:	2304      	movcs	r3, #4
 800095c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800095e:	69fb      	ldr	r3, [r7, #28]
 8000960:	3304      	adds	r3, #4
 8000962:	2b06      	cmp	r3, #6
 8000964:	d902      	bls.n	800096c <NVIC_EncodePriority+0x30>
 8000966:	69fb      	ldr	r3, [r7, #28]
 8000968:	3b03      	subs	r3, #3
 800096a:	e000      	b.n	800096e <NVIC_EncodePriority+0x32>
 800096c:	2300      	movs	r3, #0
 800096e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000970:	f04f 32ff 	mov.w	r2, #4294967295
 8000974:	69bb      	ldr	r3, [r7, #24]
 8000976:	fa02 f303 	lsl.w	r3, r2, r3
 800097a:	43da      	mvns	r2, r3
 800097c:	68bb      	ldr	r3, [r7, #8]
 800097e:	401a      	ands	r2, r3
 8000980:	697b      	ldr	r3, [r7, #20]
 8000982:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000984:	f04f 31ff 	mov.w	r1, #4294967295
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	fa01 f303 	lsl.w	r3, r1, r3
 800098e:	43d9      	mvns	r1, r3
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000994:	4313      	orrs	r3, r2
         );
}
 8000996:	4618      	mov	r0, r3
 8000998:	3724      	adds	r7, #36	; 0x24
 800099a:	46bd      	mov	sp, r7
 800099c:	bc80      	pop	{r7}
 800099e:	4770      	bx	lr

080009a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009a8:	6878      	ldr	r0, [r7, #4]
 80009aa:	f7ff ff4f 	bl	800084c <__NVIC_SetPriorityGrouping>
}
 80009ae:	bf00      	nop
 80009b0:	3708      	adds	r7, #8
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}

080009b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009b6:	b580      	push	{r7, lr}
 80009b8:	b086      	sub	sp, #24
 80009ba:	af00      	add	r7, sp, #0
 80009bc:	4603      	mov	r3, r0
 80009be:	60b9      	str	r1, [r7, #8]
 80009c0:	607a      	str	r2, [r7, #4]
 80009c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009c4:	2300      	movs	r3, #0
 80009c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009c8:	f7ff ff64 	bl	8000894 <__NVIC_GetPriorityGrouping>
 80009cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009ce:	687a      	ldr	r2, [r7, #4]
 80009d0:	68b9      	ldr	r1, [r7, #8]
 80009d2:	6978      	ldr	r0, [r7, #20]
 80009d4:	f7ff ffb2 	bl	800093c <NVIC_EncodePriority>
 80009d8:	4602      	mov	r2, r0
 80009da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009de:	4611      	mov	r1, r2
 80009e0:	4618      	mov	r0, r3
 80009e2:	f7ff ff81 	bl	80008e8 <__NVIC_SetPriority>
}
 80009e6:	bf00      	nop
 80009e8:	3718      	adds	r7, #24
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}

080009ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009ee:	b580      	push	{r7, lr}
 80009f0:	b082      	sub	sp, #8
 80009f2:	af00      	add	r7, sp, #0
 80009f4:	4603      	mov	r3, r0
 80009f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80009f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009fc:	4618      	mov	r0, r3
 80009fe:	f7ff ff57 	bl	80008b0 <__NVIC_EnableIRQ>
}
 8000a02:	bf00      	nop
 8000a04:	3708      	adds	r7, #8
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
	...

08000a0c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b08b      	sub	sp, #44	; 0x2c
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
 8000a14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a16:	2300      	movs	r3, #0
 8000a18:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a1e:	e169      	b.n	8000cf4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a20:	2201      	movs	r2, #1
 8000a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a24:	fa02 f303 	lsl.w	r3, r2, r3
 8000a28:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	69fa      	ldr	r2, [r7, #28]
 8000a30:	4013      	ands	r3, r2
 8000a32:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000a34:	69ba      	ldr	r2, [r7, #24]
 8000a36:	69fb      	ldr	r3, [r7, #28]
 8000a38:	429a      	cmp	r2, r3
 8000a3a:	f040 8158 	bne.w	8000cee <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	685b      	ldr	r3, [r3, #4]
 8000a42:	4a9a      	ldr	r2, [pc, #616]	; (8000cac <HAL_GPIO_Init+0x2a0>)
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d05e      	beq.n	8000b06 <HAL_GPIO_Init+0xfa>
 8000a48:	4a98      	ldr	r2, [pc, #608]	; (8000cac <HAL_GPIO_Init+0x2a0>)
 8000a4a:	4293      	cmp	r3, r2
 8000a4c:	d875      	bhi.n	8000b3a <HAL_GPIO_Init+0x12e>
 8000a4e:	4a98      	ldr	r2, [pc, #608]	; (8000cb0 <HAL_GPIO_Init+0x2a4>)
 8000a50:	4293      	cmp	r3, r2
 8000a52:	d058      	beq.n	8000b06 <HAL_GPIO_Init+0xfa>
 8000a54:	4a96      	ldr	r2, [pc, #600]	; (8000cb0 <HAL_GPIO_Init+0x2a4>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d86f      	bhi.n	8000b3a <HAL_GPIO_Init+0x12e>
 8000a5a:	4a96      	ldr	r2, [pc, #600]	; (8000cb4 <HAL_GPIO_Init+0x2a8>)
 8000a5c:	4293      	cmp	r3, r2
 8000a5e:	d052      	beq.n	8000b06 <HAL_GPIO_Init+0xfa>
 8000a60:	4a94      	ldr	r2, [pc, #592]	; (8000cb4 <HAL_GPIO_Init+0x2a8>)
 8000a62:	4293      	cmp	r3, r2
 8000a64:	d869      	bhi.n	8000b3a <HAL_GPIO_Init+0x12e>
 8000a66:	4a94      	ldr	r2, [pc, #592]	; (8000cb8 <HAL_GPIO_Init+0x2ac>)
 8000a68:	4293      	cmp	r3, r2
 8000a6a:	d04c      	beq.n	8000b06 <HAL_GPIO_Init+0xfa>
 8000a6c:	4a92      	ldr	r2, [pc, #584]	; (8000cb8 <HAL_GPIO_Init+0x2ac>)
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d863      	bhi.n	8000b3a <HAL_GPIO_Init+0x12e>
 8000a72:	4a92      	ldr	r2, [pc, #584]	; (8000cbc <HAL_GPIO_Init+0x2b0>)
 8000a74:	4293      	cmp	r3, r2
 8000a76:	d046      	beq.n	8000b06 <HAL_GPIO_Init+0xfa>
 8000a78:	4a90      	ldr	r2, [pc, #576]	; (8000cbc <HAL_GPIO_Init+0x2b0>)
 8000a7a:	4293      	cmp	r3, r2
 8000a7c:	d85d      	bhi.n	8000b3a <HAL_GPIO_Init+0x12e>
 8000a7e:	2b12      	cmp	r3, #18
 8000a80:	d82a      	bhi.n	8000ad8 <HAL_GPIO_Init+0xcc>
 8000a82:	2b12      	cmp	r3, #18
 8000a84:	d859      	bhi.n	8000b3a <HAL_GPIO_Init+0x12e>
 8000a86:	a201      	add	r2, pc, #4	; (adr r2, 8000a8c <HAL_GPIO_Init+0x80>)
 8000a88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a8c:	08000b07 	.word	0x08000b07
 8000a90:	08000ae1 	.word	0x08000ae1
 8000a94:	08000af3 	.word	0x08000af3
 8000a98:	08000b35 	.word	0x08000b35
 8000a9c:	08000b3b 	.word	0x08000b3b
 8000aa0:	08000b3b 	.word	0x08000b3b
 8000aa4:	08000b3b 	.word	0x08000b3b
 8000aa8:	08000b3b 	.word	0x08000b3b
 8000aac:	08000b3b 	.word	0x08000b3b
 8000ab0:	08000b3b 	.word	0x08000b3b
 8000ab4:	08000b3b 	.word	0x08000b3b
 8000ab8:	08000b3b 	.word	0x08000b3b
 8000abc:	08000b3b 	.word	0x08000b3b
 8000ac0:	08000b3b 	.word	0x08000b3b
 8000ac4:	08000b3b 	.word	0x08000b3b
 8000ac8:	08000b3b 	.word	0x08000b3b
 8000acc:	08000b3b 	.word	0x08000b3b
 8000ad0:	08000ae9 	.word	0x08000ae9
 8000ad4:	08000afd 	.word	0x08000afd
 8000ad8:	4a79      	ldr	r2, [pc, #484]	; (8000cc0 <HAL_GPIO_Init+0x2b4>)
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d013      	beq.n	8000b06 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000ade:	e02c      	b.n	8000b3a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	68db      	ldr	r3, [r3, #12]
 8000ae4:	623b      	str	r3, [r7, #32]
          break;
 8000ae6:	e029      	b.n	8000b3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	68db      	ldr	r3, [r3, #12]
 8000aec:	3304      	adds	r3, #4
 8000aee:	623b      	str	r3, [r7, #32]
          break;
 8000af0:	e024      	b.n	8000b3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	68db      	ldr	r3, [r3, #12]
 8000af6:	3308      	adds	r3, #8
 8000af8:	623b      	str	r3, [r7, #32]
          break;
 8000afa:	e01f      	b.n	8000b3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	68db      	ldr	r3, [r3, #12]
 8000b00:	330c      	adds	r3, #12
 8000b02:	623b      	str	r3, [r7, #32]
          break;
 8000b04:	e01a      	b.n	8000b3c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	689b      	ldr	r3, [r3, #8]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d102      	bne.n	8000b14 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b0e:	2304      	movs	r3, #4
 8000b10:	623b      	str	r3, [r7, #32]
          break;
 8000b12:	e013      	b.n	8000b3c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	689b      	ldr	r3, [r3, #8]
 8000b18:	2b01      	cmp	r3, #1
 8000b1a:	d105      	bne.n	8000b28 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b1c:	2308      	movs	r3, #8
 8000b1e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	69fa      	ldr	r2, [r7, #28]
 8000b24:	611a      	str	r2, [r3, #16]
          break;
 8000b26:	e009      	b.n	8000b3c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b28:	2308      	movs	r3, #8
 8000b2a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	69fa      	ldr	r2, [r7, #28]
 8000b30:	615a      	str	r2, [r3, #20]
          break;
 8000b32:	e003      	b.n	8000b3c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b34:	2300      	movs	r3, #0
 8000b36:	623b      	str	r3, [r7, #32]
          break;
 8000b38:	e000      	b.n	8000b3c <HAL_GPIO_Init+0x130>
          break;
 8000b3a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b3c:	69bb      	ldr	r3, [r7, #24]
 8000b3e:	2bff      	cmp	r3, #255	; 0xff
 8000b40:	d801      	bhi.n	8000b46 <HAL_GPIO_Init+0x13a>
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	e001      	b.n	8000b4a <HAL_GPIO_Init+0x13e>
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	3304      	adds	r3, #4
 8000b4a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000b4c:	69bb      	ldr	r3, [r7, #24]
 8000b4e:	2bff      	cmp	r3, #255	; 0xff
 8000b50:	d802      	bhi.n	8000b58 <HAL_GPIO_Init+0x14c>
 8000b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b54:	009b      	lsls	r3, r3, #2
 8000b56:	e002      	b.n	8000b5e <HAL_GPIO_Init+0x152>
 8000b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b5a:	3b08      	subs	r3, #8
 8000b5c:	009b      	lsls	r3, r3, #2
 8000b5e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b60:	697b      	ldr	r3, [r7, #20]
 8000b62:	681a      	ldr	r2, [r3, #0]
 8000b64:	210f      	movs	r1, #15
 8000b66:	693b      	ldr	r3, [r7, #16]
 8000b68:	fa01 f303 	lsl.w	r3, r1, r3
 8000b6c:	43db      	mvns	r3, r3
 8000b6e:	401a      	ands	r2, r3
 8000b70:	6a39      	ldr	r1, [r7, #32]
 8000b72:	693b      	ldr	r3, [r7, #16]
 8000b74:	fa01 f303 	lsl.w	r3, r1, r3
 8000b78:	431a      	orrs	r2, r3
 8000b7a:	697b      	ldr	r3, [r7, #20]
 8000b7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	685b      	ldr	r3, [r3, #4]
 8000b82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	f000 80b1 	beq.w	8000cee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b8c:	4b4d      	ldr	r3, [pc, #308]	; (8000cc4 <HAL_GPIO_Init+0x2b8>)
 8000b8e:	699b      	ldr	r3, [r3, #24]
 8000b90:	4a4c      	ldr	r2, [pc, #304]	; (8000cc4 <HAL_GPIO_Init+0x2b8>)
 8000b92:	f043 0301 	orr.w	r3, r3, #1
 8000b96:	6193      	str	r3, [r2, #24]
 8000b98:	4b4a      	ldr	r3, [pc, #296]	; (8000cc4 <HAL_GPIO_Init+0x2b8>)
 8000b9a:	699b      	ldr	r3, [r3, #24]
 8000b9c:	f003 0301 	and.w	r3, r3, #1
 8000ba0:	60bb      	str	r3, [r7, #8]
 8000ba2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000ba4:	4a48      	ldr	r2, [pc, #288]	; (8000cc8 <HAL_GPIO_Init+0x2bc>)
 8000ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ba8:	089b      	lsrs	r3, r3, #2
 8000baa:	3302      	adds	r3, #2
 8000bac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bb0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bb4:	f003 0303 	and.w	r3, r3, #3
 8000bb8:	009b      	lsls	r3, r3, #2
 8000bba:	220f      	movs	r2, #15
 8000bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc0:	43db      	mvns	r3, r3
 8000bc2:	68fa      	ldr	r2, [r7, #12]
 8000bc4:	4013      	ands	r3, r2
 8000bc6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	4a40      	ldr	r2, [pc, #256]	; (8000ccc <HAL_GPIO_Init+0x2c0>)
 8000bcc:	4293      	cmp	r3, r2
 8000bce:	d013      	beq.n	8000bf8 <HAL_GPIO_Init+0x1ec>
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	4a3f      	ldr	r2, [pc, #252]	; (8000cd0 <HAL_GPIO_Init+0x2c4>)
 8000bd4:	4293      	cmp	r3, r2
 8000bd6:	d00d      	beq.n	8000bf4 <HAL_GPIO_Init+0x1e8>
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	4a3e      	ldr	r2, [pc, #248]	; (8000cd4 <HAL_GPIO_Init+0x2c8>)
 8000bdc:	4293      	cmp	r3, r2
 8000bde:	d007      	beq.n	8000bf0 <HAL_GPIO_Init+0x1e4>
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	4a3d      	ldr	r2, [pc, #244]	; (8000cd8 <HAL_GPIO_Init+0x2cc>)
 8000be4:	4293      	cmp	r3, r2
 8000be6:	d101      	bne.n	8000bec <HAL_GPIO_Init+0x1e0>
 8000be8:	2303      	movs	r3, #3
 8000bea:	e006      	b.n	8000bfa <HAL_GPIO_Init+0x1ee>
 8000bec:	2304      	movs	r3, #4
 8000bee:	e004      	b.n	8000bfa <HAL_GPIO_Init+0x1ee>
 8000bf0:	2302      	movs	r3, #2
 8000bf2:	e002      	b.n	8000bfa <HAL_GPIO_Init+0x1ee>
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	e000      	b.n	8000bfa <HAL_GPIO_Init+0x1ee>
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000bfc:	f002 0203 	and.w	r2, r2, #3
 8000c00:	0092      	lsls	r2, r2, #2
 8000c02:	4093      	lsls	r3, r2
 8000c04:	68fa      	ldr	r2, [r7, #12]
 8000c06:	4313      	orrs	r3, r2
 8000c08:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000c0a:	492f      	ldr	r1, [pc, #188]	; (8000cc8 <HAL_GPIO_Init+0x2bc>)
 8000c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c0e:	089b      	lsrs	r3, r3, #2
 8000c10:	3302      	adds	r3, #2
 8000c12:	68fa      	ldr	r2, [r7, #12]
 8000c14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	685b      	ldr	r3, [r3, #4]
 8000c1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d006      	beq.n	8000c32 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c24:	4b2d      	ldr	r3, [pc, #180]	; (8000cdc <HAL_GPIO_Init+0x2d0>)
 8000c26:	681a      	ldr	r2, [r3, #0]
 8000c28:	492c      	ldr	r1, [pc, #176]	; (8000cdc <HAL_GPIO_Init+0x2d0>)
 8000c2a:	69bb      	ldr	r3, [r7, #24]
 8000c2c:	4313      	orrs	r3, r2
 8000c2e:	600b      	str	r3, [r1, #0]
 8000c30:	e006      	b.n	8000c40 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c32:	4b2a      	ldr	r3, [pc, #168]	; (8000cdc <HAL_GPIO_Init+0x2d0>)
 8000c34:	681a      	ldr	r2, [r3, #0]
 8000c36:	69bb      	ldr	r3, [r7, #24]
 8000c38:	43db      	mvns	r3, r3
 8000c3a:	4928      	ldr	r1, [pc, #160]	; (8000cdc <HAL_GPIO_Init+0x2d0>)
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d006      	beq.n	8000c5a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000c4c:	4b23      	ldr	r3, [pc, #140]	; (8000cdc <HAL_GPIO_Init+0x2d0>)
 8000c4e:	685a      	ldr	r2, [r3, #4]
 8000c50:	4922      	ldr	r1, [pc, #136]	; (8000cdc <HAL_GPIO_Init+0x2d0>)
 8000c52:	69bb      	ldr	r3, [r7, #24]
 8000c54:	4313      	orrs	r3, r2
 8000c56:	604b      	str	r3, [r1, #4]
 8000c58:	e006      	b.n	8000c68 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c5a:	4b20      	ldr	r3, [pc, #128]	; (8000cdc <HAL_GPIO_Init+0x2d0>)
 8000c5c:	685a      	ldr	r2, [r3, #4]
 8000c5e:	69bb      	ldr	r3, [r7, #24]
 8000c60:	43db      	mvns	r3, r3
 8000c62:	491e      	ldr	r1, [pc, #120]	; (8000cdc <HAL_GPIO_Init+0x2d0>)
 8000c64:	4013      	ands	r3, r2
 8000c66:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	685b      	ldr	r3, [r3, #4]
 8000c6c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d006      	beq.n	8000c82 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c74:	4b19      	ldr	r3, [pc, #100]	; (8000cdc <HAL_GPIO_Init+0x2d0>)
 8000c76:	689a      	ldr	r2, [r3, #8]
 8000c78:	4918      	ldr	r1, [pc, #96]	; (8000cdc <HAL_GPIO_Init+0x2d0>)
 8000c7a:	69bb      	ldr	r3, [r7, #24]
 8000c7c:	4313      	orrs	r3, r2
 8000c7e:	608b      	str	r3, [r1, #8]
 8000c80:	e006      	b.n	8000c90 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c82:	4b16      	ldr	r3, [pc, #88]	; (8000cdc <HAL_GPIO_Init+0x2d0>)
 8000c84:	689a      	ldr	r2, [r3, #8]
 8000c86:	69bb      	ldr	r3, [r7, #24]
 8000c88:	43db      	mvns	r3, r3
 8000c8a:	4914      	ldr	r1, [pc, #80]	; (8000cdc <HAL_GPIO_Init+0x2d0>)
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d021      	beq.n	8000ce0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000c9c:	4b0f      	ldr	r3, [pc, #60]	; (8000cdc <HAL_GPIO_Init+0x2d0>)
 8000c9e:	68da      	ldr	r2, [r3, #12]
 8000ca0:	490e      	ldr	r1, [pc, #56]	; (8000cdc <HAL_GPIO_Init+0x2d0>)
 8000ca2:	69bb      	ldr	r3, [r7, #24]
 8000ca4:	4313      	orrs	r3, r2
 8000ca6:	60cb      	str	r3, [r1, #12]
 8000ca8:	e021      	b.n	8000cee <HAL_GPIO_Init+0x2e2>
 8000caa:	bf00      	nop
 8000cac:	10320000 	.word	0x10320000
 8000cb0:	10310000 	.word	0x10310000
 8000cb4:	10220000 	.word	0x10220000
 8000cb8:	10210000 	.word	0x10210000
 8000cbc:	10120000 	.word	0x10120000
 8000cc0:	10110000 	.word	0x10110000
 8000cc4:	40021000 	.word	0x40021000
 8000cc8:	40010000 	.word	0x40010000
 8000ccc:	40010800 	.word	0x40010800
 8000cd0:	40010c00 	.word	0x40010c00
 8000cd4:	40011000 	.word	0x40011000
 8000cd8:	40011400 	.word	0x40011400
 8000cdc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ce0:	4b0b      	ldr	r3, [pc, #44]	; (8000d10 <HAL_GPIO_Init+0x304>)
 8000ce2:	68da      	ldr	r2, [r3, #12]
 8000ce4:	69bb      	ldr	r3, [r7, #24]
 8000ce6:	43db      	mvns	r3, r3
 8000ce8:	4909      	ldr	r1, [pc, #36]	; (8000d10 <HAL_GPIO_Init+0x304>)
 8000cea:	4013      	ands	r3, r2
 8000cec:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	681a      	ldr	r2, [r3, #0]
 8000cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cfa:	fa22 f303 	lsr.w	r3, r2, r3
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	f47f ae8e 	bne.w	8000a20 <HAL_GPIO_Init+0x14>
  }
}
 8000d04:	bf00      	nop
 8000d06:	bf00      	nop
 8000d08:	372c      	adds	r7, #44	; 0x2c
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bc80      	pop	{r7}
 8000d0e:	4770      	bx	lr
 8000d10:	40010400 	.word	0x40010400

08000d14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d14:	b480      	push	{r7}
 8000d16:	b083      	sub	sp, #12
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
 8000d1c:	460b      	mov	r3, r1
 8000d1e:	807b      	strh	r3, [r7, #2]
 8000d20:	4613      	mov	r3, r2
 8000d22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d24:	787b      	ldrb	r3, [r7, #1]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d003      	beq.n	8000d32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d2a:	887a      	ldrh	r2, [r7, #2]
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000d30:	e003      	b.n	8000d3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000d32:	887b      	ldrh	r3, [r7, #2]
 8000d34:	041a      	lsls	r2, r3, #16
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	611a      	str	r2, [r3, #16]
}
 8000d3a:	bf00      	nop
 8000d3c:	370c      	adds	r7, #12
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bc80      	pop	{r7}
 8000d42:	4770      	bx	lr

08000d44 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b085      	sub	sp, #20
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	460b      	mov	r3, r1
 8000d4e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	68db      	ldr	r3, [r3, #12]
 8000d54:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000d56:	887a      	ldrh	r2, [r7, #2]
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	4013      	ands	r3, r2
 8000d5c:	041a      	lsls	r2, r3, #16
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	43d9      	mvns	r1, r3
 8000d62:	887b      	ldrh	r3, [r7, #2]
 8000d64:	400b      	ands	r3, r1
 8000d66:	431a      	orrs	r2, r3
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	611a      	str	r2, [r3, #16]
}
 8000d6c:	bf00      	nop
 8000d6e:	3714      	adds	r7, #20
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bc80      	pop	{r7}
 8000d74:	4770      	bx	lr
	...

08000d78 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b086      	sub	sp, #24
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d101      	bne.n	8000d8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d86:	2301      	movs	r3, #1
 8000d88:	e26c      	b.n	8001264 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	f003 0301 	and.w	r3, r3, #1
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	f000 8087 	beq.w	8000ea6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d98:	4b92      	ldr	r3, [pc, #584]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	f003 030c 	and.w	r3, r3, #12
 8000da0:	2b04      	cmp	r3, #4
 8000da2:	d00c      	beq.n	8000dbe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000da4:	4b8f      	ldr	r3, [pc, #572]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	f003 030c 	and.w	r3, r3, #12
 8000dac:	2b08      	cmp	r3, #8
 8000dae:	d112      	bne.n	8000dd6 <HAL_RCC_OscConfig+0x5e>
 8000db0:	4b8c      	ldr	r3, [pc, #560]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000db8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000dbc:	d10b      	bne.n	8000dd6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dbe:	4b89      	ldr	r3, [pc, #548]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d06c      	beq.n	8000ea4 <HAL_RCC_OscConfig+0x12c>
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d168      	bne.n	8000ea4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	e246      	b.n	8001264 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	685b      	ldr	r3, [r3, #4]
 8000dda:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000dde:	d106      	bne.n	8000dee <HAL_RCC_OscConfig+0x76>
 8000de0:	4b80      	ldr	r3, [pc, #512]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a7f      	ldr	r2, [pc, #508]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000de6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dea:	6013      	str	r3, [r2, #0]
 8000dec:	e02e      	b.n	8000e4c <HAL_RCC_OscConfig+0xd4>
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d10c      	bne.n	8000e10 <HAL_RCC_OscConfig+0x98>
 8000df6:	4b7b      	ldr	r3, [pc, #492]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4a7a      	ldr	r2, [pc, #488]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000dfc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e00:	6013      	str	r3, [r2, #0]
 8000e02:	4b78      	ldr	r3, [pc, #480]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4a77      	ldr	r2, [pc, #476]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000e08:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e0c:	6013      	str	r3, [r2, #0]
 8000e0e:	e01d      	b.n	8000e4c <HAL_RCC_OscConfig+0xd4>
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e18:	d10c      	bne.n	8000e34 <HAL_RCC_OscConfig+0xbc>
 8000e1a:	4b72      	ldr	r3, [pc, #456]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	4a71      	ldr	r2, [pc, #452]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000e20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e24:	6013      	str	r3, [r2, #0]
 8000e26:	4b6f      	ldr	r3, [pc, #444]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	4a6e      	ldr	r2, [pc, #440]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000e2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e30:	6013      	str	r3, [r2, #0]
 8000e32:	e00b      	b.n	8000e4c <HAL_RCC_OscConfig+0xd4>
 8000e34:	4b6b      	ldr	r3, [pc, #428]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a6a      	ldr	r2, [pc, #424]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000e3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e3e:	6013      	str	r3, [r2, #0]
 8000e40:	4b68      	ldr	r3, [pc, #416]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a67      	ldr	r2, [pc, #412]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000e46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e4a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d013      	beq.n	8000e7c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e54:	f7ff fccc 	bl	80007f0 <HAL_GetTick>
 8000e58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e5a:	e008      	b.n	8000e6e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e5c:	f7ff fcc8 	bl	80007f0 <HAL_GetTick>
 8000e60:	4602      	mov	r2, r0
 8000e62:	693b      	ldr	r3, [r7, #16]
 8000e64:	1ad3      	subs	r3, r2, r3
 8000e66:	2b64      	cmp	r3, #100	; 0x64
 8000e68:	d901      	bls.n	8000e6e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000e6a:	2303      	movs	r3, #3
 8000e6c:	e1fa      	b.n	8001264 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e6e:	4b5d      	ldr	r3, [pc, #372]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d0f0      	beq.n	8000e5c <HAL_RCC_OscConfig+0xe4>
 8000e7a:	e014      	b.n	8000ea6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e7c:	f7ff fcb8 	bl	80007f0 <HAL_GetTick>
 8000e80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e82:	e008      	b.n	8000e96 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e84:	f7ff fcb4 	bl	80007f0 <HAL_GetTick>
 8000e88:	4602      	mov	r2, r0
 8000e8a:	693b      	ldr	r3, [r7, #16]
 8000e8c:	1ad3      	subs	r3, r2, r3
 8000e8e:	2b64      	cmp	r3, #100	; 0x64
 8000e90:	d901      	bls.n	8000e96 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000e92:	2303      	movs	r3, #3
 8000e94:	e1e6      	b.n	8001264 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e96:	4b53      	ldr	r3, [pc, #332]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d1f0      	bne.n	8000e84 <HAL_RCC_OscConfig+0x10c>
 8000ea2:	e000      	b.n	8000ea6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ea4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f003 0302 	and.w	r3, r3, #2
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d063      	beq.n	8000f7a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000eb2:	4b4c      	ldr	r3, [pc, #304]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	f003 030c 	and.w	r3, r3, #12
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d00b      	beq.n	8000ed6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000ebe:	4b49      	ldr	r3, [pc, #292]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000ec0:	685b      	ldr	r3, [r3, #4]
 8000ec2:	f003 030c 	and.w	r3, r3, #12
 8000ec6:	2b08      	cmp	r3, #8
 8000ec8:	d11c      	bne.n	8000f04 <HAL_RCC_OscConfig+0x18c>
 8000eca:	4b46      	ldr	r3, [pc, #280]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d116      	bne.n	8000f04 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ed6:	4b43      	ldr	r3, [pc, #268]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	f003 0302 	and.w	r3, r3, #2
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d005      	beq.n	8000eee <HAL_RCC_OscConfig+0x176>
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	691b      	ldr	r3, [r3, #16]
 8000ee6:	2b01      	cmp	r3, #1
 8000ee8:	d001      	beq.n	8000eee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000eea:	2301      	movs	r3, #1
 8000eec:	e1ba      	b.n	8001264 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eee:	4b3d      	ldr	r3, [pc, #244]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	695b      	ldr	r3, [r3, #20]
 8000efa:	00db      	lsls	r3, r3, #3
 8000efc:	4939      	ldr	r1, [pc, #228]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000efe:	4313      	orrs	r3, r2
 8000f00:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f02:	e03a      	b.n	8000f7a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	691b      	ldr	r3, [r3, #16]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d020      	beq.n	8000f4e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f0c:	4b36      	ldr	r3, [pc, #216]	; (8000fe8 <HAL_RCC_OscConfig+0x270>)
 8000f0e:	2201      	movs	r2, #1
 8000f10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f12:	f7ff fc6d 	bl	80007f0 <HAL_GetTick>
 8000f16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f18:	e008      	b.n	8000f2c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f1a:	f7ff fc69 	bl	80007f0 <HAL_GetTick>
 8000f1e:	4602      	mov	r2, r0
 8000f20:	693b      	ldr	r3, [r7, #16]
 8000f22:	1ad3      	subs	r3, r2, r3
 8000f24:	2b02      	cmp	r3, #2
 8000f26:	d901      	bls.n	8000f2c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000f28:	2303      	movs	r3, #3
 8000f2a:	e19b      	b.n	8001264 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f2c:	4b2d      	ldr	r3, [pc, #180]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f003 0302 	and.w	r3, r3, #2
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d0f0      	beq.n	8000f1a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f38:	4b2a      	ldr	r3, [pc, #168]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	695b      	ldr	r3, [r3, #20]
 8000f44:	00db      	lsls	r3, r3, #3
 8000f46:	4927      	ldr	r1, [pc, #156]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000f48:	4313      	orrs	r3, r2
 8000f4a:	600b      	str	r3, [r1, #0]
 8000f4c:	e015      	b.n	8000f7a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f4e:	4b26      	ldr	r3, [pc, #152]	; (8000fe8 <HAL_RCC_OscConfig+0x270>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f54:	f7ff fc4c 	bl	80007f0 <HAL_GetTick>
 8000f58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f5a:	e008      	b.n	8000f6e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f5c:	f7ff fc48 	bl	80007f0 <HAL_GetTick>
 8000f60:	4602      	mov	r2, r0
 8000f62:	693b      	ldr	r3, [r7, #16]
 8000f64:	1ad3      	subs	r3, r2, r3
 8000f66:	2b02      	cmp	r3, #2
 8000f68:	d901      	bls.n	8000f6e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000f6a:	2303      	movs	r3, #3
 8000f6c:	e17a      	b.n	8001264 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f6e:	4b1d      	ldr	r3, [pc, #116]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f003 0302 	and.w	r3, r3, #2
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d1f0      	bne.n	8000f5c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f003 0308 	and.w	r3, r3, #8
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d03a      	beq.n	8000ffc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	699b      	ldr	r3, [r3, #24]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d019      	beq.n	8000fc2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f8e:	4b17      	ldr	r3, [pc, #92]	; (8000fec <HAL_RCC_OscConfig+0x274>)
 8000f90:	2201      	movs	r2, #1
 8000f92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f94:	f7ff fc2c 	bl	80007f0 <HAL_GetTick>
 8000f98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f9a:	e008      	b.n	8000fae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f9c:	f7ff fc28 	bl	80007f0 <HAL_GetTick>
 8000fa0:	4602      	mov	r2, r0
 8000fa2:	693b      	ldr	r3, [r7, #16]
 8000fa4:	1ad3      	subs	r3, r2, r3
 8000fa6:	2b02      	cmp	r3, #2
 8000fa8:	d901      	bls.n	8000fae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000faa:	2303      	movs	r3, #3
 8000fac:	e15a      	b.n	8001264 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fae:	4b0d      	ldr	r3, [pc, #52]	; (8000fe4 <HAL_RCC_OscConfig+0x26c>)
 8000fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fb2:	f003 0302 	and.w	r3, r3, #2
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d0f0      	beq.n	8000f9c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000fba:	2001      	movs	r0, #1
 8000fbc:	f000 fb08 	bl	80015d0 <RCC_Delay>
 8000fc0:	e01c      	b.n	8000ffc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000fc2:	4b0a      	ldr	r3, [pc, #40]	; (8000fec <HAL_RCC_OscConfig+0x274>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fc8:	f7ff fc12 	bl	80007f0 <HAL_GetTick>
 8000fcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fce:	e00f      	b.n	8000ff0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fd0:	f7ff fc0e 	bl	80007f0 <HAL_GetTick>
 8000fd4:	4602      	mov	r2, r0
 8000fd6:	693b      	ldr	r3, [r7, #16]
 8000fd8:	1ad3      	subs	r3, r2, r3
 8000fda:	2b02      	cmp	r3, #2
 8000fdc:	d908      	bls.n	8000ff0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000fde:	2303      	movs	r3, #3
 8000fe0:	e140      	b.n	8001264 <HAL_RCC_OscConfig+0x4ec>
 8000fe2:	bf00      	nop
 8000fe4:	40021000 	.word	0x40021000
 8000fe8:	42420000 	.word	0x42420000
 8000fec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ff0:	4b9e      	ldr	r3, [pc, #632]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 8000ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ff4:	f003 0302 	and.w	r3, r3, #2
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d1e9      	bne.n	8000fd0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f003 0304 	and.w	r3, r3, #4
 8001004:	2b00      	cmp	r3, #0
 8001006:	f000 80a6 	beq.w	8001156 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800100a:	2300      	movs	r3, #0
 800100c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800100e:	4b97      	ldr	r3, [pc, #604]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 8001010:	69db      	ldr	r3, [r3, #28]
 8001012:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001016:	2b00      	cmp	r3, #0
 8001018:	d10d      	bne.n	8001036 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800101a:	4b94      	ldr	r3, [pc, #592]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 800101c:	69db      	ldr	r3, [r3, #28]
 800101e:	4a93      	ldr	r2, [pc, #588]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 8001020:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001024:	61d3      	str	r3, [r2, #28]
 8001026:	4b91      	ldr	r3, [pc, #580]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 8001028:	69db      	ldr	r3, [r3, #28]
 800102a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800102e:	60bb      	str	r3, [r7, #8]
 8001030:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001032:	2301      	movs	r3, #1
 8001034:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001036:	4b8e      	ldr	r3, [pc, #568]	; (8001270 <HAL_RCC_OscConfig+0x4f8>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800103e:	2b00      	cmp	r3, #0
 8001040:	d118      	bne.n	8001074 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001042:	4b8b      	ldr	r3, [pc, #556]	; (8001270 <HAL_RCC_OscConfig+0x4f8>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a8a      	ldr	r2, [pc, #552]	; (8001270 <HAL_RCC_OscConfig+0x4f8>)
 8001048:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800104c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800104e:	f7ff fbcf 	bl	80007f0 <HAL_GetTick>
 8001052:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001054:	e008      	b.n	8001068 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001056:	f7ff fbcb 	bl	80007f0 <HAL_GetTick>
 800105a:	4602      	mov	r2, r0
 800105c:	693b      	ldr	r3, [r7, #16]
 800105e:	1ad3      	subs	r3, r2, r3
 8001060:	2b64      	cmp	r3, #100	; 0x64
 8001062:	d901      	bls.n	8001068 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001064:	2303      	movs	r3, #3
 8001066:	e0fd      	b.n	8001264 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001068:	4b81      	ldr	r3, [pc, #516]	; (8001270 <HAL_RCC_OscConfig+0x4f8>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001070:	2b00      	cmp	r3, #0
 8001072:	d0f0      	beq.n	8001056 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	68db      	ldr	r3, [r3, #12]
 8001078:	2b01      	cmp	r3, #1
 800107a:	d106      	bne.n	800108a <HAL_RCC_OscConfig+0x312>
 800107c:	4b7b      	ldr	r3, [pc, #492]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 800107e:	6a1b      	ldr	r3, [r3, #32]
 8001080:	4a7a      	ldr	r2, [pc, #488]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 8001082:	f043 0301 	orr.w	r3, r3, #1
 8001086:	6213      	str	r3, [r2, #32]
 8001088:	e02d      	b.n	80010e6 <HAL_RCC_OscConfig+0x36e>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	68db      	ldr	r3, [r3, #12]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d10c      	bne.n	80010ac <HAL_RCC_OscConfig+0x334>
 8001092:	4b76      	ldr	r3, [pc, #472]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 8001094:	6a1b      	ldr	r3, [r3, #32]
 8001096:	4a75      	ldr	r2, [pc, #468]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 8001098:	f023 0301 	bic.w	r3, r3, #1
 800109c:	6213      	str	r3, [r2, #32]
 800109e:	4b73      	ldr	r3, [pc, #460]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 80010a0:	6a1b      	ldr	r3, [r3, #32]
 80010a2:	4a72      	ldr	r2, [pc, #456]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 80010a4:	f023 0304 	bic.w	r3, r3, #4
 80010a8:	6213      	str	r3, [r2, #32]
 80010aa:	e01c      	b.n	80010e6 <HAL_RCC_OscConfig+0x36e>
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	68db      	ldr	r3, [r3, #12]
 80010b0:	2b05      	cmp	r3, #5
 80010b2:	d10c      	bne.n	80010ce <HAL_RCC_OscConfig+0x356>
 80010b4:	4b6d      	ldr	r3, [pc, #436]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 80010b6:	6a1b      	ldr	r3, [r3, #32]
 80010b8:	4a6c      	ldr	r2, [pc, #432]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 80010ba:	f043 0304 	orr.w	r3, r3, #4
 80010be:	6213      	str	r3, [r2, #32]
 80010c0:	4b6a      	ldr	r3, [pc, #424]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 80010c2:	6a1b      	ldr	r3, [r3, #32]
 80010c4:	4a69      	ldr	r2, [pc, #420]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 80010c6:	f043 0301 	orr.w	r3, r3, #1
 80010ca:	6213      	str	r3, [r2, #32]
 80010cc:	e00b      	b.n	80010e6 <HAL_RCC_OscConfig+0x36e>
 80010ce:	4b67      	ldr	r3, [pc, #412]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 80010d0:	6a1b      	ldr	r3, [r3, #32]
 80010d2:	4a66      	ldr	r2, [pc, #408]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 80010d4:	f023 0301 	bic.w	r3, r3, #1
 80010d8:	6213      	str	r3, [r2, #32]
 80010da:	4b64      	ldr	r3, [pc, #400]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 80010dc:	6a1b      	ldr	r3, [r3, #32]
 80010de:	4a63      	ldr	r2, [pc, #396]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 80010e0:	f023 0304 	bic.w	r3, r3, #4
 80010e4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	68db      	ldr	r3, [r3, #12]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d015      	beq.n	800111a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010ee:	f7ff fb7f 	bl	80007f0 <HAL_GetTick>
 80010f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010f4:	e00a      	b.n	800110c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010f6:	f7ff fb7b 	bl	80007f0 <HAL_GetTick>
 80010fa:	4602      	mov	r2, r0
 80010fc:	693b      	ldr	r3, [r7, #16]
 80010fe:	1ad3      	subs	r3, r2, r3
 8001100:	f241 3288 	movw	r2, #5000	; 0x1388
 8001104:	4293      	cmp	r3, r2
 8001106:	d901      	bls.n	800110c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001108:	2303      	movs	r3, #3
 800110a:	e0ab      	b.n	8001264 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800110c:	4b57      	ldr	r3, [pc, #348]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 800110e:	6a1b      	ldr	r3, [r3, #32]
 8001110:	f003 0302 	and.w	r3, r3, #2
 8001114:	2b00      	cmp	r3, #0
 8001116:	d0ee      	beq.n	80010f6 <HAL_RCC_OscConfig+0x37e>
 8001118:	e014      	b.n	8001144 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800111a:	f7ff fb69 	bl	80007f0 <HAL_GetTick>
 800111e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001120:	e00a      	b.n	8001138 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001122:	f7ff fb65 	bl	80007f0 <HAL_GetTick>
 8001126:	4602      	mov	r2, r0
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	1ad3      	subs	r3, r2, r3
 800112c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001130:	4293      	cmp	r3, r2
 8001132:	d901      	bls.n	8001138 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001134:	2303      	movs	r3, #3
 8001136:	e095      	b.n	8001264 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001138:	4b4c      	ldr	r3, [pc, #304]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 800113a:	6a1b      	ldr	r3, [r3, #32]
 800113c:	f003 0302 	and.w	r3, r3, #2
 8001140:	2b00      	cmp	r3, #0
 8001142:	d1ee      	bne.n	8001122 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001144:	7dfb      	ldrb	r3, [r7, #23]
 8001146:	2b01      	cmp	r3, #1
 8001148:	d105      	bne.n	8001156 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800114a:	4b48      	ldr	r3, [pc, #288]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 800114c:	69db      	ldr	r3, [r3, #28]
 800114e:	4a47      	ldr	r2, [pc, #284]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 8001150:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001154:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	69db      	ldr	r3, [r3, #28]
 800115a:	2b00      	cmp	r3, #0
 800115c:	f000 8081 	beq.w	8001262 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001160:	4b42      	ldr	r3, [pc, #264]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f003 030c 	and.w	r3, r3, #12
 8001168:	2b08      	cmp	r3, #8
 800116a:	d061      	beq.n	8001230 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	69db      	ldr	r3, [r3, #28]
 8001170:	2b02      	cmp	r3, #2
 8001172:	d146      	bne.n	8001202 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001174:	4b3f      	ldr	r3, [pc, #252]	; (8001274 <HAL_RCC_OscConfig+0x4fc>)
 8001176:	2200      	movs	r2, #0
 8001178:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800117a:	f7ff fb39 	bl	80007f0 <HAL_GetTick>
 800117e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001180:	e008      	b.n	8001194 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001182:	f7ff fb35 	bl	80007f0 <HAL_GetTick>
 8001186:	4602      	mov	r2, r0
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	1ad3      	subs	r3, r2, r3
 800118c:	2b02      	cmp	r3, #2
 800118e:	d901      	bls.n	8001194 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001190:	2303      	movs	r3, #3
 8001192:	e067      	b.n	8001264 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001194:	4b35      	ldr	r3, [pc, #212]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800119c:	2b00      	cmp	r3, #0
 800119e:	d1f0      	bne.n	8001182 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6a1b      	ldr	r3, [r3, #32]
 80011a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011a8:	d108      	bne.n	80011bc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80011aa:	4b30      	ldr	r3, [pc, #192]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	492d      	ldr	r1, [pc, #180]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 80011b8:	4313      	orrs	r3, r2
 80011ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80011bc:	4b2b      	ldr	r3, [pc, #172]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6a19      	ldr	r1, [r3, #32]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011cc:	430b      	orrs	r3, r1
 80011ce:	4927      	ldr	r1, [pc, #156]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 80011d0:	4313      	orrs	r3, r2
 80011d2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80011d4:	4b27      	ldr	r3, [pc, #156]	; (8001274 <HAL_RCC_OscConfig+0x4fc>)
 80011d6:	2201      	movs	r2, #1
 80011d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011da:	f7ff fb09 	bl	80007f0 <HAL_GetTick>
 80011de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011e0:	e008      	b.n	80011f4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011e2:	f7ff fb05 	bl	80007f0 <HAL_GetTick>
 80011e6:	4602      	mov	r2, r0
 80011e8:	693b      	ldr	r3, [r7, #16]
 80011ea:	1ad3      	subs	r3, r2, r3
 80011ec:	2b02      	cmp	r3, #2
 80011ee:	d901      	bls.n	80011f4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80011f0:	2303      	movs	r3, #3
 80011f2:	e037      	b.n	8001264 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011f4:	4b1d      	ldr	r3, [pc, #116]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d0f0      	beq.n	80011e2 <HAL_RCC_OscConfig+0x46a>
 8001200:	e02f      	b.n	8001262 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001202:	4b1c      	ldr	r3, [pc, #112]	; (8001274 <HAL_RCC_OscConfig+0x4fc>)
 8001204:	2200      	movs	r2, #0
 8001206:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001208:	f7ff faf2 	bl	80007f0 <HAL_GetTick>
 800120c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800120e:	e008      	b.n	8001222 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001210:	f7ff faee 	bl	80007f0 <HAL_GetTick>
 8001214:	4602      	mov	r2, r0
 8001216:	693b      	ldr	r3, [r7, #16]
 8001218:	1ad3      	subs	r3, r2, r3
 800121a:	2b02      	cmp	r3, #2
 800121c:	d901      	bls.n	8001222 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800121e:	2303      	movs	r3, #3
 8001220:	e020      	b.n	8001264 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001222:	4b12      	ldr	r3, [pc, #72]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800122a:	2b00      	cmp	r3, #0
 800122c:	d1f0      	bne.n	8001210 <HAL_RCC_OscConfig+0x498>
 800122e:	e018      	b.n	8001262 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	69db      	ldr	r3, [r3, #28]
 8001234:	2b01      	cmp	r3, #1
 8001236:	d101      	bne.n	800123c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001238:	2301      	movs	r3, #1
 800123a:	e013      	b.n	8001264 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800123c:	4b0b      	ldr	r3, [pc, #44]	; (800126c <HAL_RCC_OscConfig+0x4f4>)
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6a1b      	ldr	r3, [r3, #32]
 800124c:	429a      	cmp	r2, r3
 800124e:	d106      	bne.n	800125e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800125a:	429a      	cmp	r2, r3
 800125c:	d001      	beq.n	8001262 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800125e:	2301      	movs	r3, #1
 8001260:	e000      	b.n	8001264 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001262:	2300      	movs	r3, #0
}
 8001264:	4618      	mov	r0, r3
 8001266:	3718      	adds	r7, #24
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	40021000 	.word	0x40021000
 8001270:	40007000 	.word	0x40007000
 8001274:	42420060 	.word	0x42420060

08001278 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
 8001280:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d101      	bne.n	800128c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001288:	2301      	movs	r3, #1
 800128a:	e0d0      	b.n	800142e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800128c:	4b6a      	ldr	r3, [pc, #424]	; (8001438 <HAL_RCC_ClockConfig+0x1c0>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f003 0307 	and.w	r3, r3, #7
 8001294:	683a      	ldr	r2, [r7, #0]
 8001296:	429a      	cmp	r2, r3
 8001298:	d910      	bls.n	80012bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800129a:	4b67      	ldr	r3, [pc, #412]	; (8001438 <HAL_RCC_ClockConfig+0x1c0>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f023 0207 	bic.w	r2, r3, #7
 80012a2:	4965      	ldr	r1, [pc, #404]	; (8001438 <HAL_RCC_ClockConfig+0x1c0>)
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	4313      	orrs	r3, r2
 80012a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012aa:	4b63      	ldr	r3, [pc, #396]	; (8001438 <HAL_RCC_ClockConfig+0x1c0>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f003 0307 	and.w	r3, r3, #7
 80012b2:	683a      	ldr	r2, [r7, #0]
 80012b4:	429a      	cmp	r2, r3
 80012b6:	d001      	beq.n	80012bc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80012b8:	2301      	movs	r3, #1
 80012ba:	e0b8      	b.n	800142e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f003 0302 	and.w	r3, r3, #2
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d020      	beq.n	800130a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f003 0304 	and.w	r3, r3, #4
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d005      	beq.n	80012e0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80012d4:	4b59      	ldr	r3, [pc, #356]	; (800143c <HAL_RCC_ClockConfig+0x1c4>)
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	4a58      	ldr	r2, [pc, #352]	; (800143c <HAL_RCC_ClockConfig+0x1c4>)
 80012da:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80012de:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f003 0308 	and.w	r3, r3, #8
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d005      	beq.n	80012f8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80012ec:	4b53      	ldr	r3, [pc, #332]	; (800143c <HAL_RCC_ClockConfig+0x1c4>)
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	4a52      	ldr	r2, [pc, #328]	; (800143c <HAL_RCC_ClockConfig+0x1c4>)
 80012f2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80012f6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012f8:	4b50      	ldr	r3, [pc, #320]	; (800143c <HAL_RCC_ClockConfig+0x1c4>)
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	689b      	ldr	r3, [r3, #8]
 8001304:	494d      	ldr	r1, [pc, #308]	; (800143c <HAL_RCC_ClockConfig+0x1c4>)
 8001306:	4313      	orrs	r3, r2
 8001308:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f003 0301 	and.w	r3, r3, #1
 8001312:	2b00      	cmp	r3, #0
 8001314:	d040      	beq.n	8001398 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	2b01      	cmp	r3, #1
 800131c:	d107      	bne.n	800132e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800131e:	4b47      	ldr	r3, [pc, #284]	; (800143c <HAL_RCC_ClockConfig+0x1c4>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001326:	2b00      	cmp	r3, #0
 8001328:	d115      	bne.n	8001356 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800132a:	2301      	movs	r3, #1
 800132c:	e07f      	b.n	800142e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	2b02      	cmp	r3, #2
 8001334:	d107      	bne.n	8001346 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001336:	4b41      	ldr	r3, [pc, #260]	; (800143c <HAL_RCC_ClockConfig+0x1c4>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800133e:	2b00      	cmp	r3, #0
 8001340:	d109      	bne.n	8001356 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001342:	2301      	movs	r3, #1
 8001344:	e073      	b.n	800142e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001346:	4b3d      	ldr	r3, [pc, #244]	; (800143c <HAL_RCC_ClockConfig+0x1c4>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f003 0302 	and.w	r3, r3, #2
 800134e:	2b00      	cmp	r3, #0
 8001350:	d101      	bne.n	8001356 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	e06b      	b.n	800142e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001356:	4b39      	ldr	r3, [pc, #228]	; (800143c <HAL_RCC_ClockConfig+0x1c4>)
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	f023 0203 	bic.w	r2, r3, #3
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	4936      	ldr	r1, [pc, #216]	; (800143c <HAL_RCC_ClockConfig+0x1c4>)
 8001364:	4313      	orrs	r3, r2
 8001366:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001368:	f7ff fa42 	bl	80007f0 <HAL_GetTick>
 800136c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800136e:	e00a      	b.n	8001386 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001370:	f7ff fa3e 	bl	80007f0 <HAL_GetTick>
 8001374:	4602      	mov	r2, r0
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	1ad3      	subs	r3, r2, r3
 800137a:	f241 3288 	movw	r2, #5000	; 0x1388
 800137e:	4293      	cmp	r3, r2
 8001380:	d901      	bls.n	8001386 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001382:	2303      	movs	r3, #3
 8001384:	e053      	b.n	800142e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001386:	4b2d      	ldr	r3, [pc, #180]	; (800143c <HAL_RCC_ClockConfig+0x1c4>)
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	f003 020c 	and.w	r2, r3, #12
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	009b      	lsls	r3, r3, #2
 8001394:	429a      	cmp	r2, r3
 8001396:	d1eb      	bne.n	8001370 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001398:	4b27      	ldr	r3, [pc, #156]	; (8001438 <HAL_RCC_ClockConfig+0x1c0>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f003 0307 	and.w	r3, r3, #7
 80013a0:	683a      	ldr	r2, [r7, #0]
 80013a2:	429a      	cmp	r2, r3
 80013a4:	d210      	bcs.n	80013c8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013a6:	4b24      	ldr	r3, [pc, #144]	; (8001438 <HAL_RCC_ClockConfig+0x1c0>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f023 0207 	bic.w	r2, r3, #7
 80013ae:	4922      	ldr	r1, [pc, #136]	; (8001438 <HAL_RCC_ClockConfig+0x1c0>)
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	4313      	orrs	r3, r2
 80013b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013b6:	4b20      	ldr	r3, [pc, #128]	; (8001438 <HAL_RCC_ClockConfig+0x1c0>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f003 0307 	and.w	r3, r3, #7
 80013be:	683a      	ldr	r2, [r7, #0]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d001      	beq.n	80013c8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80013c4:	2301      	movs	r3, #1
 80013c6:	e032      	b.n	800142e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f003 0304 	and.w	r3, r3, #4
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d008      	beq.n	80013e6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013d4:	4b19      	ldr	r3, [pc, #100]	; (800143c <HAL_RCC_ClockConfig+0x1c4>)
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	68db      	ldr	r3, [r3, #12]
 80013e0:	4916      	ldr	r1, [pc, #88]	; (800143c <HAL_RCC_ClockConfig+0x1c4>)
 80013e2:	4313      	orrs	r3, r2
 80013e4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f003 0308 	and.w	r3, r3, #8
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d009      	beq.n	8001406 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80013f2:	4b12      	ldr	r3, [pc, #72]	; (800143c <HAL_RCC_ClockConfig+0x1c4>)
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	691b      	ldr	r3, [r3, #16]
 80013fe:	00db      	lsls	r3, r3, #3
 8001400:	490e      	ldr	r1, [pc, #56]	; (800143c <HAL_RCC_ClockConfig+0x1c4>)
 8001402:	4313      	orrs	r3, r2
 8001404:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001406:	f000 f821 	bl	800144c <HAL_RCC_GetSysClockFreq>
 800140a:	4602      	mov	r2, r0
 800140c:	4b0b      	ldr	r3, [pc, #44]	; (800143c <HAL_RCC_ClockConfig+0x1c4>)
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	091b      	lsrs	r3, r3, #4
 8001412:	f003 030f 	and.w	r3, r3, #15
 8001416:	490a      	ldr	r1, [pc, #40]	; (8001440 <HAL_RCC_ClockConfig+0x1c8>)
 8001418:	5ccb      	ldrb	r3, [r1, r3]
 800141a:	fa22 f303 	lsr.w	r3, r2, r3
 800141e:	4a09      	ldr	r2, [pc, #36]	; (8001444 <HAL_RCC_ClockConfig+0x1cc>)
 8001420:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001422:	4b09      	ldr	r3, [pc, #36]	; (8001448 <HAL_RCC_ClockConfig+0x1d0>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4618      	mov	r0, r3
 8001428:	f7ff f916 	bl	8000658 <HAL_InitTick>

  return HAL_OK;
 800142c:	2300      	movs	r3, #0
}
 800142e:	4618      	mov	r0, r3
 8001430:	3710      	adds	r7, #16
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	40022000 	.word	0x40022000
 800143c:	40021000 	.word	0x40021000
 8001440:	08003bb4 	.word	0x08003bb4
 8001444:	20000000 	.word	0x20000000
 8001448:	20000004 	.word	0x20000004

0800144c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800144c:	b490      	push	{r4, r7}
 800144e:	b08a      	sub	sp, #40	; 0x28
 8001450:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001452:	4b2a      	ldr	r3, [pc, #168]	; (80014fc <HAL_RCC_GetSysClockFreq+0xb0>)
 8001454:	1d3c      	adds	r4, r7, #4
 8001456:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001458:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800145c:	f240 2301 	movw	r3, #513	; 0x201
 8001460:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001462:	2300      	movs	r3, #0
 8001464:	61fb      	str	r3, [r7, #28]
 8001466:	2300      	movs	r3, #0
 8001468:	61bb      	str	r3, [r7, #24]
 800146a:	2300      	movs	r3, #0
 800146c:	627b      	str	r3, [r7, #36]	; 0x24
 800146e:	2300      	movs	r3, #0
 8001470:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001472:	2300      	movs	r3, #0
 8001474:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001476:	4b22      	ldr	r3, [pc, #136]	; (8001500 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800147c:	69fb      	ldr	r3, [r7, #28]
 800147e:	f003 030c 	and.w	r3, r3, #12
 8001482:	2b04      	cmp	r3, #4
 8001484:	d002      	beq.n	800148c <HAL_RCC_GetSysClockFreq+0x40>
 8001486:	2b08      	cmp	r3, #8
 8001488:	d003      	beq.n	8001492 <HAL_RCC_GetSysClockFreq+0x46>
 800148a:	e02d      	b.n	80014e8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800148c:	4b1d      	ldr	r3, [pc, #116]	; (8001504 <HAL_RCC_GetSysClockFreq+0xb8>)
 800148e:	623b      	str	r3, [r7, #32]
      break;
 8001490:	e02d      	b.n	80014ee <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	0c9b      	lsrs	r3, r3, #18
 8001496:	f003 030f 	and.w	r3, r3, #15
 800149a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800149e:	4413      	add	r3, r2
 80014a0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80014a4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d013      	beq.n	80014d8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80014b0:	4b13      	ldr	r3, [pc, #76]	; (8001500 <HAL_RCC_GetSysClockFreq+0xb4>)
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	0c5b      	lsrs	r3, r3, #17
 80014b6:	f003 0301 	and.w	r3, r3, #1
 80014ba:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80014be:	4413      	add	r3, r2
 80014c0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80014c4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	4a0e      	ldr	r2, [pc, #56]	; (8001504 <HAL_RCC_GetSysClockFreq+0xb8>)
 80014ca:	fb02 f203 	mul.w	r2, r2, r3
 80014ce:	69bb      	ldr	r3, [r7, #24]
 80014d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80014d4:	627b      	str	r3, [r7, #36]	; 0x24
 80014d6:	e004      	b.n	80014e2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	4a0b      	ldr	r2, [pc, #44]	; (8001508 <HAL_RCC_GetSysClockFreq+0xbc>)
 80014dc:	fb02 f303 	mul.w	r3, r2, r3
 80014e0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80014e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014e4:	623b      	str	r3, [r7, #32]
      break;
 80014e6:	e002      	b.n	80014ee <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80014e8:	4b06      	ldr	r3, [pc, #24]	; (8001504 <HAL_RCC_GetSysClockFreq+0xb8>)
 80014ea:	623b      	str	r3, [r7, #32]
      break;
 80014ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80014ee:	6a3b      	ldr	r3, [r7, #32]
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	3728      	adds	r7, #40	; 0x28
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bc90      	pop	{r4, r7}
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	08003b40 	.word	0x08003b40
 8001500:	40021000 	.word	0x40021000
 8001504:	007a1200 	.word	0x007a1200
 8001508:	003d0900 	.word	0x003d0900

0800150c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001510:	4b02      	ldr	r3, [pc, #8]	; (800151c <HAL_RCC_GetHCLKFreq+0x10>)
 8001512:	681b      	ldr	r3, [r3, #0]
}
 8001514:	4618      	mov	r0, r3
 8001516:	46bd      	mov	sp, r7
 8001518:	bc80      	pop	{r7}
 800151a:	4770      	bx	lr
 800151c:	20000000 	.word	0x20000000

08001520 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001524:	f7ff fff2 	bl	800150c <HAL_RCC_GetHCLKFreq>
 8001528:	4602      	mov	r2, r0
 800152a:	4b05      	ldr	r3, [pc, #20]	; (8001540 <HAL_RCC_GetPCLK1Freq+0x20>)
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	0a1b      	lsrs	r3, r3, #8
 8001530:	f003 0307 	and.w	r3, r3, #7
 8001534:	4903      	ldr	r1, [pc, #12]	; (8001544 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001536:	5ccb      	ldrb	r3, [r1, r3]
 8001538:	fa22 f303 	lsr.w	r3, r2, r3
}
 800153c:	4618      	mov	r0, r3
 800153e:	bd80      	pop	{r7, pc}
 8001540:	40021000 	.word	0x40021000
 8001544:	08003bc4 	.word	0x08003bc4

08001548 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800154c:	f7ff ffde 	bl	800150c <HAL_RCC_GetHCLKFreq>
 8001550:	4602      	mov	r2, r0
 8001552:	4b05      	ldr	r3, [pc, #20]	; (8001568 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	0adb      	lsrs	r3, r3, #11
 8001558:	f003 0307 	and.w	r3, r3, #7
 800155c:	4903      	ldr	r1, [pc, #12]	; (800156c <HAL_RCC_GetPCLK2Freq+0x24>)
 800155e:	5ccb      	ldrb	r3, [r1, r3]
 8001560:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001564:	4618      	mov	r0, r3
 8001566:	bd80      	pop	{r7, pc}
 8001568:	40021000 	.word	0x40021000
 800156c:	08003bc4 	.word	0x08003bc4

08001570 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	220f      	movs	r2, #15
 800157e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001580:	4b11      	ldr	r3, [pc, #68]	; (80015c8 <HAL_RCC_GetClockConfig+0x58>)
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	f003 0203 	and.w	r2, r3, #3
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800158c:	4b0e      	ldr	r3, [pc, #56]	; (80015c8 <HAL_RCC_GetClockConfig+0x58>)
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001598:	4b0b      	ldr	r3, [pc, #44]	; (80015c8 <HAL_RCC_GetClockConfig+0x58>)
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80015a4:	4b08      	ldr	r3, [pc, #32]	; (80015c8 <HAL_RCC_GetClockConfig+0x58>)
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	08db      	lsrs	r3, r3, #3
 80015aa:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80015b2:	4b06      	ldr	r3, [pc, #24]	; (80015cc <HAL_RCC_GetClockConfig+0x5c>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f003 0207 	and.w	r2, r3, #7
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80015be:	bf00      	nop
 80015c0:	370c      	adds	r7, #12
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bc80      	pop	{r7}
 80015c6:	4770      	bx	lr
 80015c8:	40021000 	.word	0x40021000
 80015cc:	40022000 	.word	0x40022000

080015d0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b085      	sub	sp, #20
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80015d8:	4b0a      	ldr	r3, [pc, #40]	; (8001604 <RCC_Delay+0x34>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a0a      	ldr	r2, [pc, #40]	; (8001608 <RCC_Delay+0x38>)
 80015de:	fba2 2303 	umull	r2, r3, r2, r3
 80015e2:	0a5b      	lsrs	r3, r3, #9
 80015e4:	687a      	ldr	r2, [r7, #4]
 80015e6:	fb02 f303 	mul.w	r3, r2, r3
 80015ea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80015ec:	bf00      	nop
  }
  while (Delay --);
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	1e5a      	subs	r2, r3, #1
 80015f2:	60fa      	str	r2, [r7, #12]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d1f9      	bne.n	80015ec <RCC_Delay+0x1c>
}
 80015f8:	bf00      	nop
 80015fa:	bf00      	nop
 80015fc:	3714      	adds	r7, #20
 80015fe:	46bd      	mov	sp, r7
 8001600:	bc80      	pop	{r7}
 8001602:	4770      	bx	lr
 8001604:	20000000 	.word	0x20000000
 8001608:	10624dd3 	.word	0x10624dd3

0800160c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d101      	bne.n	800161e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e076      	b.n	800170c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001622:	2b00      	cmp	r3, #0
 8001624:	d108      	bne.n	8001638 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800162e:	d009      	beq.n	8001644 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2200      	movs	r2, #0
 8001634:	61da      	str	r2, [r3, #28]
 8001636:	e005      	b.n	8001644 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2200      	movs	r2, #0
 800163c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2200      	movs	r2, #0
 8001642:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2200      	movs	r2, #0
 8001648:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001650:	b2db      	uxtb	r3, r3
 8001652:	2b00      	cmp	r3, #0
 8001654:	d106      	bne.n	8001664 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2200      	movs	r2, #0
 800165a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800165e:	6878      	ldr	r0, [r7, #4]
 8001660:	f7fe ff64 	bl	800052c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2202      	movs	r2, #2
 8001668:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	681a      	ldr	r2, [r3, #0]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800167a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800168c:	431a      	orrs	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	68db      	ldr	r3, [r3, #12]
 8001692:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001696:	431a      	orrs	r2, r3
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	691b      	ldr	r3, [r3, #16]
 800169c:	f003 0302 	and.w	r3, r3, #2
 80016a0:	431a      	orrs	r2, r3
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	695b      	ldr	r3, [r3, #20]
 80016a6:	f003 0301 	and.w	r3, r3, #1
 80016aa:	431a      	orrs	r2, r3
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	699b      	ldr	r3, [r3, #24]
 80016b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80016b4:	431a      	orrs	r2, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	69db      	ldr	r3, [r3, #28]
 80016ba:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80016be:	431a      	orrs	r2, r3
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6a1b      	ldr	r3, [r3, #32]
 80016c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016c8:	ea42 0103 	orr.w	r1, r2, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016d0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	430a      	orrs	r2, r1
 80016da:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	699b      	ldr	r3, [r3, #24]
 80016e0:	0c1a      	lsrs	r2, r3, #16
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f002 0204 	and.w	r2, r2, #4
 80016ea:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	69da      	ldr	r2, [r3, #28]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80016fa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2200      	movs	r2, #0
 8001700:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2201      	movs	r2, #1
 8001706:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800170a:	2300      	movs	r3, #0
}
 800170c:	4618      	mov	r0, r3
 800170e:	3708      	adds	r7, #8
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}

08001714 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b088      	sub	sp, #32
 8001718:	af00      	add	r7, sp, #0
 800171a:	60f8      	str	r0, [r7, #12]
 800171c:	60b9      	str	r1, [r7, #8]
 800171e:	603b      	str	r3, [r7, #0]
 8001720:	4613      	mov	r3, r2
 8001722:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001724:	2300      	movs	r3, #0
 8001726:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800172e:	2b01      	cmp	r3, #1
 8001730:	d101      	bne.n	8001736 <HAL_SPI_Transmit+0x22>
 8001732:	2302      	movs	r3, #2
 8001734:	e126      	b.n	8001984 <HAL_SPI_Transmit+0x270>
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	2201      	movs	r2, #1
 800173a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800173e:	f7ff f857 	bl	80007f0 <HAL_GetTick>
 8001742:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8001744:	88fb      	ldrh	r3, [r7, #6]
 8001746:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800174e:	b2db      	uxtb	r3, r3
 8001750:	2b01      	cmp	r3, #1
 8001752:	d002      	beq.n	800175a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8001754:	2302      	movs	r3, #2
 8001756:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001758:	e10b      	b.n	8001972 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800175a:	68bb      	ldr	r3, [r7, #8]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d002      	beq.n	8001766 <HAL_SPI_Transmit+0x52>
 8001760:	88fb      	ldrh	r3, [r7, #6]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d102      	bne.n	800176c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8001766:	2301      	movs	r3, #1
 8001768:	77fb      	strb	r3, [r7, #31]
    goto error;
 800176a:	e102      	b.n	8001972 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	2203      	movs	r2, #3
 8001770:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	2200      	movs	r2, #0
 8001778:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	68ba      	ldr	r2, [r7, #8]
 800177e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	88fa      	ldrh	r2, [r7, #6]
 8001784:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	88fa      	ldrh	r2, [r7, #6]
 800178a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	2200      	movs	r2, #0
 8001790:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	2200      	movs	r2, #0
 8001796:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	2200      	movs	r2, #0
 800179c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	2200      	movs	r2, #0
 80017a2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	2200      	movs	r2, #0
 80017a8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	689b      	ldr	r3, [r3, #8]
 80017ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80017b2:	d10f      	bne.n	80017d4 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80017c2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	681a      	ldr	r2, [r3, #0]
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80017d2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017de:	2b40      	cmp	r3, #64	; 0x40
 80017e0:	d007      	beq.n	80017f2 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80017f0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	68db      	ldr	r3, [r3, #12]
 80017f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80017fa:	d14b      	bne.n	8001894 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d002      	beq.n	800180a <HAL_SPI_Transmit+0xf6>
 8001804:	8afb      	ldrh	r3, [r7, #22]
 8001806:	2b01      	cmp	r3, #1
 8001808:	d13e      	bne.n	8001888 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180e:	881a      	ldrh	r2, [r3, #0]
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	1c9a      	adds	r2, r3, #2
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001824:	b29b      	uxth	r3, r3
 8001826:	3b01      	subs	r3, #1
 8001828:	b29a      	uxth	r2, r3
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800182e:	e02b      	b.n	8001888 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	689b      	ldr	r3, [r3, #8]
 8001836:	f003 0302 	and.w	r3, r3, #2
 800183a:	2b02      	cmp	r3, #2
 800183c:	d112      	bne.n	8001864 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001842:	881a      	ldrh	r2, [r3, #0]
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184e:	1c9a      	adds	r2, r3, #2
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001858:	b29b      	uxth	r3, r3
 800185a:	3b01      	subs	r3, #1
 800185c:	b29a      	uxth	r2, r3
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	86da      	strh	r2, [r3, #54]	; 0x36
 8001862:	e011      	b.n	8001888 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001864:	f7fe ffc4 	bl	80007f0 <HAL_GetTick>
 8001868:	4602      	mov	r2, r0
 800186a:	69bb      	ldr	r3, [r7, #24]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	683a      	ldr	r2, [r7, #0]
 8001870:	429a      	cmp	r2, r3
 8001872:	d803      	bhi.n	800187c <HAL_SPI_Transmit+0x168>
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	f1b3 3fff 	cmp.w	r3, #4294967295
 800187a:	d102      	bne.n	8001882 <HAL_SPI_Transmit+0x16e>
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d102      	bne.n	8001888 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8001882:	2303      	movs	r3, #3
 8001884:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001886:	e074      	b.n	8001972 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800188c:	b29b      	uxth	r3, r3
 800188e:	2b00      	cmp	r3, #0
 8001890:	d1ce      	bne.n	8001830 <HAL_SPI_Transmit+0x11c>
 8001892:	e04c      	b.n	800192e <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d002      	beq.n	80018a2 <HAL_SPI_Transmit+0x18e>
 800189c:	8afb      	ldrh	r3, [r7, #22]
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d140      	bne.n	8001924 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	330c      	adds	r3, #12
 80018ac:	7812      	ldrb	r2, [r2, #0]
 80018ae:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b4:	1c5a      	adds	r2, r3, #1
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80018be:	b29b      	uxth	r3, r3
 80018c0:	3b01      	subs	r3, #1
 80018c2:	b29a      	uxth	r2, r3
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80018c8:	e02c      	b.n	8001924 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	f003 0302 	and.w	r3, r3, #2
 80018d4:	2b02      	cmp	r3, #2
 80018d6:	d113      	bne.n	8001900 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	330c      	adds	r3, #12
 80018e2:	7812      	ldrb	r2, [r2, #0]
 80018e4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ea:	1c5a      	adds	r2, r3, #1
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80018f4:	b29b      	uxth	r3, r3
 80018f6:	3b01      	subs	r3, #1
 80018f8:	b29a      	uxth	r2, r3
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	86da      	strh	r2, [r3, #54]	; 0x36
 80018fe:	e011      	b.n	8001924 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001900:	f7fe ff76 	bl	80007f0 <HAL_GetTick>
 8001904:	4602      	mov	r2, r0
 8001906:	69bb      	ldr	r3, [r7, #24]
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	683a      	ldr	r2, [r7, #0]
 800190c:	429a      	cmp	r2, r3
 800190e:	d803      	bhi.n	8001918 <HAL_SPI_Transmit+0x204>
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001916:	d102      	bne.n	800191e <HAL_SPI_Transmit+0x20a>
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d102      	bne.n	8001924 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800191e:	2303      	movs	r3, #3
 8001920:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001922:	e026      	b.n	8001972 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001928:	b29b      	uxth	r3, r3
 800192a:	2b00      	cmp	r3, #0
 800192c:	d1cd      	bne.n	80018ca <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800192e:	69ba      	ldr	r2, [r7, #24]
 8001930:	6839      	ldr	r1, [r7, #0]
 8001932:	68f8      	ldr	r0, [r7, #12]
 8001934:	f000 f8c0 	bl	8001ab8 <SPI_EndRxTxTransaction>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d002      	beq.n	8001944 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	2220      	movs	r2, #32
 8001942:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	689b      	ldr	r3, [r3, #8]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d10a      	bne.n	8001962 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800194c:	2300      	movs	r3, #0
 800194e:	613b      	str	r3, [r7, #16]
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	68db      	ldr	r3, [r3, #12]
 8001956:	613b      	str	r3, [r7, #16]
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	613b      	str	r3, [r7, #16]
 8001960:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001966:	2b00      	cmp	r3, #0
 8001968:	d002      	beq.n	8001970 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	77fb      	strb	r3, [r7, #31]
 800196e:	e000      	b.n	8001972 <HAL_SPI_Transmit+0x25e>
  }

error:
 8001970:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	2201      	movs	r2, #1
 8001976:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	2200      	movs	r2, #0
 800197e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001982:	7ffb      	ldrb	r3, [r7, #31]
}
 8001984:	4618      	mov	r0, r3
 8001986:	3720      	adds	r7, #32
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}

0800198c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800199a:	b2db      	uxtb	r3, r3
}
 800199c:	4618      	mov	r0, r3
 800199e:	370c      	adds	r7, #12
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bc80      	pop	{r7}
 80019a4:	4770      	bx	lr
	...

080019a8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b088      	sub	sp, #32
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	60f8      	str	r0, [r7, #12]
 80019b0:	60b9      	str	r1, [r7, #8]
 80019b2:	603b      	str	r3, [r7, #0]
 80019b4:	4613      	mov	r3, r2
 80019b6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80019b8:	f7fe ff1a 	bl	80007f0 <HAL_GetTick>
 80019bc:	4602      	mov	r2, r0
 80019be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019c0:	1a9b      	subs	r3, r3, r2
 80019c2:	683a      	ldr	r2, [r7, #0]
 80019c4:	4413      	add	r3, r2
 80019c6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80019c8:	f7fe ff12 	bl	80007f0 <HAL_GetTick>
 80019cc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80019ce:	4b39      	ldr	r3, [pc, #228]	; (8001ab4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	015b      	lsls	r3, r3, #5
 80019d4:	0d1b      	lsrs	r3, r3, #20
 80019d6:	69fa      	ldr	r2, [r7, #28]
 80019d8:	fb02 f303 	mul.w	r3, r2, r3
 80019dc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80019de:	e054      	b.n	8001a8a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019e6:	d050      	beq.n	8001a8a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80019e8:	f7fe ff02 	bl	80007f0 <HAL_GetTick>
 80019ec:	4602      	mov	r2, r0
 80019ee:	69bb      	ldr	r3, [r7, #24]
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	69fa      	ldr	r2, [r7, #28]
 80019f4:	429a      	cmp	r2, r3
 80019f6:	d902      	bls.n	80019fe <SPI_WaitFlagStateUntilTimeout+0x56>
 80019f8:	69fb      	ldr	r3, [r7, #28]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d13d      	bne.n	8001a7a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	685a      	ldr	r2, [r3, #4]
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001a0c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001a16:	d111      	bne.n	8001a3c <SPI_WaitFlagStateUntilTimeout+0x94>
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001a20:	d004      	beq.n	8001a2c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a2a:	d107      	bne.n	8001a3c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001a3a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a44:	d10f      	bne.n	8001a66 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001a54:	601a      	str	r2, [r3, #0]
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001a64:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	2201      	movs	r2, #1
 8001a6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	2200      	movs	r2, #0
 8001a72:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8001a76:	2303      	movs	r3, #3
 8001a78:	e017      	b.n	8001aaa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d101      	bne.n	8001a84 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8001a80:	2300      	movs	r3, #0
 8001a82:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	3b01      	subs	r3, #1
 8001a88:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	689a      	ldr	r2, [r3, #8]
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	4013      	ands	r3, r2
 8001a94:	68ba      	ldr	r2, [r7, #8]
 8001a96:	429a      	cmp	r2, r3
 8001a98:	bf0c      	ite	eq
 8001a9a:	2301      	moveq	r3, #1
 8001a9c:	2300      	movne	r3, #0
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	79fb      	ldrb	r3, [r7, #7]
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	d19b      	bne.n	80019e0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8001aa8:	2300      	movs	r3, #0
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3720      	adds	r7, #32
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	20000000 	.word	0x20000000

08001ab8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b086      	sub	sp, #24
 8001abc:	af02      	add	r7, sp, #8
 8001abe:	60f8      	str	r0, [r7, #12]
 8001ac0:	60b9      	str	r1, [r7, #8]
 8001ac2:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	9300      	str	r3, [sp, #0]
 8001ac8:	68bb      	ldr	r3, [r7, #8]
 8001aca:	2200      	movs	r2, #0
 8001acc:	2180      	movs	r1, #128	; 0x80
 8001ace:	68f8      	ldr	r0, [r7, #12]
 8001ad0:	f7ff ff6a 	bl	80019a8 <SPI_WaitFlagStateUntilTimeout>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d007      	beq.n	8001aea <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ade:	f043 0220 	orr.w	r2, r3, #32
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e000      	b.n	8001aec <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8001aea:	2300      	movs	r3, #0
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3710      	adds	r7, #16
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d101      	bne.n	8001b06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b02:	2301      	movs	r3, #1
 8001b04:	e041      	b.n	8001b8a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b0c:	b2db      	uxtb	r3, r3
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d106      	bne.n	8001b20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2200      	movs	r2, #0
 8001b16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b1a:	6878      	ldr	r0, [r7, #4]
 8001b1c:	f000 f839 	bl	8001b92 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2202      	movs	r2, #2
 8001b24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	3304      	adds	r3, #4
 8001b30:	4619      	mov	r1, r3
 8001b32:	4610      	mov	r0, r2
 8001b34:	f000 f9b4 	bl	8001ea0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2201      	movs	r2, #1
 8001b44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2201      	movs	r2, #1
 8001b54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2201      	movs	r2, #1
 8001b64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2201      	movs	r2, #1
 8001b74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2201      	movs	r2, #1
 8001b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001b88:	2300      	movs	r3, #0
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001b92:	b480      	push	{r7}
 8001b94:	b083      	sub	sp, #12
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001b9a:	bf00      	nop
 8001b9c:	370c      	adds	r7, #12
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bc80      	pop	{r7}
 8001ba2:	4770      	bx	lr

08001ba4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b085      	sub	sp, #20
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d001      	beq.n	8001bbc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	e03a      	b.n	8001c32 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2202      	movs	r2, #2
 8001bc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	68da      	ldr	r2, [r3, #12]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f042 0201 	orr.w	r2, r2, #1
 8001bd2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a18      	ldr	r2, [pc, #96]	; (8001c3c <HAL_TIM_Base_Start_IT+0x98>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d00e      	beq.n	8001bfc <HAL_TIM_Base_Start_IT+0x58>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001be6:	d009      	beq.n	8001bfc <HAL_TIM_Base_Start_IT+0x58>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a14      	ldr	r2, [pc, #80]	; (8001c40 <HAL_TIM_Base_Start_IT+0x9c>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d004      	beq.n	8001bfc <HAL_TIM_Base_Start_IT+0x58>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a13      	ldr	r2, [pc, #76]	; (8001c44 <HAL_TIM_Base_Start_IT+0xa0>)
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d111      	bne.n	8001c20 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	f003 0307 	and.w	r3, r3, #7
 8001c06:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	2b06      	cmp	r3, #6
 8001c0c:	d010      	beq.n	8001c30 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f042 0201 	orr.w	r2, r2, #1
 8001c1c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c1e:	e007      	b.n	8001c30 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f042 0201 	orr.w	r2, r2, #1
 8001c2e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001c30:	2300      	movs	r3, #0
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3714      	adds	r7, #20
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bc80      	pop	{r7}
 8001c3a:	4770      	bx	lr
 8001c3c:	40012c00 	.word	0x40012c00
 8001c40:	40000400 	.word	0x40000400
 8001c44:	40000800 	.word	0x40000800

08001c48 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	691b      	ldr	r3, [r3, #16]
 8001c56:	f003 0302 	and.w	r3, r3, #2
 8001c5a:	2b02      	cmp	r3, #2
 8001c5c:	d122      	bne.n	8001ca4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	68db      	ldr	r3, [r3, #12]
 8001c64:	f003 0302 	and.w	r3, r3, #2
 8001c68:	2b02      	cmp	r3, #2
 8001c6a:	d11b      	bne.n	8001ca4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f06f 0202 	mvn.w	r2, #2
 8001c74:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2201      	movs	r2, #1
 8001c7a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	699b      	ldr	r3, [r3, #24]
 8001c82:	f003 0303 	and.w	r3, r3, #3
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d003      	beq.n	8001c92 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f000 f8ed 	bl	8001e6a <HAL_TIM_IC_CaptureCallback>
 8001c90:	e005      	b.n	8001c9e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f000 f8e0 	bl	8001e58 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c98:	6878      	ldr	r0, [r7, #4]
 8001c9a:	f000 f8ef 	bl	8001e7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	691b      	ldr	r3, [r3, #16]
 8001caa:	f003 0304 	and.w	r3, r3, #4
 8001cae:	2b04      	cmp	r3, #4
 8001cb0:	d122      	bne.n	8001cf8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	f003 0304 	and.w	r3, r3, #4
 8001cbc:	2b04      	cmp	r3, #4
 8001cbe:	d11b      	bne.n	8001cf8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f06f 0204 	mvn.w	r2, #4
 8001cc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2202      	movs	r2, #2
 8001cce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	699b      	ldr	r3, [r3, #24]
 8001cd6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d003      	beq.n	8001ce6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cde:	6878      	ldr	r0, [r7, #4]
 8001ce0:	f000 f8c3 	bl	8001e6a <HAL_TIM_IC_CaptureCallback>
 8001ce4:	e005      	b.n	8001cf2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ce6:	6878      	ldr	r0, [r7, #4]
 8001ce8:	f000 f8b6 	bl	8001e58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	f000 f8c5 	bl	8001e7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	691b      	ldr	r3, [r3, #16]
 8001cfe:	f003 0308 	and.w	r3, r3, #8
 8001d02:	2b08      	cmp	r3, #8
 8001d04:	d122      	bne.n	8001d4c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	f003 0308 	and.w	r3, r3, #8
 8001d10:	2b08      	cmp	r3, #8
 8001d12:	d11b      	bne.n	8001d4c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f06f 0208 	mvn.w	r2, #8
 8001d1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2204      	movs	r2, #4
 8001d22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	69db      	ldr	r3, [r3, #28]
 8001d2a:	f003 0303 	and.w	r3, r3, #3
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d003      	beq.n	8001d3a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f000 f899 	bl	8001e6a <HAL_TIM_IC_CaptureCallback>
 8001d38:	e005      	b.n	8001d46 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f000 f88c 	bl	8001e58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f000 f89b 	bl	8001e7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	691b      	ldr	r3, [r3, #16]
 8001d52:	f003 0310 	and.w	r3, r3, #16
 8001d56:	2b10      	cmp	r3, #16
 8001d58:	d122      	bne.n	8001da0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	f003 0310 	and.w	r3, r3, #16
 8001d64:	2b10      	cmp	r3, #16
 8001d66:	d11b      	bne.n	8001da0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f06f 0210 	mvn.w	r2, #16
 8001d70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2208      	movs	r2, #8
 8001d76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	69db      	ldr	r3, [r3, #28]
 8001d7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d003      	beq.n	8001d8e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f000 f86f 	bl	8001e6a <HAL_TIM_IC_CaptureCallback>
 8001d8c:	e005      	b.n	8001d9a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f000 f862 	bl	8001e58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f000 f871 	bl	8001e7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	691b      	ldr	r3, [r3, #16]
 8001da6:	f003 0301 	and.w	r3, r3, #1
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d10e      	bne.n	8001dcc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	f003 0301 	and.w	r3, r3, #1
 8001db8:	2b01      	cmp	r3, #1
 8001dba:	d107      	bne.n	8001dcc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f06f 0201 	mvn.w	r2, #1
 8001dc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001dc6:	6878      	ldr	r0, [r7, #4]
 8001dc8:	f7fe fb60 	bl	800048c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	691b      	ldr	r3, [r3, #16]
 8001dd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dd6:	2b80      	cmp	r3, #128	; 0x80
 8001dd8:	d10e      	bne.n	8001df8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001de4:	2b80      	cmp	r3, #128	; 0x80
 8001de6:	d107      	bne.n	8001df8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001df0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001df2:	6878      	ldr	r0, [r7, #4]
 8001df4:	f000 f8bf 	bl	8001f76 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	691b      	ldr	r3, [r3, #16]
 8001dfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e02:	2b40      	cmp	r3, #64	; 0x40
 8001e04:	d10e      	bne.n	8001e24 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	68db      	ldr	r3, [r3, #12]
 8001e0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e10:	2b40      	cmp	r3, #64	; 0x40
 8001e12:	d107      	bne.n	8001e24 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001e1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	f000 f835 	bl	8001e8e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	691b      	ldr	r3, [r3, #16]
 8001e2a:	f003 0320 	and.w	r3, r3, #32
 8001e2e:	2b20      	cmp	r3, #32
 8001e30:	d10e      	bne.n	8001e50 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	f003 0320 	and.w	r3, r3, #32
 8001e3c:	2b20      	cmp	r3, #32
 8001e3e:	d107      	bne.n	8001e50 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f06f 0220 	mvn.w	r2, #32
 8001e48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f000 f88a 	bl	8001f64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001e50:	bf00      	nop
 8001e52:	3708      	adds	r7, #8
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}

08001e58 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001e60:	bf00      	nop
 8001e62:	370c      	adds	r7, #12
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bc80      	pop	{r7}
 8001e68:	4770      	bx	lr

08001e6a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	b083      	sub	sp, #12
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001e72:	bf00      	nop
 8001e74:	370c      	adds	r7, #12
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bc80      	pop	{r7}
 8001e7a:	4770      	bx	lr

08001e7c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b083      	sub	sp, #12
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001e84:	bf00      	nop
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bc80      	pop	{r7}
 8001e8c:	4770      	bx	lr

08001e8e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001e8e:	b480      	push	{r7}
 8001e90:	b083      	sub	sp, #12
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001e96:	bf00      	nop
 8001e98:	370c      	adds	r7, #12
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bc80      	pop	{r7}
 8001e9e:	4770      	bx	lr

08001ea0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b085      	sub	sp, #20
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	4a29      	ldr	r2, [pc, #164]	; (8001f58 <TIM_Base_SetConfig+0xb8>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d00b      	beq.n	8001ed0 <TIM_Base_SetConfig+0x30>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ebe:	d007      	beq.n	8001ed0 <TIM_Base_SetConfig+0x30>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	4a26      	ldr	r2, [pc, #152]	; (8001f5c <TIM_Base_SetConfig+0xbc>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d003      	beq.n	8001ed0 <TIM_Base_SetConfig+0x30>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	4a25      	ldr	r2, [pc, #148]	; (8001f60 <TIM_Base_SetConfig+0xc0>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d108      	bne.n	8001ee2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ed6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	68fa      	ldr	r2, [r7, #12]
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a1c      	ldr	r2, [pc, #112]	; (8001f58 <TIM_Base_SetConfig+0xb8>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d00b      	beq.n	8001f02 <TIM_Base_SetConfig+0x62>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ef0:	d007      	beq.n	8001f02 <TIM_Base_SetConfig+0x62>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a19      	ldr	r2, [pc, #100]	; (8001f5c <TIM_Base_SetConfig+0xbc>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d003      	beq.n	8001f02 <TIM_Base_SetConfig+0x62>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a18      	ldr	r2, [pc, #96]	; (8001f60 <TIM_Base_SetConfig+0xc0>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d108      	bne.n	8001f14 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	68db      	ldr	r3, [r3, #12]
 8001f0e:	68fa      	ldr	r2, [r7, #12]
 8001f10:	4313      	orrs	r3, r2
 8001f12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	695b      	ldr	r3, [r3, #20]
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	68fa      	ldr	r2, [r7, #12]
 8001f26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	689a      	ldr	r2, [r3, #8]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	4a07      	ldr	r2, [pc, #28]	; (8001f58 <TIM_Base_SetConfig+0xb8>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d103      	bne.n	8001f48 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	691a      	ldr	r2, [r3, #16]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	615a      	str	r2, [r3, #20]
}
 8001f4e:	bf00      	nop
 8001f50:	3714      	adds	r7, #20
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bc80      	pop	{r7}
 8001f56:	4770      	bx	lr
 8001f58:	40012c00 	.word	0x40012c00
 8001f5c:	40000400 	.word	0x40000400
 8001f60:	40000800 	.word	0x40000800

08001f64 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001f6c:	bf00      	nop
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bc80      	pop	{r7}
 8001f74:	4770      	bx	lr

08001f76 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001f76:	b480      	push	{r7}
 8001f78:	b083      	sub	sp, #12
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001f7e:	bf00      	nop
 8001f80:	370c      	adds	r7, #12
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bc80      	pop	{r7}
 8001f86:	4770      	bx	lr

08001f88 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d101      	bne.n	8001f9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e03f      	b.n	800201a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d106      	bne.n	8001fb4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	f7fe fb08 	bl	80005c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2224      	movs	r2, #36	; 0x24
 8001fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	68da      	ldr	r2, [r3, #12]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001fca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001fcc:	6878      	ldr	r0, [r7, #4]
 8001fce:	f000 f905 	bl	80021dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	691a      	ldr	r2, [r3, #16]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001fe0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	695a      	ldr	r2, [r3, #20]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001ff0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	68da      	ldr	r2, [r3, #12]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002000:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2200      	movs	r2, #0
 8002006:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2220      	movs	r2, #32
 800200c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2220      	movs	r2, #32
 8002014:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002018:	2300      	movs	r3, #0
}
 800201a:	4618      	mov	r0, r3
 800201c:	3708      	adds	r7, #8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002022:	b580      	push	{r7, lr}
 8002024:	b08a      	sub	sp, #40	; 0x28
 8002026:	af02      	add	r7, sp, #8
 8002028:	60f8      	str	r0, [r7, #12]
 800202a:	60b9      	str	r1, [r7, #8]
 800202c:	603b      	str	r3, [r7, #0]
 800202e:	4613      	mov	r3, r2
 8002030:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002032:	2300      	movs	r3, #0
 8002034:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800203c:	b2db      	uxtb	r3, r3
 800203e:	2b20      	cmp	r3, #32
 8002040:	d17c      	bne.n	800213c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d002      	beq.n	800204e <HAL_UART_Transmit+0x2c>
 8002048:	88fb      	ldrh	r3, [r7, #6]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d101      	bne.n	8002052 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e075      	b.n	800213e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002058:	2b01      	cmp	r3, #1
 800205a:	d101      	bne.n	8002060 <HAL_UART_Transmit+0x3e>
 800205c:	2302      	movs	r3, #2
 800205e:	e06e      	b.n	800213e <HAL_UART_Transmit+0x11c>
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	2201      	movs	r2, #1
 8002064:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	2200      	movs	r2, #0
 800206c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	2221      	movs	r2, #33	; 0x21
 8002072:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002076:	f7fe fbbb 	bl	80007f0 <HAL_GetTick>
 800207a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	88fa      	ldrh	r2, [r7, #6]
 8002080:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	88fa      	ldrh	r2, [r7, #6]
 8002086:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	689b      	ldr	r3, [r3, #8]
 800208c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002090:	d108      	bne.n	80020a4 <HAL_UART_Transmit+0x82>
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	691b      	ldr	r3, [r3, #16]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d104      	bne.n	80020a4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800209a:	2300      	movs	r3, #0
 800209c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800209e:	68bb      	ldr	r3, [r7, #8]
 80020a0:	61bb      	str	r3, [r7, #24]
 80020a2:	e003      	b.n	80020ac <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80020a8:	2300      	movs	r3, #0
 80020aa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	2200      	movs	r2, #0
 80020b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80020b4:	e02a      	b.n	800210c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	9300      	str	r3, [sp, #0]
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	2200      	movs	r2, #0
 80020be:	2180      	movs	r1, #128	; 0x80
 80020c0:	68f8      	ldr	r0, [r7, #12]
 80020c2:	f000 f840 	bl	8002146 <UART_WaitOnFlagUntilTimeout>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d001      	beq.n	80020d0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80020cc:	2303      	movs	r3, #3
 80020ce:	e036      	b.n	800213e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80020d0:	69fb      	ldr	r3, [r7, #28]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d10b      	bne.n	80020ee <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80020d6:	69bb      	ldr	r3, [r7, #24]
 80020d8:	881b      	ldrh	r3, [r3, #0]
 80020da:	461a      	mov	r2, r3
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80020e4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80020e6:	69bb      	ldr	r3, [r7, #24]
 80020e8:	3302      	adds	r3, #2
 80020ea:	61bb      	str	r3, [r7, #24]
 80020ec:	e007      	b.n	80020fe <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	781a      	ldrb	r2, [r3, #0]
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80020f8:	69fb      	ldr	r3, [r7, #28]
 80020fa:	3301      	adds	r3, #1
 80020fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002102:	b29b      	uxth	r3, r3
 8002104:	3b01      	subs	r3, #1
 8002106:	b29a      	uxth	r2, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002110:	b29b      	uxth	r3, r3
 8002112:	2b00      	cmp	r3, #0
 8002114:	d1cf      	bne.n	80020b6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	9300      	str	r3, [sp, #0]
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	2200      	movs	r2, #0
 800211e:	2140      	movs	r1, #64	; 0x40
 8002120:	68f8      	ldr	r0, [r7, #12]
 8002122:	f000 f810 	bl	8002146 <UART_WaitOnFlagUntilTimeout>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d001      	beq.n	8002130 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800212c:	2303      	movs	r3, #3
 800212e:	e006      	b.n	800213e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2220      	movs	r2, #32
 8002134:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002138:	2300      	movs	r3, #0
 800213a:	e000      	b.n	800213e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800213c:	2302      	movs	r3, #2
  }
}
 800213e:	4618      	mov	r0, r3
 8002140:	3720      	adds	r7, #32
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}

08002146 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002146:	b580      	push	{r7, lr}
 8002148:	b084      	sub	sp, #16
 800214a:	af00      	add	r7, sp, #0
 800214c:	60f8      	str	r0, [r7, #12]
 800214e:	60b9      	str	r1, [r7, #8]
 8002150:	603b      	str	r3, [r7, #0]
 8002152:	4613      	mov	r3, r2
 8002154:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002156:	e02c      	b.n	80021b2 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002158:	69bb      	ldr	r3, [r7, #24]
 800215a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800215e:	d028      	beq.n	80021b2 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002160:	69bb      	ldr	r3, [r7, #24]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d007      	beq.n	8002176 <UART_WaitOnFlagUntilTimeout+0x30>
 8002166:	f7fe fb43 	bl	80007f0 <HAL_GetTick>
 800216a:	4602      	mov	r2, r0
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	1ad3      	subs	r3, r2, r3
 8002170:	69ba      	ldr	r2, [r7, #24]
 8002172:	429a      	cmp	r2, r3
 8002174:	d21d      	bcs.n	80021b2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	68da      	ldr	r2, [r3, #12]
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002184:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	695a      	ldr	r2, [r3, #20]
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f022 0201 	bic.w	r2, r2, #1
 8002194:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	2220      	movs	r2, #32
 800219a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	2220      	movs	r2, #32
 80021a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2200      	movs	r2, #0
 80021aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80021ae:	2303      	movs	r3, #3
 80021b0:	e00f      	b.n	80021d2 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	4013      	ands	r3, r2
 80021bc:	68ba      	ldr	r2, [r7, #8]
 80021be:	429a      	cmp	r2, r3
 80021c0:	bf0c      	ite	eq
 80021c2:	2301      	moveq	r3, #1
 80021c4:	2300      	movne	r3, #0
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	461a      	mov	r2, r3
 80021ca:	79fb      	ldrb	r3, [r7, #7]
 80021cc:	429a      	cmp	r2, r3
 80021ce:	d0c3      	beq.n	8002158 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80021d0:	2300      	movs	r3, #0
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3710      	adds	r7, #16
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
	...

080021dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	691b      	ldr	r3, [r3, #16]
 80021ea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	68da      	ldr	r2, [r3, #12]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	430a      	orrs	r2, r1
 80021f8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	689a      	ldr	r2, [r3, #8]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	691b      	ldr	r3, [r3, #16]
 8002202:	431a      	orrs	r2, r3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	695b      	ldr	r3, [r3, #20]
 8002208:	4313      	orrs	r3, r2
 800220a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	68db      	ldr	r3, [r3, #12]
 8002212:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002216:	f023 030c 	bic.w	r3, r3, #12
 800221a:	687a      	ldr	r2, [r7, #4]
 800221c:	6812      	ldr	r2, [r2, #0]
 800221e:	68b9      	ldr	r1, [r7, #8]
 8002220:	430b      	orrs	r3, r1
 8002222:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	695b      	ldr	r3, [r3, #20]
 800222a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	699a      	ldr	r2, [r3, #24]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	430a      	orrs	r2, r1
 8002238:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a2c      	ldr	r2, [pc, #176]	; (80022f0 <UART_SetConfig+0x114>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d103      	bne.n	800224c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002244:	f7ff f980 	bl	8001548 <HAL_RCC_GetPCLK2Freq>
 8002248:	60f8      	str	r0, [r7, #12]
 800224a:	e002      	b.n	8002252 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800224c:	f7ff f968 	bl	8001520 <HAL_RCC_GetPCLK1Freq>
 8002250:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002252:	68fa      	ldr	r2, [r7, #12]
 8002254:	4613      	mov	r3, r2
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	4413      	add	r3, r2
 800225a:	009a      	lsls	r2, r3, #2
 800225c:	441a      	add	r2, r3
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	fbb2 f3f3 	udiv	r3, r2, r3
 8002268:	4a22      	ldr	r2, [pc, #136]	; (80022f4 <UART_SetConfig+0x118>)
 800226a:	fba2 2303 	umull	r2, r3, r2, r3
 800226e:	095b      	lsrs	r3, r3, #5
 8002270:	0119      	lsls	r1, r3, #4
 8002272:	68fa      	ldr	r2, [r7, #12]
 8002274:	4613      	mov	r3, r2
 8002276:	009b      	lsls	r3, r3, #2
 8002278:	4413      	add	r3, r2
 800227a:	009a      	lsls	r2, r3, #2
 800227c:	441a      	add	r2, r3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	009b      	lsls	r3, r3, #2
 8002284:	fbb2 f2f3 	udiv	r2, r2, r3
 8002288:	4b1a      	ldr	r3, [pc, #104]	; (80022f4 <UART_SetConfig+0x118>)
 800228a:	fba3 0302 	umull	r0, r3, r3, r2
 800228e:	095b      	lsrs	r3, r3, #5
 8002290:	2064      	movs	r0, #100	; 0x64
 8002292:	fb00 f303 	mul.w	r3, r0, r3
 8002296:	1ad3      	subs	r3, r2, r3
 8002298:	011b      	lsls	r3, r3, #4
 800229a:	3332      	adds	r3, #50	; 0x32
 800229c:	4a15      	ldr	r2, [pc, #84]	; (80022f4 <UART_SetConfig+0x118>)
 800229e:	fba2 2303 	umull	r2, r3, r2, r3
 80022a2:	095b      	lsrs	r3, r3, #5
 80022a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022a8:	4419      	add	r1, r3
 80022aa:	68fa      	ldr	r2, [r7, #12]
 80022ac:	4613      	mov	r3, r2
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	4413      	add	r3, r2
 80022b2:	009a      	lsls	r2, r3, #2
 80022b4:	441a      	add	r2, r3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	009b      	lsls	r3, r3, #2
 80022bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80022c0:	4b0c      	ldr	r3, [pc, #48]	; (80022f4 <UART_SetConfig+0x118>)
 80022c2:	fba3 0302 	umull	r0, r3, r3, r2
 80022c6:	095b      	lsrs	r3, r3, #5
 80022c8:	2064      	movs	r0, #100	; 0x64
 80022ca:	fb00 f303 	mul.w	r3, r0, r3
 80022ce:	1ad3      	subs	r3, r2, r3
 80022d0:	011b      	lsls	r3, r3, #4
 80022d2:	3332      	adds	r3, #50	; 0x32
 80022d4:	4a07      	ldr	r2, [pc, #28]	; (80022f4 <UART_SetConfig+0x118>)
 80022d6:	fba2 2303 	umull	r2, r3, r2, r3
 80022da:	095b      	lsrs	r3, r3, #5
 80022dc:	f003 020f 	and.w	r2, r3, #15
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	440a      	add	r2, r1
 80022e6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80022e8:	bf00      	nop
 80022ea:	3710      	adds	r7, #16
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	40013800 	.word	0x40013800
 80022f4:	51eb851f 	.word	0x51eb851f

080022f8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b085      	sub	sp, #20
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	4603      	mov	r3, r0
 8002300:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002302:	2300      	movs	r3, #0
 8002304:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8002306:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800230a:	2b84      	cmp	r3, #132	; 0x84
 800230c:	d005      	beq.n	800231a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800230e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	4413      	add	r3, r2
 8002316:	3303      	adds	r3, #3
 8002318:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800231a:	68fb      	ldr	r3, [r7, #12]
}
 800231c:	4618      	mov	r0, r3
 800231e:	3714      	adds	r7, #20
 8002320:	46bd      	mov	sp, r7
 8002322:	bc80      	pop	{r7}
 8002324:	4770      	bx	lr

08002326 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002326:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002328:	b089      	sub	sp, #36	; 0x24
 800232a:	af04      	add	r7, sp, #16
 800232c:	6078      	str	r0, [r7, #4]
 800232e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	695b      	ldr	r3, [r3, #20]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d020      	beq.n	800237a <osThreadCreate+0x54>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	699b      	ldr	r3, [r3, #24]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d01c      	beq.n	800237a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	685c      	ldr	r4, [r3, #4]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681d      	ldr	r5, [r3, #0]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	691e      	ldr	r6, [r3, #16]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002352:	4618      	mov	r0, r3
 8002354:	f7ff ffd0 	bl	80022f8 <makeFreeRtosPriority>
 8002358:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	695b      	ldr	r3, [r3, #20]
 800235e:	687a      	ldr	r2, [r7, #4]
 8002360:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002362:	9202      	str	r2, [sp, #8]
 8002364:	9301      	str	r3, [sp, #4]
 8002366:	9100      	str	r1, [sp, #0]
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	4632      	mov	r2, r6
 800236c:	4629      	mov	r1, r5
 800236e:	4620      	mov	r0, r4
 8002370:	f000 f8e8 	bl	8002544 <xTaskCreateStatic>
 8002374:	4603      	mov	r3, r0
 8002376:	60fb      	str	r3, [r7, #12]
 8002378:	e01c      	b.n	80023b4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	685c      	ldr	r4, [r3, #4]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002386:	b29e      	uxth	r6, r3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800238e:	4618      	mov	r0, r3
 8002390:	f7ff ffb2 	bl	80022f8 <makeFreeRtosPriority>
 8002394:	4602      	mov	r2, r0
 8002396:	f107 030c 	add.w	r3, r7, #12
 800239a:	9301      	str	r3, [sp, #4]
 800239c:	9200      	str	r2, [sp, #0]
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	4632      	mov	r2, r6
 80023a2:	4629      	mov	r1, r5
 80023a4:	4620      	mov	r0, r4
 80023a6:	f000 f929 	bl	80025fc <xTaskCreate>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d001      	beq.n	80023b4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80023b0:	2300      	movs	r3, #0
 80023b2:	e000      	b.n	80023b6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80023b4:	68fb      	ldr	r3, [r7, #12]
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3714      	adds	r7, #20
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080023be <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80023be:	b580      	push	{r7, lr}
 80023c0:	b084      	sub	sp, #16
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d001      	beq.n	80023d4 <osDelay+0x16>
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	e000      	b.n	80023d6 <osDelay+0x18>
 80023d4:	2301      	movs	r3, #1
 80023d6:	4618      	mov	r0, r3
 80023d8:	f000 fa3e 	bl	8002858 <vTaskDelay>
  
  return osOK;
 80023dc:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3710      	adds	r7, #16
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}

080023e6 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80023e6:	b480      	push	{r7}
 80023e8:	b083      	sub	sp, #12
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f103 0208 	add.w	r2, r3, #8
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f04f 32ff 	mov.w	r2, #4294967295
 80023fe:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	f103 0208 	add.w	r2, r3, #8
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	f103 0208 	add.w	r2, r3, #8
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2200      	movs	r2, #0
 8002418:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800241a:	bf00      	nop
 800241c:	370c      	adds	r7, #12
 800241e:	46bd      	mov	sp, r7
 8002420:	bc80      	pop	{r7}
 8002422:	4770      	bx	lr

08002424 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2200      	movs	r2, #0
 8002430:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002432:	bf00      	nop
 8002434:	370c      	adds	r7, #12
 8002436:	46bd      	mov	sp, r7
 8002438:	bc80      	pop	{r7}
 800243a:	4770      	bx	lr

0800243c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800243c:	b480      	push	{r7}
 800243e:	b085      	sub	sp, #20
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	68fa      	ldr	r2, [r7, #12]
 8002450:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	689a      	ldr	r2, [r3, #8]
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	683a      	ldr	r2, [r7, #0]
 8002460:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	683a      	ldr	r2, [r7, #0]
 8002466:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	687a      	ldr	r2, [r7, #4]
 800246c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	1c5a      	adds	r2, r3, #1
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	601a      	str	r2, [r3, #0]
}
 8002478:	bf00      	nop
 800247a:	3714      	adds	r7, #20
 800247c:	46bd      	mov	sp, r7
 800247e:	bc80      	pop	{r7}
 8002480:	4770      	bx	lr

08002482 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002482:	b480      	push	{r7}
 8002484:	b085      	sub	sp, #20
 8002486:	af00      	add	r7, sp, #0
 8002488:	6078      	str	r0, [r7, #4]
 800248a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002498:	d103      	bne.n	80024a2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	691b      	ldr	r3, [r3, #16]
 800249e:	60fb      	str	r3, [r7, #12]
 80024a0:	e00c      	b.n	80024bc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	3308      	adds	r3, #8
 80024a6:	60fb      	str	r3, [r7, #12]
 80024a8:	e002      	b.n	80024b0 <vListInsert+0x2e>
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	60fb      	str	r3, [r7, #12]
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	68ba      	ldr	r2, [r7, #8]
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d2f6      	bcs.n	80024aa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	685a      	ldr	r2, [r3, #4]
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	683a      	ldr	r2, [r7, #0]
 80024ca:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	68fa      	ldr	r2, [r7, #12]
 80024d0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	683a      	ldr	r2, [r7, #0]
 80024d6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	687a      	ldr	r2, [r7, #4]
 80024dc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	1c5a      	adds	r2, r3, #1
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	601a      	str	r2, [r3, #0]
}
 80024e8:	bf00      	nop
 80024ea:	3714      	adds	r7, #20
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bc80      	pop	{r7}
 80024f0:	4770      	bx	lr

080024f2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80024f2:	b480      	push	{r7}
 80024f4:	b085      	sub	sp, #20
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	691b      	ldr	r3, [r3, #16]
 80024fe:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	6892      	ldr	r2, [r2, #8]
 8002508:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	687a      	ldr	r2, [r7, #4]
 8002510:	6852      	ldr	r2, [r2, #4]
 8002512:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	687a      	ldr	r2, [r7, #4]
 800251a:	429a      	cmp	r2, r3
 800251c:	d103      	bne.n	8002526 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	689a      	ldr	r2, [r3, #8]
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2200      	movs	r2, #0
 800252a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	1e5a      	subs	r2, r3, #1
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
}
 800253a:	4618      	mov	r0, r3
 800253c:	3714      	adds	r7, #20
 800253e:	46bd      	mov	sp, r7
 8002540:	bc80      	pop	{r7}
 8002542:	4770      	bx	lr

08002544 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002544:	b580      	push	{r7, lr}
 8002546:	b08e      	sub	sp, #56	; 0x38
 8002548:	af04      	add	r7, sp, #16
 800254a:	60f8      	str	r0, [r7, #12]
 800254c:	60b9      	str	r1, [r7, #8]
 800254e:	607a      	str	r2, [r7, #4]
 8002550:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002552:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002554:	2b00      	cmp	r3, #0
 8002556:	d10a      	bne.n	800256e <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800255c:	f383 8811 	msr	BASEPRI, r3
 8002560:	f3bf 8f6f 	isb	sy
 8002564:	f3bf 8f4f 	dsb	sy
 8002568:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800256a:	bf00      	nop
 800256c:	e7fe      	b.n	800256c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800256e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002570:	2b00      	cmp	r3, #0
 8002572:	d10a      	bne.n	800258a <xTaskCreateStatic+0x46>
	__asm volatile
 8002574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002578:	f383 8811 	msr	BASEPRI, r3
 800257c:	f3bf 8f6f 	isb	sy
 8002580:	f3bf 8f4f 	dsb	sy
 8002584:	61fb      	str	r3, [r7, #28]
}
 8002586:	bf00      	nop
 8002588:	e7fe      	b.n	8002588 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800258a:	2354      	movs	r3, #84	; 0x54
 800258c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	2b54      	cmp	r3, #84	; 0x54
 8002592:	d00a      	beq.n	80025aa <xTaskCreateStatic+0x66>
	__asm volatile
 8002594:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002598:	f383 8811 	msr	BASEPRI, r3
 800259c:	f3bf 8f6f 	isb	sy
 80025a0:	f3bf 8f4f 	dsb	sy
 80025a4:	61bb      	str	r3, [r7, #24]
}
 80025a6:	bf00      	nop
 80025a8:	e7fe      	b.n	80025a8 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80025aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d01e      	beq.n	80025ee <xTaskCreateStatic+0xaa>
 80025b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d01b      	beq.n	80025ee <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80025b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025b8:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80025ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80025be:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80025c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025c2:	2202      	movs	r2, #2
 80025c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80025c8:	2300      	movs	r3, #0
 80025ca:	9303      	str	r3, [sp, #12]
 80025cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ce:	9302      	str	r3, [sp, #8]
 80025d0:	f107 0314 	add.w	r3, r7, #20
 80025d4:	9301      	str	r3, [sp, #4]
 80025d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025d8:	9300      	str	r3, [sp, #0]
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	687a      	ldr	r2, [r7, #4]
 80025de:	68b9      	ldr	r1, [r7, #8]
 80025e0:	68f8      	ldr	r0, [r7, #12]
 80025e2:	f000 f850 	bl	8002686 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80025e6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80025e8:	f000 f8cc 	bl	8002784 <prvAddNewTaskToReadyList>
 80025ec:	e001      	b.n	80025f2 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 80025ee:	2300      	movs	r3, #0
 80025f0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80025f2:	697b      	ldr	r3, [r7, #20]
	}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3728      	adds	r7, #40	; 0x28
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}

080025fc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b08c      	sub	sp, #48	; 0x30
 8002600:	af04      	add	r7, sp, #16
 8002602:	60f8      	str	r0, [r7, #12]
 8002604:	60b9      	str	r1, [r7, #8]
 8002606:	603b      	str	r3, [r7, #0]
 8002608:	4613      	mov	r3, r2
 800260a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800260c:	88fb      	ldrh	r3, [r7, #6]
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	4618      	mov	r0, r3
 8002612:	f000 fcf3 	bl	8002ffc <pvPortMalloc>
 8002616:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d00e      	beq.n	800263c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800261e:	2054      	movs	r0, #84	; 0x54
 8002620:	f000 fcec 	bl	8002ffc <pvPortMalloc>
 8002624:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d003      	beq.n	8002634 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800262c:	69fb      	ldr	r3, [r7, #28]
 800262e:	697a      	ldr	r2, [r7, #20]
 8002630:	631a      	str	r2, [r3, #48]	; 0x30
 8002632:	e005      	b.n	8002640 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002634:	6978      	ldr	r0, [r7, #20]
 8002636:	f000 fda5 	bl	8003184 <vPortFree>
 800263a:	e001      	b.n	8002640 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800263c:	2300      	movs	r3, #0
 800263e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002640:	69fb      	ldr	r3, [r7, #28]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d017      	beq.n	8002676 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	2200      	movs	r2, #0
 800264a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800264e:	88fa      	ldrh	r2, [r7, #6]
 8002650:	2300      	movs	r3, #0
 8002652:	9303      	str	r3, [sp, #12]
 8002654:	69fb      	ldr	r3, [r7, #28]
 8002656:	9302      	str	r3, [sp, #8]
 8002658:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800265a:	9301      	str	r3, [sp, #4]
 800265c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800265e:	9300      	str	r3, [sp, #0]
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	68b9      	ldr	r1, [r7, #8]
 8002664:	68f8      	ldr	r0, [r7, #12]
 8002666:	f000 f80e 	bl	8002686 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800266a:	69f8      	ldr	r0, [r7, #28]
 800266c:	f000 f88a 	bl	8002784 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002670:	2301      	movs	r3, #1
 8002672:	61bb      	str	r3, [r7, #24]
 8002674:	e002      	b.n	800267c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002676:	f04f 33ff 	mov.w	r3, #4294967295
 800267a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800267c:	69bb      	ldr	r3, [r7, #24]
	}
 800267e:	4618      	mov	r0, r3
 8002680:	3720      	adds	r7, #32
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}

08002686 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002686:	b580      	push	{r7, lr}
 8002688:	b088      	sub	sp, #32
 800268a:	af00      	add	r7, sp, #0
 800268c:	60f8      	str	r0, [r7, #12]
 800268e:	60b9      	str	r1, [r7, #8]
 8002690:	607a      	str	r2, [r7, #4]
 8002692:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8002694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002696:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800269e:	3b01      	subs	r3, #1
 80026a0:	009b      	lsls	r3, r3, #2
 80026a2:	4413      	add	r3, r2
 80026a4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80026a6:	69bb      	ldr	r3, [r7, #24]
 80026a8:	f023 0307 	bic.w	r3, r3, #7
 80026ac:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80026ae:	69bb      	ldr	r3, [r7, #24]
 80026b0:	f003 0307 	and.w	r3, r3, #7
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d00a      	beq.n	80026ce <prvInitialiseNewTask+0x48>
	__asm volatile
 80026b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026bc:	f383 8811 	msr	BASEPRI, r3
 80026c0:	f3bf 8f6f 	isb	sy
 80026c4:	f3bf 8f4f 	dsb	sy
 80026c8:	617b      	str	r3, [r7, #20]
}
 80026ca:	bf00      	nop
 80026cc:	e7fe      	b.n	80026cc <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80026ce:	2300      	movs	r3, #0
 80026d0:	61fb      	str	r3, [r7, #28]
 80026d2:	e012      	b.n	80026fa <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80026d4:	68ba      	ldr	r2, [r7, #8]
 80026d6:	69fb      	ldr	r3, [r7, #28]
 80026d8:	4413      	add	r3, r2
 80026da:	7819      	ldrb	r1, [r3, #0]
 80026dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	4413      	add	r3, r2
 80026e2:	3334      	adds	r3, #52	; 0x34
 80026e4:	460a      	mov	r2, r1
 80026e6:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80026e8:	68ba      	ldr	r2, [r7, #8]
 80026ea:	69fb      	ldr	r3, [r7, #28]
 80026ec:	4413      	add	r3, r2
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d006      	beq.n	8002702 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	3301      	adds	r3, #1
 80026f8:	61fb      	str	r3, [r7, #28]
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	2b0f      	cmp	r3, #15
 80026fe:	d9e9      	bls.n	80026d4 <prvInitialiseNewTask+0x4e>
 8002700:	e000      	b.n	8002704 <prvInitialiseNewTask+0x7e>
		{
			break;
 8002702:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002706:	2200      	movs	r2, #0
 8002708:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800270c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800270e:	2b06      	cmp	r3, #6
 8002710:	d901      	bls.n	8002716 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002712:	2306      	movs	r3, #6
 8002714:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002718:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800271a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800271c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800271e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002720:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8002722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002724:	2200      	movs	r2, #0
 8002726:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002728:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800272a:	3304      	adds	r3, #4
 800272c:	4618      	mov	r0, r3
 800272e:	f7ff fe79 	bl	8002424 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002734:	3318      	adds	r3, #24
 8002736:	4618      	mov	r0, r3
 8002738:	f7ff fe74 	bl	8002424 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800273c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800273e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002740:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002744:	f1c3 0207 	rsb	r2, r3, #7
 8002748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800274a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800274c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800274e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002750:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002754:	2200      	movs	r2, #0
 8002756:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800275a:	2200      	movs	r2, #0
 800275c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002760:	683a      	ldr	r2, [r7, #0]
 8002762:	68f9      	ldr	r1, [r7, #12]
 8002764:	69b8      	ldr	r0, [r7, #24]
 8002766:	f000 fb37 	bl	8002dd8 <pxPortInitialiseStack>
 800276a:	4602      	mov	r2, r0
 800276c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800276e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8002770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002772:	2b00      	cmp	r3, #0
 8002774:	d002      	beq.n	800277c <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002778:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800277a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800277c:	bf00      	nop
 800277e:	3720      	adds	r7, #32
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}

08002784 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b082      	sub	sp, #8
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800278c:	f000 fb94 	bl	8002eb8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002790:	4b2a      	ldr	r3, [pc, #168]	; (800283c <prvAddNewTaskToReadyList+0xb8>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	3301      	adds	r3, #1
 8002796:	4a29      	ldr	r2, [pc, #164]	; (800283c <prvAddNewTaskToReadyList+0xb8>)
 8002798:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800279a:	4b29      	ldr	r3, [pc, #164]	; (8002840 <prvAddNewTaskToReadyList+0xbc>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d109      	bne.n	80027b6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80027a2:	4a27      	ldr	r2, [pc, #156]	; (8002840 <prvAddNewTaskToReadyList+0xbc>)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80027a8:	4b24      	ldr	r3, [pc, #144]	; (800283c <prvAddNewTaskToReadyList+0xb8>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d110      	bne.n	80027d2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80027b0:	f000 fa48 	bl	8002c44 <prvInitialiseTaskLists>
 80027b4:	e00d      	b.n	80027d2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80027b6:	4b23      	ldr	r3, [pc, #140]	; (8002844 <prvAddNewTaskToReadyList+0xc0>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d109      	bne.n	80027d2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80027be:	4b20      	ldr	r3, [pc, #128]	; (8002840 <prvAddNewTaskToReadyList+0xbc>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d802      	bhi.n	80027d2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80027cc:	4a1c      	ldr	r2, [pc, #112]	; (8002840 <prvAddNewTaskToReadyList+0xbc>)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80027d2:	4b1d      	ldr	r3, [pc, #116]	; (8002848 <prvAddNewTaskToReadyList+0xc4>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	3301      	adds	r3, #1
 80027d8:	4a1b      	ldr	r2, [pc, #108]	; (8002848 <prvAddNewTaskToReadyList+0xc4>)
 80027da:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027e0:	2201      	movs	r2, #1
 80027e2:	409a      	lsls	r2, r3
 80027e4:	4b19      	ldr	r3, [pc, #100]	; (800284c <prvAddNewTaskToReadyList+0xc8>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4313      	orrs	r3, r2
 80027ea:	4a18      	ldr	r2, [pc, #96]	; (800284c <prvAddNewTaskToReadyList+0xc8>)
 80027ec:	6013      	str	r3, [r2, #0]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027f2:	4613      	mov	r3, r2
 80027f4:	009b      	lsls	r3, r3, #2
 80027f6:	4413      	add	r3, r2
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	4a15      	ldr	r2, [pc, #84]	; (8002850 <prvAddNewTaskToReadyList+0xcc>)
 80027fc:	441a      	add	r2, r3
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	3304      	adds	r3, #4
 8002802:	4619      	mov	r1, r3
 8002804:	4610      	mov	r0, r2
 8002806:	f7ff fe19 	bl	800243c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800280a:	f000 fb85 	bl	8002f18 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800280e:	4b0d      	ldr	r3, [pc, #52]	; (8002844 <prvAddNewTaskToReadyList+0xc0>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d00e      	beq.n	8002834 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002816:	4b0a      	ldr	r3, [pc, #40]	; (8002840 <prvAddNewTaskToReadyList+0xbc>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002820:	429a      	cmp	r2, r3
 8002822:	d207      	bcs.n	8002834 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002824:	4b0b      	ldr	r3, [pc, #44]	; (8002854 <prvAddNewTaskToReadyList+0xd0>)
 8002826:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800282a:	601a      	str	r2, [r3, #0]
 800282c:	f3bf 8f4f 	dsb	sy
 8002830:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002834:	bf00      	nop
 8002836:	3708      	adds	r7, #8
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	20000138 	.word	0x20000138
 8002840:	2000003c 	.word	0x2000003c
 8002844:	20000144 	.word	0x20000144
 8002848:	20000154 	.word	0x20000154
 800284c:	20000140 	.word	0x20000140
 8002850:	20000040 	.word	0x20000040
 8002854:	e000ed04 	.word	0xe000ed04

08002858 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002858:	b580      	push	{r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002860:	2300      	movs	r3, #0
 8002862:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d017      	beq.n	800289a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800286a:	4b13      	ldr	r3, [pc, #76]	; (80028b8 <vTaskDelay+0x60>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d00a      	beq.n	8002888 <vTaskDelay+0x30>
	__asm volatile
 8002872:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002876:	f383 8811 	msr	BASEPRI, r3
 800287a:	f3bf 8f6f 	isb	sy
 800287e:	f3bf 8f4f 	dsb	sy
 8002882:	60bb      	str	r3, [r7, #8]
}
 8002884:	bf00      	nop
 8002886:	e7fe      	b.n	8002886 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002888:	f000 f81a 	bl	80028c0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800288c:	2100      	movs	r1, #0
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	f000 fa3c 	bl	8002d0c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002894:	f000 f822 	bl	80028dc <xTaskResumeAll>
 8002898:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d107      	bne.n	80028b0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80028a0:	4b06      	ldr	r3, [pc, #24]	; (80028bc <vTaskDelay+0x64>)
 80028a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80028a6:	601a      	str	r2, [r3, #0]
 80028a8:	f3bf 8f4f 	dsb	sy
 80028ac:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80028b0:	bf00      	nop
 80028b2:	3710      	adds	r7, #16
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	2000015c 	.word	0x2000015c
 80028bc:	e000ed04 	.word	0xe000ed04

080028c0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80028c0:	b480      	push	{r7}
 80028c2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80028c4:	4b04      	ldr	r3, [pc, #16]	; (80028d8 <vTaskSuspendAll+0x18>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	3301      	adds	r3, #1
 80028ca:	4a03      	ldr	r2, [pc, #12]	; (80028d8 <vTaskSuspendAll+0x18>)
 80028cc:	6013      	str	r3, [r2, #0]
}
 80028ce:	bf00      	nop
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bc80      	pop	{r7}
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	2000015c 	.word	0x2000015c

080028dc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b084      	sub	sp, #16
 80028e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80028e2:	2300      	movs	r3, #0
 80028e4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80028e6:	2300      	movs	r3, #0
 80028e8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80028ea:	4b41      	ldr	r3, [pc, #260]	; (80029f0 <xTaskResumeAll+0x114>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d10a      	bne.n	8002908 <xTaskResumeAll+0x2c>
	__asm volatile
 80028f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028f6:	f383 8811 	msr	BASEPRI, r3
 80028fa:	f3bf 8f6f 	isb	sy
 80028fe:	f3bf 8f4f 	dsb	sy
 8002902:	603b      	str	r3, [r7, #0]
}
 8002904:	bf00      	nop
 8002906:	e7fe      	b.n	8002906 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002908:	f000 fad6 	bl	8002eb8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800290c:	4b38      	ldr	r3, [pc, #224]	; (80029f0 <xTaskResumeAll+0x114>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	3b01      	subs	r3, #1
 8002912:	4a37      	ldr	r2, [pc, #220]	; (80029f0 <xTaskResumeAll+0x114>)
 8002914:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002916:	4b36      	ldr	r3, [pc, #216]	; (80029f0 <xTaskResumeAll+0x114>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d161      	bne.n	80029e2 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800291e:	4b35      	ldr	r3, [pc, #212]	; (80029f4 <xTaskResumeAll+0x118>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d05d      	beq.n	80029e2 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002926:	e02e      	b.n	8002986 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002928:	4b33      	ldr	r3, [pc, #204]	; (80029f8 <xTaskResumeAll+0x11c>)
 800292a:	68db      	ldr	r3, [r3, #12]
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	3318      	adds	r3, #24
 8002934:	4618      	mov	r0, r3
 8002936:	f7ff fddc 	bl	80024f2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	3304      	adds	r3, #4
 800293e:	4618      	mov	r0, r3
 8002940:	f7ff fdd7 	bl	80024f2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002948:	2201      	movs	r2, #1
 800294a:	409a      	lsls	r2, r3
 800294c:	4b2b      	ldr	r3, [pc, #172]	; (80029fc <xTaskResumeAll+0x120>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4313      	orrs	r3, r2
 8002952:	4a2a      	ldr	r2, [pc, #168]	; (80029fc <xTaskResumeAll+0x120>)
 8002954:	6013      	str	r3, [r2, #0]
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800295a:	4613      	mov	r3, r2
 800295c:	009b      	lsls	r3, r3, #2
 800295e:	4413      	add	r3, r2
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	4a27      	ldr	r2, [pc, #156]	; (8002a00 <xTaskResumeAll+0x124>)
 8002964:	441a      	add	r2, r3
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	3304      	adds	r3, #4
 800296a:	4619      	mov	r1, r3
 800296c:	4610      	mov	r0, r2
 800296e:	f7ff fd65 	bl	800243c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002976:	4b23      	ldr	r3, [pc, #140]	; (8002a04 <xTaskResumeAll+0x128>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800297c:	429a      	cmp	r2, r3
 800297e:	d302      	bcc.n	8002986 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8002980:	4b21      	ldr	r3, [pc, #132]	; (8002a08 <xTaskResumeAll+0x12c>)
 8002982:	2201      	movs	r2, #1
 8002984:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002986:	4b1c      	ldr	r3, [pc, #112]	; (80029f8 <xTaskResumeAll+0x11c>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d1cc      	bne.n	8002928 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d001      	beq.n	8002998 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002994:	f000 f996 	bl	8002cc4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002998:	4b1c      	ldr	r3, [pc, #112]	; (8002a0c <xTaskResumeAll+0x130>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d010      	beq.n	80029c6 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80029a4:	f000 f836 	bl	8002a14 <xTaskIncrementTick>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d002      	beq.n	80029b4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80029ae:	4b16      	ldr	r3, [pc, #88]	; (8002a08 <xTaskResumeAll+0x12c>)
 80029b0:	2201      	movs	r2, #1
 80029b2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	3b01      	subs	r3, #1
 80029b8:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d1f1      	bne.n	80029a4 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 80029c0:	4b12      	ldr	r3, [pc, #72]	; (8002a0c <xTaskResumeAll+0x130>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80029c6:	4b10      	ldr	r3, [pc, #64]	; (8002a08 <xTaskResumeAll+0x12c>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d009      	beq.n	80029e2 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80029ce:	2301      	movs	r3, #1
 80029d0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80029d2:	4b0f      	ldr	r3, [pc, #60]	; (8002a10 <xTaskResumeAll+0x134>)
 80029d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80029d8:	601a      	str	r2, [r3, #0]
 80029da:	f3bf 8f4f 	dsb	sy
 80029de:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80029e2:	f000 fa99 	bl	8002f18 <vPortExitCritical>

	return xAlreadyYielded;
 80029e6:	68bb      	ldr	r3, [r7, #8]
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	3710      	adds	r7, #16
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	2000015c 	.word	0x2000015c
 80029f4:	20000138 	.word	0x20000138
 80029f8:	200000fc 	.word	0x200000fc
 80029fc:	20000140 	.word	0x20000140
 8002a00:	20000040 	.word	0x20000040
 8002a04:	2000003c 	.word	0x2000003c
 8002a08:	2000014c 	.word	0x2000014c
 8002a0c:	20000148 	.word	0x20000148
 8002a10:	e000ed04 	.word	0xe000ed04

08002a14 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b086      	sub	sp, #24
 8002a18:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002a1e:	4b51      	ldr	r3, [pc, #324]	; (8002b64 <xTaskIncrementTick+0x150>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	f040 808d 	bne.w	8002b42 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002a28:	4b4f      	ldr	r3, [pc, #316]	; (8002b68 <xTaskIncrementTick+0x154>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	3301      	adds	r3, #1
 8002a2e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002a30:	4a4d      	ldr	r2, [pc, #308]	; (8002b68 <xTaskIncrementTick+0x154>)
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d120      	bne.n	8002a7e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8002a3c:	4b4b      	ldr	r3, [pc, #300]	; (8002b6c <xTaskIncrementTick+0x158>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d00a      	beq.n	8002a5c <xTaskIncrementTick+0x48>
	__asm volatile
 8002a46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a4a:	f383 8811 	msr	BASEPRI, r3
 8002a4e:	f3bf 8f6f 	isb	sy
 8002a52:	f3bf 8f4f 	dsb	sy
 8002a56:	603b      	str	r3, [r7, #0]
}
 8002a58:	bf00      	nop
 8002a5a:	e7fe      	b.n	8002a5a <xTaskIncrementTick+0x46>
 8002a5c:	4b43      	ldr	r3, [pc, #268]	; (8002b6c <xTaskIncrementTick+0x158>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	60fb      	str	r3, [r7, #12]
 8002a62:	4b43      	ldr	r3, [pc, #268]	; (8002b70 <xTaskIncrementTick+0x15c>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a41      	ldr	r2, [pc, #260]	; (8002b6c <xTaskIncrementTick+0x158>)
 8002a68:	6013      	str	r3, [r2, #0]
 8002a6a:	4a41      	ldr	r2, [pc, #260]	; (8002b70 <xTaskIncrementTick+0x15c>)
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6013      	str	r3, [r2, #0]
 8002a70:	4b40      	ldr	r3, [pc, #256]	; (8002b74 <xTaskIncrementTick+0x160>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	3301      	adds	r3, #1
 8002a76:	4a3f      	ldr	r2, [pc, #252]	; (8002b74 <xTaskIncrementTick+0x160>)
 8002a78:	6013      	str	r3, [r2, #0]
 8002a7a:	f000 f923 	bl	8002cc4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002a7e:	4b3e      	ldr	r3, [pc, #248]	; (8002b78 <xTaskIncrementTick+0x164>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	693a      	ldr	r2, [r7, #16]
 8002a84:	429a      	cmp	r2, r3
 8002a86:	d34d      	bcc.n	8002b24 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002a88:	4b38      	ldr	r3, [pc, #224]	; (8002b6c <xTaskIncrementTick+0x158>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d101      	bne.n	8002a96 <xTaskIncrementTick+0x82>
 8002a92:	2301      	movs	r3, #1
 8002a94:	e000      	b.n	8002a98 <xTaskIncrementTick+0x84>
 8002a96:	2300      	movs	r3, #0
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d004      	beq.n	8002aa6 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002a9c:	4b36      	ldr	r3, [pc, #216]	; (8002b78 <xTaskIncrementTick+0x164>)
 8002a9e:	f04f 32ff 	mov.w	r2, #4294967295
 8002aa2:	601a      	str	r2, [r3, #0]
					break;
 8002aa4:	e03e      	b.n	8002b24 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002aa6:	4b31      	ldr	r3, [pc, #196]	; (8002b6c <xTaskIncrementTick+0x158>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	68db      	ldr	r3, [r3, #12]
 8002aae:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002ab6:	693a      	ldr	r2, [r7, #16]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	429a      	cmp	r2, r3
 8002abc:	d203      	bcs.n	8002ac6 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002abe:	4a2e      	ldr	r2, [pc, #184]	; (8002b78 <xTaskIncrementTick+0x164>)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6013      	str	r3, [r2, #0]
						break;
 8002ac4:	e02e      	b.n	8002b24 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	3304      	adds	r3, #4
 8002aca:	4618      	mov	r0, r3
 8002acc:	f7ff fd11 	bl	80024f2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d004      	beq.n	8002ae2 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	3318      	adds	r3, #24
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7ff fd08 	bl	80024f2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	409a      	lsls	r2, r3
 8002aea:	4b24      	ldr	r3, [pc, #144]	; (8002b7c <xTaskIncrementTick+0x168>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	4a22      	ldr	r2, [pc, #136]	; (8002b7c <xTaskIncrementTick+0x168>)
 8002af2:	6013      	str	r3, [r2, #0]
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002af8:	4613      	mov	r3, r2
 8002afa:	009b      	lsls	r3, r3, #2
 8002afc:	4413      	add	r3, r2
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	4a1f      	ldr	r2, [pc, #124]	; (8002b80 <xTaskIncrementTick+0x16c>)
 8002b02:	441a      	add	r2, r3
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	3304      	adds	r3, #4
 8002b08:	4619      	mov	r1, r3
 8002b0a:	4610      	mov	r0, r2
 8002b0c:	f7ff fc96 	bl	800243c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b14:	4b1b      	ldr	r3, [pc, #108]	; (8002b84 <xTaskIncrementTick+0x170>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	d3b4      	bcc.n	8002a88 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002b22:	e7b1      	b.n	8002a88 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002b24:	4b17      	ldr	r3, [pc, #92]	; (8002b84 <xTaskIncrementTick+0x170>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b2a:	4915      	ldr	r1, [pc, #84]	; (8002b80 <xTaskIncrementTick+0x16c>)
 8002b2c:	4613      	mov	r3, r2
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	4413      	add	r3, r2
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	440b      	add	r3, r1
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d907      	bls.n	8002b4c <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	617b      	str	r3, [r7, #20]
 8002b40:	e004      	b.n	8002b4c <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8002b42:	4b11      	ldr	r3, [pc, #68]	; (8002b88 <xTaskIncrementTick+0x174>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	3301      	adds	r3, #1
 8002b48:	4a0f      	ldr	r2, [pc, #60]	; (8002b88 <xTaskIncrementTick+0x174>)
 8002b4a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8002b4c:	4b0f      	ldr	r3, [pc, #60]	; (8002b8c <xTaskIncrementTick+0x178>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d001      	beq.n	8002b58 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8002b54:	2301      	movs	r3, #1
 8002b56:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8002b58:	697b      	ldr	r3, [r7, #20]
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3718      	adds	r7, #24
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	2000015c 	.word	0x2000015c
 8002b68:	2000013c 	.word	0x2000013c
 8002b6c:	200000f4 	.word	0x200000f4
 8002b70:	200000f8 	.word	0x200000f8
 8002b74:	20000150 	.word	0x20000150
 8002b78:	20000158 	.word	0x20000158
 8002b7c:	20000140 	.word	0x20000140
 8002b80:	20000040 	.word	0x20000040
 8002b84:	2000003c 	.word	0x2000003c
 8002b88:	20000148 	.word	0x20000148
 8002b8c:	2000014c 	.word	0x2000014c

08002b90 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002b90:	b480      	push	{r7}
 8002b92:	b087      	sub	sp, #28
 8002b94:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002b96:	4b26      	ldr	r3, [pc, #152]	; (8002c30 <vTaskSwitchContext+0xa0>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d003      	beq.n	8002ba6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002b9e:	4b25      	ldr	r3, [pc, #148]	; (8002c34 <vTaskSwitchContext+0xa4>)
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002ba4:	e03f      	b.n	8002c26 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8002ba6:	4b23      	ldr	r3, [pc, #140]	; (8002c34 <vTaskSwitchContext+0xa4>)
 8002ba8:	2200      	movs	r2, #0
 8002baa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002bac:	4b22      	ldr	r3, [pc, #136]	; (8002c38 <vTaskSwitchContext+0xa8>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	fab3 f383 	clz	r3, r3
 8002bb8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8002bba:	7afb      	ldrb	r3, [r7, #11]
 8002bbc:	f1c3 031f 	rsb	r3, r3, #31
 8002bc0:	617b      	str	r3, [r7, #20]
 8002bc2:	491e      	ldr	r1, [pc, #120]	; (8002c3c <vTaskSwitchContext+0xac>)
 8002bc4:	697a      	ldr	r2, [r7, #20]
 8002bc6:	4613      	mov	r3, r2
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	4413      	add	r3, r2
 8002bcc:	009b      	lsls	r3, r3, #2
 8002bce:	440b      	add	r3, r1
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d10a      	bne.n	8002bec <vTaskSwitchContext+0x5c>
	__asm volatile
 8002bd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bda:	f383 8811 	msr	BASEPRI, r3
 8002bde:	f3bf 8f6f 	isb	sy
 8002be2:	f3bf 8f4f 	dsb	sy
 8002be6:	607b      	str	r3, [r7, #4]
}
 8002be8:	bf00      	nop
 8002bea:	e7fe      	b.n	8002bea <vTaskSwitchContext+0x5a>
 8002bec:	697a      	ldr	r2, [r7, #20]
 8002bee:	4613      	mov	r3, r2
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	4413      	add	r3, r2
 8002bf4:	009b      	lsls	r3, r3, #2
 8002bf6:	4a11      	ldr	r2, [pc, #68]	; (8002c3c <vTaskSwitchContext+0xac>)
 8002bf8:	4413      	add	r3, r2
 8002bfa:	613b      	str	r3, [r7, #16]
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	685a      	ldr	r2, [r3, #4]
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	605a      	str	r2, [r3, #4]
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	685a      	ldr	r2, [r3, #4]
 8002c0a:	693b      	ldr	r3, [r7, #16]
 8002c0c:	3308      	adds	r3, #8
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d104      	bne.n	8002c1c <vTaskSwitchContext+0x8c>
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	685a      	ldr	r2, [r3, #4]
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	605a      	str	r2, [r3, #4]
 8002c1c:	693b      	ldr	r3, [r7, #16]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	68db      	ldr	r3, [r3, #12]
 8002c22:	4a07      	ldr	r2, [pc, #28]	; (8002c40 <vTaskSwitchContext+0xb0>)
 8002c24:	6013      	str	r3, [r2, #0]
}
 8002c26:	bf00      	nop
 8002c28:	371c      	adds	r7, #28
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bc80      	pop	{r7}
 8002c2e:	4770      	bx	lr
 8002c30:	2000015c 	.word	0x2000015c
 8002c34:	2000014c 	.word	0x2000014c
 8002c38:	20000140 	.word	0x20000140
 8002c3c:	20000040 	.word	0x20000040
 8002c40:	2000003c 	.word	0x2000003c

08002c44 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b082      	sub	sp, #8
 8002c48:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	607b      	str	r3, [r7, #4]
 8002c4e:	e00c      	b.n	8002c6a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002c50:	687a      	ldr	r2, [r7, #4]
 8002c52:	4613      	mov	r3, r2
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	4413      	add	r3, r2
 8002c58:	009b      	lsls	r3, r3, #2
 8002c5a:	4a12      	ldr	r2, [pc, #72]	; (8002ca4 <prvInitialiseTaskLists+0x60>)
 8002c5c:	4413      	add	r3, r2
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7ff fbc1 	bl	80023e6 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	3301      	adds	r3, #1
 8002c68:	607b      	str	r3, [r7, #4]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2b06      	cmp	r3, #6
 8002c6e:	d9ef      	bls.n	8002c50 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002c70:	480d      	ldr	r0, [pc, #52]	; (8002ca8 <prvInitialiseTaskLists+0x64>)
 8002c72:	f7ff fbb8 	bl	80023e6 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002c76:	480d      	ldr	r0, [pc, #52]	; (8002cac <prvInitialiseTaskLists+0x68>)
 8002c78:	f7ff fbb5 	bl	80023e6 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002c7c:	480c      	ldr	r0, [pc, #48]	; (8002cb0 <prvInitialiseTaskLists+0x6c>)
 8002c7e:	f7ff fbb2 	bl	80023e6 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002c82:	480c      	ldr	r0, [pc, #48]	; (8002cb4 <prvInitialiseTaskLists+0x70>)
 8002c84:	f7ff fbaf 	bl	80023e6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002c88:	480b      	ldr	r0, [pc, #44]	; (8002cb8 <prvInitialiseTaskLists+0x74>)
 8002c8a:	f7ff fbac 	bl	80023e6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002c8e:	4b0b      	ldr	r3, [pc, #44]	; (8002cbc <prvInitialiseTaskLists+0x78>)
 8002c90:	4a05      	ldr	r2, [pc, #20]	; (8002ca8 <prvInitialiseTaskLists+0x64>)
 8002c92:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002c94:	4b0a      	ldr	r3, [pc, #40]	; (8002cc0 <prvInitialiseTaskLists+0x7c>)
 8002c96:	4a05      	ldr	r2, [pc, #20]	; (8002cac <prvInitialiseTaskLists+0x68>)
 8002c98:	601a      	str	r2, [r3, #0]
}
 8002c9a:	bf00      	nop
 8002c9c:	3708      	adds	r7, #8
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	20000040 	.word	0x20000040
 8002ca8:	200000cc 	.word	0x200000cc
 8002cac:	200000e0 	.word	0x200000e0
 8002cb0:	200000fc 	.word	0x200000fc
 8002cb4:	20000110 	.word	0x20000110
 8002cb8:	20000124 	.word	0x20000124
 8002cbc:	200000f4 	.word	0x200000f4
 8002cc0:	200000f8 	.word	0x200000f8

08002cc4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b083      	sub	sp, #12
 8002cc8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002cca:	4b0e      	ldr	r3, [pc, #56]	; (8002d04 <prvResetNextTaskUnblockTime+0x40>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d101      	bne.n	8002cd8 <prvResetNextTaskUnblockTime+0x14>
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e000      	b.n	8002cda <prvResetNextTaskUnblockTime+0x16>
 8002cd8:	2300      	movs	r3, #0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d004      	beq.n	8002ce8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002cde:	4b0a      	ldr	r3, [pc, #40]	; (8002d08 <prvResetNextTaskUnblockTime+0x44>)
 8002ce0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ce4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002ce6:	e008      	b.n	8002cfa <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002ce8:	4b06      	ldr	r3, [pc, #24]	; (8002d04 <prvResetNextTaskUnblockTime+0x40>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	4a04      	ldr	r2, [pc, #16]	; (8002d08 <prvResetNextTaskUnblockTime+0x44>)
 8002cf8:	6013      	str	r3, [r2, #0]
}
 8002cfa:	bf00      	nop
 8002cfc:	370c      	adds	r7, #12
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bc80      	pop	{r7}
 8002d02:	4770      	bx	lr
 8002d04:	200000f4 	.word	0x200000f4
 8002d08:	20000158 	.word	0x20000158

08002d0c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b084      	sub	sp, #16
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
 8002d14:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002d16:	4b29      	ldr	r3, [pc, #164]	; (8002dbc <prvAddCurrentTaskToDelayedList+0xb0>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002d1c:	4b28      	ldr	r3, [pc, #160]	; (8002dc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	3304      	adds	r3, #4
 8002d22:	4618      	mov	r0, r3
 8002d24:	f7ff fbe5 	bl	80024f2 <uxListRemove>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d10b      	bne.n	8002d46 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8002d2e:	4b24      	ldr	r3, [pc, #144]	; (8002dc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d34:	2201      	movs	r2, #1
 8002d36:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3a:	43da      	mvns	r2, r3
 8002d3c:	4b21      	ldr	r3, [pc, #132]	; (8002dc4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4013      	ands	r3, r2
 8002d42:	4a20      	ldr	r2, [pc, #128]	; (8002dc4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002d44:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d4c:	d10a      	bne.n	8002d64 <prvAddCurrentTaskToDelayedList+0x58>
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d007      	beq.n	8002d64 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002d54:	4b1a      	ldr	r3, [pc, #104]	; (8002dc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	3304      	adds	r3, #4
 8002d5a:	4619      	mov	r1, r3
 8002d5c:	481a      	ldr	r0, [pc, #104]	; (8002dc8 <prvAddCurrentTaskToDelayedList+0xbc>)
 8002d5e:	f7ff fb6d 	bl	800243c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002d62:	e026      	b.n	8002db2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002d64:	68fa      	ldr	r2, [r7, #12]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	4413      	add	r3, r2
 8002d6a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002d6c:	4b14      	ldr	r3, [pc, #80]	; (8002dc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	68ba      	ldr	r2, [r7, #8]
 8002d72:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002d74:	68ba      	ldr	r2, [r7, #8]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d209      	bcs.n	8002d90 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002d7c:	4b13      	ldr	r3, [pc, #76]	; (8002dcc <prvAddCurrentTaskToDelayedList+0xc0>)
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	4b0f      	ldr	r3, [pc, #60]	; (8002dc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	3304      	adds	r3, #4
 8002d86:	4619      	mov	r1, r3
 8002d88:	4610      	mov	r0, r2
 8002d8a:	f7ff fb7a 	bl	8002482 <vListInsert>
}
 8002d8e:	e010      	b.n	8002db2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002d90:	4b0f      	ldr	r3, [pc, #60]	; (8002dd0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	4b0a      	ldr	r3, [pc, #40]	; (8002dc0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	3304      	adds	r3, #4
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	4610      	mov	r0, r2
 8002d9e:	f7ff fb70 	bl	8002482 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002da2:	4b0c      	ldr	r3, [pc, #48]	; (8002dd4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	68ba      	ldr	r2, [r7, #8]
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d202      	bcs.n	8002db2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8002dac:	4a09      	ldr	r2, [pc, #36]	; (8002dd4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	6013      	str	r3, [r2, #0]
}
 8002db2:	bf00      	nop
 8002db4:	3710      	adds	r7, #16
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	2000013c 	.word	0x2000013c
 8002dc0:	2000003c 	.word	0x2000003c
 8002dc4:	20000140 	.word	0x20000140
 8002dc8:	20000124 	.word	0x20000124
 8002dcc:	200000f8 	.word	0x200000f8
 8002dd0:	200000f4 	.word	0x200000f4
 8002dd4:	20000158 	.word	0x20000158

08002dd8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b085      	sub	sp, #20
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	60f8      	str	r0, [r7, #12]
 8002de0:	60b9      	str	r1, [r7, #8]
 8002de2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	3b04      	subs	r3, #4
 8002de8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002df0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	3b04      	subs	r3, #4
 8002df6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	f023 0201 	bic.w	r2, r3, #1
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	3b04      	subs	r3, #4
 8002e06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002e08:	4a08      	ldr	r2, [pc, #32]	; (8002e2c <pxPortInitialiseStack+0x54>)
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	3b14      	subs	r3, #20
 8002e12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	3b20      	subs	r3, #32
 8002e1e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002e20:	68fb      	ldr	r3, [r7, #12]
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3714      	adds	r7, #20
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bc80      	pop	{r7}
 8002e2a:	4770      	bx	lr
 8002e2c:	08002e31 	.word	0x08002e31

08002e30 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002e30:	b480      	push	{r7}
 8002e32:	b085      	sub	sp, #20
 8002e34:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8002e36:	2300      	movs	r3, #0
 8002e38:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002e3a:	4b12      	ldr	r3, [pc, #72]	; (8002e84 <prvTaskExitError+0x54>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e42:	d00a      	beq.n	8002e5a <prvTaskExitError+0x2a>
	__asm volatile
 8002e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e48:	f383 8811 	msr	BASEPRI, r3
 8002e4c:	f3bf 8f6f 	isb	sy
 8002e50:	f3bf 8f4f 	dsb	sy
 8002e54:	60fb      	str	r3, [r7, #12]
}
 8002e56:	bf00      	nop
 8002e58:	e7fe      	b.n	8002e58 <prvTaskExitError+0x28>
	__asm volatile
 8002e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e5e:	f383 8811 	msr	BASEPRI, r3
 8002e62:	f3bf 8f6f 	isb	sy
 8002e66:	f3bf 8f4f 	dsb	sy
 8002e6a:	60bb      	str	r3, [r7, #8]
}
 8002e6c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8002e6e:	bf00      	nop
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d0fc      	beq.n	8002e70 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002e76:	bf00      	nop
 8002e78:	bf00      	nop
 8002e7a:	3714      	adds	r7, #20
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bc80      	pop	{r7}
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop
 8002e84:	2000000c 	.word	0x2000000c
	...

08002e90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002e90:	4b07      	ldr	r3, [pc, #28]	; (8002eb0 <pxCurrentTCBConst2>)
 8002e92:	6819      	ldr	r1, [r3, #0]
 8002e94:	6808      	ldr	r0, [r1, #0]
 8002e96:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002e9a:	f380 8809 	msr	PSP, r0
 8002e9e:	f3bf 8f6f 	isb	sy
 8002ea2:	f04f 0000 	mov.w	r0, #0
 8002ea6:	f380 8811 	msr	BASEPRI, r0
 8002eaa:	f04e 0e0d 	orr.w	lr, lr, #13
 8002eae:	4770      	bx	lr

08002eb0 <pxCurrentTCBConst2>:
 8002eb0:	2000003c 	.word	0x2000003c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002eb4:	bf00      	nop
 8002eb6:	bf00      	nop

08002eb8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
	__asm volatile
 8002ebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ec2:	f383 8811 	msr	BASEPRI, r3
 8002ec6:	f3bf 8f6f 	isb	sy
 8002eca:	f3bf 8f4f 	dsb	sy
 8002ece:	607b      	str	r3, [r7, #4]
}
 8002ed0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8002ed2:	4b0f      	ldr	r3, [pc, #60]	; (8002f10 <vPortEnterCritical+0x58>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	3301      	adds	r3, #1
 8002ed8:	4a0d      	ldr	r2, [pc, #52]	; (8002f10 <vPortEnterCritical+0x58>)
 8002eda:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8002edc:	4b0c      	ldr	r3, [pc, #48]	; (8002f10 <vPortEnterCritical+0x58>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d10f      	bne.n	8002f04 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002ee4:	4b0b      	ldr	r3, [pc, #44]	; (8002f14 <vPortEnterCritical+0x5c>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d00a      	beq.n	8002f04 <vPortEnterCritical+0x4c>
	__asm volatile
 8002eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ef2:	f383 8811 	msr	BASEPRI, r3
 8002ef6:	f3bf 8f6f 	isb	sy
 8002efa:	f3bf 8f4f 	dsb	sy
 8002efe:	603b      	str	r3, [r7, #0]
}
 8002f00:	bf00      	nop
 8002f02:	e7fe      	b.n	8002f02 <vPortEnterCritical+0x4a>
	}
}
 8002f04:	bf00      	nop
 8002f06:	370c      	adds	r7, #12
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bc80      	pop	{r7}
 8002f0c:	4770      	bx	lr
 8002f0e:	bf00      	nop
 8002f10:	2000000c 	.word	0x2000000c
 8002f14:	e000ed04 	.word	0xe000ed04

08002f18 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002f1e:	4b11      	ldr	r3, [pc, #68]	; (8002f64 <vPortExitCritical+0x4c>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d10a      	bne.n	8002f3c <vPortExitCritical+0x24>
	__asm volatile
 8002f26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f2a:	f383 8811 	msr	BASEPRI, r3
 8002f2e:	f3bf 8f6f 	isb	sy
 8002f32:	f3bf 8f4f 	dsb	sy
 8002f36:	607b      	str	r3, [r7, #4]
}
 8002f38:	bf00      	nop
 8002f3a:	e7fe      	b.n	8002f3a <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8002f3c:	4b09      	ldr	r3, [pc, #36]	; (8002f64 <vPortExitCritical+0x4c>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	3b01      	subs	r3, #1
 8002f42:	4a08      	ldr	r2, [pc, #32]	; (8002f64 <vPortExitCritical+0x4c>)
 8002f44:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8002f46:	4b07      	ldr	r3, [pc, #28]	; (8002f64 <vPortExitCritical+0x4c>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d105      	bne.n	8002f5a <vPortExitCritical+0x42>
 8002f4e:	2300      	movs	r3, #0
 8002f50:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002f58:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8002f5a:	bf00      	nop
 8002f5c:	370c      	adds	r7, #12
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bc80      	pop	{r7}
 8002f62:	4770      	bx	lr
 8002f64:	2000000c 	.word	0x2000000c
	...

08002f70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002f70:	f3ef 8009 	mrs	r0, PSP
 8002f74:	f3bf 8f6f 	isb	sy
 8002f78:	4b0d      	ldr	r3, [pc, #52]	; (8002fb0 <pxCurrentTCBConst>)
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002f80:	6010      	str	r0, [r2, #0]
 8002f82:	e92d 4008 	stmdb	sp!, {r3, lr}
 8002f86:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002f8a:	f380 8811 	msr	BASEPRI, r0
 8002f8e:	f7ff fdff 	bl	8002b90 <vTaskSwitchContext>
 8002f92:	f04f 0000 	mov.w	r0, #0
 8002f96:	f380 8811 	msr	BASEPRI, r0
 8002f9a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8002f9e:	6819      	ldr	r1, [r3, #0]
 8002fa0:	6808      	ldr	r0, [r1, #0]
 8002fa2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002fa6:	f380 8809 	msr	PSP, r0
 8002faa:	f3bf 8f6f 	isb	sy
 8002fae:	4770      	bx	lr

08002fb0 <pxCurrentTCBConst>:
 8002fb0:	2000003c 	.word	0x2000003c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002fb4:	bf00      	nop
 8002fb6:	bf00      	nop

08002fb8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0
	__asm volatile
 8002fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fc2:	f383 8811 	msr	BASEPRI, r3
 8002fc6:	f3bf 8f6f 	isb	sy
 8002fca:	f3bf 8f4f 	dsb	sy
 8002fce:	607b      	str	r3, [r7, #4]
}
 8002fd0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002fd2:	f7ff fd1f 	bl	8002a14 <xTaskIncrementTick>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d003      	beq.n	8002fe4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002fdc:	4b06      	ldr	r3, [pc, #24]	; (8002ff8 <SysTick_Handler+0x40>)
 8002fde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002fe2:	601a      	str	r2, [r3, #0]
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	f383 8811 	msr	BASEPRI, r3
}
 8002fee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8002ff0:	bf00      	nop
 8002ff2:	3708      	adds	r7, #8
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	e000ed04 	.word	0xe000ed04

08002ffc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b08a      	sub	sp, #40	; 0x28
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003004:	2300      	movs	r3, #0
 8003006:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003008:	f7ff fc5a 	bl	80028c0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800300c:	4b58      	ldr	r3, [pc, #352]	; (8003170 <pvPortMalloc+0x174>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d101      	bne.n	8003018 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003014:	f000 f910 	bl	8003238 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003018:	4b56      	ldr	r3, [pc, #344]	; (8003174 <pvPortMalloc+0x178>)
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	4013      	ands	r3, r2
 8003020:	2b00      	cmp	r3, #0
 8003022:	f040 808e 	bne.w	8003142 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d01d      	beq.n	8003068 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800302c:	2208      	movs	r2, #8
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4413      	add	r3, r2
 8003032:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	f003 0307 	and.w	r3, r3, #7
 800303a:	2b00      	cmp	r3, #0
 800303c:	d014      	beq.n	8003068 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f023 0307 	bic.w	r3, r3, #7
 8003044:	3308      	adds	r3, #8
 8003046:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	f003 0307 	and.w	r3, r3, #7
 800304e:	2b00      	cmp	r3, #0
 8003050:	d00a      	beq.n	8003068 <pvPortMalloc+0x6c>
	__asm volatile
 8003052:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003056:	f383 8811 	msr	BASEPRI, r3
 800305a:	f3bf 8f6f 	isb	sy
 800305e:	f3bf 8f4f 	dsb	sy
 8003062:	617b      	str	r3, [r7, #20]
}
 8003064:	bf00      	nop
 8003066:	e7fe      	b.n	8003066 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d069      	beq.n	8003142 <pvPortMalloc+0x146>
 800306e:	4b42      	ldr	r3, [pc, #264]	; (8003178 <pvPortMalloc+0x17c>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	687a      	ldr	r2, [r7, #4]
 8003074:	429a      	cmp	r2, r3
 8003076:	d864      	bhi.n	8003142 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003078:	4b40      	ldr	r3, [pc, #256]	; (800317c <pvPortMalloc+0x180>)
 800307a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800307c:	4b3f      	ldr	r3, [pc, #252]	; (800317c <pvPortMalloc+0x180>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003082:	e004      	b.n	800308e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8003084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003086:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800308e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	429a      	cmp	r2, r3
 8003096:	d903      	bls.n	80030a0 <pvPortMalloc+0xa4>
 8003098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d1f1      	bne.n	8003084 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80030a0:	4b33      	ldr	r3, [pc, #204]	; (8003170 <pvPortMalloc+0x174>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030a6:	429a      	cmp	r2, r3
 80030a8:	d04b      	beq.n	8003142 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80030aa:	6a3b      	ldr	r3, [r7, #32]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	2208      	movs	r2, #8
 80030b0:	4413      	add	r3, r2
 80030b2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80030b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	6a3b      	ldr	r3, [r7, #32]
 80030ba:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80030bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030be:	685a      	ldr	r2, [r3, #4]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	1ad2      	subs	r2, r2, r3
 80030c4:	2308      	movs	r3, #8
 80030c6:	005b      	lsls	r3, r3, #1
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d91f      	bls.n	800310c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80030cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4413      	add	r3, r2
 80030d2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80030d4:	69bb      	ldr	r3, [r7, #24]
 80030d6:	f003 0307 	and.w	r3, r3, #7
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d00a      	beq.n	80030f4 <pvPortMalloc+0xf8>
	__asm volatile
 80030de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030e2:	f383 8811 	msr	BASEPRI, r3
 80030e6:	f3bf 8f6f 	isb	sy
 80030ea:	f3bf 8f4f 	dsb	sy
 80030ee:	613b      	str	r3, [r7, #16]
}
 80030f0:	bf00      	nop
 80030f2:	e7fe      	b.n	80030f2 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80030f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f6:	685a      	ldr	r2, [r3, #4]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	1ad2      	subs	r2, r2, r3
 80030fc:	69bb      	ldr	r3, [r7, #24]
 80030fe:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003106:	69b8      	ldr	r0, [r7, #24]
 8003108:	f000 f8f8 	bl	80032fc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800310c:	4b1a      	ldr	r3, [pc, #104]	; (8003178 <pvPortMalloc+0x17c>)
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	4a18      	ldr	r2, [pc, #96]	; (8003178 <pvPortMalloc+0x17c>)
 8003118:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800311a:	4b17      	ldr	r3, [pc, #92]	; (8003178 <pvPortMalloc+0x17c>)
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	4b18      	ldr	r3, [pc, #96]	; (8003180 <pvPortMalloc+0x184>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	429a      	cmp	r2, r3
 8003124:	d203      	bcs.n	800312e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003126:	4b14      	ldr	r3, [pc, #80]	; (8003178 <pvPortMalloc+0x17c>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a15      	ldr	r2, [pc, #84]	; (8003180 <pvPortMalloc+0x184>)
 800312c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800312e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003130:	685a      	ldr	r2, [r3, #4]
 8003132:	4b10      	ldr	r3, [pc, #64]	; (8003174 <pvPortMalloc+0x178>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	431a      	orrs	r2, r3
 8003138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800313a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800313c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800313e:	2200      	movs	r2, #0
 8003140:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003142:	f7ff fbcb 	bl	80028dc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003146:	69fb      	ldr	r3, [r7, #28]
 8003148:	f003 0307 	and.w	r3, r3, #7
 800314c:	2b00      	cmp	r3, #0
 800314e:	d00a      	beq.n	8003166 <pvPortMalloc+0x16a>
	__asm volatile
 8003150:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003154:	f383 8811 	msr	BASEPRI, r3
 8003158:	f3bf 8f6f 	isb	sy
 800315c:	f3bf 8f4f 	dsb	sy
 8003160:	60fb      	str	r3, [r7, #12]
}
 8003162:	bf00      	nop
 8003164:	e7fe      	b.n	8003164 <pvPortMalloc+0x168>
	return pvReturn;
 8003166:	69fb      	ldr	r3, [r7, #28]
}
 8003168:	4618      	mov	r0, r3
 800316a:	3728      	adds	r7, #40	; 0x28
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}
 8003170:	20000d68 	.word	0x20000d68
 8003174:	20000d74 	.word	0x20000d74
 8003178:	20000d6c 	.word	0x20000d6c
 800317c:	20000d60 	.word	0x20000d60
 8003180:	20000d70 	.word	0x20000d70

08003184 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b086      	sub	sp, #24
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d048      	beq.n	8003228 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003196:	2308      	movs	r3, #8
 8003198:	425b      	negs	r3, r3
 800319a:	697a      	ldr	r2, [r7, #20]
 800319c:	4413      	add	r3, r2
 800319e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	685a      	ldr	r2, [r3, #4]
 80031a8:	4b21      	ldr	r3, [pc, #132]	; (8003230 <vPortFree+0xac>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4013      	ands	r3, r2
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d10a      	bne.n	80031c8 <vPortFree+0x44>
	__asm volatile
 80031b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031b6:	f383 8811 	msr	BASEPRI, r3
 80031ba:	f3bf 8f6f 	isb	sy
 80031be:	f3bf 8f4f 	dsb	sy
 80031c2:	60fb      	str	r3, [r7, #12]
}
 80031c4:	bf00      	nop
 80031c6:	e7fe      	b.n	80031c6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d00a      	beq.n	80031e6 <vPortFree+0x62>
	__asm volatile
 80031d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031d4:	f383 8811 	msr	BASEPRI, r3
 80031d8:	f3bf 8f6f 	isb	sy
 80031dc:	f3bf 8f4f 	dsb	sy
 80031e0:	60bb      	str	r3, [r7, #8]
}
 80031e2:	bf00      	nop
 80031e4:	e7fe      	b.n	80031e4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	685a      	ldr	r2, [r3, #4]
 80031ea:	4b11      	ldr	r3, [pc, #68]	; (8003230 <vPortFree+0xac>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4013      	ands	r3, r2
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d019      	beq.n	8003228 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d115      	bne.n	8003228 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80031fc:	693b      	ldr	r3, [r7, #16]
 80031fe:	685a      	ldr	r2, [r3, #4]
 8003200:	4b0b      	ldr	r3, [pc, #44]	; (8003230 <vPortFree+0xac>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	43db      	mvns	r3, r3
 8003206:	401a      	ands	r2, r3
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800320c:	f7ff fb58 	bl	80028c0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	685a      	ldr	r2, [r3, #4]
 8003214:	4b07      	ldr	r3, [pc, #28]	; (8003234 <vPortFree+0xb0>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4413      	add	r3, r2
 800321a:	4a06      	ldr	r2, [pc, #24]	; (8003234 <vPortFree+0xb0>)
 800321c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800321e:	6938      	ldr	r0, [r7, #16]
 8003220:	f000 f86c 	bl	80032fc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8003224:	f7ff fb5a 	bl	80028dc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003228:	bf00      	nop
 800322a:	3718      	adds	r7, #24
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}
 8003230:	20000d74 	.word	0x20000d74
 8003234:	20000d6c 	.word	0x20000d6c

08003238 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003238:	b480      	push	{r7}
 800323a:	b085      	sub	sp, #20
 800323c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800323e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003242:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003244:	4b27      	ldr	r3, [pc, #156]	; (80032e4 <prvHeapInit+0xac>)
 8003246:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	f003 0307 	and.w	r3, r3, #7
 800324e:	2b00      	cmp	r3, #0
 8003250:	d00c      	beq.n	800326c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	3307      	adds	r3, #7
 8003256:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	f023 0307 	bic.w	r3, r3, #7
 800325e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003260:	68ba      	ldr	r2, [r7, #8]
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	4a1f      	ldr	r2, [pc, #124]	; (80032e4 <prvHeapInit+0xac>)
 8003268:	4413      	add	r3, r2
 800326a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003270:	4a1d      	ldr	r2, [pc, #116]	; (80032e8 <prvHeapInit+0xb0>)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003276:	4b1c      	ldr	r3, [pc, #112]	; (80032e8 <prvHeapInit+0xb0>)
 8003278:	2200      	movs	r2, #0
 800327a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	68ba      	ldr	r2, [r7, #8]
 8003280:	4413      	add	r3, r2
 8003282:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003284:	2208      	movs	r2, #8
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	1a9b      	subs	r3, r3, r2
 800328a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	f023 0307 	bic.w	r3, r3, #7
 8003292:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	4a15      	ldr	r2, [pc, #84]	; (80032ec <prvHeapInit+0xb4>)
 8003298:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800329a:	4b14      	ldr	r3, [pc, #80]	; (80032ec <prvHeapInit+0xb4>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	2200      	movs	r2, #0
 80032a0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80032a2:	4b12      	ldr	r3, [pc, #72]	; (80032ec <prvHeapInit+0xb4>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	2200      	movs	r2, #0
 80032a8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	68fa      	ldr	r2, [r7, #12]
 80032b2:	1ad2      	subs	r2, r2, r3
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80032b8:	4b0c      	ldr	r3, [pc, #48]	; (80032ec <prvHeapInit+0xb4>)
 80032ba:	681a      	ldr	r2, [r3, #0]
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	4a0a      	ldr	r2, [pc, #40]	; (80032f0 <prvHeapInit+0xb8>)
 80032c6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	4a09      	ldr	r2, [pc, #36]	; (80032f4 <prvHeapInit+0xbc>)
 80032ce:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80032d0:	4b09      	ldr	r3, [pc, #36]	; (80032f8 <prvHeapInit+0xc0>)
 80032d2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80032d6:	601a      	str	r2, [r3, #0]
}
 80032d8:	bf00      	nop
 80032da:	3714      	adds	r7, #20
 80032dc:	46bd      	mov	sp, r7
 80032de:	bc80      	pop	{r7}
 80032e0:	4770      	bx	lr
 80032e2:	bf00      	nop
 80032e4:	20000160 	.word	0x20000160
 80032e8:	20000d60 	.word	0x20000d60
 80032ec:	20000d68 	.word	0x20000d68
 80032f0:	20000d70 	.word	0x20000d70
 80032f4:	20000d6c 	.word	0x20000d6c
 80032f8:	20000d74 	.word	0x20000d74

080032fc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80032fc:	b480      	push	{r7}
 80032fe:	b085      	sub	sp, #20
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003304:	4b27      	ldr	r3, [pc, #156]	; (80033a4 <prvInsertBlockIntoFreeList+0xa8>)
 8003306:	60fb      	str	r3, [r7, #12]
 8003308:	e002      	b.n	8003310 <prvInsertBlockIntoFreeList+0x14>
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	60fb      	str	r3, [r7, #12]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	687a      	ldr	r2, [r7, #4]
 8003316:	429a      	cmp	r2, r3
 8003318:	d8f7      	bhi.n	800330a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	68ba      	ldr	r2, [r7, #8]
 8003324:	4413      	add	r3, r2
 8003326:	687a      	ldr	r2, [r7, #4]
 8003328:	429a      	cmp	r2, r3
 800332a:	d108      	bne.n	800333e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	685a      	ldr	r2, [r3, #4]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	441a      	add	r2, r3
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	68ba      	ldr	r2, [r7, #8]
 8003348:	441a      	add	r2, r3
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	429a      	cmp	r2, r3
 8003350:	d118      	bne.n	8003384 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	4b14      	ldr	r3, [pc, #80]	; (80033a8 <prvInsertBlockIntoFreeList+0xac>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	429a      	cmp	r2, r3
 800335c:	d00d      	beq.n	800337a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	685a      	ldr	r2, [r3, #4]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	441a      	add	r2, r3
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	601a      	str	r2, [r3, #0]
 8003378:	e008      	b.n	800338c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800337a:	4b0b      	ldr	r3, [pc, #44]	; (80033a8 <prvInsertBlockIntoFreeList+0xac>)
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	601a      	str	r2, [r3, #0]
 8003382:	e003      	b.n	800338c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800338c:	68fa      	ldr	r2, [r7, #12]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	429a      	cmp	r2, r3
 8003392:	d002      	beq.n	800339a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800339a:	bf00      	nop
 800339c:	3714      	adds	r7, #20
 800339e:	46bd      	mov	sp, r7
 80033a0:	bc80      	pop	{r7}
 80033a2:	4770      	bx	lr
 80033a4:	20000d60 	.word	0x20000d60
 80033a8:	20000d68 	.word	0x20000d68

080033ac <ST7565_Select>:


uint8_t ST7565_buffer[SCREEN_WIDTH * SCREEN_HEIGHT / 8];
// extern enum {WHITE = 0, BLACK = 1} color_t;

void ST7565_Select(void) {
 80033ac:	b480      	push	{r7}
 80033ae:	af00      	add	r7, sp, #0
				CS_GPIO_Port->BSRR = ( CS_Pin << 16 );
			#endif
			//-----------------------------------------------------
	#endif
	
}
 80033b0:	bf00      	nop
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bc80      	pop	{r7}
 80033b6:	4770      	bx	lr

080033b8 <ST7565_Unselect>:
void ST7565_Unselect(void) {
 80033b8:	b480      	push	{r7}
 80033ba:	af00      	add	r7, sp, #0
					 CS_GPIO_Port->BSRR = CS_Pin;
			#endif
			//-----------------------------------------------------
	#endif
	
}
 80033bc:	bf00      	nop
 80033be:	46bd      	mov	sp, r7
 80033c0:	bc80      	pop	{r7}
 80033c2:	4770      	bx	lr

080033c4 <ST7565_Reset>:

void ST7565_Reset( void ){  
 80033c4:	b580      	push	{r7, lr}
 80033c6:	af00      	add	r7, sp, #0
	
 HAL_GPIO_WritePin( RES_GPIO_Port, RES_Pin, GPIO_PIN_RESET );
 80033c8:	2200      	movs	r2, #0
 80033ca:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80033ce:	4808      	ldr	r0, [pc, #32]	; (80033f0 <ST7565_Reset+0x2c>)
 80033d0:	f7fd fca0 	bl	8000d14 <HAL_GPIO_WritePin>
 HAL_Delay( 10 ); 
 80033d4:	200a      	movs	r0, #10
 80033d6:	f7fd fa15 	bl	8000804 <HAL_Delay>
	
 HAL_GPIO_WritePin( RES_GPIO_Port, RES_Pin, GPIO_PIN_SET );
 80033da:	2201      	movs	r2, #1
 80033dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80033e0:	4803      	ldr	r0, [pc, #12]	; (80033f0 <ST7565_Reset+0x2c>)
 80033e2:	f7fd fc97 	bl	8000d14 <HAL_GPIO_WritePin>
 HAL_Delay( 10 );  
 80033e6:	200a      	movs	r0, #10
 80033e8:	f7fd fa0c 	bl	8000804 <HAL_Delay>
}
 80033ec:	bf00      	nop
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	40010800 	.word	0x40010800

080033f4 <ST7565_w_dat>:

void ST7565_w_dat( uint8_t Dat ){  
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b082      	sub	sp, #8
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	4603      	mov	r3, r0
 80033fc:	71fb      	strb	r3, [r7, #7]
	
	//--     HAL ------------------	
	#ifdef ST7565_SPI_HAL
	
		 HAL_SPI_Transmit(&ST7565_SPI_HAL, &Dat, 1, HAL_MAX_DELAY);
 80033fe:	1df9      	adds	r1, r7, #7
 8003400:	f04f 33ff 	mov.w	r3, #4294967295
 8003404:	2201      	movs	r2, #1
 8003406:	4807      	ldr	r0, [pc, #28]	; (8003424 <ST7565_w_dat+0x30>)
 8003408:	f7fe f984 	bl	8001714 <HAL_SPI_Transmit>
		 while(HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY){};
 800340c:	bf00      	nop
 800340e:	4805      	ldr	r0, [pc, #20]	; (8003424 <ST7565_w_dat+0x30>)
 8003410:	f7fe fabc 	bl	800198c <HAL_SPI_GetState>
 8003414:	4603      	mov	r3, r0
 8003416:	2b01      	cmp	r3, #1
 8003418:	d1f9      	bne.n	800340e <ST7565_w_dat+0x1a>
*/		//================================================================================
		
	#endif
	//-----------------------------------------------------------------------------------
	
}  
 800341a:	bf00      	nop
 800341c:	bf00      	nop
 800341e:	3708      	adds	r7, #8
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}
 8003424:	20000d7c 	.word	0x20000d7c

08003428 <ST7565_w_cmd>:

void ST7565_w_cmd( uint8_t Command ){  
 8003428:	b580      	push	{r7, lr}
 800342a:	b082      	sub	sp, #8
 800342c:	af00      	add	r7, sp, #0
 800342e:	4603      	mov	r3, r0
 8003430:	71fb      	strb	r3, [r7, #7]
	
	//--     HAL ------------------	
	#ifdef ST7565_SPI_HAL
		
		// pin DC LOW
		 HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_RESET);
 8003432:	2200      	movs	r2, #0
 8003434:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003438:	480d      	ldr	r0, [pc, #52]	; (8003470 <ST7565_w_cmd+0x48>)
 800343a:	f7fd fc6b 	bl	8000d14 <HAL_GPIO_WritePin>
		 
		 HAL_SPI_Transmit(&ST7565_SPI_HAL, &Command, 1, HAL_MAX_DELAY);
 800343e:	1df9      	adds	r1, r7, #7
 8003440:	f04f 33ff 	mov.w	r3, #4294967295
 8003444:	2201      	movs	r2, #1
 8003446:	480b      	ldr	r0, [pc, #44]	; (8003474 <ST7565_w_cmd+0x4c>)
 8003448:	f7fe f964 	bl	8001714 <HAL_SPI_Transmit>
		 while(HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY){};
 800344c:	bf00      	nop
 800344e:	4809      	ldr	r0, [pc, #36]	; (8003474 <ST7565_w_cmd+0x4c>)
 8003450:	f7fe fa9c 	bl	800198c <HAL_SPI_GetState>
 8003454:	4603      	mov	r3, r0
 8003456:	2b01      	cmp	r3, #1
 8003458:	d1f9      	bne.n	800344e <ST7565_w_cmd+0x26>
		 
		 // pin DC HIGH
		 HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 800345a:	2201      	movs	r2, #1
 800345c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003460:	4803      	ldr	r0, [pc, #12]	; (8003470 <ST7565_w_cmd+0x48>)
 8003462:	f7fd fc57 	bl	8000d14 <HAL_GPIO_WritePin>
		DC_GPIO_Port->BSRR = DC_Pin;
		
	#endif
	//-----------------------------------------------------------------------------------
	
} 
 8003466:	bf00      	nop
 8003468:	3708      	adds	r7, #8
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	40010800 	.word	0x40010800
 8003474:	20000d7c 	.word	0x20000d7c

08003478 <ST7565_Display_fill>:

void ST7565_Display_fill( uint8_t fill ){  
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	4603      	mov	r3, r0
 8003480:	71fb      	strb	r3, [r7, #7]
	
	uint8_t page,column;  
	
	memset( ST7565_buffer, (uint8_t)fill, ( SCREEN_WIDTH * SCREEN_HEIGHT / 8 ) );	//      0x00
 8003482:	79fb      	ldrb	r3, [r7, #7]
 8003484:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003488:	4619      	mov	r1, r3
 800348a:	4815      	ldr	r0, [pc, #84]	; (80034e0 <ST7565_Display_fill+0x68>)
 800348c:	f000 fb02 	bl	8003a94 <memset>
	
	ST7565_Select();
 8003490:	f7ff ff8c 	bl	80033ac <ST7565_Select>
	
	for( page=0xB7; page>=0xB0; page-- ){
 8003494:	23b7      	movs	r3, #183	; 0xb7
 8003496:	73fb      	strb	r3, [r7, #15]
 8003498:	e019      	b.n	80034ce <ST7565_Display_fill+0x56>
		
		ST7565_w_cmd(page);  //set page address   
 800349a:	7bfb      	ldrb	r3, [r7, #15]
 800349c:	4618      	mov	r0, r3
 800349e:	f7ff ffc3 	bl	8003428 <ST7565_w_cmd>
		ST7565_w_cmd(0x10);  //set Column address MSB   
 80034a2:	2010      	movs	r0, #16
 80034a4:	f7ff ffc0 	bl	8003428 <ST7565_w_cmd>
		ST7565_w_cmd(0x00);  //set column address LSB   
 80034a8:	2000      	movs	r0, #0
 80034aa:	f7ff ffbd 	bl	8003428 <ST7565_w_cmd>
		for( column=0; column<131; column++ ){  
 80034ae:	2300      	movs	r3, #0
 80034b0:	73bb      	strb	r3, [r7, #14]
 80034b2:	e006      	b.n	80034c2 <ST7565_Display_fill+0x4a>
			ST7565_w_dat(fill);  
 80034b4:	79fb      	ldrb	r3, [r7, #7]
 80034b6:	4618      	mov	r0, r3
 80034b8:	f7ff ff9c 	bl	80033f4 <ST7565_w_dat>
		for( column=0; column<131; column++ ){  
 80034bc:	7bbb      	ldrb	r3, [r7, #14]
 80034be:	3301      	adds	r3, #1
 80034c0:	73bb      	strb	r3, [r7, #14]
 80034c2:	7bbb      	ldrb	r3, [r7, #14]
 80034c4:	2b82      	cmp	r3, #130	; 0x82
 80034c6:	d9f5      	bls.n	80034b4 <ST7565_Display_fill+0x3c>
	for( page=0xB7; page>=0xB0; page-- ){
 80034c8:	7bfb      	ldrb	r3, [r7, #15]
 80034ca:	3b01      	subs	r3, #1
 80034cc:	73fb      	strb	r3, [r7, #15]
 80034ce:	7bfb      	ldrb	r3, [r7, #15]
 80034d0:	2baf      	cmp	r3, #175	; 0xaf
 80034d2:	d8e2      	bhi.n	800349a <ST7565_Display_fill+0x22>
        }  
    }
		
	ST7565_Unselect();
 80034d4:	f7ff ff70 	bl	80033b8 <ST7565_Unselect>
}
 80034d8:	bf00      	nop
 80034da:	3710      	adds	r7, #16
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	20000e6c 	.word	0x20000e6c

080034e4 <ST7565_Init>:

void ST7565_Init( void ){  
 80034e4:	b580      	push	{r7, lr}
 80034e6:	af00      	add	r7, sp, #0
	
	ST7565_Select();
 80034e8:	f7ff ff60 	bl	80033ac <ST7565_Select>
	
	ST7565_Reset();
 80034ec:	f7ff ff6a 	bl	80033c4 <ST7565_Reset>

	//    ( 1/7  1/9 )     -	
	ST7565_w_cmd( CMD_SET_BIAS_9 );    // CMD_SET_BIAS_7   1/7    CMD_SET_BIAS_9  1/9
 80034f0:	20a2      	movs	r0, #162	; 0xa2
 80034f2:	f7ff ff99 	bl	8003428 <ST7565_w_cmd>
	
	HAL_Delay(1);
 80034f6:	2001      	movs	r0, #1
 80034f8:	f7fd f984 	bl	8000804 <HAL_Delay>
	//        
	#if defined (SCREEN_ORIENTATION_180)
		ST7565_w_cmd( CMD_SET_ADC_REVERSE );    	//ADC selection(SEG0->SEG128)  CMD_SET_ADC_NORMAL   ( )
		ST7565_w_cmd( CMD_SET_COM_NORMAL );    		//SHL selection(COM0->COM64)   CMD_SET_COM_REVERSE   (  )
	#else
		ST7565_w_cmd( CMD_SET_ADC_NORMAL );    		//ADC selection(SEG0->SEG128)  CMD_SET_ADC_NORMAL   ( )
 80034fc:	20a0      	movs	r0, #160	; 0xa0
 80034fe:	f7ff ff93 	bl	8003428 <ST7565_w_cmd>
		ST7565_w_cmd( CMD_SET_COM_REVERSE );    	//SHL selection(COM0->COM64)   CMD_SET_COM_REVERSE   (  )
 8003502:	20c8      	movs	r0, #200	; 0xc8
 8003504:	f7ff ff90 	bl	8003428 <ST7565_w_cmd>
	#endif		
	//---------------------------------------------------------------------------------------------	
	
	HAL_Delay(1);
 8003508:	2001      	movs	r0, #1
 800350a:	f7fd f97b 	bl	8000804 <HAL_Delay>
	
	//      7 ( 0..7)	
	ST7565_w_cmd( CMD_SET_RESISTOR_RATIO | 0x7 );    //Regulator Resistor Selection   
 800350e:	2027      	movs	r0, #39	; 0x27
 8003510:	f7ff ff8a 	bl	8003428 <ST7565_w_cmd>
	
	HAL_Delay(1);
 8003514:	2001      	movs	r0, #1
 8003516:	f7fd f975 	bl	8000804 <HAL_Delay>
	
	//  ,    	( 0..7)
	ST7565_w_cmd( CMD_SET_POWER_CONTROL | 0x7 );
 800351a:	202f      	movs	r0, #47	; 0x2f
 800351c:	f7ff ff84 	bl	8003428 <ST7565_w_cmd>
		
	HAL_Delay(1);
 8003520:	2001      	movs	r0, #1
 8003522:	f7fd f96f 	bl	8000804 <HAL_Delay>

	//     	
	ST7565_w_cmd( CMD_SET_VOLUME_FIRST );    //Electronic Volume   
 8003526:	2081      	movs	r0, #129	; 0x81
 8003528:	f7ff ff7e 	bl	8003428 <ST7565_w_cmd>
	ST7565_w_cmd( 19 );	//    0..63.
 800352c:	2013      	movs	r0, #19
 800352e:	f7ff ff7b 	bl	8003428 <ST7565_w_cmd>
	
	HAL_Delay(1);
 8003532:	2001      	movs	r0, #1
 8003534:	f7fd f966 	bl	8000804 <HAL_Delay>
	
	ST7565_w_cmd( CMD_SET_DISP_START_LINE );
 8003538:	2040      	movs	r0, #64	; 0x40
 800353a:	f7ff ff75 	bl	8003428 <ST7565_w_cmd>
 
	HAL_Delay(1);
 800353e:	2001      	movs	r0, #1
 8003540:	f7fd f960 	bl	8000804 <HAL_Delay>

	// CMD_DISPLAY_ON  CMD_DISPLAY_OFF
	ST7565_w_cmd( CMD_DISPLAY_ON );    		//Display on   
 8003544:	20af      	movs	r0, #175	; 0xaf
 8003546:	f7ff ff6f 	bl	8003428 <ST7565_w_cmd>
 
	//   CMD_SET_DISP_NORMAL - OFF    CMD_SET_DISP_REVERSE - ON
	ST7565_w_cmd( CMD_SET_DISP_NORMAL );
 800354a:	20a6      	movs	r0, #166	; 0xa6
 800354c:	f7ff ff6c 	bl	8003428 <ST7565_w_cmd>
	
	HAL_Delay(1);
 8003550:	2001      	movs	r0, #1
 8003552:	f7fd f957 	bl	8000804 <HAL_Delay>
	
	ST7565_Display_fill( 0x00 );
 8003556:	2000      	movs	r0, #0
 8003558:	f7ff ff8e 	bl	8003478 <ST7565_Display_fill>
	
	ST7565_Unselect();
 800355c:	f7ff ff2c 	bl	80033b8 <ST7565_Unselect>
   
}
 8003560:	bf00      	nop
 8003562:	bd80      	pop	{r7, pc}

08003564 <ST7565_Draw_pixel>:
  
  
  ST7565_Unselect();
}

void ST7565_Draw_pixel(int16_t x, int16_t y, color_t color){
 8003564:	b580      	push	{r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0
 800356a:	4603      	mov	r3, r0
 800356c:	80fb      	strh	r3, [r7, #6]
 800356e:	460b      	mov	r3, r1
 8003570:	80bb      	strh	r3, [r7, #4]
 8003572:	4613      	mov	r3, r2
 8003574:	70fb      	strb	r3, [r7, #3]
	
    if (x > SCREEN_WIDTH || x < 0 || y > SCREEN_HEIGHT || y < 0) return;
 8003576:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800357a:	2b80      	cmp	r3, #128	; 0x80
 800357c:	f300 808b 	bgt.w	8003696 <ST7565_Draw_pixel+0x132>
 8003580:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003584:	2b00      	cmp	r3, #0
 8003586:	f2c0 8086 	blt.w	8003696 <ST7565_Draw_pixel+0x132>
 800358a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800358e:	2b40      	cmp	r3, #64	; 0x40
 8003590:	f300 8081 	bgt.w	8003696 <ST7565_Draw_pixel+0x132>
 8003594:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003598:	2b00      	cmp	r3, #0
 800359a:	db7c      	blt.n	8003696 <ST7565_Draw_pixel+0x132>

    // Real screen coordinates are 0-63, not 1-64.
    x -= 1;
 800359c:	88fb      	ldrh	r3, [r7, #6]
 800359e:	3b01      	subs	r3, #1
 80035a0:	b29b      	uxth	r3, r3
 80035a2:	80fb      	strh	r3, [r7, #6]
    y -= 1;
 80035a4:	88bb      	ldrh	r3, [r7, #4]
 80035a6:	3b01      	subs	r3, #1
 80035a8:	b29b      	uxth	r3, r3
 80035aa:	80bb      	strh	r3, [r7, #4]

    uint16_t array_pos = x + ((y / 8) * SCREEN_WIDTH );
 80035ac:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	da00      	bge.n	80035b6 <ST7565_Draw_pixel+0x52>
 80035b4:	3307      	adds	r3, #7
 80035b6:	10db      	asrs	r3, r3, #3
 80035b8:	b21b      	sxth	r3, r3
 80035ba:	b29b      	uxth	r3, r3
 80035bc:	01db      	lsls	r3, r3, #7
 80035be:	b29a      	uxth	r2, r3
 80035c0:	88fb      	ldrh	r3, [r7, #6]
 80035c2:	4413      	add	r3, r2
 80035c4:	81fb      	strh	r3, [r7, #14]


    if ( color ) {
 80035c6:	78fb      	ldrb	r3, [r7, #3]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d018      	beq.n	80035fe <ST7565_Draw_pixel+0x9a>
        ST7565_buffer[array_pos] |= 1 << (y % 8);
 80035cc:	89fb      	ldrh	r3, [r7, #14]
 80035ce:	4a34      	ldr	r2, [pc, #208]	; (80036a0 <ST7565_Draw_pixel+0x13c>)
 80035d0:	5cd3      	ldrb	r3, [r2, r3]
 80035d2:	b25a      	sxtb	r2, r3
 80035d4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80035d8:	4259      	negs	r1, r3
 80035da:	f003 0307 	and.w	r3, r3, #7
 80035de:	f001 0107 	and.w	r1, r1, #7
 80035e2:	bf58      	it	pl
 80035e4:	424b      	negpl	r3, r1
 80035e6:	b21b      	sxth	r3, r3
 80035e8:	4619      	mov	r1, r3
 80035ea:	2301      	movs	r3, #1
 80035ec:	408b      	lsls	r3, r1
 80035ee:	b25b      	sxtb	r3, r3
 80035f0:	4313      	orrs	r3, r2
 80035f2:	b25a      	sxtb	r2, r3
 80035f4:	89fb      	ldrh	r3, [r7, #14]
 80035f6:	b2d1      	uxtb	r1, r2
 80035f8:	4a29      	ldr	r2, [pc, #164]	; (80036a0 <ST7565_Draw_pixel+0x13c>)
 80035fa:	54d1      	strb	r1, [r2, r3]
 80035fc:	e019      	b.n	8003632 <ST7565_Draw_pixel+0xce>
    } 
	else {
        ST7565_buffer[array_pos] &= 0xFF ^ 1 << (y % 8);
 80035fe:	89fb      	ldrh	r3, [r7, #14]
 8003600:	4a27      	ldr	r2, [pc, #156]	; (80036a0 <ST7565_Draw_pixel+0x13c>)
 8003602:	5cd3      	ldrb	r3, [r2, r3]
 8003604:	b25a      	sxtb	r2, r3
 8003606:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800360a:	4259      	negs	r1, r3
 800360c:	f003 0307 	and.w	r3, r3, #7
 8003610:	f001 0107 	and.w	r1, r1, #7
 8003614:	bf58      	it	pl
 8003616:	424b      	negpl	r3, r1
 8003618:	b21b      	sxth	r3, r3
 800361a:	4619      	mov	r1, r3
 800361c:	2301      	movs	r3, #1
 800361e:	408b      	lsls	r3, r1
 8003620:	b25b      	sxtb	r3, r3
 8003622:	43db      	mvns	r3, r3
 8003624:	b25b      	sxtb	r3, r3
 8003626:	4013      	ands	r3, r2
 8003628:	b25a      	sxtb	r2, r3
 800362a:	89fb      	ldrh	r3, [r7, #14]
 800362c:	b2d1      	uxtb	r1, r2
 800362e:	4a1c      	ldr	r2, [pc, #112]	; (80036a0 <ST7565_Draw_pixel+0x13c>)
 8003630:	54d1      	strb	r1, [r2, r3]
    }
	
	ST7565_Select();
 8003632:	f7ff febb 	bl	80033ac <ST7565_Select>
	
	ST7565_SetX(x);	
 8003636:	88fb      	ldrh	r3, [r7, #6]
 8003638:	111b      	asrs	r3, r3, #4
 800363a:	b25b      	sxtb	r3, r3
 800363c:	f003 030f 	and.w	r3, r3, #15
 8003640:	b25b      	sxtb	r3, r3
 8003642:	f043 0310 	orr.w	r3, r3, #16
 8003646:	b25b      	sxtb	r3, r3
 8003648:	b2db      	uxtb	r3, r3
 800364a:	4618      	mov	r0, r3
 800364c:	f7ff feec 	bl	8003428 <ST7565_w_cmd>
 8003650:	88fb      	ldrh	r3, [r7, #6]
 8003652:	b2db      	uxtb	r3, r3
 8003654:	f003 030f 	and.w	r3, r3, #15
 8003658:	b2db      	uxtb	r3, r3
 800365a:	4618      	mov	r0, r3
 800365c:	f7ff fee4 	bl	8003428 <ST7565_w_cmd>
	
	// page 0xB0 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7
	ST7565_SetY( (int16_t)y/8 );	// ST7565_SetY(y) 		ST7565_w_cmd( ( (y) & 0x07 ) | 0xB0 )
 8003660:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003664:	2b00      	cmp	r3, #0
 8003666:	da00      	bge.n	800366a <ST7565_Draw_pixel+0x106>
 8003668:	3307      	adds	r3, #7
 800366a:	10db      	asrs	r3, r3, #3
 800366c:	b21b      	sxth	r3, r3
 800366e:	b25b      	sxtb	r3, r3
 8003670:	f003 0307 	and.w	r3, r3, #7
 8003674:	b25b      	sxtb	r3, r3
 8003676:	f063 034f 	orn	r3, r3, #79	; 0x4f
 800367a:	b25b      	sxtb	r3, r3
 800367c:	b2db      	uxtb	r3, r3
 800367e:	4618      	mov	r0, r3
 8003680:	f7ff fed2 	bl	8003428 <ST7565_w_cmd>
		
	ST7565_w_dat( ST7565_buffer[array_pos] ); 
 8003684:	89fb      	ldrh	r3, [r7, #14]
 8003686:	4a06      	ldr	r2, [pc, #24]	; (80036a0 <ST7565_Draw_pixel+0x13c>)
 8003688:	5cd3      	ldrb	r3, [r2, r3]
 800368a:	4618      	mov	r0, r3
 800368c:	f7ff feb2 	bl	80033f4 <ST7565_w_dat>
	
	ST7565_Unselect();
 8003690:	f7ff fe92 	bl	80033b8 <ST7565_Unselect>
 8003694:	e000      	b.n	8003698 <ST7565_Draw_pixel+0x134>
    if (x > SCREEN_WIDTH || x < 0 || y > SCREEN_HEIGHT || y < 0) return;
 8003696:	bf00      	nop
}
 8003698:	3710      	adds	r7, #16
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
 800369e:	bf00      	nop
 80036a0:	20000e6c 	.word	0x20000e6c

080036a4 <ST7565_DrawChar>:
            if(byte & 0x80){ ST7565_Draw_pixel(x+i, y, color); }
        }
    }	
}

void ST7565_DrawChar(int16_t x, int16_t y, unsigned char ch, FontDef_t* Font, uint8_t multiplier, uint8_t color) {
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b088      	sub	sp, #32
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	607b      	str	r3, [r7, #4]
 80036ac:	4603      	mov	r3, r0
 80036ae:	81fb      	strh	r3, [r7, #14]
 80036b0:	460b      	mov	r3, r1
 80036b2:	81bb      	strh	r3, [r7, #12]
 80036b4:	4613      	mov	r3, r2
 80036b6:	72fb      	strb	r3, [r7, #11]
	
	uint16_t i, j;
	
	uint16_t b;
	
	int16_t X = x, Y = y;
 80036b8:	89fb      	ldrh	r3, [r7, #14]
 80036ba:	833b      	strh	r3, [r7, #24]
 80036bc:	89bb      	ldrh	r3, [r7, #12]
 80036be:	82fb      	strh	r3, [r7, #22]
	
	int16_t xx, yy;
	
	if( multiplier < 1 ){
 80036c0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d102      	bne.n	80036ce <ST7565_DrawChar+0x2a>
		multiplier = 1;
 80036c8:	2301      	movs	r3, #1
 80036ca:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	}
	
	/* Check available space in LCD */
	if ( SCREEN_WIDTH >= ( x + Font->FontWidth) || SCREEN_HEIGHT >= ( y + Font->FontHeight)){
 80036ce:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80036d2:	687a      	ldr	r2, [r7, #4]
 80036d4:	7812      	ldrb	r2, [r2, #0]
 80036d6:	4413      	add	r3, r2
 80036d8:	2b80      	cmp	r3, #128	; 0x80
 80036da:	dd07      	ble.n	80036ec <ST7565_DrawChar+0x48>
 80036dc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80036e0:	687a      	ldr	r2, [r7, #4]
 80036e2:	7852      	ldrb	r2, [r2, #1]
 80036e4:	4413      	add	r3, r2
 80036e6:	2b40      	cmp	r3, #64	; 0x40
 80036e8:	f300 80dc 	bgt.w	80038a4 <ST7565_DrawChar+0x200>
	
		/* Go through font */
		for (i = 0; i < Font->FontHeight; i++) {
 80036ec:	2300      	movs	r3, #0
 80036ee:	83fb      	strh	r3, [r7, #30]
 80036f0:	e0d1      	b.n	8003896 <ST7565_DrawChar+0x1f2>
			
			if( ch < 127 ){			
 80036f2:	7afb      	ldrb	r3, [r7, #11]
 80036f4:	2b7e      	cmp	r3, #126	; 0x7e
 80036f6:	d80e      	bhi.n	8003716 <ST7565_DrawChar+0x72>
				b = Font->data[(ch - 32) * Font->FontHeight + i];
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	685a      	ldr	r2, [r3, #4]
 80036fc:	7afb      	ldrb	r3, [r7, #11]
 80036fe:	3b20      	subs	r3, #32
 8003700:	6879      	ldr	r1, [r7, #4]
 8003702:	7849      	ldrb	r1, [r1, #1]
 8003704:	fb01 f103 	mul.w	r1, r1, r3
 8003708:	8bfb      	ldrh	r3, [r7, #30]
 800370a:	440b      	add	r3, r1
 800370c:	005b      	lsls	r3, r3, #1
 800370e:	4413      	add	r3, r2
 8003710:	881b      	ldrh	r3, [r3, #0]
 8003712:	837b      	strh	r3, [r7, #26]
 8003714:	e038      	b.n	8003788 <ST7565_DrawChar+0xe4>
			}
			
			else if( (uint8_t) ch > 191 ){
 8003716:	7afb      	ldrb	r3, [r7, #11]
 8003718:	2bbf      	cmp	r3, #191	; 0xbf
 800371a:	d90e      	bls.n	800373a <ST7565_DrawChar+0x96>
				// +96           96 
				//              
				//      95   
				//     +96  
				b = Font->data[((ch - 192) + 96) * Font->FontHeight + i];
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	685a      	ldr	r2, [r3, #4]
 8003720:	7afb      	ldrb	r3, [r7, #11]
 8003722:	3b60      	subs	r3, #96	; 0x60
 8003724:	6879      	ldr	r1, [r7, #4]
 8003726:	7849      	ldrb	r1, [r1, #1]
 8003728:	fb01 f103 	mul.w	r1, r1, r3
 800372c:	8bfb      	ldrh	r3, [r7, #30]
 800372e:	440b      	add	r3, r1
 8003730:	005b      	lsls	r3, r3, #1
 8003732:	4413      	add	r3, r2
 8003734:	881b      	ldrh	r3, [r3, #0]
 8003736:	837b      	strh	r3, [r7, #26]
 8003738:	e026      	b.n	8003788 <ST7565_DrawChar+0xe4>
			}
			
			else if( (uint8_t) ch == 168 ){	// 168   ASCII - 
 800373a:	7afb      	ldrb	r3, [r7, #11]
 800373c:	2ba8      	cmp	r3, #168	; 0xa8
 800373e:	d110      	bne.n	8003762 <ST7565_DrawChar+0xbe>
				// 160  (   ) 
				b = Font->data[( 160 ) * Font->FontHeight + i];
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	685a      	ldr	r2, [r3, #4]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	785b      	ldrb	r3, [r3, #1]
 8003748:	4619      	mov	r1, r3
 800374a:	460b      	mov	r3, r1
 800374c:	009b      	lsls	r3, r3, #2
 800374e:	440b      	add	r3, r1
 8003750:	015b      	lsls	r3, r3, #5
 8003752:	4619      	mov	r1, r3
 8003754:	8bfb      	ldrh	r3, [r7, #30]
 8003756:	440b      	add	r3, r1
 8003758:	005b      	lsls	r3, r3, #1
 800375a:	4413      	add	r3, r2
 800375c:	881b      	ldrh	r3, [r3, #0]
 800375e:	837b      	strh	r3, [r7, #26]
 8003760:	e012      	b.n	8003788 <ST7565_DrawChar+0xe4>
			}
			
			else if( (uint8_t) ch == 184 ){	// 184   ASCII - 
 8003762:	7afb      	ldrb	r3, [r7, #11]
 8003764:	2bb8      	cmp	r3, #184	; 0xb8
 8003766:	d10f      	bne.n	8003788 <ST7565_DrawChar+0xe4>
				// 161   (   ) 
				b = Font->data[( 161 ) * Font->FontHeight + i];
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6859      	ldr	r1, [r3, #4]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	785b      	ldrb	r3, [r3, #1]
 8003770:	461a      	mov	r2, r3
 8003772:	4613      	mov	r3, r2
 8003774:	009b      	lsls	r3, r3, #2
 8003776:	4413      	add	r3, r2
 8003778:	015b      	lsls	r3, r3, #5
 800377a:	441a      	add	r2, r3
 800377c:	8bfb      	ldrh	r3, [r7, #30]
 800377e:	4413      	add	r3, r2
 8003780:	005b      	lsls	r3, r3, #1
 8003782:	440b      	add	r3, r1
 8003784:	881b      	ldrh	r3, [r3, #0]
 8003786:	837b      	strh	r3, [r7, #26]
			}
			//-------------------------------------------------------------------------------
			
			
			for (j = 0; j < Font->FontWidth; j++) {
 8003788:	2300      	movs	r3, #0
 800378a:	83bb      	strh	r3, [r7, #28]
 800378c:	e071      	b.n	8003872 <ST7565_DrawChar+0x1ce>
				
				if ((b << j) & 0x8000) {
 800378e:	8b7a      	ldrh	r2, [r7, #26]
 8003790:	8bbb      	ldrh	r3, [r7, #28]
 8003792:	fa02 f303 	lsl.w	r3, r2, r3
 8003796:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800379a:	2b00      	cmp	r3, #0
 800379c:	d02d      	beq.n	80037fa <ST7565_DrawChar+0x156>
					
					for (yy = 0; yy < multiplier; yy++){
 800379e:	2300      	movs	r3, #0
 80037a0:	827b      	strh	r3, [r7, #18]
 80037a2:	e023      	b.n	80037ec <ST7565_DrawChar+0x148>
						for (xx = 0; xx < multiplier; xx++){
 80037a4:	2300      	movs	r3, #0
 80037a6:	82bb      	strh	r3, [r7, #20]
 80037a8:	e014      	b.n	80037d4 <ST7565_DrawChar+0x130>
								ST7565_Draw_pixel(X+xx, Y+yy, color);
 80037aa:	8b3a      	ldrh	r2, [r7, #24]
 80037ac:	8abb      	ldrh	r3, [r7, #20]
 80037ae:	4413      	add	r3, r2
 80037b0:	b29b      	uxth	r3, r3
 80037b2:	b218      	sxth	r0, r3
 80037b4:	8afa      	ldrh	r2, [r7, #22]
 80037b6:	8a7b      	ldrh	r3, [r7, #18]
 80037b8:	4413      	add	r3, r2
 80037ba:	b29b      	uxth	r3, r3
 80037bc:	b21b      	sxth	r3, r3
 80037be:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80037c2:	4619      	mov	r1, r3
 80037c4:	f7ff fece 	bl	8003564 <ST7565_Draw_pixel>
						for (xx = 0; xx < multiplier; xx++){
 80037c8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80037cc:	b29b      	uxth	r3, r3
 80037ce:	3301      	adds	r3, #1
 80037d0:	b29b      	uxth	r3, r3
 80037d2:	82bb      	strh	r3, [r7, #20]
 80037d4:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80037d8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80037dc:	429a      	cmp	r2, r3
 80037de:	dbe4      	blt.n	80037aa <ST7565_DrawChar+0x106>
					for (yy = 0; yy < multiplier; yy++){
 80037e0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80037e4:	b29b      	uxth	r3, r3
 80037e6:	3301      	adds	r3, #1
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	827b      	strh	r3, [r7, #18]
 80037ec:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80037f0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80037f4:	429a      	cmp	r2, r3
 80037f6:	dbd5      	blt.n	80037a4 <ST7565_DrawChar+0x100>
 80037f8:	e031      	b.n	800385e <ST7565_DrawChar+0x1ba>
				}
				//               --------------------------------------------
				//-----------------------------------------------------------------------------------------------------------------------------------
				else{
					
					for (yy = 0; yy < multiplier; yy++){
 80037fa:	2300      	movs	r3, #0
 80037fc:	827b      	strh	r3, [r7, #18]
 80037fe:	e028      	b.n	8003852 <ST7565_DrawChar+0x1ae>
						for (xx = 0; xx < multiplier; xx++){
 8003800:	2300      	movs	r3, #0
 8003802:	82bb      	strh	r3, [r7, #20]
 8003804:	e019      	b.n	800383a <ST7565_DrawChar+0x196>
								ST7565_Draw_pixel(X+xx, Y+yy, !color);
 8003806:	8b3a      	ldrh	r2, [r7, #24]
 8003808:	8abb      	ldrh	r3, [r7, #20]
 800380a:	4413      	add	r3, r2
 800380c:	b29b      	uxth	r3, r3
 800380e:	b218      	sxth	r0, r3
 8003810:	8afa      	ldrh	r2, [r7, #22]
 8003812:	8a7b      	ldrh	r3, [r7, #18]
 8003814:	4413      	add	r3, r2
 8003816:	b29b      	uxth	r3, r3
 8003818:	b219      	sxth	r1, r3
 800381a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800381e:	2b00      	cmp	r3, #0
 8003820:	bf0c      	ite	eq
 8003822:	2301      	moveq	r3, #1
 8003824:	2300      	movne	r3, #0
 8003826:	b2db      	uxtb	r3, r3
 8003828:	461a      	mov	r2, r3
 800382a:	f7ff fe9b 	bl	8003564 <ST7565_Draw_pixel>
						for (xx = 0; xx < multiplier; xx++){
 800382e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003832:	b29b      	uxth	r3, r3
 8003834:	3301      	adds	r3, #1
 8003836:	b29b      	uxth	r3, r3
 8003838:	82bb      	strh	r3, [r7, #20]
 800383a:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800383e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003842:	429a      	cmp	r2, r3
 8003844:	dbdf      	blt.n	8003806 <ST7565_DrawChar+0x162>
					for (yy = 0; yy < multiplier; yy++){
 8003846:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800384a:	b29b      	uxth	r3, r3
 800384c:	3301      	adds	r3, #1
 800384e:	b29b      	uxth	r3, r3
 8003850:	827b      	strh	r3, [r7, #18]
 8003852:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8003856:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800385a:	429a      	cmp	r2, r3
 800385c:	dbd0      	blt.n	8003800 <ST7565_DrawChar+0x15c>
					}
				}
				//-----------------------------------------------------------------------------------------------------------------------------------
				//-----------------------------------------------------------------------------------------------------------------------------------
				
				X = X + multiplier;
 800385e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003862:	b29a      	uxth	r2, r3
 8003864:	8b3b      	ldrh	r3, [r7, #24]
 8003866:	4413      	add	r3, r2
 8003868:	b29b      	uxth	r3, r3
 800386a:	833b      	strh	r3, [r7, #24]
			for (j = 0; j < Font->FontWidth; j++) {
 800386c:	8bbb      	ldrh	r3, [r7, #28]
 800386e:	3301      	adds	r3, #1
 8003870:	83bb      	strh	r3, [r7, #28]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	781b      	ldrb	r3, [r3, #0]
 8003876:	b29b      	uxth	r3, r3
 8003878:	8bba      	ldrh	r2, [r7, #28]
 800387a:	429a      	cmp	r2, r3
 800387c:	d387      	bcc.n	800378e <ST7565_DrawChar+0xea>
			}
			
			X = x;
 800387e:	89fb      	ldrh	r3, [r7, #14]
 8003880:	833b      	strh	r3, [r7, #24]
			Y = Y + multiplier;
 8003882:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003886:	b29a      	uxth	r2, r3
 8003888:	8afb      	ldrh	r3, [r7, #22]
 800388a:	4413      	add	r3, r2
 800388c:	b29b      	uxth	r3, r3
 800388e:	82fb      	strh	r3, [r7, #22]
		for (i = 0; i < Font->FontHeight; i++) {
 8003890:	8bfb      	ldrh	r3, [r7, #30]
 8003892:	3301      	adds	r3, #1
 8003894:	83fb      	strh	r3, [r7, #30]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	785b      	ldrb	r3, [r3, #1]
 800389a:	b29b      	uxth	r3, r3
 800389c:	8bfa      	ldrh	r2, [r7, #30]
 800389e:	429a      	cmp	r2, r3
 80038a0:	f4ff af27 	bcc.w	80036f2 <ST7565_DrawChar+0x4e>
		}
		
	}
}
 80038a4:	bf00      	nop
 80038a6:	3720      	adds	r7, #32
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}

080038ac <ST7565_Print>:

void ST7565_Print(int16_t x, int16_t y, char* str, FontDef_t* Font, uint8_t multiplier, color_t color) {
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b088      	sub	sp, #32
 80038b0:	af02      	add	r7, sp, #8
 80038b2:	60ba      	str	r2, [r7, #8]
 80038b4:	607b      	str	r3, [r7, #4]
 80038b6:	4603      	mov	r3, r0
 80038b8:	81fb      	strh	r3, [r7, #14]
 80038ba:	460b      	mov	r3, r1
 80038bc:	81bb      	strh	r3, [r7, #12]
	
	if( multiplier < 1 ){
 80038be:	f897 3020 	ldrb.w	r3, [r7, #32]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d102      	bne.n	80038cc <ST7565_Print+0x20>
		multiplier = 1;
 80038c6:	2301      	movs	r3, #1
 80038c8:	f887 3020 	strb.w	r3, [r7, #32]
	}
	
	unsigned char buff_char;
	
	uint16_t len = strlen(str);
 80038cc:	68b8      	ldr	r0, [r7, #8]
 80038ce:	f7fc fc3f 	bl	8000150 <strlen>
 80038d2:	4603      	mov	r3, r0
 80038d4:	82bb      	strh	r3, [r7, #20]
	
	while (len--) {
 80038d6:	e06d      	b.n	80039b4 <ST7565_Print+0x108>
		//---------------------------------------------------------------------
		//    UTF-8,     if
		//   ASCII Win-1251  (  128-255)
		//      (   UTF-8    )
		//      0xC0 (       0xD0  0xD1    )
		if ( (uint8_t)*str >= 0xC0 ){	//  0xC0    'A'  ASCII Win-1251
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	781b      	ldrb	r3, [r3, #0]
 80038dc:	2bbf      	cmp	r3, #191	; 0xbf
 80038de:	d94a      	bls.n	8003976 <ST7565_Print+0xca>
			
			//      0xD0  0xD1
			switch ((uint8_t)*str) {
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	781b      	ldrb	r3, [r3, #0]
 80038e4:	2bd0      	cmp	r3, #208	; 0xd0
 80038e6:	d002      	beq.n	80038ee <ST7565_Print+0x42>
 80038e8:	2bd1      	cmp	r3, #209	; 0xd1
 80038ea:	d017      	beq.n	800391c <ST7565_Print+0x70>
 80038ec:	e031      	b.n	8003952 <ST7565_Print+0xa6>
				case 0xD0: {
					//        
					str++;
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	3301      	adds	r3, #1
 80038f2:	60bb      	str	r3, [r7, #8]
					//      
					if ((uint8_t)*str == 0x81) { buff_char = 0xA8; break; }		//    (          DrawChar() )
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	781b      	ldrb	r3, [r3, #0]
 80038f8:	2b81      	cmp	r3, #129	; 0x81
 80038fa:	d102      	bne.n	8003902 <ST7565_Print+0x56>
 80038fc:	23a8      	movs	r3, #168	; 0xa8
 80038fe:	75fb      	strb	r3, [r7, #23]
 8003900:	e027      	b.n	8003952 <ST7565_Print+0xa6>
					if ((uint8_t)*str >= 0x90 && (uint8_t)*str <= 0xBF){ buff_char = (*str) + 0x30; }	//   ... ...     +48
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	781b      	ldrb	r3, [r3, #0]
 8003906:	2b8f      	cmp	r3, #143	; 0x8f
 8003908:	d920      	bls.n	800394c <ST7565_Print+0xa0>
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	781b      	ldrb	r3, [r3, #0]
 800390e:	2bbf      	cmp	r3, #191	; 0xbf
 8003910:	d81c      	bhi.n	800394c <ST7565_Print+0xa0>
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	781b      	ldrb	r3, [r3, #0]
 8003916:	3330      	adds	r3, #48	; 0x30
 8003918:	75fb      	strb	r3, [r7, #23]
					break;
 800391a:	e017      	b.n	800394c <ST7565_Print+0xa0>
				}
				case 0xD1: {
					//        
					str++;
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	3301      	adds	r3, #1
 8003920:	60bb      	str	r3, [r7, #8]
					//      
					if ((uint8_t)*str == 0x91) { buff_char = 0xB8; break; }		//    (          DrawChar() )
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	781b      	ldrb	r3, [r3, #0]
 8003926:	2b91      	cmp	r3, #145	; 0x91
 8003928:	d102      	bne.n	8003930 <ST7565_Print+0x84>
 800392a:	23b8      	movs	r3, #184	; 0xb8
 800392c:	75fb      	strb	r3, [r7, #23]
 800392e:	e010      	b.n	8003952 <ST7565_Print+0xa6>
					if ((uint8_t)*str >= 0x80 && (uint8_t)*str <= 0x8F){ buff_char = (*str) + 0x70; }	//   ...	   +112
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	781b      	ldrb	r3, [r3, #0]
 8003934:	b25b      	sxtb	r3, r3
 8003936:	2b00      	cmp	r3, #0
 8003938:	da0a      	bge.n	8003950 <ST7565_Print+0xa4>
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	781b      	ldrb	r3, [r3, #0]
 800393e:	2b8f      	cmp	r3, #143	; 0x8f
 8003940:	d806      	bhi.n	8003950 <ST7565_Print+0xa4>
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	781b      	ldrb	r3, [r3, #0]
 8003946:	3370      	adds	r3, #112	; 0x70
 8003948:	75fb      	strb	r3, [r7, #23]
					break;
 800394a:	e001      	b.n	8003950 <ST7565_Print+0xa4>
					break;
 800394c:	bf00      	nop
 800394e:	e000      	b.n	8003952 <ST7565_Print+0xa6>
					break;
 8003950:	bf00      	nop
				}
			}
			//       2   
			len--;
 8003952:	8abb      	ldrh	r3, [r7, #20]
 8003954:	3b01      	subs	r3, #1
 8003956:	82bb      	strh	r3, [r7, #20]
			
			ST7565_DrawChar( x, y, buff_char, Font, multiplier, color);
 8003958:	7dfa      	ldrb	r2, [r7, #23]
 800395a:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 800395e:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8003962:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003966:	9301      	str	r3, [sp, #4]
 8003968:	f897 3020 	ldrb.w	r3, [r7, #32]
 800396c:	9300      	str	r3, [sp, #0]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	f7ff fe98 	bl	80036a4 <ST7565_DrawChar>
 8003974:	e00e      	b.n	8003994 <ST7565_Print+0xe8>
		}
		//---------------------------------------------------------------------
		else{			
			ST7565_DrawChar( x, y, *str, Font, multiplier, color);
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	781a      	ldrb	r2, [r3, #0]
 800397a:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 800397e:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8003982:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003986:	9301      	str	r3, [sp, #4]
 8003988:	f897 3020 	ldrb.w	r3, [r7, #32]
 800398c:	9300      	str	r3, [sp, #0]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	f7ff fe88 	bl	80036a4 <ST7565_DrawChar>
		}
		
		x = x + (Font->FontWidth * multiplier);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	781b      	ldrb	r3, [r3, #0]
 8003998:	b29b      	uxth	r3, r3
 800399a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800399e:	b292      	uxth	r2, r2
 80039a0:	fb02 f303 	mul.w	r3, r2, r3
 80039a4:	b29a      	uxth	r2, r3
 80039a6:	89fb      	ldrh	r3, [r7, #14]
 80039a8:	4413      	add	r3, r2
 80039aa:	b29b      	uxth	r3, r3
 80039ac:	81fb      	strh	r3, [r7, #14]
		/* Increase string pointer */
		str++;
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	3301      	adds	r3, #1
 80039b2:	60bb      	str	r3, [r7, #8]
	while (len--) {
 80039b4:	8abb      	ldrh	r3, [r7, #20]
 80039b6:	1e5a      	subs	r2, r3, #1
 80039b8:	82ba      	strh	r2, [r7, #20]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d18c      	bne.n	80038d8 <ST7565_Print+0x2c>
	}
}
 80039be:	bf00      	nop
 80039c0:	bf00      	nop
 80039c2:	3718      	adds	r7, #24
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}

080039c8 <UIwait>:
#include "ST7565.h"
#include "ui_gLCD.h"
#include "IconBitmap.h"

void UIwait(void)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b082      	sub	sp, #8
 80039cc:	af02      	add	r7, sp, #8
    ST7565_Print(8, 1, "WELLCOME", &Font_7x9, 2, BLACK);
 80039ce:	2301      	movs	r3, #1
 80039d0:	9301      	str	r3, [sp, #4]
 80039d2:	2302      	movs	r3, #2
 80039d4:	9300      	str	r3, [sp, #0]
 80039d6:	4b17      	ldr	r3, [pc, #92]	; (8003a34 <UIwait+0x6c>)
 80039d8:	4a17      	ldr	r2, [pc, #92]	; (8003a38 <UIwait+0x70>)
 80039da:	2101      	movs	r1, #1
 80039dc:	2008      	movs	r0, #8
 80039de:	f7ff ff65 	bl	80038ac <ST7565_Print>
    ST7565_Print(43, 26, "PLEASE", &Font_7x9, 1, BLACK);
 80039e2:	2301      	movs	r3, #1
 80039e4:	9301      	str	r3, [sp, #4]
 80039e6:	2301      	movs	r3, #1
 80039e8:	9300      	str	r3, [sp, #0]
 80039ea:	4b12      	ldr	r3, [pc, #72]	; (8003a34 <UIwait+0x6c>)
 80039ec:	4a13      	ldr	r2, [pc, #76]	; (8003a3c <UIwait+0x74>)
 80039ee:	211a      	movs	r1, #26
 80039f0:	202b      	movs	r0, #43	; 0x2b
 80039f2:	f7ff ff5b 	bl	80038ac <ST7565_Print>
    ST7565_Print(9, 40, "swipe card",&Font_11x18, 1, BLACK);
 80039f6:	2301      	movs	r3, #1
 80039f8:	9301      	str	r3, [sp, #4]
 80039fa:	2301      	movs	r3, #1
 80039fc:	9300      	str	r3, [sp, #0]
 80039fe:	4b10      	ldr	r3, [pc, #64]	; (8003a40 <UIwait+0x78>)
 8003a00:	4a10      	ldr	r2, [pc, #64]	; (8003a44 <UIwait+0x7c>)
 8003a02:	2128      	movs	r1, #40	; 0x28
 8003a04:	2009      	movs	r0, #9
 8003a06:	f7ff ff51 	bl	80038ac <ST7565_Print>
    HAL_Delay(500);
 8003a0a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003a0e:	f7fc fef9 	bl	8000804 <HAL_Delay>
    ST7565_Print(9, 40, "          ",&Font_11x18, 1, BLACK);
 8003a12:	2301      	movs	r3, #1
 8003a14:	9301      	str	r3, [sp, #4]
 8003a16:	2301      	movs	r3, #1
 8003a18:	9300      	str	r3, [sp, #0]
 8003a1a:	4b09      	ldr	r3, [pc, #36]	; (8003a40 <UIwait+0x78>)
 8003a1c:	4a0a      	ldr	r2, [pc, #40]	; (8003a48 <UIwait+0x80>)
 8003a1e:	2128      	movs	r1, #40	; 0x28
 8003a20:	2009      	movs	r0, #9
 8003a22:	f7ff ff43 	bl	80038ac <ST7565_Print>
    HAL_Delay(100);
 8003a26:	2064      	movs	r0, #100	; 0x64
 8003a28:	f7fc feec 	bl	8000804 <HAL_Delay>
    
}
 8003a2c:	bf00      	nop
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	20000010 	.word	0x20000010
 8003a38:	08003b50 	.word	0x08003b50
 8003a3c:	08003b5c 	.word	0x08003b5c
 8003a40:	20000018 	.word	0x20000018
 8003a44:	08003b64 	.word	0x08003b64
 8003a48:	08003b70 	.word	0x08003b70

08003a4c <__libc_init_array>:
 8003a4c:	b570      	push	{r4, r5, r6, lr}
 8003a4e:	2600      	movs	r6, #0
 8003a50:	4d0c      	ldr	r5, [pc, #48]	; (8003a84 <__libc_init_array+0x38>)
 8003a52:	4c0d      	ldr	r4, [pc, #52]	; (8003a88 <__libc_init_array+0x3c>)
 8003a54:	1b64      	subs	r4, r4, r5
 8003a56:	10a4      	asrs	r4, r4, #2
 8003a58:	42a6      	cmp	r6, r4
 8003a5a:	d109      	bne.n	8003a70 <__libc_init_array+0x24>
 8003a5c:	f000 f822 	bl	8003aa4 <_init>
 8003a60:	2600      	movs	r6, #0
 8003a62:	4d0a      	ldr	r5, [pc, #40]	; (8003a8c <__libc_init_array+0x40>)
 8003a64:	4c0a      	ldr	r4, [pc, #40]	; (8003a90 <__libc_init_array+0x44>)
 8003a66:	1b64      	subs	r4, r4, r5
 8003a68:	10a4      	asrs	r4, r4, #2
 8003a6a:	42a6      	cmp	r6, r4
 8003a6c:	d105      	bne.n	8003a7a <__libc_init_array+0x2e>
 8003a6e:	bd70      	pop	{r4, r5, r6, pc}
 8003a70:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a74:	4798      	blx	r3
 8003a76:	3601      	adds	r6, #1
 8003a78:	e7ee      	b.n	8003a58 <__libc_init_array+0xc>
 8003a7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a7e:	4798      	blx	r3
 8003a80:	3601      	adds	r6, #1
 8003a82:	e7f2      	b.n	8003a6a <__libc_init_array+0x1e>
 8003a84:	0800500c 	.word	0x0800500c
 8003a88:	0800500c 	.word	0x0800500c
 8003a8c:	0800500c 	.word	0x0800500c
 8003a90:	08005010 	.word	0x08005010

08003a94 <memset>:
 8003a94:	4603      	mov	r3, r0
 8003a96:	4402      	add	r2, r0
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d100      	bne.n	8003a9e <memset+0xa>
 8003a9c:	4770      	bx	lr
 8003a9e:	f803 1b01 	strb.w	r1, [r3], #1
 8003aa2:	e7f9      	b.n	8003a98 <memset+0x4>

08003aa4 <_init>:
 8003aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003aa6:	bf00      	nop
 8003aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003aaa:	bc08      	pop	{r3}
 8003aac:	469e      	mov	lr, r3
 8003aae:	4770      	bx	lr

08003ab0 <_fini>:
 8003ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ab2:	bf00      	nop
 8003ab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ab6:	bc08      	pop	{r3}
 8003ab8:	469e      	mov	lr, r3
 8003aba:	4770      	bx	lr
