--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml karabas_go.twx karabas_go.ncd -o karabas_go.twr karabas_go.pcf
-ucf karabas_go.ucf

Design file:              karabas_go.ncd
Physical constraint file: karabas_go.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.948ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: pll0_inst/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: pll0_inst/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: pll0_inst/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll0_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: pll0_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: pll0_inst/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll0_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: pll0_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: pll0_inst/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll0_inst_clkout0 = PERIOD TIMEGRP "pll0_inst_clkout0" 
TS_sys_clk_pin *         1.66666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1437 paths analyzed, 207 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.529ns.
--------------------------------------------------------------------------------

Paths for end point vcnt_5 (SLICE_X31Y71.CX), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vcnt_1 (FF)
  Destination:          vcnt_5 (FF)
  Requirement:          12.000ns
  Data Path Delay:      4.391ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.184 - 0.199)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 12.000ns
  Clock Uncertainty:    0.123ns

  Clock Uncertainty:          0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vcnt_1 to vcnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y69.CQ      Tcko                  0.430   vcnt<2>
                                                       vcnt_1
    SLICE_X30Y73.D1      net (fanout=8)        1.101   vcnt<1>
    SLICE_X30Y73.D       Tilo                  0.254   GND_6_o_GND_6_o_OR_45_o11
                                                       GND_6_o_GND_6_o_OR_45_o111
    SLICE_X31Y69.B3      net (fanout=10)       0.870   GND_6_o_GND_6_o_OR_45_o11
    SLICE_X31Y69.B       Tilo                  0.259   vcnt<2>
                                                       _n01451
    SLICE_X31Y70.A5      net (fanout=12)       0.449   _n0145
    SLICE_X31Y70.A       Tilo                  0.259   vcnt_5_1
                                                       vcnt_5_rstpot
    SLICE_X31Y71.CX      net (fanout=1)        0.655   vcnt_5_rstpot
    SLICE_X31Y71.CLK     Tdick                 0.114   vcnt<6>
                                                       vcnt_5
    -------------------------------------------------  ---------------------------
    Total                                      4.391ns (1.316ns logic, 3.075ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hcnt_4 (FF)
  Destination:          vcnt_5 (FF)
  Requirement:          12.000ns
  Data Path Delay:      4.285ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (0.284 - 0.325)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 12.000ns
  Clock Uncertainty:    0.123ns

  Clock Uncertainty:          0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hcnt_4 to vcnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y68.BQ      Tcko                  0.525   hcnt<6>
                                                       hcnt_4
    SLICE_X31Y70.B1      net (fanout=12)       1.038   hcnt<4>
    SLICE_X31Y70.B       Tilo                  0.259   vcnt_5_1
                                                       GND_6_o_GND_6_o_equal_44_o<11>_SW1
    SLICE_X31Y69.B2      net (fanout=1)        0.727   N16
    SLICE_X31Y69.B       Tilo                  0.259   vcnt<2>
                                                       _n01451
    SLICE_X31Y70.A5      net (fanout=12)       0.449   _n0145
    SLICE_X31Y70.A       Tilo                  0.259   vcnt_5_1
                                                       vcnt_5_rstpot
    SLICE_X31Y71.CX      net (fanout=1)        0.655   vcnt_5_rstpot
    SLICE_X31Y71.CLK     Tdick                 0.114   vcnt<6>
                                                       vcnt_5
    -------------------------------------------------  ---------------------------
    Total                                      4.285ns (1.416ns logic, 2.869ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vcnt_3 (FF)
  Destination:          vcnt_5 (FF)
  Requirement:          12.000ns
  Data Path Delay:      4.185ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 12.000ns
  Clock Uncertainty:    0.123ns

  Clock Uncertainty:          0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vcnt_3 to vcnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y71.AQ      Tcko                  0.430   vcnt<6>
                                                       vcnt_3
    SLICE_X30Y73.D5      net (fanout=8)        0.895   vcnt<3>
    SLICE_X30Y73.D       Tilo                  0.254   GND_6_o_GND_6_o_OR_45_o11
                                                       GND_6_o_GND_6_o_OR_45_o111
    SLICE_X31Y69.B3      net (fanout=10)       0.870   GND_6_o_GND_6_o_OR_45_o11
    SLICE_X31Y69.B       Tilo                  0.259   vcnt<2>
                                                       _n01451
    SLICE_X31Y70.A5      net (fanout=12)       0.449   _n0145
    SLICE_X31Y70.A       Tilo                  0.259   vcnt_5_1
                                                       vcnt_5_rstpot
    SLICE_X31Y71.CX      net (fanout=1)        0.655   vcnt_5_rstpot
    SLICE_X31Y71.CLK     Tdick                 0.114   vcnt<6>
                                                       vcnt_5
    -------------------------------------------------  ---------------------------
    Total                                      4.185ns (1.316ns logic, 2.869ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point vcnt_9 (SLICE_X31Y72.C4), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vcnt_1 (FF)
  Destination:          vcnt_9 (FF)
  Requirement:          12.000ns
  Data Path Delay:      4.112ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 12.000ns
  Clock Uncertainty:    0.123ns

  Clock Uncertainty:          0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vcnt_1 to vcnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y69.CQ      Tcko                  0.430   vcnt<2>
                                                       vcnt_1
    SLICE_X30Y73.D1      net (fanout=8)        1.101   vcnt<1>
    SLICE_X30Y73.D       Tilo                  0.254   GND_6_o_GND_6_o_OR_45_o11
                                                       GND_6_o_GND_6_o_OR_45_o111
    SLICE_X31Y69.B3      net (fanout=10)       0.870   GND_6_o_GND_6_o_OR_45_o11
    SLICE_X31Y69.B       Tilo                  0.259   vcnt<2>
                                                       _n01451
    SLICE_X31Y72.C4      net (fanout=12)       0.825   _n0145
    SLICE_X31Y72.CLK     Tas                   0.373   vcnt<10>
                                                       vcnt_9_rstpot
                                                       vcnt_9
    -------------------------------------------------  ---------------------------
    Total                                      4.112ns (1.316ns logic, 2.796ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hcnt_4 (FF)
  Destination:          vcnt_9 (FF)
  Requirement:          12.000ns
  Data Path Delay:      4.006ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (0.284 - 0.325)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 12.000ns
  Clock Uncertainty:    0.123ns

  Clock Uncertainty:          0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hcnt_4 to vcnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y68.BQ      Tcko                  0.525   hcnt<6>
                                                       hcnt_4
    SLICE_X31Y70.B1      net (fanout=12)       1.038   hcnt<4>
    SLICE_X31Y70.B       Tilo                  0.259   vcnt_5_1
                                                       GND_6_o_GND_6_o_equal_44_o<11>_SW1
    SLICE_X31Y69.B2      net (fanout=1)        0.727   N16
    SLICE_X31Y69.B       Tilo                  0.259   vcnt<2>
                                                       _n01451
    SLICE_X31Y72.C4      net (fanout=12)       0.825   _n0145
    SLICE_X31Y72.CLK     Tas                   0.373   vcnt<10>
                                                       vcnt_9_rstpot
                                                       vcnt_9
    -------------------------------------------------  ---------------------------
    Total                                      4.006ns (1.416ns logic, 2.590ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vcnt_3 (FF)
  Destination:          vcnt_9 (FF)
  Requirement:          12.000ns
  Data Path Delay:      3.906ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 12.000ns
  Clock Uncertainty:    0.123ns

  Clock Uncertainty:          0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vcnt_3 to vcnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y71.AQ      Tcko                  0.430   vcnt<6>
                                                       vcnt_3
    SLICE_X30Y73.D5      net (fanout=8)        0.895   vcnt<3>
    SLICE_X30Y73.D       Tilo                  0.254   GND_6_o_GND_6_o_OR_45_o11
                                                       GND_6_o_GND_6_o_OR_45_o111
    SLICE_X31Y69.B3      net (fanout=10)       0.870   GND_6_o_GND_6_o_OR_45_o11
    SLICE_X31Y69.B       Tilo                  0.259   vcnt<2>
                                                       _n01451
    SLICE_X31Y72.C4      net (fanout=12)       0.825   _n0145
    SLICE_X31Y72.CLK     Tas                   0.373   vcnt<10>
                                                       vcnt_9_rstpot
                                                       vcnt_9
    -------------------------------------------------  ---------------------------
    Total                                      3.906ns (1.316ns logic, 2.590ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point vcnt_10 (SLICE_X31Y72.D4), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vcnt_1 (FF)
  Destination:          vcnt_10 (FF)
  Requirement:          12.000ns
  Data Path Delay:      4.082ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 12.000ns
  Clock Uncertainty:    0.123ns

  Clock Uncertainty:          0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vcnt_1 to vcnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y69.CQ      Tcko                  0.430   vcnt<2>
                                                       vcnt_1
    SLICE_X30Y73.D1      net (fanout=8)        1.101   vcnt<1>
    SLICE_X30Y73.D       Tilo                  0.254   GND_6_o_GND_6_o_OR_45_o11
                                                       GND_6_o_GND_6_o_OR_45_o111
    SLICE_X31Y69.B3      net (fanout=10)       0.870   GND_6_o_GND_6_o_OR_45_o11
    SLICE_X31Y69.B       Tilo                  0.259   vcnt<2>
                                                       _n01451
    SLICE_X31Y72.D4      net (fanout=12)       0.795   _n0145
    SLICE_X31Y72.CLK     Tas                   0.373   vcnt<10>
                                                       vcnt_10_rstpot
                                                       vcnt_10
    -------------------------------------------------  ---------------------------
    Total                                      4.082ns (1.316ns logic, 2.766ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hcnt_4 (FF)
  Destination:          vcnt_10 (FF)
  Requirement:          12.000ns
  Data Path Delay:      3.976ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (0.284 - 0.325)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 12.000ns
  Clock Uncertainty:    0.123ns

  Clock Uncertainty:          0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hcnt_4 to vcnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y68.BQ      Tcko                  0.525   hcnt<6>
                                                       hcnt_4
    SLICE_X31Y70.B1      net (fanout=12)       1.038   hcnt<4>
    SLICE_X31Y70.B       Tilo                  0.259   vcnt_5_1
                                                       GND_6_o_GND_6_o_equal_44_o<11>_SW1
    SLICE_X31Y69.B2      net (fanout=1)        0.727   N16
    SLICE_X31Y69.B       Tilo                  0.259   vcnt<2>
                                                       _n01451
    SLICE_X31Y72.D4      net (fanout=12)       0.795   _n0145
    SLICE_X31Y72.CLK     Tas                   0.373   vcnt<10>
                                                       vcnt_10_rstpot
                                                       vcnt_10
    -------------------------------------------------  ---------------------------
    Total                                      3.976ns (1.416ns logic, 2.560ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vcnt_3 (FF)
  Destination:          vcnt_10 (FF)
  Requirement:          12.000ns
  Data Path Delay:      3.876ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 12.000ns
  Clock Uncertainty:    0.123ns

  Clock Uncertainty:          0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vcnt_3 to vcnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y71.AQ      Tcko                  0.430   vcnt<6>
                                                       vcnt_3
    SLICE_X30Y73.D5      net (fanout=8)        0.895   vcnt<3>
    SLICE_X30Y73.D       Tilo                  0.254   GND_6_o_GND_6_o_OR_45_o11
                                                       GND_6_o_GND_6_o_OR_45_o111
    SLICE_X31Y69.B3      net (fanout=10)       0.870   GND_6_o_GND_6_o_OR_45_o11
    SLICE_X31Y69.B       Tilo                  0.259   vcnt<2>
                                                       _n01451
    SLICE_X31Y72.D4      net (fanout=12)       0.795   _n0145
    SLICE_X31Y72.CLK     Tas                   0.373   vcnt<10>
                                                       vcnt_10_rstpot
                                                       vcnt_10
    -------------------------------------------------  ---------------------------
    Total                                      3.876ns (1.316ns logic, 2.560ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll0_inst_clkout0 = PERIOD TIMEGRP "pll0_inst_clkout0" TS_sys_clk_pin *
        1.66666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vcnt_11 (SLICE_X32Y71.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vcnt_11 (FF)
  Destination:          vcnt_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_vga rising at 12.000ns
  Destination Clock:    clk_vga rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vcnt_11 to vcnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y71.AQ      Tcko                  0.200   vcnt<11>
                                                       vcnt_11
    SLICE_X32Y71.A6      net (fanout=5)        0.040   vcnt<11>
    SLICE_X32Y71.CLK     Tah         (-Th)    -0.190   vcnt<11>
                                                       vcnt_11_rstpot
                                                       vcnt_11
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.390ns logic, 0.040ns route)
                                                       (90.7% logic, 9.3% route)

--------------------------------------------------------------------------------

Paths for end point shift_2 (SLICE_X28Y70.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               shift_2 (FF)
  Destination:          shift_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_vga rising at 12.000ns
  Destination Clock:    clk_vga rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: shift_2 to shift_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y70.AQ      Tcko                  0.200   shift<3>
                                                       shift_2
    SLICE_X28Y70.A6      net (fanout=6)        0.050   shift<2>
    SLICE_X28Y70.CLK     Tah         (-Th)    -0.190   shift<3>
                                                       shift_2_dpot1
                                                       shift_2
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.390ns logic, 0.050ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point vcnt_0 (SLICE_X31Y69.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vcnt_0 (FF)
  Destination:          vcnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_vga rising at 12.000ns
  Destination Clock:    clk_vga rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vcnt_0 to vcnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y69.AQ      Tcko                  0.198   vcnt<2>
                                                       vcnt_0
    SLICE_X31Y69.A6      net (fanout=9)        0.033   vcnt<0>
    SLICE_X31Y69.CLK     Tah         (-Th)    -0.215   vcnt<2>
                                                       vcnt_0_rstpot1
                                                       vcnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.413ns logic, 0.033ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll0_inst_clkout0 = PERIOD TIMEGRP "pll0_inst_clkout0" TS_sys_clk_pin *
        1.66666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll0_inst/clkout1_buf/I0
  Logical resource: pll0_inst/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: pll0_inst/clkout0
--------------------------------------------------------------------------------
Slack: 9.751ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: V_CLK_OBUF/CLK0
  Logical resource: ODDR2_inst/CK0
  Location pin: OLOGIC_X0Y61.CLK0
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 9.960ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: V_CLK_OBUF/CLK1
  Logical resource: ODDR2_inst/CK1
  Location pin: OLOGIC_X0Y61.CLK1
  Clock network: clk_vga
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      5.000ns|      7.548ns|            0|            0|            0|         1437|
| TS_pll0_inst_clkout0          |     12.000ns|      4.529ns|          N/A|            0|            0|         1437|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_50MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50MHZ      |    4.529|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1437 paths, 0 nets, and 356 connections

Design statistics:
   Minimum period:   5.000ns{1}   (Maximum frequency: 200.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov 12 17:49:16 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 164 MB



