<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/spi1.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">spi1.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="spi1_8h__dep__incl.svg" width="1274" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="spi1_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6439c8de62b5bd4ecb4ddf526fdc4cd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.xhtml#a6439c8de62b5bd4ecb4ddf526fdc4cd1">REG_SPI1_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40020400U)</td></tr>
<tr class="memdesc:a6439c8de62b5bd4ecb4ddf526fdc4cd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) SPI Control Register  <a href="#a6439c8de62b5bd4ecb4ddf526fdc4cd1">More...</a><br /></td></tr>
<tr class="separator:a6439c8de62b5bd4ecb4ddf526fdc4cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bb60625c5d59cc5c887b0a41e202091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.xhtml#a1bb60625c5d59cc5c887b0a41e202091">REG_SPI1_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020404U)</td></tr>
<tr class="memdesc:a1bb60625c5d59cc5c887b0a41e202091"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) SPI Mode Register  <a href="#a1bb60625c5d59cc5c887b0a41e202091">More...</a><br /></td></tr>
<tr class="separator:a1bb60625c5d59cc5c887b0a41e202091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af686748b4a06fc57d4ae22c4313937bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.xhtml#af686748b4a06fc57d4ae22c4313937bc">REG_SPI1_RDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40020408U)</td></tr>
<tr class="memdesc:af686748b4a06fc57d4ae22c4313937bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) SPI Receive Data Register  <a href="#af686748b4a06fc57d4ae22c4313937bc">More...</a><br /></td></tr>
<tr class="separator:af686748b4a06fc57d4ae22c4313937bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43d3e3c1d9486cfd8c8d5969e2a9cb15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.xhtml#a43d3e3c1d9486cfd8c8d5969e2a9cb15">REG_SPI1_TDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002040CU)</td></tr>
<tr class="memdesc:a43d3e3c1d9486cfd8c8d5969e2a9cb15"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) SPI Transmit Data Register  <a href="#a43d3e3c1d9486cfd8c8d5969e2a9cb15">More...</a><br /></td></tr>
<tr class="separator:a43d3e3c1d9486cfd8c8d5969e2a9cb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5a12dfc8186c12991c654ae11e2f492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.xhtml#ab5a12dfc8186c12991c654ae11e2f492">REG_SPI1_SR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40020410U)</td></tr>
<tr class="memdesc:ab5a12dfc8186c12991c654ae11e2f492"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) SPI Status Register  <a href="#ab5a12dfc8186c12991c654ae11e2f492">More...</a><br /></td></tr>
<tr class="separator:ab5a12dfc8186c12991c654ae11e2f492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0225a0343eb6ab94fcaa19751bd15a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.xhtml#a0225a0343eb6ab94fcaa19751bd15a86">REG_SPI1_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40020414U)</td></tr>
<tr class="memdesc:a0225a0343eb6ab94fcaa19751bd15a86"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) SPI Interrupt Enable Register  <a href="#a0225a0343eb6ab94fcaa19751bd15a86">More...</a><br /></td></tr>
<tr class="separator:a0225a0343eb6ab94fcaa19751bd15a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17f5efb712d7b32aa53a89a0ac725fac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.xhtml#a17f5efb712d7b32aa53a89a0ac725fac">REG_SPI1_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40020418U)</td></tr>
<tr class="memdesc:a17f5efb712d7b32aa53a89a0ac725fac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) SPI Interrupt Disable Register  <a href="#a17f5efb712d7b32aa53a89a0ac725fac">More...</a><br /></td></tr>
<tr class="separator:a17f5efb712d7b32aa53a89a0ac725fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0681541d80924bb278847e20c7e9173e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.xhtml#a0681541d80924bb278847e20c7e9173e">REG_SPI1_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002041CU)</td></tr>
<tr class="memdesc:a0681541d80924bb278847e20c7e9173e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) SPI Interrupt Mask Register  <a href="#a0681541d80924bb278847e20c7e9173e">More...</a><br /></td></tr>
<tr class="separator:a0681541d80924bb278847e20c7e9173e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addebe0b1e0e3d0b2288f31876165c8f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.xhtml#addebe0b1e0e3d0b2288f31876165c8f6">REG_SPI1_CSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020430U)</td></tr>
<tr class="memdesc:addebe0b1e0e3d0b2288f31876165c8f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) SPI Chip Select Register  <a href="#addebe0b1e0e3d0b2288f31876165c8f6">More...</a><br /></td></tr>
<tr class="separator:addebe0b1e0e3d0b2288f31876165c8f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d74ec8d2e721322424f8784bfa180c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.xhtml#a6d74ec8d2e721322424f8784bfa180c6">REG_SPI1_CMPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020448U)</td></tr>
<tr class="memdesc:a6d74ec8d2e721322424f8784bfa180c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) SPI Comparison Register  <a href="#a6d74ec8d2e721322424f8784bfa180c6">More...</a><br /></td></tr>
<tr class="separator:a6d74ec8d2e721322424f8784bfa180c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aaa9427693d8b47b885f276f1b6f51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.xhtml#a1aaa9427693d8b47b885f276f1b6f51b">REG_SPI1_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400204E4U)</td></tr>
<tr class="memdesc:a1aaa9427693d8b47b885f276f1b6f51b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) SPI Write Protection Mode Register  <a href="#a1aaa9427693d8b47b885f276f1b6f51b">More...</a><br /></td></tr>
<tr class="separator:a1aaa9427693d8b47b885f276f1b6f51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4bcbf9234846090093b920cb6b90364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.xhtml#ac4bcbf9234846090093b920cb6b90364">REG_SPI1_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400204E8U)</td></tr>
<tr class="memdesc:ac4bcbf9234846090093b920cb6b90364"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) SPI Write Protection Status Register  <a href="#ac4bcbf9234846090093b920cb6b90364">More...</a><br /></td></tr>
<tr class="separator:ac4bcbf9234846090093b920cb6b90364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b2a7a8e5f27181b78c0d05709ad379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.xhtml#a04b2a7a8e5f27181b78c0d05709ad379">REG_SPI1_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020500U)</td></tr>
<tr class="memdesc:a04b2a7a8e5f27181b78c0d05709ad379"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Receive Pointer Register  <a href="#a04b2a7a8e5f27181b78c0d05709ad379">More...</a><br /></td></tr>
<tr class="separator:a04b2a7a8e5f27181b78c0d05709ad379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a462801a453f26de79ad7eb5c72ec1468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.xhtml#a462801a453f26de79ad7eb5c72ec1468">REG_SPI1_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020504U)</td></tr>
<tr class="memdesc:a462801a453f26de79ad7eb5c72ec1468"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Receive Counter Register  <a href="#a462801a453f26de79ad7eb5c72ec1468">More...</a><br /></td></tr>
<tr class="separator:a462801a453f26de79ad7eb5c72ec1468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa655c38fbb49f50722d2521c38506293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.xhtml#aa655c38fbb49f50722d2521c38506293">REG_SPI1_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020508U)</td></tr>
<tr class="memdesc:aa655c38fbb49f50722d2521c38506293"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Transmit Pointer Register  <a href="#aa655c38fbb49f50722d2521c38506293">More...</a><br /></td></tr>
<tr class="separator:aa655c38fbb49f50722d2521c38506293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7085b929a0986656e9751e0da1720c3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.xhtml#a7085b929a0986656e9751e0da1720c3d">REG_SPI1_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002050CU)</td></tr>
<tr class="memdesc:a7085b929a0986656e9751e0da1720c3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Transmit Counter Register  <a href="#a7085b929a0986656e9751e0da1720c3d">More...</a><br /></td></tr>
<tr class="separator:a7085b929a0986656e9751e0da1720c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6be661f490d96f85305d0c6b5c1f58c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.xhtml#aa6be661f490d96f85305d0c6b5c1f58c">REG_SPI1_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020510U)</td></tr>
<tr class="memdesc:aa6be661f490d96f85305d0c6b5c1f58c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Receive Next Pointer Register  <a href="#aa6be661f490d96f85305d0c6b5c1f58c">More...</a><br /></td></tr>
<tr class="separator:aa6be661f490d96f85305d0c6b5c1f58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab129455fd4f940c6647b53884600b8c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.xhtml#ab129455fd4f940c6647b53884600b8c4">REG_SPI1_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020514U)</td></tr>
<tr class="memdesc:ab129455fd4f940c6647b53884600b8c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Receive Next Counter Register  <a href="#ab129455fd4f940c6647b53884600b8c4">More...</a><br /></td></tr>
<tr class="separator:ab129455fd4f940c6647b53884600b8c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ac89ecf9cfc26bbabdcb1b2d4cbe2bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.xhtml#a7ac89ecf9cfc26bbabdcb1b2d4cbe2bd">REG_SPI1_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020518U)</td></tr>
<tr class="memdesc:a7ac89ecf9cfc26bbabdcb1b2d4cbe2bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Transmit Next Pointer Register  <a href="#a7ac89ecf9cfc26bbabdcb1b2d4cbe2bd">More...</a><br /></td></tr>
<tr class="separator:a7ac89ecf9cfc26bbabdcb1b2d4cbe2bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3308fb6fdfd2976dc39b1a0cbcc3e085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.xhtml#a3308fb6fdfd2976dc39b1a0cbcc3e085">REG_SPI1_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002051CU)</td></tr>
<tr class="memdesc:a3308fb6fdfd2976dc39b1a0cbcc3e085"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Transmit Next Counter Register  <a href="#a3308fb6fdfd2976dc39b1a0cbcc3e085">More...</a><br /></td></tr>
<tr class="separator:a3308fb6fdfd2976dc39b1a0cbcc3e085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad54f40e870db6efab45a270ee0e0bfbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.xhtml#ad54f40e870db6efab45a270ee0e0bfbf">REG_SPI1_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40020520U)</td></tr>
<tr class="memdesc:ad54f40e870db6efab45a270ee0e0bfbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Transfer Control Register  <a href="#ad54f40e870db6efab45a270ee0e0bfbf">More...</a><br /></td></tr>
<tr class="separator:ad54f40e870db6efab45a270ee0e0bfbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03af9c91c01e64f9b6ce0dea2f1710aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.xhtml#a03af9c91c01e64f9b6ce0dea2f1710aa">REG_SPI1_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40020524U)</td></tr>
<tr class="memdesc:a03af9c91c01e64f9b6ce0dea2f1710aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Transfer Status Register  <a href="#a03af9c91c01e64f9b6ce0dea2f1710aa">More...</a><br /></td></tr>
<tr class="separator:a03af9c91c01e64f9b6ce0dea2f1710aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a6d74ec8d2e721322424f8784bfa180c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d74ec8d2e721322424f8784bfa180c6">&sect;&nbsp;</a></span>REG_SPI1_CMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_CMPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020448U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) SPI Comparison Register </p>

</div>
</div>
<a id="a6439c8de62b5bd4ecb4ddf526fdc4cd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6439c8de62b5bd4ecb4ddf526fdc4cd1">&sect;&nbsp;</a></span>REG_SPI1_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40020400U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) SPI Control Register </p>

</div>
</div>
<a id="addebe0b1e0e3d0b2288f31876165c8f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addebe0b1e0e3d0b2288f31876165c8f6">&sect;&nbsp;</a></span>REG_SPI1_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_CSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020430U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) SPI Chip Select Register </p>

</div>
</div>
<a id="a17f5efb712d7b32aa53a89a0ac725fac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17f5efb712d7b32aa53a89a0ac725fac">&sect;&nbsp;</a></span>REG_SPI1_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40020418U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) SPI Interrupt Disable Register </p>

</div>
</div>
<a id="a0225a0343eb6ab94fcaa19751bd15a86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0225a0343eb6ab94fcaa19751bd15a86">&sect;&nbsp;</a></span>REG_SPI1_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40020414U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) SPI Interrupt Enable Register </p>

</div>
</div>
<a id="a0681541d80924bb278847e20c7e9173e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0681541d80924bb278847e20c7e9173e">&sect;&nbsp;</a></span>REG_SPI1_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002041CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) SPI Interrupt Mask Register </p>

</div>
</div>
<a id="a1bb60625c5d59cc5c887b0a41e202091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bb60625c5d59cc5c887b0a41e202091">&sect;&nbsp;</a></span>REG_SPI1_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_MR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020404U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) SPI Mode Register </p>

</div>
</div>
<a id="ad54f40e870db6efab45a270ee0e0bfbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad54f40e870db6efab45a270ee0e0bfbf">&sect;&nbsp;</a></span>REG_SPI1_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40020520U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Transfer Control Register </p>

</div>
</div>
<a id="a03af9c91c01e64f9b6ce0dea2f1710aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03af9c91c01e64f9b6ce0dea2f1710aa">&sect;&nbsp;</a></span>REG_SPI1_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40020524U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Transfer Status Register </p>

</div>
</div>
<a id="a462801a453f26de79ad7eb5c72ec1468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a462801a453f26de79ad7eb5c72ec1468">&sect;&nbsp;</a></span>REG_SPI1_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020504U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Receive Counter Register </p>

</div>
</div>
<a id="af686748b4a06fc57d4ae22c4313937bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af686748b4a06fc57d4ae22c4313937bc">&sect;&nbsp;</a></span>REG_SPI1_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_RDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40020408U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) SPI Receive Data Register </p>

</div>
</div>
<a id="ab129455fd4f940c6647b53884600b8c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab129455fd4f940c6647b53884600b8c4">&sect;&nbsp;</a></span>REG_SPI1_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020514U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Receive Next Counter Register </p>

</div>
</div>
<a id="aa6be661f490d96f85305d0c6b5c1f58c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6be661f490d96f85305d0c6b5c1f58c">&sect;&nbsp;</a></span>REG_SPI1_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020510U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Receive Next Pointer Register </p>

</div>
</div>
<a id="a04b2a7a8e5f27181b78c0d05709ad379"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04b2a7a8e5f27181b78c0d05709ad379">&sect;&nbsp;</a></span>REG_SPI1_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020500U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Receive Pointer Register </p>

</div>
</div>
<a id="ab5a12dfc8186c12991c654ae11e2f492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5a12dfc8186c12991c654ae11e2f492">&sect;&nbsp;</a></span>REG_SPI1_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_SR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40020410U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) SPI Status Register </p>

</div>
</div>
<a id="a7085b929a0986656e9751e0da1720c3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7085b929a0986656e9751e0da1720c3d">&sect;&nbsp;</a></span>REG_SPI1_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_TCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002050CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Transmit Counter Register </p>

</div>
</div>
<a id="a43d3e3c1d9486cfd8c8d5969e2a9cb15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43d3e3c1d9486cfd8c8d5969e2a9cb15">&sect;&nbsp;</a></span>REG_SPI1_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_TDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002040CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) SPI Transmit Data Register </p>

</div>
</div>
<a id="a3308fb6fdfd2976dc39b1a0cbcc3e085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3308fb6fdfd2976dc39b1a0cbcc3e085">&sect;&nbsp;</a></span>REG_SPI1_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_TNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002051CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Transmit Next Counter Register </p>

</div>
</div>
<a id="a7ac89ecf9cfc26bbabdcb1b2d4cbe2bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ac89ecf9cfc26bbabdcb1b2d4cbe2bd">&sect;&nbsp;</a></span>REG_SPI1_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_TNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020518U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Transmit Next Pointer Register </p>

</div>
</div>
<a id="aa655c38fbb49f50722d2521c38506293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa655c38fbb49f50722d2521c38506293">&sect;&nbsp;</a></span>REG_SPI1_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_TPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40020508U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Transmit Pointer Register </p>

</div>
</div>
<a id="a1aaa9427693d8b47b885f276f1b6f51b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aaa9427693d8b47b885f276f1b6f51b">&sect;&nbsp;</a></span>REG_SPI1_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400204E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) SPI Write Protection Mode Register </p>

</div>
</div>
<a id="ac4bcbf9234846090093b920cb6b90364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4bcbf9234846090093b920cb6b90364">&sect;&nbsp;</a></span>REG_SPI1_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400204E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) SPI Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
