Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Oct  1 21:13:35 2024
| Host         : Key running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uproc_top_level_wrapper_timing_summary_routed.rpt -pb uproc_top_level_wrapper_timing_summary_routed.pb -rpx uproc_top_level_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : uproc_top_level_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                  118         
LUTAR-1    Warning           LUT drives async reset alert                 1           
TIMING-18  Warning           Missing input or output delay                11          
XDCB-5     Warning           Runtime inefficient way to find pin objects  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (118)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (189)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (118)
--------------------------
 There are 118 register/latch pins with no clock driven by root clock pin: uproc_top_level_i/clock_div_25_0/U0/div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (189)
--------------------------------------------------
 There are 189 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.526        0.000                      0                 3189        0.062        0.000                      0                 3189        3.500        0.000                       0                  1066  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.526        0.000                      0                 3165        0.062        0.000                      0                 3165        3.500        0.000                       0                  1066  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.670        0.000                      0                   24        1.031        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/alu_result_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 2.403ns (33.432%)  route 4.785ns (66.568%))
  Logic Levels:           8  (CARRY4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.652     5.321    uproc_top_level_i/controls_0/U0/clk
    SLICE_X24Y24         FDRE                                         r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=148, routed)         1.364     7.202    uproc_top_level_i/regs_0/U0/id1[1]
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.326 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.326    uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_5_n_0
    SLICE_X18Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     7.538 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.661     8.200    uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_1_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I0_O)        0.299     8.499 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0/O
                         net (fo=11, routed)          1.388     9.887    uproc_top_level_i/controls_0/U0/regrD1[2]
    SLICE_X28Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.011 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_20/O
                         net (fo=1, routed)           0.000    10.011    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_20_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.524 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.524    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.681 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6/CO[1]
                         net (fo=3, routed)           0.376    11.057    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6_n_2
    SLICE_X29Y31         LUT6 (Prop_lut6_I2_O)        0.332    11.389 r  uproc_top_level_i/controls_0/U0/alu_result[15]_i_3/O
                         net (fo=1, routed)           0.317    11.706    uproc_top_level_i/controls_0/U0/alu_result[15]_i_3_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I1_O)        0.124    11.830 r  uproc_top_level_i/controls_0/U0/alu_result[15]_i_1/O
                         net (fo=16, routed)          0.678    12.509    uproc_top_level_i/controls_0/U0/alu_result0
    SLICE_X29Y30         FDRE                                         r  uproc_top_level_i/controls_0/U0/alu_result_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.491    12.883    uproc_top_level_i/controls_0/U0/clk
    SLICE_X29Y30         FDRE                                         r  uproc_top_level_i/controls_0/U0/alu_result_reg[0]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X29Y30         FDRE (Setup_fdre_C_CE)      -0.205    13.034    uproc_top_level_i/controls_0/U0/alu_result_reg[0]
  -------------------------------------------------------------------
                         required time                         13.034    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/alu_result_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 2.403ns (33.432%)  route 4.785ns (66.568%))
  Logic Levels:           8  (CARRY4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.652     5.321    uproc_top_level_i/controls_0/U0/clk
    SLICE_X24Y24         FDRE                                         r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=148, routed)         1.364     7.202    uproc_top_level_i/regs_0/U0/id1[1]
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.326 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.326    uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_5_n_0
    SLICE_X18Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     7.538 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.661     8.200    uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_1_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I0_O)        0.299     8.499 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0/O
                         net (fo=11, routed)          1.388     9.887    uproc_top_level_i/controls_0/U0/regrD1[2]
    SLICE_X28Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.011 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_20/O
                         net (fo=1, routed)           0.000    10.011    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_20_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.524 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.524    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.681 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6/CO[1]
                         net (fo=3, routed)           0.376    11.057    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6_n_2
    SLICE_X29Y31         LUT6 (Prop_lut6_I2_O)        0.332    11.389 r  uproc_top_level_i/controls_0/U0/alu_result[15]_i_3/O
                         net (fo=1, routed)           0.317    11.706    uproc_top_level_i/controls_0/U0/alu_result[15]_i_3_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I1_O)        0.124    11.830 r  uproc_top_level_i/controls_0/U0/alu_result[15]_i_1/O
                         net (fo=16, routed)          0.678    12.509    uproc_top_level_i/controls_0/U0/alu_result0
    SLICE_X29Y30         FDRE                                         r  uproc_top_level_i/controls_0/U0/alu_result_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.491    12.883    uproc_top_level_i/controls_0/U0/clk
    SLICE_X29Y30         FDRE                                         r  uproc_top_level_i/controls_0/U0/alu_result_reg[4]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X29Y30         FDRE (Setup_fdre_C_CE)      -0.205    13.034    uproc_top_level_i/controls_0/U0/alu_result_reg[4]
  -------------------------------------------------------------------
                         required time                         13.034    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/alu_result_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.166ns  (logic 2.403ns (33.532%)  route 4.763ns (66.468%))
  Logic Levels:           8  (CARRY4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.652     5.321    uproc_top_level_i/controls_0/U0/clk
    SLICE_X24Y24         FDRE                                         r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=148, routed)         1.364     7.202    uproc_top_level_i/regs_0/U0/id1[1]
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.326 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.326    uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_5_n_0
    SLICE_X18Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     7.538 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.661     8.200    uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_1_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I0_O)        0.299     8.499 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0/O
                         net (fo=11, routed)          1.388     9.887    uproc_top_level_i/controls_0/U0/regrD1[2]
    SLICE_X28Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.011 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_20/O
                         net (fo=1, routed)           0.000    10.011    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_20_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.524 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.524    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.681 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6/CO[1]
                         net (fo=3, routed)           0.376    11.057    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6_n_2
    SLICE_X29Y31         LUT6 (Prop_lut6_I2_O)        0.332    11.389 r  uproc_top_level_i/controls_0/U0/alu_result[15]_i_3/O
                         net (fo=1, routed)           0.317    11.706    uproc_top_level_i/controls_0/U0/alu_result[15]_i_3_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I1_O)        0.124    11.830 r  uproc_top_level_i/controls_0/U0/alu_result[15]_i_1/O
                         net (fo=16, routed)          0.657    12.487    uproc_top_level_i/controls_0/U0/alu_result0
    SLICE_X30Y30         FDRE                                         r  uproc_top_level_i/controls_0/U0/alu_result_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.491    12.883    uproc_top_level_i/controls_0/U0/clk
    SLICE_X30Y30         FDRE                                         r  uproc_top_level_i/controls_0/U0/alu_result_reg[3]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X30Y30         FDRE (Setup_fdre_C_CE)      -0.169    13.070    uproc_top_level_i/controls_0/U0/alu_result_reg[3]
  -------------------------------------------------------------------
                         required time                         13.070    
                         arrival time                         -12.487    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/reg1_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.830ns  (logic 2.403ns (35.184%)  route 4.427ns (64.816%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 12.886 - 8.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.652     5.321    uproc_top_level_i/controls_0/U0/clk
    SLICE_X24Y24         FDRE                                         r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=148, routed)         1.364     7.202    uproc_top_level_i/regs_0/U0/id1[1]
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.326 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.326    uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_5_n_0
    SLICE_X18Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     7.538 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.661     8.200    uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_1_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I0_O)        0.299     8.499 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0/O
                         net (fo=11, routed)          1.388     9.887    uproc_top_level_i/controls_0/U0/regrD1[2]
    SLICE_X28Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.011 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_20/O
                         net (fo=1, routed)           0.000    10.011    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_20_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.524 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.524    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.681 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6/CO[1]
                         net (fo=3, routed)           0.464    11.145    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6_n_2
    SLICE_X27Y32         LUT4 (Prop_lut4_I3_O)        0.332    11.477 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_3/O
                         net (fo=2, routed)           0.163    11.640    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_3_n_0
    SLICE_X27Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.764 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_1/O
                         net (fo=4, routed)           0.387    12.151    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_1_n_0
    SLICE_X27Y32         FDRE                                         r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.494    12.886    uproc_top_level_i/controls_0/U0/clk
    SLICE_X27Y32         FDRE                                         r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[1]/C
                         clock pessimism              0.391    13.278    
                         clock uncertainty           -0.035    13.242    
    SLICE_X27Y32         FDRE (Setup_fdre_C_R)       -0.429    12.813    uproc_top_level_i/controls_0/U0/reg1_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.813    
                         arrival time                         -12.151    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/reg1_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.830ns  (logic 2.403ns (35.184%)  route 4.427ns (64.816%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 12.886 - 8.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.652     5.321    uproc_top_level_i/controls_0/U0/clk
    SLICE_X24Y24         FDRE                                         r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=148, routed)         1.364     7.202    uproc_top_level_i/regs_0/U0/id1[1]
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.326 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.326    uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_5_n_0
    SLICE_X18Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     7.538 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.661     8.200    uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_1_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I0_O)        0.299     8.499 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0/O
                         net (fo=11, routed)          1.388     9.887    uproc_top_level_i/controls_0/U0/regrD1[2]
    SLICE_X28Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.011 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_20/O
                         net (fo=1, routed)           0.000    10.011    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_20_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.524 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.524    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.681 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6/CO[1]
                         net (fo=3, routed)           0.464    11.145    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6_n_2
    SLICE_X27Y32         LUT4 (Prop_lut4_I3_O)        0.332    11.477 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_3/O
                         net (fo=2, routed)           0.163    11.640    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_3_n_0
    SLICE_X27Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.764 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_1/O
                         net (fo=4, routed)           0.387    12.151    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_1_n_0
    SLICE_X27Y32         FDRE                                         r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.494    12.886    uproc_top_level_i/controls_0/U0/clk
    SLICE_X27Y32         FDRE                                         r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[2]/C
                         clock pessimism              0.391    13.278    
                         clock uncertainty           -0.035    13.242    
    SLICE_X27Y32         FDRE (Setup_fdre_C_R)       -0.429    12.813    uproc_top_level_i/controls_0/U0/reg1_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.813    
                         arrival time                         -12.151    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/reg1_addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.830ns  (logic 2.403ns (35.184%)  route 4.427ns (64.816%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 12.886 - 8.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.652     5.321    uproc_top_level_i/controls_0/U0/clk
    SLICE_X24Y24         FDRE                                         r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=148, routed)         1.364     7.202    uproc_top_level_i/regs_0/U0/id1[1]
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.326 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.326    uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_5_n_0
    SLICE_X18Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     7.538 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.661     8.200    uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_1_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I0_O)        0.299     8.499 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0/O
                         net (fo=11, routed)          1.388     9.887    uproc_top_level_i/controls_0/U0/regrD1[2]
    SLICE_X28Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.011 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_20/O
                         net (fo=1, routed)           0.000    10.011    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_20_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.524 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.524    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.681 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6/CO[1]
                         net (fo=3, routed)           0.464    11.145    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6_n_2
    SLICE_X27Y32         LUT4 (Prop_lut4_I3_O)        0.332    11.477 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_3/O
                         net (fo=2, routed)           0.163    11.640    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_3_n_0
    SLICE_X27Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.764 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_1/O
                         net (fo=4, routed)           0.387    12.151    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_1_n_0
    SLICE_X27Y32         FDRE                                         r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.494    12.886    uproc_top_level_i/controls_0/U0/clk
    SLICE_X27Y32         FDRE                                         r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[3]/C
                         clock pessimism              0.391    13.278    
                         clock uncertainty           -0.035    13.242    
    SLICE_X27Y32         FDRE (Setup_fdre_C_R)       -0.429    12.813    uproc_top_level_i/controls_0/U0/reg1_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.813    
                         arrival time                         -12.151    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.830ns  (logic 2.403ns (35.184%)  route 4.427ns (64.816%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 12.886 - 8.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.652     5.321    uproc_top_level_i/controls_0/U0/clk
    SLICE_X24Y24         FDRE                                         r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=148, routed)         1.364     7.202    uproc_top_level_i/regs_0/U0/id1[1]
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.326 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.326    uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_5_n_0
    SLICE_X18Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     7.538 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.661     8.200    uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_1_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I0_O)        0.299     8.499 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0/O
                         net (fo=11, routed)          1.388     9.887    uproc_top_level_i/controls_0/U0/regrD1[2]
    SLICE_X28Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.011 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_20/O
                         net (fo=1, routed)           0.000    10.011    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_20_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.524 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.524    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.681 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6/CO[1]
                         net (fo=3, routed)           0.464    11.145    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6_n_2
    SLICE_X27Y32         LUT4 (Prop_lut4_I3_O)        0.332    11.477 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_3/O
                         net (fo=2, routed)           0.163    11.640    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_3_n_0
    SLICE_X27Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.764 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_1/O
                         net (fo=4, routed)           0.387    12.151    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_1_n_0
    SLICE_X27Y32         FDRE                                         r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.494    12.886    uproc_top_level_i/controls_0/U0/clk
    SLICE_X27Y32         FDRE                                         r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]/C
                         clock pessimism              0.391    13.278    
                         clock uncertainty           -0.035    13.242    
    SLICE_X27Y32         FDRE (Setup_fdre_C_R)       -0.429    12.813    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.813    
                         arrival time                         -12.151    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/alu_result_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.027ns  (logic 2.403ns (34.196%)  route 4.624ns (65.804%))
  Logic Levels:           8  (CARRY4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.652     5.321    uproc_top_level_i/controls_0/U0/clk
    SLICE_X24Y24         FDRE                                         r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=148, routed)         1.364     7.202    uproc_top_level_i/regs_0/U0/id1[1]
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.326 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.326    uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_5_n_0
    SLICE_X18Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     7.538 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.661     8.200    uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_1_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I0_O)        0.299     8.499 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0/O
                         net (fo=11, routed)          1.388     9.887    uproc_top_level_i/controls_0/U0/regrD1[2]
    SLICE_X28Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.011 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_20/O
                         net (fo=1, routed)           0.000    10.011    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_20_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.524 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.524    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.681 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6/CO[1]
                         net (fo=3, routed)           0.376    11.057    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6_n_2
    SLICE_X29Y31         LUT6 (Prop_lut6_I2_O)        0.332    11.389 r  uproc_top_level_i/controls_0/U0/alu_result[15]_i_3/O
                         net (fo=1, routed)           0.317    11.706    uproc_top_level_i/controls_0/U0/alu_result[15]_i_3_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I1_O)        0.124    11.830 r  uproc_top_level_i/controls_0/U0/alu_result[15]_i_1/O
                         net (fo=16, routed)          0.517    12.348    uproc_top_level_i/controls_0/U0/alu_result0
    SLICE_X27Y31         FDRE                                         r  uproc_top_level_i/controls_0/U0/alu_result_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.492    12.884    uproc_top_level_i/controls_0/U0/clk
    SLICE_X27Y31         FDRE                                         r  uproc_top_level_i/controls_0/U0/alu_result_reg[11]/C
                         clock pessimism              0.391    13.276    
                         clock uncertainty           -0.035    13.240    
    SLICE_X27Y31         FDRE (Setup_fdre_C_CE)      -0.205    13.035    uproc_top_level_i/controls_0/U0/alu_result_reg[11]
  -------------------------------------------------------------------
                         required time                         13.035    
                         arrival time                         -12.348    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/alu_result_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 2.403ns (34.212%)  route 4.621ns (65.788%))
  Logic Levels:           8  (CARRY4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 12.886 - 8.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.652     5.321    uproc_top_level_i/controls_0/U0/clk
    SLICE_X24Y24         FDRE                                         r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=148, routed)         1.364     7.202    uproc_top_level_i/regs_0/U0/id1[1]
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.326 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.326    uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_5_n_0
    SLICE_X18Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     7.538 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.661     8.200    uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_1_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I0_O)        0.299     8.499 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0/O
                         net (fo=11, routed)          1.388     9.887    uproc_top_level_i/controls_0/U0/regrD1[2]
    SLICE_X28Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.011 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_20/O
                         net (fo=1, routed)           0.000    10.011    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_20_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.524 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.524    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.681 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6/CO[1]
                         net (fo=3, routed)           0.376    11.057    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6_n_2
    SLICE_X29Y31         LUT6 (Prop_lut6_I2_O)        0.332    11.389 r  uproc_top_level_i/controls_0/U0/alu_result[15]_i_3/O
                         net (fo=1, routed)           0.317    11.706    uproc_top_level_i/controls_0/U0/alu_result[15]_i_3_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I1_O)        0.124    11.830 r  uproc_top_level_i/controls_0/U0/alu_result[15]_i_1/O
                         net (fo=16, routed)          0.514    12.345    uproc_top_level_i/controls_0/U0/alu_result0
    SLICE_X29Y32         FDRE                                         r  uproc_top_level_i/controls_0/U0/alu_result_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.494    12.886    uproc_top_level_i/controls_0/U0/clk
    SLICE_X29Y32         FDRE                                         r  uproc_top_level_i/controls_0/U0/alu_result_reg[12]/C
                         clock pessimism              0.391    13.278    
                         clock uncertainty           -0.035    13.242    
    SLICE_X29Y32         FDRE (Setup_fdre_C_CE)      -0.205    13.037    uproc_top_level_i/controls_0/U0/alu_result_reg[12]
  -------------------------------------------------------------------
                         required time                         13.037    
                         arrival time                         -12.345    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/alu_result_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 2.403ns (34.212%)  route 4.621ns (65.788%))
  Logic Levels:           8  (CARRY4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 12.886 - 8.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.652     5.321    uproc_top_level_i/controls_0/U0/clk
    SLICE_X24Y24         FDRE                                         r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  uproc_top_level_i/controls_0/U0/rID1_reg[1]/Q
                         net (fo=148, routed)         1.364     7.202    uproc_top_level_i/regs_0/U0/id1[1]
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.326 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.326    uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_5_n_0
    SLICE_X18Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     7.538 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.661     8.200    uproc_top_level_i/regs_0/U0/dout1[2]_INST_0_i_1_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I0_O)        0.299     8.499 r  uproc_top_level_i/regs_0/U0/dout1[2]_INST_0/O
                         net (fo=11, routed)          1.388     9.887    uproc_top_level_i/controls_0/U0/regrD1[2]
    SLICE_X28Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.011 r  uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_20/O
                         net (fo=1, routed)           0.000    10.011    uproc_top_level_i/controls_0/U0/reg1_addr[4]_i_20_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.524 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.524    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_10_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.681 r  uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6/CO[1]
                         net (fo=3, routed)           0.376    11.057    uproc_top_level_i/controls_0/U0/reg1_addr_reg[4]_i_6_n_2
    SLICE_X29Y31         LUT6 (Prop_lut6_I2_O)        0.332    11.389 r  uproc_top_level_i/controls_0/U0/alu_result[15]_i_3/O
                         net (fo=1, routed)           0.317    11.706    uproc_top_level_i/controls_0/U0/alu_result[15]_i_3_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I1_O)        0.124    11.830 r  uproc_top_level_i/controls_0/U0/alu_result[15]_i_1/O
                         net (fo=16, routed)          0.514    12.345    uproc_top_level_i/controls_0/U0/alu_result0
    SLICE_X29Y32         FDRE                                         r  uproc_top_level_i/controls_0/U0/alu_result_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.494    12.886    uproc_top_level_i/controls_0/U0/clk
    SLICE_X29Y32         FDRE                                         r  uproc_top_level_i/controls_0/U0/alu_result_reg[1]/C
                         clock pessimism              0.391    13.278    
                         clock uncertainty           -0.035    13.242    
    SLICE_X29Y32         FDRE (Setup_fdre_C_CE)      -0.205    13.037    uproc_top_level_i/controls_0/U0/alu_result_reg[1]
  -------------------------------------------------------------------
                         required time                         13.037    
                         arrival time                         -12.345    
  -------------------------------------------------------------------
                         slack                                  0.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 uproc_top_level_i/controls_0/U0/dOut_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.130%)  route 0.298ns (67.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.560     1.472    uproc_top_level_i/controls_0/U0/clk
    SLICE_X31Y33         FDRE                                         r  uproc_top_level_i/controls_0/U0/dOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  uproc_top_level_i/controls_0/U0/dOut_reg[7]/Q
                         net (fo=8, routed)           0.298     1.911    uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y7          RAMB36E1                                     r  uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.873     2.033    uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.480     1.553    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.849    uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uproc_top_level_i/controls_0/U0/fbDout1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/framebuffer_0/U0/mem_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.062%)  route 0.165ns (53.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.558     1.470    uproc_top_level_i/controls_0/U0/clk
    SLICE_X29Y31         FDRE                                         r  uproc_top_level_i/controls_0/U0/fbDout1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  uproc_top_level_i/controls_0/U0/fbDout1_reg[3]/Q
                         net (fo=1, routed)           0.165     1.776    uproc_top_level_i/framebuffer_0/U0/din1[3]
    RAMB36_X1Y6          RAMB36E1                                     r  uproc_top_level_i/framebuffer_0/U0/mem_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.868     2.028    uproc_top_level_i/framebuffer_0/U0/clk1
    RAMB36_X1Y6          RAMB36E1                                     r  uproc_top_level_i/framebuffer_0/U0/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.480     1.548    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.703    uproc_top_level_i/framebuffer_0/U0/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 uproc_top_level_i/pixel_pusher_0/U0/internal_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/framebuffer_0/U0/mem_reg_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.499%)  route 0.183ns (56.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.558     1.470    uproc_top_level_i/pixel_pusher_0/U0/clk
    SLICE_X35Y31         FDRE                                         r  uproc_top_level_i/pixel_pusher_0/U0/internal_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  uproc_top_level_i/pixel_pusher_0/U0/internal_addr_reg[10]/Q
                         net (fo=3, routed)           0.183     1.794    uproc_top_level_i/framebuffer_0/U0/addr2[10]
    RAMB36_X2Y6          RAMB36E1                                     r  uproc_top_level_i/framebuffer_0/U0/mem_reg_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.867     2.027    uproc_top_level_i/framebuffer_0/U0/clk1
    RAMB36_X2Y6          RAMB36E1                                     r  uproc_top_level_i/framebuffer_0/U0/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.500     1.527    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.710    uproc_top_level_i/framebuffer_0/U0/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 uproc_top_level_i/controls_0/U0/regwD1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/regs_0/U0/regs_reg[8][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.189ns (38.770%)  route 0.298ns (61.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.558     1.470    uproc_top_level_i/controls_0/U0/clk
    SLICE_X26Y31         FDRE                                         r  uproc_top_level_i/controls_0/U0/regwD1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  uproc_top_level_i/controls_0/U0/regwD1_reg[11]/Q
                         net (fo=32, routed)          0.298     1.910    uproc_top_level_i/regs_0/U0/din1[11]
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.048     1.958 r  uproc_top_level_i/regs_0/U0/regs[8][11]_i_1/O
                         net (fo=1, routed)           0.000     1.958    uproc_top_level_i/regs_0/U0/regs[8][11]_i_1_n_0
    SLICE_X20Y31         FDRE                                         r  uproc_top_level_i/regs_0/U0/regs_reg[8][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.823     1.982    uproc_top_level_i/regs_0/U0/clk
    SLICE_X20Y31         FDRE                                         r  uproc_top_level_i/regs_0/U0/regs_reg[8][11]/C
                         clock pessimism             -0.252     1.731    
    SLICE_X20Y31         FDRE (Hold_fdre_C_D)         0.131     1.862    uproc_top_level_i/regs_0/U0/regs_reg[8][11]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 uproc_top_level_i/controls_0/U0/dOut_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.954%)  route 0.346ns (71.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.560     1.472    uproc_top_level_i/controls_0/U0/clk
    SLICE_X26Y33         FDRE                                         r  uproc_top_level_i/controls_0/U0/dOut_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  uproc_top_level_i/controls_0/U0/dOut_reg[13]/Q
                         net (fo=8, routed)           0.346     1.959    uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y8          RAMB36E1                                     r  uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.875     2.035    uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.536    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.832    uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 uproc_top_level_i/controls_0/U0/dOut_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.557%)  route 0.353ns (71.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.561     1.473    uproc_top_level_i/controls_0/U0/clk
    SLICE_X26Y34         FDRE                                         r  uproc_top_level_i/controls_0/U0/dOut_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  uproc_top_level_i/controls_0/U0/dOut_reg[11]/Q
                         net (fo=8, routed)           0.353     1.967    uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y8          RAMB36E1                                     r  uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.875     2.035    uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.536    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.832    uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 uproc_top_level_i/controls_0/U0/fbDout1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/framebuffer_0/U0/mem_reg_0/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.063%)  route 0.229ns (61.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.558     1.470    uproc_top_level_i/controls_0/U0/clk
    SLICE_X29Y31         FDRE                                         r  uproc_top_level_i/controls_0/U0/fbDout1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  uproc_top_level_i/controls_0/U0/fbDout1_reg[8]/Q
                         net (fo=1, routed)           0.229     1.841    uproc_top_level_i/framebuffer_0/U0/din1[8]
    RAMB36_X1Y6          RAMB36E1                                     r  uproc_top_level_i/framebuffer_0/U0/mem_reg_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.868     2.028    uproc_top_level_i/framebuffer_0/U0/clk1
    RAMB36_X1Y6          RAMB36E1                                     r  uproc_top_level_i/framebuffer_0/U0/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.480     1.548    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.155     1.703    uproc_top_level_i/framebuffer_0/U0/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uproc_top_level_i/pixel_pusher_0/U0/internal_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/framebuffer_0/U0/mem_reg_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.138%)  route 0.239ns (62.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.558     1.470    uproc_top_level_i/pixel_pusher_0/U0/clk
    SLICE_X35Y31         FDRE                                         r  uproc_top_level_i/pixel_pusher_0/U0/internal_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  uproc_top_level_i/pixel_pusher_0/U0/internal_addr_reg[11]/Q
                         net (fo=3, routed)           0.239     1.850    uproc_top_level_i/framebuffer_0/U0/addr2[11]
    RAMB36_X2Y6          RAMB36E1                                     r  uproc_top_level_i/framebuffer_0/U0/mem_reg_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.867     2.027    uproc_top_level_i/framebuffer_0/U0/clk1
    RAMB36_X2Y6          RAMB36E1                                     r  uproc_top_level_i/framebuffer_0/U0/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.500     1.527    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.710    uproc_top_level_i/framebuffer_0/U0/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 uproc_top_level_i/pixel_pusher_0/U0/internal_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/framebuffer_0/U0/mem_reg_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.080%)  route 0.239ns (62.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.558     1.470    uproc_top_level_i/pixel_pusher_0/U0/clk
    SLICE_X35Y31         FDRE                                         r  uproc_top_level_i/pixel_pusher_0/U0/internal_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  uproc_top_level_i/pixel_pusher_0/U0/internal_addr_reg[8]/Q
                         net (fo=3, routed)           0.239     1.850    uproc_top_level_i/framebuffer_0/U0/addr2[8]
    RAMB36_X2Y6          RAMB36E1                                     r  uproc_top_level_i/framebuffer_0/U0/mem_reg_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.867     2.027    uproc_top_level_i/framebuffer_0/U0/clk1
    RAMB36_X2Y6          RAMB36E1                                     r  uproc_top_level_i/framebuffer_0/U0/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.500     1.527    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.710    uproc_top_level_i/framebuffer_0/U0/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 uproc_top_level_i/controls_0/U0/dAddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.367%)  route 0.232ns (58.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.555     1.467    uproc_top_level_i/controls_0/U0/clk
    SLICE_X30Y22         FDRE                                         r  uproc_top_level_i/controls_0/U0/dAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  uproc_top_level_i/controls_0/U0/dAddr_reg[9]/Q
                         net (fo=15, routed)          0.232     1.864    uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y4          RAMB36E1                                     r  uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.860     2.020    uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.480     1.540    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.723    uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y6   uproc_top_level_i/framebuffer_0/U0/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y6   uproc_top_level_i/framebuffer_0/U0/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y6   uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y6   uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y8   uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y8   uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y8   uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y8   uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y9   uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y9   uproc_top_level_i/dMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y44  uproc_top_level_i/clock_div_0/U0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y44  uproc_top_level_i/clock_div_0/U0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y44  uproc_top_level_i/clock_div_0/U0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y44  uproc_top_level_i/clock_div_0/U0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y44  uproc_top_level_i/clock_div_0/U0/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y44  uproc_top_level_i/clock_div_0/U0/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y44  uproc_top_level_i/clock_div_0/U0/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y44  uproc_top_level_i/clock_div_0/U0/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y44  uproc_top_level_i/clock_div_0/U0/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y44  uproc_top_level_i/clock_div_0/U0/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y44  uproc_top_level_i/clock_div_0/U0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y44  uproc_top_level_i/clock_div_0/U0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y44  uproc_top_level_i/clock_div_0/U0/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y44  uproc_top_level_i/clock_div_0/U0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y44  uproc_top_level_i/clock_div_0/U0/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y44  uproc_top_level_i/clock_div_0/U0/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y44  uproc_top_level_i/clock_div_0/U0/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y44  uproc_top_level_i/clock_div_0/U0/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y44  uproc_top_level_i/clock_div_0/U0/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y44  uproc_top_level_i/clock_div_0/U0/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.670ns  (required time - arrival time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.704ns (18.352%)  route 3.132ns (81.648%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.660     5.329    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X35Y22         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  uproc_top_level_i/debounce_0/U0/counter_reg[12]/Q
                         net (fo=3, routed)           0.980     6.765    uproc_top_level_i/debounce_0/U0/counter_reg[12]
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.889 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_1/O
                         net (fo=1, routed)           0.633     7.522    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_1_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.646 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         1.519     9.165    uproc_top_level_i/controls_0/U0/rst
    SLICE_X33Y28         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.491    12.883    uproc_top_level_i/controls_0/U0/clk
    SLICE_X33Y28         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[10]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X33Y28         FDCE (Recov_fdce_C_CLR)     -0.405    12.834    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  3.670    

Slack (MET) :             3.670ns  (required time - arrival time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.704ns (18.352%)  route 3.132ns (81.648%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.660     5.329    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X35Y22         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  uproc_top_level_i/debounce_0/U0/counter_reg[12]/Q
                         net (fo=3, routed)           0.980     6.765    uproc_top_level_i/debounce_0/U0/counter_reg[12]
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.889 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_1/O
                         net (fo=1, routed)           0.633     7.522    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_1_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.646 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         1.519     9.165    uproc_top_level_i/controls_0/U0/rst
    SLICE_X33Y28         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.491    12.883    uproc_top_level_i/controls_0/U0/clk
    SLICE_X33Y28         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[7]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X33Y28         FDCE (Recov_fdce_C_CLR)     -0.405    12.834    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  3.670    

Slack (MET) :             3.670ns  (required time - arrival time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.704ns (18.352%)  route 3.132ns (81.648%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 12.883 - 8.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.660     5.329    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X35Y22         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  uproc_top_level_i/debounce_0/U0/counter_reg[12]/Q
                         net (fo=3, routed)           0.980     6.765    uproc_top_level_i/debounce_0/U0/counter_reg[12]
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.889 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_1/O
                         net (fo=1, routed)           0.633     7.522    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_1_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.646 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         1.519     9.165    uproc_top_level_i/controls_0/U0/rst
    SLICE_X33Y28         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.491    12.883    uproc_top_level_i/controls_0/U0/clk
    SLICE_X33Y28         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[9]/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.239    
    SLICE_X33Y28         FDCE (Recov_fdce_C_CLR)     -0.405    12.834    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  3.670    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.704ns (18.845%)  route 3.032ns (81.155%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.660     5.329    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X35Y22         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  uproc_top_level_i/debounce_0/U0/counter_reg[12]/Q
                         net (fo=3, routed)           0.980     6.765    uproc_top_level_i/debounce_0/U0/counter_reg[12]
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.889 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_1/O
                         net (fo=1, routed)           0.633     7.522    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_1_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.646 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         1.418     9.064    uproc_top_level_i/controls_0/U0/rst
    SLICE_X31Y26         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.487    12.879    uproc_top_level_i/controls_0/U0/clk
    SLICE_X31Y26         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[17]/C
                         clock pessimism              0.391    13.271    
                         clock uncertainty           -0.035    13.235    
    SLICE_X31Y26         FDCE (Recov_fdce_C_CLR)     -0.405    12.830    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[17]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.704ns (18.845%)  route 3.032ns (81.155%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.660     5.329    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X35Y22         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  uproc_top_level_i/debounce_0/U0/counter_reg[12]/Q
                         net (fo=3, routed)           0.980     6.765    uproc_top_level_i/debounce_0/U0/counter_reg[12]
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.889 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_1/O
                         net (fo=1, routed)           0.633     7.522    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_1_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.646 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         1.418     9.064    uproc_top_level_i/controls_0/U0/rst
    SLICE_X31Y26         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.487    12.879    uproc_top_level_i/controls_0/U0/clk
    SLICE_X31Y26         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[18]/C
                         clock pessimism              0.391    13.271    
                         clock uncertainty           -0.035    13.235    
    SLICE_X31Y26         FDCE (Recov_fdce_C_CLR)     -0.405    12.830    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[18]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.704ns (18.845%)  route 3.032ns (81.155%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.660     5.329    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X35Y22         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  uproc_top_level_i/debounce_0/U0/counter_reg[12]/Q
                         net (fo=3, routed)           0.980     6.765    uproc_top_level_i/debounce_0/U0/counter_reg[12]
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.889 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_1/O
                         net (fo=1, routed)           0.633     7.522    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_1_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.646 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         1.418     9.064    uproc_top_level_i/controls_0/U0/rst
    SLICE_X31Y26         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.487    12.879    uproc_top_level_i/controls_0/U0/clk
    SLICE_X31Y26         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[21]/C
                         clock pessimism              0.391    13.271    
                         clock uncertainty           -0.035    13.235    
    SLICE_X31Y26         FDCE (Recov_fdce_C_CLR)     -0.405    12.830    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[21]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.704ns (18.845%)  route 3.032ns (81.155%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.660     5.329    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X35Y22         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  uproc_top_level_i/debounce_0/U0/counter_reg[12]/Q
                         net (fo=3, routed)           0.980     6.765    uproc_top_level_i/debounce_0/U0/counter_reg[12]
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.889 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_1/O
                         net (fo=1, routed)           0.633     7.522    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_1_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.646 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         1.418     9.064    uproc_top_level_i/controls_0/U0/rst
    SLICE_X31Y26         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.487    12.879    uproc_top_level_i/controls_0/U0/clk
    SLICE_X31Y26         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[22]/C
                         clock pessimism              0.391    13.271    
                         clock uncertainty           -0.035    13.235    
    SLICE_X31Y26         FDCE (Recov_fdce_C_CLR)     -0.405    12.830    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[22]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.704ns (18.845%)  route 3.032ns (81.155%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.660     5.329    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X35Y22         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  uproc_top_level_i/debounce_0/U0/counter_reg[12]/Q
                         net (fo=3, routed)           0.980     6.765    uproc_top_level_i/debounce_0/U0/counter_reg[12]
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.889 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_1/O
                         net (fo=1, routed)           0.633     7.522    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_1_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.646 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         1.418     9.064    uproc_top_level_i/controls_0/U0/rst
    SLICE_X31Y26         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.487    12.879    uproc_top_level_i/controls_0/U0/clk
    SLICE_X31Y26         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[23]/C
                         clock pessimism              0.391    13.271    
                         clock uncertainty           -0.035    13.235    
    SLICE_X31Y26         FDCE (Recov_fdce_C_CLR)     -0.405    12.830    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[23]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.704ns (18.845%)  route 3.032ns (81.155%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.660     5.329    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X35Y22         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  uproc_top_level_i/debounce_0/U0/counter_reg[12]/Q
                         net (fo=3, routed)           0.980     6.765    uproc_top_level_i/debounce_0/U0/counter_reg[12]
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.889 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_1/O
                         net (fo=1, routed)           0.633     7.522    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_1_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.646 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         1.418     9.064    uproc_top_level_i/controls_0/U0/rst
    SLICE_X31Y26         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.487    12.879    uproc_top_level_i/controls_0/U0/clk
    SLICE_X31Y26         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[8]/C
                         clock pessimism              0.391    13.271    
                         clock uncertainty           -0.035    13.235    
    SLICE_X31Y26         FDCE (Recov_fdce_C_CLR)     -0.405    12.830    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.704ns (19.476%)  route 2.911ns (80.524%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.660     5.329    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X35Y22         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456     5.785 r  uproc_top_level_i/debounce_0/U0/counter_reg[12]/Q
                         net (fo=3, routed)           0.980     6.765    uproc_top_level_i/debounce_0/U0/counter_reg[12]
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.889 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_1/O
                         net (fo=1, routed)           0.633     7.522    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_1_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.646 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         1.298     8.944    uproc_top_level_i/controls_0/U0/rst
    SLICE_X35Y27         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.489    12.881    uproc_top_level_i/controls_0/U0/clk
    SLICE_X35Y27         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[3]/C
                         clock pessimism              0.391    13.273    
                         clock uncertainty           -0.035    13.237    
    SLICE_X35Y27         FDCE (Recov_fdce_C_CLR)     -0.405    12.832    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.832    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                  3.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.031ns  (arrival time - required time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.231ns (23.314%)  route 0.760ns (76.686%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.557     1.469    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X35Y19         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uproc_top_level_i/debounce_0/U0/counter_reg[2]/Q
                         net (fo=2, routed)           0.067     1.677    uproc_top_level_i/debounce_0/U0/counter_reg[2]
    SLICE_X34Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.722 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2/O
                         net (fo=1, routed)           0.225     1.947    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.992 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         0.468     2.460    uproc_top_level_i/controls_0/U0/rst
    SLICE_X30Y25         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.817     1.976    uproc_top_level_i/controls_0/U0/clk
    SLICE_X30Y25         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[11]/C
                         clock pessimism             -0.480     1.496    
    SLICE_X30Y25         FDCE (Remov_fdce_C_CLR)     -0.067     1.429    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (arrival time - required time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.231ns (23.314%)  route 0.760ns (76.686%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.557     1.469    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X35Y19         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uproc_top_level_i/debounce_0/U0/counter_reg[2]/Q
                         net (fo=2, routed)           0.067     1.677    uproc_top_level_i/debounce_0/U0/counter_reg[2]
    SLICE_X34Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.722 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2/O
                         net (fo=1, routed)           0.225     1.947    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.992 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         0.468     2.460    uproc_top_level_i/controls_0/U0/rst
    SLICE_X30Y25         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.817     1.976    uproc_top_level_i/controls_0/U0/clk
    SLICE_X30Y25         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[19]/C
                         clock pessimism             -0.480     1.496    
    SLICE_X30Y25         FDCE (Remov_fdce_C_CLR)     -0.067     1.429    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (arrival time - required time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.231ns (23.314%)  route 0.760ns (76.686%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.557     1.469    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X35Y19         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uproc_top_level_i/debounce_0/U0/counter_reg[2]/Q
                         net (fo=2, routed)           0.067     1.677    uproc_top_level_i/debounce_0/U0/counter_reg[2]
    SLICE_X34Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.722 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2/O
                         net (fo=1, routed)           0.225     1.947    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.992 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         0.468     2.460    uproc_top_level_i/controls_0/U0/rst
    SLICE_X30Y25         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.817     1.976    uproc_top_level_i/controls_0/U0/clk
    SLICE_X30Y25         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[2]/C
                         clock pessimism             -0.480     1.496    
    SLICE_X30Y25         FDCE (Remov_fdce_C_CLR)     -0.067     1.429    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.231ns (21.167%)  route 0.860ns (78.833%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.557     1.469    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X35Y19         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uproc_top_level_i/debounce_0/U0/counter_reg[2]/Q
                         net (fo=2, routed)           0.067     1.677    uproc_top_level_i/debounce_0/U0/counter_reg[2]
    SLICE_X34Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.722 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2/O
                         net (fo=1, routed)           0.225     1.947    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.992 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         0.568     2.561    uproc_top_level_i/controls_0/U0/rst
    SLICE_X30Y24         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.817     1.976    uproc_top_level_i/controls_0/U0/clk
    SLICE_X30Y24         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[1]/C
                         clock pessimism             -0.480     1.496    
    SLICE_X30Y24         FDCE (Remov_fdce_C_CLR)     -0.067     1.429    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.231ns (21.167%)  route 0.860ns (78.833%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.557     1.469    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X35Y19         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uproc_top_level_i/debounce_0/U0/counter_reg[2]/Q
                         net (fo=2, routed)           0.067     1.677    uproc_top_level_i/debounce_0/U0/counter_reg[2]
    SLICE_X34Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.722 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2/O
                         net (fo=1, routed)           0.225     1.947    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.992 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         0.568     2.561    uproc_top_level_i/controls_0/U0/rst
    SLICE_X30Y24         FDPE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.817     1.976    uproc_top_level_i/controls_0/U0/clk
    SLICE_X30Y24         FDPE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[0]/C
                         clock pessimism             -0.480     1.496    
    SLICE_X30Y24         FDPE (Remov_fdpe_C_PRE)     -0.071     1.425    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.231ns (21.167%)  route 0.860ns (78.833%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.557     1.469    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X35Y19         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uproc_top_level_i/debounce_0/U0/counter_reg[2]/Q
                         net (fo=2, routed)           0.067     1.677    uproc_top_level_i/debounce_0/U0/counter_reg[2]
    SLICE_X34Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.722 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2/O
                         net (fo=1, routed)           0.225     1.947    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.992 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         0.568     2.561    uproc_top_level_i/controls_0/U0/rst
    SLICE_X31Y24         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.817     1.976    uproc_top_level_i/controls_0/U0/clk
    SLICE_X31Y24         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[20]/C
                         clock pessimism             -0.480     1.496    
    SLICE_X31Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.404    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.160ns  (arrival time - required time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.231ns (20.996%)  route 0.869ns (79.004%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.557     1.469    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X35Y19         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uproc_top_level_i/debounce_0/U0/counter_reg[2]/Q
                         net (fo=2, routed)           0.067     1.677    uproc_top_level_i/debounce_0/U0/counter_reg[2]
    SLICE_X34Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.722 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2/O
                         net (fo=1, routed)           0.225     1.947    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.992 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         0.577     2.569    uproc_top_level_i/controls_0/U0/rst
    SLICE_X35Y28         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.822     1.981    uproc_top_level_i/controls_0/U0/clk
    SLICE_X35Y28         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[4]/C
                         clock pessimism             -0.480     1.501    
    SLICE_X35Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.160ns  (arrival time - required time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.231ns (20.996%)  route 0.869ns (79.004%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.557     1.469    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X35Y19         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uproc_top_level_i/debounce_0/U0/counter_reg[2]/Q
                         net (fo=2, routed)           0.067     1.677    uproc_top_level_i/debounce_0/U0/counter_reg[2]
    SLICE_X34Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.722 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2/O
                         net (fo=1, routed)           0.225     1.947    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.992 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         0.577     2.569    uproc_top_level_i/controls_0/U0/rst
    SLICE_X35Y28         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.822     1.981    uproc_top_level_i/controls_0/U0/clk
    SLICE_X35Y28         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[6]/C
                         clock pessimism             -0.480     1.501    
    SLICE_X35Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.231ns (20.859%)  route 0.876ns (79.141%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.557     1.469    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X35Y19         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uproc_top_level_i/debounce_0/U0/counter_reg[2]/Q
                         net (fo=2, routed)           0.067     1.677    uproc_top_level_i/debounce_0/U0/counter_reg[2]
    SLICE_X34Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.722 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2/O
                         net (fo=1, routed)           0.225     1.947    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.992 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         0.584     2.577    uproc_top_level_i/controls_0/U0/rst
    SLICE_X31Y28         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.821     1.980    uproc_top_level_i/controls_0/U0/clk
    SLICE_X31Y28         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[12]/C
                         clock pessimism             -0.480     1.500    
    SLICE_X31Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 uproc_top_level_i/debounce_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.231ns (20.859%)  route 0.876ns (79.141%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.557     1.469    uproc_top_level_i/debounce_0/U0/clk
    SLICE_X35Y19         FDRE                                         r  uproc_top_level_i/debounce_0/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uproc_top_level_i/debounce_0/U0/counter_reg[2]/Q
                         net (fo=2, routed)           0.067     1.677    uproc_top_level_i/debounce_0/U0/counter_reg[2]
    SLICE_X34Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.722 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2/O
                         net (fo=1, routed)           0.225     1.947    uproc_top_level_i/debounce_0/U0/debounced_button_INST_0_i_2_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.992 f  uproc_top_level_i/debounce_0/U0/debounced_button_INST_0/O
                         net (fo=591, routed)         0.584     2.577    uproc_top_level_i/controls_0/U0/rst
    SLICE_X31Y28         FDCE                                         f  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.821     1.980    uproc_top_level_i/controls_0/U0/clk
    SLICE_X31Y28         FDCE                                         r  uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[13]/C
                         clock pessimism             -0.480     1.500    
    SLICE_X31Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    uproc_top_level_i/controls_0/U0/FSM_onehot_curr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  1.168    





