# Advance_SOC
NTHU cource - Advance SOC

- Labs to experiment Caravel SoC FPGA module design with Verilog & HLS

## Background Prerequisites
- Vitis HLS
- Xilinx XSIM
- Basic Verilog & HLS coding

## Toolchain Prerequisites
- [Ubuntu 20.04+](https://releases.ubuntu.com/focal/)
- [Xilinx Vitis 2022.1](https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/2022-1.html)
- [GTKWave v3.3.103](https://gtkwave.sourceforge.net/)
- [RISC-V GCC Toolchains](https://github.com/stnolting/riscv-gcc-prebuilt)
