
---------- Begin Simulation Statistics ----------
final_tick                               1142866267000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 449807                       # Simulator instruction rate (inst/s)
host_mem_usage                                4563400                       # Number of bytes of host memory used
host_op_rate                                   684206                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2890.13                       # Real time elapsed on the host
host_tick_rate                               28386322                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000002                       # Number of instructions simulated
sim_ops                                    1977442352                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082040                       # Number of seconds simulated
sim_ticks                                 82040084250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        47605                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         96030                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        68847                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     12492289                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      8192683                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      8222744                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses        30061                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      12650840                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS         82332                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted         6634                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       402615229                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      200086643                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        68856                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         12093471                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     27183389                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      3605501                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    378875931                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    163566308                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.316345                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.969425                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     64306985     39.32%     39.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     42164926     25.78%     65.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      2436652      1.49%     66.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     11771175      7.20%     73.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8501410      5.20%     78.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1522257      0.93%     79.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2316459      1.42%     81.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3363055      2.06%     83.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     27183389     16.62%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    163566308                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           936085                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls        63846                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       378159233                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           107274542                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        75958      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    232487732     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       101440      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd        38646      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu        50612      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        58968      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       173446      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       129236      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp           37      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       193257      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv        25397      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        13100      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    107077157     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     38252946     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       197385      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite          614      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    378875931                       # Class of committed instruction
system.switch_cpus_1.commit.refs            145528102                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           378875931                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.656321                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.656321                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    103711072                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    383511088                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       10378087                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        32555277                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles        72150                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     17362218                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         107799362                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                1418                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          38316254                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               11490                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          12650840                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        19543661                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           144429742                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         9527                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            253552205                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        144300                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.077102                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     19576858                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      8275015                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.545295                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    164078815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.347311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.345865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      101766355     62.02%     62.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        4240082      2.58%     64.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        2368772      1.44%     66.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        4914815      3.00%     69.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        7925629      4.83%     73.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        1193131      0.73%     74.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        1756555      1.07%     75.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        6093440      3.71%     79.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       33820036     20.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    164078815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         1890087                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes         946824                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  1353                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts        88339                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       12196452                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.322604                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          146158820                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         38316234                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        811972                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    107923689                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          426                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          648                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     38393494                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    382481269                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    107842586                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       137422                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    381093336                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        21310                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     14700118                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles        72150                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     14740920                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        11005                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7012773                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         1557                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3597                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       649122                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       139925                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3597                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        57069                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        31270                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       640217711                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           380905944                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.497823                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       318714886                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.321462                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            380953285                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      773994141                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     329382578                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.523645                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.523645                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        90195      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    233973582     61.37%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       103471      0.03%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd        49823      0.01%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          113      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu        66327      0.02%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        61730      0.02%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       183067      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       199017      0.05%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp           37      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       227454      0.06%     61.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv        32859      0.01%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        15526      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    107606000     28.23%     89.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38318685     10.05%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       301849      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         1024      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    381230759                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       1206038                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      2402666                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      1169417                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      1776983                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           1951854                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005120                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        204070     10.46%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            4      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd         2829      0.14%     10.60% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt         6684      0.34%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            1      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     10.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1736635     88.97%     99.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         1547      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           68      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           16      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    381886380                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    926162769                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    379736527                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    384313060                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        382479999                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       381230759                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         1270                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      3605257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        73249                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         1270                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5928767                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    164078815                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.323461                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.166173                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     52268326     31.86%     31.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15283581      9.31%     41.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     26297716     16.03%     57.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     22221502     13.54%     70.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     19194450     11.70%     82.44% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     12373844      7.54%     89.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      9380056      5.72%     95.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      4714836      2.87%     98.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2344504      1.43%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    164078815                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.323442                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          19543671                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  25                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      5225595                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      6655998                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    107923689                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     38393494                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     170751568                       # number of misc regfile reads
system.switch_cpus_1.numCycles              164080168                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      17324848                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    527844130                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      2086361                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       17737612                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     31996056                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1619346                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1356253157                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    383042714                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    533359817                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        42499939                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     46416796                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles        72150                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     86444256                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        5515563                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2310127                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    777238793                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       101291718                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          518864351                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         765479891                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1500501                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        16450                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2997161                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          16450                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1326532                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        44021                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2651777                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          44021                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                398                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        47318                       # Transaction distribution
system.membus.trans_dist::CleanEvict              286                       # Transaction distribution
system.membus.trans_dist::ReadExReq             48028                       # Transaction distribution
system.membus.trans_dist::ReadExResp            48028                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           398                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       144456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       144456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 144456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      6127616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      6127616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6127616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             48426                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   48426    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               48426                       # Request fanout histogram
system.membus.reqLayer2.occupancy           303655000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          261938500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1142866267000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1142866267000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1142866267000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1142866267000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1142866267000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1142866267000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1142866267000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            774147                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1448524                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           82                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          814297                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3841                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3841                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           722513                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          722513                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        774147                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4497416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4497662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        10496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    142269120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              142279616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          766243                       # Total snoops (count)
system.tol2bus.snoopTraffic                  46217408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2266744                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007269                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.084951                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2250266     99.27%     99.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  16478      0.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2266744                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2225039500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2246787500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            123499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1142866267000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            7                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       171380                       # number of demand (read+write) hits
system.l2.demand_hits::total                   171387                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            7                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       171380                       # number of overall hits
system.l2.overall_hits::total                  171387                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           75                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1325198                       # number of demand (read+write) misses
system.l2.demand_misses::total                1325273                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           75                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1325198                       # number of overall misses
system.l2.overall_misses::total               1325273                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      7592000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  41464986000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      41472578000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      7592000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  41464986000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     41472578000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           82                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1496578                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1496660                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           82                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1496578                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1496660                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.914634                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.885485                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.885487                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.914634                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.885485                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.885487                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 101226.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 31289.653320                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 31293.611203                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 101226.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 31289.653320                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 31293.611203                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              722147                       # number of writebacks
system.l2.writebacks::total                    722147                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           75                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1325198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1325273                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           75                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1325198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1325273                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      6842000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  28213006000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28219848000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      6842000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  28213006000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28219848000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.914634                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.885485                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.885487                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.914634                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.885485                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.885487                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 91226.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 21289.653320                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 21293.611203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 91226.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 21289.653320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 21293.611203                       # average overall mshr miss latency
system.l2.replacements                         722222                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       726377                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           726377                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       726377                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       726377                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           82                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               82                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           82                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           82                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       603037                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        603037                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         2595                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2595                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         1246                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1246                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         3841                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3841                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.324395                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.324395                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         1246                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1246                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     20689000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     20689000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.324395                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.324395                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16604.333868                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16604.333868                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1636                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1636                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       720877                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              720877                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  24200580000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   24200580000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       722513                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            722513                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.997736                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997736                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 33571.025293                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 33571.025293                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       720877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         720877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  16991810000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16991810000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.997736                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997736                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 23571.025293                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 23571.025293                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       169744                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             169751                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           75                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       604321                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           604396                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      7592000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  17264406000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17271998000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           82                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       774065                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         774147                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.914634                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.780711                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.780725                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 101226.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28568.270836                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 28577.287077                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           75                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       604321                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       604396                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      6842000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  11221196000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11228038000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.914634                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.780711                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.780725                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 91226.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18568.270836                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 18577.287077                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1142866267000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.357160                       # Cycle average of tags in use
system.l2.tags.total_refs                     1777146                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    730554                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.432600                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4095.357160                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999843                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4094                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          539                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3468                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999512                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24703523                       # Number of tag accesses
system.l2.tags.data_accesses                 24703523                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1142866267000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            4                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      1276843                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1276847                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            4                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      1276843                       # number of overall hits
system.l3.overall_hits::total                 1276847                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           71                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data        48355                       # number of demand (read+write) misses
system.l3.demand_misses::total                  48426                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           71                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data        48355                       # number of overall misses
system.l3.overall_misses::total                 48426                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      6337500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   4162088500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       4168426000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      6337500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   4162088500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      4168426000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           75                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1325198                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1325273                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           75                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1325198                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1325273                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.946667                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.036489                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.036540                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.946667                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.036489                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.036540                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 89260.563380                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 86073.591149                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 86078.263743                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 89260.563380                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 86073.591149                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 86078.263743                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               47318                       # number of writebacks
system.l3.writebacks::total                     47318                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           71                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data        48355                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             48426                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           71                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data        48355                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            48426                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      5485500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   3581828500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   3587314000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      5485500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   3581828500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   3587314000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.946667                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.036489                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.036540                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.946667                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.036489                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.036540                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 77260.563380                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 74073.591149                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 74078.263743                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 77260.563380                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 74073.591149                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 74078.263743                       # average overall mshr miss latency
system.l3.replacements                          91480                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       722146                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           722146                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       722146                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       722146                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          145                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           145                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         1246                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 1246                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         1246                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             1246                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       672849                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                672849                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        48028                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               48028                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   4131518500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    4131518500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       720877                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            720877                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.066624                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.066624                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 86023.121929                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 86023.121929                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        48028                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          48028                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   3555182500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   3555182500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.066624                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.066624                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 74023.121929                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 74023.121929                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst            4                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       603994                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             603998                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst           71                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data          327                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total              398                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst      6337500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data     30570000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total     36907500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst           75                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       604321                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         604396                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.946667                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.000541                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.000659                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 89260.563380                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 93486.238532                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 92732.412060                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           71                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data          327                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total          398                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      5485500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data     26646000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total     32131500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.946667                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.000541                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.000659                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 77260.563380                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 81486.238532                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 80732.412060                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1142866267000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    11254772                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    124248                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     90.583124                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    4889.025727                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     26606.547256                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   189.894234                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     6.721252                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data  1075.811530                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.149201                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.811967                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.005795                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000205                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.032831                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          607                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          608                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          210                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        31250                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  84948344                       # Number of tag accesses
system.l3.tags.data_accesses                 84948344                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1142866267000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            604396                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       769464                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          647274                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            1246                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           1246                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           720877                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          720877                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        604396                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3978296                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    131034816                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           91480                       # Total snoops (count)
system.tol3bus.snoopTraffic                   3028352                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1417999                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.031044                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.173438                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1373978     96.90%     96.90% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  44021      3.10%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1417999                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         2048034500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1988532500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1142866267000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      3094720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3099264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         4544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3028352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3028352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        48355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               48426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        47318                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              47318                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        55388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     37722048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              37777436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        55388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            55388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       36913078                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             36913078                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       36913078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        55388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     37722048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             74690513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     47282.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        71.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     46570.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015312498500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2703                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2703                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              159862                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              44600                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       48426                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      47318                       # Number of write requests accepted
system.mem_ctrls.readBursts                     48426                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    47318                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1785                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    36                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2921                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    736377000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  233205000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1610895750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15788.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34538.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    26117                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   32074                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 48426                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                47318                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    168.263298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.603503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   185.714667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19740     55.29%     55.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8543     23.93%     79.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2937      8.23%     87.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1729      4.84%     92.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1033      2.89%     95.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          693      1.94%     97.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          439      1.23%     98.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          377      1.06%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          210      0.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35701                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.248613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.589179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3             719     26.60%     26.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              23      0.85%     27.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             82      3.03%     30.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           270      9.99%     40.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19           430     15.91%     56.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           395     14.61%     71.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           276     10.21%     81.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31           183      6.77%     87.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35           113      4.18%     92.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            74      2.74%     94.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            43      1.59%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            27      1.00%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            21      0.78%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55            13      0.48%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59            13      0.48%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             9      0.33%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             5      0.18%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             2      0.07%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             1      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             2      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2703                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2703                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.482797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.444075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.162731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              903     33.41%     33.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               54      2.00%     35.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1376     50.91%     86.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              300     11.10%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               55      2.03%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.37%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.15%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2703                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2985024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  114240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3024384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3099264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3028352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        36.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     37.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     36.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82052086000                       # Total gap between requests
system.mem_ctrls.avgGap                     856994.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         4544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      2980480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3024384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 55387.558917578754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 36329558.011149898171                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 36864711.045198611915                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           71                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        48355                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        47318                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      2551750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   1608344000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1892836009250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     35940.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     33261.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  40002451.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            129940860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             69057615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           161192640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          120221820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6475847040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8700930300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      24176292960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39833483235                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        485.536840                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  62720116250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2739360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  16580608000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            124999980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             66427680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           171824100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          126454500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6475847040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8761510470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      24125278080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        39852341850                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        485.766710                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  62593525000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2739360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  16707199250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1142866267000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382793970                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     19543552                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1471503344                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382793970                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165822                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     19543552                       # number of overall hits
system.cpu.icache.overall_hits::total      1471503344                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1944                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          109                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2053                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1944                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          109                       # number of overall misses
system.cpu.icache.overall_misses::total          2053                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      9926500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9926500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      9926500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9926500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     19543661                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1471505397                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     19543661                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1471505397                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 91068.807339                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4835.119338                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 91068.807339                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4835.119338                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1514                       # number of writebacks
system.cpu.icache.writebacks::total              1514                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           27                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           27                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           82                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           82                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           82                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           82                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      7789500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7789500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      7789500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7789500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 94993.902439                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94993.902439                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 94993.902439                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94993.902439                       # average overall mshr miss latency
system.cpu.icache.replacements                   1514                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382793970                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     19543552                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1471503344                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1944                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          109                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2053                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      9926500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9926500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     19543661                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1471505397                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 91068.807339                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4835.119338                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           27                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           82                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           82                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      7789500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7789500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 94993.902439                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94993.902439                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1142866267000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.980774                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1471505370                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2026                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          726310.646594                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.820378                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     4.160396                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991837                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.008126                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999962                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5886023614                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5886023614                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1142866267000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1142866267000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1142866267000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1142866267000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1142866267000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1142866267000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1142866267000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    572830860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28810504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    136602992                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        738244356                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    572830860                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28810504                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    136602992                       # number of overall hits
system.cpu.dcache.overall_hits::total       738244356                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6158969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       314528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      2436095                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8909592                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6158969                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       314528                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      2436095                       # number of overall misses
system.cpu.dcache.overall_misses::total       8909592                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  10025400000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  62064434887                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  72089834887                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  10025400000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  62064434887                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  72089834887                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    139039087                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    747153948                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    139039087                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    747153948                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017521                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011925                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010637                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017521                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011925                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 31874.427714                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 25477.017476                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8091.261069                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 31874.427714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 25477.017476                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8091.261069                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       220367                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12852                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.146514                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3765212                       # number of writebacks
system.cpu.dcache.writebacks::total           3765212                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       936501                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       936501                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       936501                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       936501                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       314528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1499594                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1814122                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       314528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1499594                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1814122                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9710872000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  45606026887                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  55316898887                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9710872000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  45606026887                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  55316898887                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010785                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002428                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010785                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002428                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 30874.427714                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 30412.249507                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30492.380825                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 30874.427714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 30412.249507                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30492.380825                       # average overall mshr miss latency
system.cpu.dcache.replacements                7949694                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    423154037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21302592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     99075788                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       543532417                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3266661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       167807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      1709741                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5144209                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4443339500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  35957392500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40400732000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    100785529                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    548676626                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.016964                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009376                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26478.868581                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 21030.900294                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7853.633474                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       935676                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       935676                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       167807                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       774065                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       941872                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4275532500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  20225338500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24500871000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007680                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25478.868581                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 26128.734021                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26012.951866                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149676823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7507912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     37527204                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      194711939                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2892308                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       146721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       726354                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3765383                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   5582060500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  26107042387                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  31689102887                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     38253558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    198477322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 38045.409314                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 35942.587756                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8415.904275                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          825                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          825                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       146721                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       725529                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       872250                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   5435339500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  25380688387                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30816027887                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018966                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004395                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 37045.409314                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 34982.321020                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35329.352694                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1142866267000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993568                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           746218781                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7950206                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.861565                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   427.508475                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    47.764053                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    36.721040                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.834977                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.093289                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.071721                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          392                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2996565998                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2996565998                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1142866267000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815049000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 190051218000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
