#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Sep 25 15:40:05 2025
# Process ID: 13888
# Current directory: D:/fpga/Embedded_Vitis/ps_pl_bram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29772 D:\fpga\Embedded_Vitis\ps_pl_bram\ps_pl_bram.xpr
# Log file: D:/fpga/Embedded_Vitis/ps_pl_bram/vivado.log
# Journal file: D:/fpga/Embedded_Vitis/ps_pl_bram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.xpr
update_compile_order -fileset sources_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips]
regenerate_bd_layout
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list system_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {system_i/blk_mem_gen_0/U0/doutb[0]} {system_i/blk_mem_gen_0/U0/doutb[1]} {system_i/blk_mem_gen_launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
en_0/U0/doutb[4]} {system_i/blk_mem_gen_0/U0/doutb[5]} {system_i/blk_mem_gen_0/U0/doutb[6]} {system_i/blk_mem_gen_0/U0/doutb[7]} {system_i/blk_mem_gen_0/U0/doutb[8]} {system_i/blk_mem_gen_0/U0/doutb[9]} {system_i/blk_mem_gen_0/U0/doutb[10]} {system_i/blk_mem_gen_0/U0/doutb[11]} {system_i/blk_mem_gen_0/U0/doutb[12]} {system_i/blk_mem_gen_0/U0/doutb[13]} {system_i/blk_mem_gen_0/U0/doutb[14]} {system_i/blk_mem_gen_0/U0/doutb[15]} {system_i/blk_mem_gen_0/U0/doutb[16]} {system_i/blk_mem_gen_0/U0/doutb[17]} {system_i/blk_mem_gen_0/U0/doutb[18]} {system_i/blk_mem_gen_0/U0/doutb[19]} {system_i/blk_mem_gen_0/U0/doutb[20]} {system_i/blk_mem_gen_0/U0/doutb[21]} {system_i/blk_mem_gen_0/U0/doutb[22]} {system_i/blk_mem_gen_0/U0/doutb[23]} {system_i/blk_mem_gen_0/U0/doutb[24]} {system_i/blk_mem_gen_0/U0/doutb[25]} {system_i/blk_mem_gen_0/U0/doutb[26]} {system_i/blk_mem_gen_0/U0/doutb[27]} {system_i/blk_mem_gen_0/U0/doutb[28]} {system_i/blk_mem_gen_0/U0/doutb[29]} {system_i/blk_mem_gen_0/U0/doutb[30]} {system_i/blk_mem_gen_0/U0/doutb[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 11 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {system_i/blk_mem_gen_0/U0/addrb[2]} {system_i/blk_mem_gen_0/U0/addrb[3]} {system_i/blk_mem_gen_0/U0/addrb[4]} {system_i/blk_mem_gen_0/U0/addrb[5]} {system_i/blk_mem_gen_0/U0/addrb[6]} {system_i/blk_mem_gen_0/U0/addrb[7]} {system_i/blk_mem_gen_0/U0/addrb[8]} {system_i/blk_mem_gen_0/U0/addrb[9]} {system_i/blk_mem_gen_0/U0/addrb[10]} {system_i/blk_mem_gen_0/U0/addrb[11]} {system_i/blk_mem_gen_0/U0/addrb[12]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list system_i/blk_mem_gen_0/U0/enb ]]
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
generate_target all [get_files  D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/system/system.bd] -directory D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.ip_user_files/sim_scripts -ip_user_files_dir D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.ip_user_files -ipstatic_source_dir D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.cache/compile_simlib/modelsim} {questa=D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.cache/compile_simlib/questa} {riviera=D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.cache/compile_simlib/riviera} {activehdl=D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run impl_1 -prev_step 
generate_target all [get_files  D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/system/system.bd] -directory D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.ip_user_files/sim_scripts -ip_user_files_dir D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.ip_user_files -ipstatic_source_dir D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.cache/compile_simlib/modelsim} {questa=D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.cache/compile_simlib/questa} {riviera=D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.cache/compile_simlib/riviera} {activehdl=D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/system/system.bd}
make_wrapper -files [get_files D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/system/system.bd] -top
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -name rtl_1
add_files -fileset constrs_1 -norecurse D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.srcs/constrs_1/new/system_wrapper.xdc
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/system/system.bd]
refresh_design
current_design synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/system/system.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file D:/fpga/Embedded_Vitis/ps_pl_bram/system_wrapper.xsa
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/system/system.bd]
refresh_design
close_design
close_design
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name pl_bram_rd_v1_0_project -directory D:/fpga/Embedded_Vitis/ps_pl_bram/ps_pl_bram.tmp/pl_bram_rd_v1_0_project d:/fpga/Embedded_Vitis/ps_pl_bram/ip_repo/pl_bram_rd_1.0/component.xml
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
current_project ps_pl_bram
close_project
