// Seed: 2621226240
module module_0 (
    input wire id_0,
    input tri  id_1,
    input wire id_2
);
  assign id_4 = 1;
  always if (id_1 | 1) @(1, posedge id_1);
  assign id_4 = id_4;
  tri0 id_5 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output wire id_2,
    input tri0 id_3,
    input wor id_4,
    input supply0 id_5,
    input tri id_6,
    output tri id_7,
    input wire id_8,
    input uwire id_9,
    input supply0 id_10,
    input wand id_11,
    output tri0 id_12,
    output wor id_13,
    input wire id_14,
    output supply0 id_15,
    output tri1 id_16,
    input uwire id_17,
    input tri0 id_18
);
  wire  id_20;
  uwire id_21 = 1;
  module_0(
      id_0, id_1, id_14
  );
endmodule
