{"Source Block": ["oh/elink/hdl/emaxi.v@215:231@HdlStmProcess", "     \n   //--------------------\n   //write alignment circuit\n   //--------------------\n\n   always @*\n     case( emwr_datamode[1:0] )        \n       2'd0:    wdata_aligned[63:0] = { 8{emwr_data[7:0]}};\n       2'd1:    wdata_aligned[63:0] = { 4{emwr_data[15:0]}};\n       2'd2:    wdata_aligned[63:0] = { 2{emwr_data[31:0]}};\n       default: wdata_aligned[63:0] = { emwr_srcaddr[31:0], emwr_data[31:0]};\n     endcase\n\n   //TODO: Simplify logic below!!!!!\n   //Should include separate fields for address/data/datamode!!!!\n   always @*\n     begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[221, "     case( emwr_datamode[1:0] )        \n"], [222, "       2'd0:    wdata_aligned[63:0] = { 8{emwr_data[7:0]}};\n"], [223, "       2'd1:    wdata_aligned[63:0] = { 4{emwr_data[15:0]}};\n"], [224, "       2'd2:    wdata_aligned[63:0] = { 2{emwr_data[31:0]}};\n"], [225, "       default: wdata_aligned[63:0] = { emwr_srcaddr[31:0], emwr_data[31:0]};\n"]], "Add": [[225, "     case( rxwr_datamode[1:0] )        \n"], [225, "       2'd0:    wdata_aligned[63:0] = { 8{rxwr_data[7:0]}};\n"], [225, "       2'd1:    wdata_aligned[63:0] = { 4{rxwr_data[15:0]}};\n"], [225, "       2'd2:    wdata_aligned[63:0] = { 2{rxwr_data[31:0]}};\n"], [225, "       default: wdata_aligned[63:0] = { rxwr_srcaddr[31:0], rxwr_data[31:0]};\n"]]}}