Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "C:/Users/Jonas/Aalborg Universitet/Jan Peter Mortensen Christiansen - P4/Arbejdsblade/Sjov med VHDL/PLCtest/PLC/CPUTESTER_isim_beh.exe" -prj "C:/Users/Jonas/Aalborg Universitet/Jan Peter Mortensen Christiansen - P4/Arbejdsblade/Sjov med VHDL/PLCtest/PLC/CPUTESTER_beh.prj" "work.CPUTESTER" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Jonas/Aalborg Universitet/Jan Peter Mortensen Christiansen - P4/Arbejdsblade/Sjov med VHDL/PLCtest/PLC/InputSelectInvert.vhd" into library work
Parsing VHDL file "C:/Users/Jonas/Aalborg Universitet/Jan Peter Mortensen Christiansen - P4/Arbejdsblade/Sjov med VHDL/PLCtest/PLC/AluFunctionBlock.vhd" into library work
Parsing VHDL file "C:/Users/Jonas/Aalborg Universitet/Jan Peter Mortensen Christiansen - P4/Arbejdsblade/Sjov med VHDL/PLCtest/PLC/Registers.vhd" into library work
Parsing VHDL file "C:/Users/Jonas/Aalborg Universitet/Jan Peter Mortensen Christiansen - P4/Arbejdsblade/Sjov med VHDL/PLCtest/PLC/Instruction_Decoder.vhd" into library work
Parsing VHDL file "C:/Users/Jonas/Aalborg Universitet/Jan Peter Mortensen Christiansen - P4/Arbejdsblade/Sjov med VHDL/PLCtest/PLC/ALU.vhd" into library work
Parsing VHDL file "C:/Users/Jonas/Aalborg Universitet/Jan Peter Mortensen Christiansen - P4/Arbejdsblade/Sjov med VHDL/PLCtest/PLC/CPU.vhd" into library work
Parsing VHDL file "C:/Users/Jonas/Aalborg Universitet/Jan Peter Mortensen Christiansen - P4/Arbejdsblade/Sjov med VHDL/PLCtest/PLC/CPUTESTER.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity InputSelectInvert [inputselectinvert_default]
Compiling architecture behavioral of entity AluFunctionBlock [alufunctionblock_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity Registers [registers_default]
Compiling architecture behavioral of entity Instruction_Decoder [\Instruction_Decoder(5,0)\]
Compiling architecture behavioral of entity CPU [cpu_default]
Compiling architecture behavior of entity cputester
Time Resolution for simulation is 1ps.
Compiled 17 VHDL Units
Built simulation executable C:/Users/Jonas/Aalborg Universitet/Jan Peter Mortensen Christiansen - P4/Arbejdsblade/Sjov med VHDL/PLCtest/PLC/CPUTESTER_isim_beh.exe
Fuse Memory Usage: 35724 KB
Fuse CPU Usage: 499 ms
