
MiniPatchLambda_Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000250  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bd08  08000250  08000250  00001250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  0800bf58  0800bf58  0000cf58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800c068  0800c068  0000d068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0800c06c  0800c06c  0000d06c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000109  20000000  0800c070  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00004428  2000010c  0800c179  0000e10c  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  20004534  0800c179  0000e534  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  0000e109  2**0
                  CONTENTS, READONLY
  9 .debug_info   00023e5e  00000000  00000000  0000e13f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00004d0d  00000000  00000000  00031f9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001ec0  00000000  00000000  00036cb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 0000178e  00000000  00000000  00038b70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003b9f2  00000000  00000000  0003a2fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00028307  00000000  00000000  00075cf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00167d5c  00000000  00000000  0009dff7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  00205d53  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000082ec  00000000  00000000  00205d98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000079  00000000  00000000  0020e084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	2000010c 	.word	0x2000010c
 800026c:	00000000 	.word	0x00000000
 8000270:	0800bf40 	.word	0x0800bf40

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	20000110 	.word	0x20000110
 800028c:	0800bf40 	.word	0x0800bf40

08000290 <AT24C32_Initialization>:
 */

#include "at24c32_driver.h"

HAL_StatusTypeDef AT24C32_Initialization(S_AT24C32_t *at24c32, I2C_HandleTypeDef *hi2c)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b082      	sub	sp, #8
 8000294:	af00      	add	r7, sp, #0
 8000296:	6078      	str	r0, [r7, #4]
 8000298:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(IMU_VCC_ENABLE_GPIO_Port, 		IMU_VCC_ENABLE_Pin, 		GPIO_PIN_SET);
 800029a:	2201      	movs	r2, #1
 800029c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80002a0:	4810      	ldr	r0, [pc, #64]	@ (80002e4 <AT24C32_Initialization+0x54>)
 80002a2:	f004 fbb1 	bl	8004a08 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IMU_CS_GPIO_Port, 				IMU_CS_Pin, 				GPIO_PIN_SET);
 80002a6:	2201      	movs	r2, #1
 80002a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80002ac:	480d      	ldr	r0, [pc, #52]	@ (80002e4 <AT24C32_Initialization+0x54>)
 80002ae:	f004 fbab 	bl	8004a08 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MCU_EEPROM_VCC_ENABLE_GPIO_Port, 	MCU_EEPROM_VCC_ENABLE_Pin, 	GPIO_PIN_SET);
 80002b2:	2201      	movs	r2, #1
 80002b4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80002b8:	480b      	ldr	r0, [pc, #44]	@ (80002e8 <AT24C32_Initialization+0x58>)
 80002ba:	f004 fba5 	bl	8004a08 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EEPROM_A2_GPIO_Port, 				EEPROM_A2_Pin, 				GPIO_PIN_SET);
 80002be:	2201      	movs	r2, #1
 80002c0:	2108      	movs	r1, #8
 80002c2:	480a      	ldr	r0, [pc, #40]	@ (80002ec <AT24C32_Initialization+0x5c>)
 80002c4:	f004 fba0 	bl	8004a08 <HAL_GPIO_WritePin>

	at24c32->i2c_handle 	= hi2c;
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	683a      	ldr	r2, [r7, #0]
 80002cc:	601a      	str	r2, [r3, #0]
	at24c32->device_address	= AT24C32_I2C_ADDRESS_WRITE;
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	22a8      	movs	r2, #168	@ 0xa8
 80002d2:	711a      	strb	r2, [r3, #4]

	return AT24C32_IsDeviceReady(at24c32);
 80002d4:	6878      	ldr	r0, [r7, #4]
 80002d6:	f000 f93d 	bl	8000554 <AT24C32_IsDeviceReady>
 80002da:	4603      	mov	r3, r0
}
 80002dc:	4618      	mov	r0, r3
 80002de:	3708      	adds	r7, #8
 80002e0:	46bd      	mov	sp, r7
 80002e2:	bd80      	pop	{r7, pc}
 80002e4:	42020400 	.word	0x42020400
 80002e8:	42020c00 	.word	0x42020c00
 80002ec:	42021000 	.word	0x42021000

080002f0 <AT24C32_WriteData>:
 */
HAL_StatusTypeDef AT24C32_WriteData( S_AT24C32_t *at24c32,
                                     uint16_t address,
                                     uint8_t * data,
                                     uint16_t length)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b08c      	sub	sp, #48	@ 0x30
 80002f4:	af04      	add	r7, sp, #16
 80002f6:	60f8      	str	r0, [r7, #12]
 80002f8:	607a      	str	r2, [r7, #4]
 80002fa:	461a      	mov	r2, r3
 80002fc:	460b      	mov	r3, r1
 80002fe:	817b      	strh	r3, [r7, #10]
 8000300:	4613      	mov	r3, r2
 8000302:	813b      	strh	r3, [r7, #8]
    uint16_t write_size;
    uint32_t start_time = HAL_GetTick();
 8000304:	f003 ff9c 	bl	8004240 <HAL_GetTick>
 8000308:	61b8      	str	r0, [r7, #24]
    uint32_t timeout = 1000;
 800030a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800030e:	617b      	str	r3, [r7, #20]

    /* 1) Yazma korumayı devre dışı bırak */
    AT24C32_EEPROM_WP_DEACTIVE;
 8000310:	2200      	movs	r2, #0
 8000312:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000316:	4835      	ldr	r0, [pc, #212]	@ (80003ec <AT24C32_WriteData+0xfc>)
 8000318:	f004 fb76 	bl	8004a08 <HAL_GPIO_WritePin>

    /* 2) Chunk’lar halinde, sayfa sınırını aşmayarak yaz */
    while (length > 0U)
 800031c:	e058      	b.n	80003d0 <AT24C32_WriteData+0xe0>
    {
        write_size = (uint16_t)(AT24C32_PAGE_SIZE_BYTES
                     - (uint16_t)(address % AT24C32_PAGE_SIZE_BYTES));
 800031e:	897b      	ldrh	r3, [r7, #10]
 8000320:	f003 031f 	and.w	r3, r3, #31
 8000324:	b29b      	uxth	r3, r3
        write_size = (uint16_t)(AT24C32_PAGE_SIZE_BYTES
 8000326:	f1c3 0320 	rsb	r3, r3, #32
 800032a:	83fb      	strh	r3, [r7, #30]
        if (write_size > length)
 800032c:	8bfa      	ldrh	r2, [r7, #30]
 800032e:	893b      	ldrh	r3, [r7, #8]
 8000330:	429a      	cmp	r2, r3
 8000332:	d901      	bls.n	8000338 <AT24C32_WriteData+0x48>
        {
            write_size = length;
 8000334:	893b      	ldrh	r3, [r7, #8]
 8000336:	83fb      	strh	r3, [r7, #30]
        }

        /* 2.1) I2C üzerinden page-write */
        if (HAL_I2C_Mem_Write(at24c32->i2c_handle,
 8000338:	68fb      	ldr	r3, [r7, #12]
 800033a:	6818      	ldr	r0, [r3, #0]
                              at24c32->device_address,
 800033c:	68fb      	ldr	r3, [r7, #12]
 800033e:	791b      	ldrb	r3, [r3, #4]
        if (HAL_I2C_Mem_Write(at24c32->i2c_handle,
 8000340:	4619      	mov	r1, r3
 8000342:	897a      	ldrh	r2, [r7, #10]
 8000344:	2364      	movs	r3, #100	@ 0x64
 8000346:	9302      	str	r3, [sp, #8]
 8000348:	8bfb      	ldrh	r3, [r7, #30]
 800034a:	9301      	str	r3, [sp, #4]
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	9300      	str	r3, [sp, #0]
 8000350:	2302      	movs	r3, #2
 8000352:	f004 fc0d 	bl	8004b70 <HAL_I2C_Mem_Write>
 8000356:	4603      	mov	r3, r0
 8000358:	2b00      	cmp	r3, #0
 800035a:	d007      	beq.n	800036c <AT24C32_WriteData+0x7c>
                              I2C_MEMADD_SIZE_16BIT,
                              (uint8_t *)data,
                              write_size,
                              AT24C32_WRITE_TIMEOUT_MS) != HAL_OK)
        {
            AT24C32_EEPROM_WP_ACTIVE;
 800035c:	2201      	movs	r2, #1
 800035e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000362:	4822      	ldr	r0, [pc, #136]	@ (80003ec <AT24C32_WriteData+0xfc>)
 8000364:	f004 fb50 	bl	8004a08 <HAL_GPIO_WritePin>
            return HAL_ERROR;
 8000368:	2301      	movs	r3, #1
 800036a:	e03b      	b.n	80003e4 <AT24C32_WriteData+0xf4>
        }

        /* 2.2) İç yazma döngüsünün tamamlanmasını ACK-polling ile bekle */
        do
        {
            if (HAL_I2C_IsDeviceReady(at24c32->i2c_handle,
 800036c:	68fb      	ldr	r3, [r7, #12]
 800036e:	6818      	ldr	r0, [r3, #0]
                                      at24c32->device_address,
 8000370:	68fb      	ldr	r3, [r7, #12]
 8000372:	791b      	ldrb	r3, [r3, #4]
            if (HAL_I2C_IsDeviceReady(at24c32->i2c_handle,
 8000374:	4619      	mov	r1, r3
 8000376:	230a      	movs	r3, #10
 8000378:	2205      	movs	r2, #5
 800037a:	f004 fe27 	bl	8004fcc <HAL_I2C_IsDeviceReady>
 800037e:	4603      	mov	r3, r0
 8000380:	2b00      	cmp	r3, #0
 8000382:	d008      	beq.n	8000396 <AT24C32_WriteData+0xa6>
                                      AT24C32_READY_TIMEOUT_MS) == HAL_OK)
            {
                break;
            }
        }
        while ((HAL_GetTick() - start_time) < timeout);
 8000384:	f003 ff5c 	bl	8004240 <HAL_GetTick>
 8000388:	4602      	mov	r2, r0
 800038a:	69bb      	ldr	r3, [r7, #24]
 800038c:	1ad3      	subs	r3, r2, r3
 800038e:	697a      	ldr	r2, [r7, #20]
 8000390:	429a      	cmp	r2, r3
 8000392:	d8eb      	bhi.n	800036c <AT24C32_WriteData+0x7c>
 8000394:	e000      	b.n	8000398 <AT24C32_WriteData+0xa8>
                break;
 8000396:	bf00      	nop

        /* 2.3) Zaman aşıldıysa çık */
        if ((HAL_GetTick() - start_time) >= timeout)
 8000398:	f003 ff52 	bl	8004240 <HAL_GetTick>
 800039c:	4602      	mov	r2, r0
 800039e:	69bb      	ldr	r3, [r7, #24]
 80003a0:	1ad3      	subs	r3, r2, r3
 80003a2:	697a      	ldr	r2, [r7, #20]
 80003a4:	429a      	cmp	r2, r3
 80003a6:	d807      	bhi.n	80003b8 <AT24C32_WriteData+0xc8>
        {
            AT24C32_EEPROM_WP_ACTIVE;
 80003a8:	2201      	movs	r2, #1
 80003aa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80003ae:	480f      	ldr	r0, [pc, #60]	@ (80003ec <AT24C32_WriteData+0xfc>)
 80003b0:	f004 fb2a 	bl	8004a08 <HAL_GPIO_WritePin>
            return HAL_TIMEOUT;
 80003b4:	2303      	movs	r3, #3
 80003b6:	e015      	b.n	80003e4 <AT24C32_WriteData+0xf4>
        }

        /* 2.4) Offset’i güncelle */
        length  -= write_size;
 80003b8:	893a      	ldrh	r2, [r7, #8]
 80003ba:	8bfb      	ldrh	r3, [r7, #30]
 80003bc:	1ad3      	subs	r3, r2, r3
 80003be:	813b      	strh	r3, [r7, #8]
        data   += write_size;
 80003c0:	8bfb      	ldrh	r3, [r7, #30]
 80003c2:	687a      	ldr	r2, [r7, #4]
 80003c4:	4413      	add	r3, r2
 80003c6:	607b      	str	r3, [r7, #4]
        address = (uint16_t)(address + write_size);
 80003c8:	897a      	ldrh	r2, [r7, #10]
 80003ca:	8bfb      	ldrh	r3, [r7, #30]
 80003cc:	4413      	add	r3, r2
 80003ce:	817b      	strh	r3, [r7, #10]
    while (length > 0U)
 80003d0:	893b      	ldrh	r3, [r7, #8]
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d1a3      	bne.n	800031e <AT24C32_WriteData+0x2e>
    }

    /* 3) Yazma korumayı yeniden etkinleştir */
    AT24C32_EEPROM_WP_ACTIVE;
 80003d6:	2201      	movs	r2, #1
 80003d8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80003dc:	4803      	ldr	r0, [pc, #12]	@ (80003ec <AT24C32_WriteData+0xfc>)
 80003de:	f004 fb13 	bl	8004a08 <HAL_GPIO_WritePin>
    return HAL_OK;
 80003e2:	2300      	movs	r3, #0
}
 80003e4:	4618      	mov	r0, r3
 80003e6:	3720      	adds	r7, #32
 80003e8:	46bd      	mov	sp, r7
 80003ea:	bd80      	pop	{r7, pc}
 80003ec:	42021000 	.word	0x42021000

080003f0 <AT24C32_WriteU32>:

HAL_StatusTypeDef AT24C32_WriteU32(S_AT24C32_t *at24c32,
                                   uint16_t address,
                                   uint32_t value)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b086      	sub	sp, #24
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	60f8      	str	r0, [r7, #12]
 80003f8:	460b      	mov	r3, r1
 80003fa:	607a      	str	r2, [r7, #4]
 80003fc:	817b      	strh	r3, [r7, #10]
    HAL_StatusTypeDef status;
    uint8_t buf[4];

    /* 1) Parametre kontrolü */
    if (at24c32 == NULL)
 80003fe:	68fb      	ldr	r3, [r7, #12]
 8000400:	2b00      	cmp	r3, #0
 8000402:	d101      	bne.n	8000408 <AT24C32_WriteU32+0x18>
    {
        return HAL_ERROR;
 8000404:	2301      	movs	r3, #1
 8000406:	e018      	b.n	800043a <AT24C32_WriteU32+0x4a>
        return HAL_ERROR; /* sınır taşması */
    }
#endif

    /* 2) Little-endian olarak parçala */
    buf[0] = (uint8_t)(value & 0xFFu);
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	b2db      	uxtb	r3, r3
 800040c:	743b      	strb	r3, [r7, #16]
    buf[1] = (uint8_t)((value >> 8)  & 0xFFu);
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	0a1b      	lsrs	r3, r3, #8
 8000412:	b2db      	uxtb	r3, r3
 8000414:	747b      	strb	r3, [r7, #17]
    buf[2] = (uint8_t)((value >> 16) & 0xFFu);
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	0c1b      	lsrs	r3, r3, #16
 800041a:	b2db      	uxtb	r3, r3
 800041c:	74bb      	strb	r3, [r7, #18]
    buf[3] = (uint8_t)((value >> 24) & 0xFFu);
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	0e1b      	lsrs	r3, r3, #24
 8000422:	b2db      	uxtb	r3, r3
 8000424:	74fb      	strb	r3, [r7, #19]

    /* 3) EEPROM’a yaz */
    status = AT24C32_WriteData(at24c32, address, buf, 4u);
 8000426:	f107 0210 	add.w	r2, r7, #16
 800042a:	8979      	ldrh	r1, [r7, #10]
 800042c:	2304      	movs	r3, #4
 800042e:	68f8      	ldr	r0, [r7, #12]
 8000430:	f7ff ff5e 	bl	80002f0 <AT24C32_WriteData>
 8000434:	4603      	mov	r3, r0
 8000436:	75fb      	strb	r3, [r7, #23]

    return status;
 8000438:	7dfb      	ldrb	r3, [r7, #23]
}
 800043a:	4618      	mov	r0, r3
 800043c:	3718      	adds	r7, #24
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}

08000442 <AT24C32_ReadData>:
 */
HAL_StatusTypeDef AT24C32_ReadData( S_AT24C32_t * at24c32,
                                    uint16_t address,
                                    uint8_t * data,
                                    uint16_t length )
{
 8000442:	b580      	push	{r7, lr}
 8000444:	b08a      	sub	sp, #40	@ 0x28
 8000446:	af04      	add	r7, sp, #16
 8000448:	60f8      	str	r0, [r7, #12]
 800044a:	607a      	str	r2, [r7, #4]
 800044c:	461a      	mov	r2, r3
 800044e:	460b      	mov	r3, r1
 8000450:	817b      	strh	r3, [r7, #10]
 8000452:	4613      	mov	r3, r2
 8000454:	813b      	strh	r3, [r7, #8]
    HAL_StatusTypeDef status = HAL_ERROR;
 8000456:	2301      	movs	r3, #1
 8000458:	75fb      	strb	r3, [r7, #23]
    uint32_t start = HAL_GetTick();
 800045a:	f003 fef1 	bl	8004240 <HAL_GetTick>
 800045e:	6138      	str	r0, [r7, #16]

    /* 1) Parametre kontrolü */
    if ((at24c32 == NULL) || (data == NULL))
 8000460:	68fb      	ldr	r3, [r7, #12]
 8000462:	2b00      	cmp	r3, #0
 8000464:	d002      	beq.n	800046c <AT24C32_ReadData+0x2a>
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	2b00      	cmp	r3, #0
 800046a:	d101      	bne.n	8000470 <AT24C32_ReadData+0x2e>
    {
        return HAL_ERROR;
 800046c:	2301      	movs	r3, #1
 800046e:	e032      	b.n	80004d6 <AT24C32_ReadData+0x94>
    }

    /* 2) Önce varsa devam eden yazma döngüsünün tamamlanmasını bekle */
    do
    {
        status = HAL_I2C_IsDeviceReady( at24c32->i2c_handle,
 8000470:	68fb      	ldr	r3, [r7, #12]
 8000472:	6818      	ldr	r0, [r3, #0]
                                        (uint16_t)(at24c32->device_address),
 8000474:	68fb      	ldr	r3, [r7, #12]
 8000476:	791b      	ldrb	r3, [r3, #4]
        status = HAL_I2C_IsDeviceReady( at24c32->i2c_handle,
 8000478:	4619      	mov	r1, r3
 800047a:	230a      	movs	r3, #10
 800047c:	2205      	movs	r2, #5
 800047e:	f004 fda5 	bl	8004fcc <HAL_I2C_IsDeviceReady>
 8000482:	4603      	mov	r3, r0
 8000484:	75fb      	strb	r3, [r7, #23]
                                        AT24C32_READY_TRIALS,
                                        AT24C32_READY_TIMEOUT_MS );
        if (status == HAL_OK)
 8000486:	7dfb      	ldrb	r3, [r7, #23]
 8000488:	2b00      	cmp	r3, #0
 800048a:	d007      	beq.n	800049c <AT24C32_ReadData+0x5a>
        {
            break;
        }
    }
    while ((HAL_GetTick() - start) < AT24C32_READY_OVERALL_TIMEOUT_MS);
 800048c:	f003 fed8 	bl	8004240 <HAL_GetTick>
 8000490:	4602      	mov	r2, r0
 8000492:	693b      	ldr	r3, [r7, #16]
 8000494:	1ad3      	subs	r3, r2, r3
 8000496:	2b63      	cmp	r3, #99	@ 0x63
 8000498:	d9ea      	bls.n	8000470 <AT24C32_ReadData+0x2e>
 800049a:	e000      	b.n	800049e <AT24C32_ReadData+0x5c>
            break;
 800049c:	bf00      	nop

    if (status != HAL_OK)
 800049e:	7dfb      	ldrb	r3, [r7, #23]
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d001      	beq.n	80004a8 <AT24C32_ReadData+0x66>
    {
        return HAL_TIMEOUT;
 80004a4:	2303      	movs	r3, #3
 80004a6:	e016      	b.n	80004d6 <AT24C32_ReadData+0x94>
    }

    /* 3) EEPROM’dan veri oku */
    status = HAL_I2C_Mem_Read( at24c32->i2c_handle,
 80004a8:	68fb      	ldr	r3, [r7, #12]
 80004aa:	6818      	ldr	r0, [r3, #0]
                               (uint16_t)(at24c32->device_address),
 80004ac:	68fb      	ldr	r3, [r7, #12]
 80004ae:	791b      	ldrb	r3, [r3, #4]
    status = HAL_I2C_Mem_Read( at24c32->i2c_handle,
 80004b0:	4619      	mov	r1, r3
 80004b2:	897a      	ldrh	r2, [r7, #10]
 80004b4:	2364      	movs	r3, #100	@ 0x64
 80004b6:	9302      	str	r3, [sp, #8]
 80004b8:	893b      	ldrh	r3, [r7, #8]
 80004ba:	9301      	str	r3, [sp, #4]
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	9300      	str	r3, [sp, #0]
 80004c0:	2302      	movs	r3, #2
 80004c2:	f004 fc69 	bl	8004d98 <HAL_I2C_Mem_Read>
 80004c6:	4603      	mov	r3, r0
 80004c8:	75fb      	strb	r3, [r7, #23]
                               address,
                               I2C_MEMADD_SIZE_16BIT,
                               data,
                               length,
                               AT24C32_READ_TIMEOUT_MS );
    if (status != HAL_OK)
 80004ca:	7dfb      	ldrb	r3, [r7, #23]
 80004cc:	2b00      	cmp	r3, #0
 80004ce:	d001      	beq.n	80004d4 <AT24C32_ReadData+0x92>
    {
        return HAL_ERROR;
 80004d0:	2301      	movs	r3, #1
 80004d2:	e000      	b.n	80004d6 <AT24C32_ReadData+0x94>
    }

    return HAL_OK;
 80004d4:	2300      	movs	r3, #0
}
 80004d6:	4618      	mov	r0, r3
 80004d8:	3718      	adds	r7, #24
 80004da:	46bd      	mov	sp, r7
 80004dc:	bd80      	pop	{r7, pc}

080004de <AT24C32_ReadU32>:

HAL_StatusTypeDef AT24C32_ReadU32(S_AT24C32_t *at24c32,
                                  uint16_t address,
                                  uint32_t *value)
{
 80004de:	b580      	push	{r7, lr}
 80004e0:	b086      	sub	sp, #24
 80004e2:	af00      	add	r7, sp, #0
 80004e4:	60f8      	str	r0, [r7, #12]
 80004e6:	460b      	mov	r3, r1
 80004e8:	607a      	str	r2, [r7, #4]
 80004ea:	817b      	strh	r3, [r7, #10]
    HAL_StatusTypeDef status;
    uint8_t buf[4];

    /* 1) Parametre kontrolü */
    if ((at24c32 == NULL) || (value == NULL))
 80004ec:	68fb      	ldr	r3, [r7, #12]
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d002      	beq.n	80004f8 <AT24C32_ReadU32+0x1a>
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d101      	bne.n	80004fc <AT24C32_ReadU32+0x1e>
    {
        return HAL_ERROR;
 80004f8:	2301      	movs	r3, #1
 80004fa:	e027      	b.n	800054c <AT24C32_ReadU32+0x6e>
        return HAL_ERROR; /* sınır taşması */
    }
#endif

    /* 2) 4 byte oku */
    status = AT24C32_ReadData(at24c32, address, buf, 4u);
 80004fc:	f107 0210 	add.w	r2, r7, #16
 8000500:	8979      	ldrh	r1, [r7, #10]
 8000502:	2304      	movs	r3, #4
 8000504:	68f8      	ldr	r0, [r7, #12]
 8000506:	f7ff ff9c 	bl	8000442 <AT24C32_ReadData>
 800050a:	4603      	mov	r3, r0
 800050c:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK)
 800050e:	7dfb      	ldrb	r3, [r7, #23]
 8000510:	2b00      	cmp	r3, #0
 8000512:	d001      	beq.n	8000518 <AT24C32_ReadU32+0x3a>
    {
        return status;
 8000514:	7dfb      	ldrb	r3, [r7, #23]
 8000516:	e019      	b.n	800054c <AT24C32_ReadU32+0x6e>
    }

    /* 3) Little-endian formatında birleştir */
    *value  = (uint32_t)buf[0];
 8000518:	7c3b      	ldrb	r3, [r7, #16]
 800051a:	461a      	mov	r2, r3
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	601a      	str	r2, [r3, #0]
    *value |= ((uint32_t)buf[1] << 8);
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	681a      	ldr	r2, [r3, #0]
 8000524:	7c7b      	ldrb	r3, [r7, #17]
 8000526:	021b      	lsls	r3, r3, #8
 8000528:	431a      	orrs	r2, r3
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	601a      	str	r2, [r3, #0]
    *value |= ((uint32_t)buf[2] << 16);
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	681a      	ldr	r2, [r3, #0]
 8000532:	7cbb      	ldrb	r3, [r7, #18]
 8000534:	041b      	lsls	r3, r3, #16
 8000536:	431a      	orrs	r2, r3
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	601a      	str	r2, [r3, #0]
    *value |= ((uint32_t)buf[3] << 24);
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	681a      	ldr	r2, [r3, #0]
 8000540:	7cfb      	ldrb	r3, [r7, #19]
 8000542:	061b      	lsls	r3, r3, #24
 8000544:	431a      	orrs	r2, r3
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800054a:	2300      	movs	r3, #0
}
 800054c:	4618      	mov	r0, r3
 800054e:	3718      	adds	r7, #24
 8000550:	46bd      	mov	sp, r7
 8000552:	bd80      	pop	{r7, pc}

08000554 <AT24C32_IsDeviceReady>:
 * @brief  Checks whether the EEPROM device is ready for communication.
 * @param  handle         Pointer to the AT24C32 EEPROM handle structure.
 * @retval HAL status code.
 */
HAL_StatusTypeDef AT24C32_IsDeviceReady(S_AT24C32_t *at24c32)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b084      	sub	sp, #16
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;
	AT24C32_EEPROM_WP_ACTIVE;
 800055c:	2201      	movs	r2, #1
 800055e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000562:	4809      	ldr	r0, [pc, #36]	@ (8000588 <AT24C32_IsDeviceReady+0x34>)
 8000564:	f004 fa50 	bl	8004a08 <HAL_GPIO_WritePin>

	status = HAL_I2C_IsDeviceReady(at24c32->i2c_handle, at24c32->device_address, 2, 100);
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	6818      	ldr	r0, [r3, #0]
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	791b      	ldrb	r3, [r3, #4]
 8000570:	4619      	mov	r1, r3
 8000572:	2364      	movs	r3, #100	@ 0x64
 8000574:	2202      	movs	r2, #2
 8000576:	f004 fd29 	bl	8004fcc <HAL_I2C_IsDeviceReady>
 800057a:	4603      	mov	r3, r0
 800057c:	73fb      	strb	r3, [r7, #15]

    return status;
 800057e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000580:	4618      	mov	r0, r3
 8000582:	3710      	adds	r7, #16
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}
 8000588:	42021000 	.word	0x42021000

0800058c <Bootloader_Init>:
 * @brief Initialize bootloader context and internal state
 *
 * @param[in,out] ctx  Bootloader context structure
 */
void Bootloader_Init(BootloaderCtx_t *ctx)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b082      	sub	sp, #8
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
    if (ctx == NULL)
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	2b00      	cmp	r3, #0
 8000598:	d031      	beq.n	80005fe <Bootloader_Init+0x72>
    {
        return;
    }

    ctx->state              = BL_STATE_INIT;
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	2201      	movs	r2, #1
 800059e:	701a      	strb	r2, [r3, #0]
    ctx->error              = BL_ERR_NONE;
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	2200      	movs	r2, #0
 80005a4:	709a      	strb	r2, [r3, #2]

    ctx->tick_start         = HAL_GetTick();
 80005a6:	f003 fe4b 	bl	8004240 <HAL_GetTick>
 80005aa:	4602      	mov	r2, r0
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	605a      	str	r2, [r3, #4]
    ctx->boot_elapsed_ms    = 0U;
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	2200      	movs	r2, #0
 80005b4:	609a      	str	r2, [r3, #8]

    ctx->update_requested   = false;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	2200      	movs	r2, #0
 80005ba:	731a      	strb	r2, [r3, #12]
    ctx->update_in_progress = false;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	2200      	movs	r2, #0
 80005c0:	735a      	strb	r2, [r3, #13]

    ctx->app_base           = BL_APP_BASE_ADDRESS;
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	4a10      	ldr	r2, [pc, #64]	@ (8000608 <Bootloader_Init+0x7c>)
 80005c6:	611a      	str	r2, [r3, #16]
    ctx->app_valid          = false;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	2200      	movs	r2, #0
 80005cc:	751a      	strb	r2, [r3, #20]

    ctx->fw_size            = 0U;
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	2200      	movs	r2, #0
 80005d2:	619a      	str	r2, [r3, #24]
    ctx->fw_received        = 0U;
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	2200      	movs	r2, #0
 80005d8:	61da      	str	r2, [r3, #28]
    ctx->fw_crc_expected    = 0U;
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	2200      	movs	r2, #0
 80005de:	621a      	str	r2, [r3, #32]
    ctx->fw_crc_calculated  = 0U;
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	2200      	movs	r2, #0
 80005e4:	625a      	str	r2, [r3, #36]	@ 0x24

    ctx->last_event         = 0U;
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	2200      	movs	r2, #0
 80005ea:	629a      	str	r2, [r3, #40]	@ 0x28
    ctx->reset_reason       = RCC->CSR;
 80005ec:	4b07      	ldr	r3, [pc, #28]	@ (800060c <Bootloader_Init+0x80>)
 80005ee:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	62da      	str	r2, [r3, #44]	@ 0x2c

    ctx->state              = BL_STATE_CHECK_UPDATE;
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	2202      	movs	r2, #2
 80005fa:	701a      	strb	r2, [r3, #0]
 80005fc:	e000      	b.n	8000600 <Bootloader_Init+0x74>
        return;
 80005fe:	bf00      	nop
}
 8000600:	3708      	adds	r7, #8
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	08040000 	.word	0x08040000
 800060c:	46020c00 	.word	0x46020c00

08000610 <Bootloader_Task>:
 * This function shall be called periodically from main loop.
 *
 * @param[in,out] ctx  Bootloader context structure
 */
void Bootloader_Task(BootloaderCtx_t *ctx)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b086      	sub	sp, #24
 8000614:	af02      	add	r7, sp, #8
 8000616:	6078      	str	r0, [r7, #4]
    if (ctx == NULL)
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	2b00      	cmp	r3, #0
 800061c:	f000 80b4 	beq.w	8000788 <Bootloader_Task+0x178>
    {
        return;
    }

    static uint32_t updateInfoTime = 0;
    ctx->boot_elapsed_ms = HAL_GetTick() - ctx->tick_start;
 8000620:	f003 fe0e 	bl	8004240 <HAL_GetTick>
 8000624:	4602      	mov	r2, r0
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	685b      	ldr	r3, [r3, #4]
 800062a:	1ad2      	subs	r2, r2, r3
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	609a      	str	r2, [r3, #8]

    switch (ctx->state)
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	3b02      	subs	r3, #2
 8000636:	2b04      	cmp	r3, #4
 8000638:	f200 80a8 	bhi.w	800078c <Bootloader_Task+0x17c>
 800063c:	a201      	add	r2, pc, #4	@ (adr r2, 8000644 <Bootloader_Task+0x34>)
 800063e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000642:	bf00      	nop
 8000644:	08000659 	.word	0x08000659
 8000648:	08000685 	.word	0x08000685
 800064c:	080006c7 	.word	0x080006c7
 8000650:	08000759 	.word	0x08000759
 8000654:	0800077b 	.word	0x0800077b
    {
        case BL_STATE_CHECK_UPDATE:
        {
            ctx->update_requested = BL_CheckUpdateRequest(ctx);
 8000658:	6878      	ldr	r0, [r7, #4]
 800065a:	f000 f945 	bl	80008e8 <BL_CheckUpdateRequest>
 800065e:	4603      	mov	r3, r0
 8000660:	461a      	mov	r2, r3
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	731a      	strb	r2, [r3, #12]

            if (ctx->update_requested == true)
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	7b1b      	ldrb	r3, [r3, #12]
 800066a:	2b00      	cmp	r3, #0
 800066c:	d006      	beq.n	800067c <Bootloader_Task+0x6c>
            {
                ctx->state 			= BL_STATE_UPDATE_MODE;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	2204      	movs	r2, #4
 8000672:	701a      	strb	r2, [r3, #0]
                ctx->updateState	= BL_UPDATE_IDLE;
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	2200      	movs	r2, #0
 8000678:	705a      	strb	r2, [r3, #1]
            }
            else
            {
                ctx->state = BL_STATE_WAIT;
            }
            break;
 800067a:	e08a      	b.n	8000792 <Bootloader_Task+0x182>
                ctx->state = BL_STATE_WAIT;
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	2203      	movs	r2, #3
 8000680:	701a      	strb	r2, [r3, #0]
            break;
 8000682:	e086      	b.n	8000792 <Bootloader_Task+0x182>
        }

        case BL_STATE_WAIT:
        {
            if (ctx->boot_elapsed_ms >= BL_BOOT_WINDOW_MS)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	689b      	ldr	r3, [r3, #8]
 8000688:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 800068c:	4293      	cmp	r3, r2
 800068e:	d97f      	bls.n	8000790 <Bootloader_Task+0x180>
            {
                ctx->app_valid = BL_IsVectorTableSane(ctx->app_base);
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	691b      	ldr	r3, [r3, #16]
 8000694:	4618      	mov	r0, r3
 8000696:	f000 f8a5 	bl	80007e4 <BL_IsVectorTableSane>
 800069a:	4603      	mov	r3, r0
 800069c:	461a      	mov	r2, r3
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	751a      	strb	r2, [r3, #20]

                if (ctx->app_valid == true)
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	7d1b      	ldrb	r3, [r3, #20]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d003      	beq.n	80006b2 <Bootloader_Task+0xa2>
                {
                    ctx->state = BL_STATE_JUMP;
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	2206      	movs	r2, #6
 80006ae:	701a      	strb	r2, [r3, #0]
                    ctx->error 			= BL_ERR_INVALID_VECTOR;
                    ctx->state 			= BL_STATE_UPDATE_MODE;
                    ctx->updateState	= BL_UPDATE_IDLE;
                }
            }
            break;
 80006b0:	e06e      	b.n	8000790 <Bootloader_Task+0x180>
                    ctx->error 			= BL_ERR_INVALID_VECTOR;
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	2201      	movs	r2, #1
 80006b6:	709a      	strb	r2, [r3, #2]
                    ctx->state 			= BL_STATE_UPDATE_MODE;
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	2204      	movs	r2, #4
 80006bc:	701a      	strb	r2, [r3, #0]
                    ctx->updateState	= BL_UPDATE_IDLE;
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	2200      	movs	r2, #0
 80006c2:	705a      	strb	r2, [r3, #1]
            break;
 80006c4:	e064      	b.n	8000790 <Bootloader_Task+0x180>
        	 * (1 - 3 : Ben update sekansına girdim senden yüklenecek dosyanın bilgilerini bekliyorum)
        	 *
        	 *
        	 */

        	switch(ctx->updateState)
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	785b      	ldrb	r3, [r3, #1]
 80006ca:	2b09      	cmp	r3, #9
 80006cc:	d840      	bhi.n	8000750 <Bootloader_Task+0x140>
 80006ce:	a201      	add	r2, pc, #4	@ (adr r2, 80006d4 <Bootloader_Task+0xc4>)
 80006d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006d4:	080006fd 	.word	0x080006fd
 80006d8:	0800070f 	.word	0x0800070f
 80006dc:	08000751 	.word	0x08000751
 80006e0:	08000751 	.word	0x08000751
 80006e4:	08000751 	.word	0x08000751
 80006e8:	08000751 	.word	0x08000751
 80006ec:	08000751 	.word	0x08000751
 80006f0:	08000751 	.word	0x08000751
 80006f4:	08000751 	.word	0x08000751
 80006f8:	08000751 	.word	0x08000751
        	case BL_UPDATE_IDLE:
        		/*
        		 * Bazı kontroller yapılır ve BL_UPDATE_READY ye yönlendirilir.
        		 */

                ctx->updateState	= BL_UPDATE_READY;
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	2201      	movs	r2, #1
 8000700:	705a      	strb	r2, [r3, #1]

        		updateInfoTime = HAL_GetTick();
 8000702:	f003 fd9d 	bl	8004240 <HAL_GetTick>
 8000706:	4603      	mov	r3, r0
 8000708:	4a23      	ldr	r2, [pc, #140]	@ (8000798 <Bootloader_Task+0x188>)
 800070a:	6013      	str	r3, [r2, #0]

        		break;
 800070c:	e023      	b.n	8000756 <Bootloader_Task+0x146>
        	case BL_UPDATE_READY:

        		/*
        		 * Her 1 saniye de 1 masaüstü uygulamasına mesaj gönderilir.
        		 */
        		if(ctx->boot_elapsed_ms - updateInfoTime >= 1000)
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	689a      	ldr	r2, [r3, #8]
 8000712:	4b21      	ldr	r3, [pc, #132]	@ (8000798 <Bootloader_Task+0x188>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	1ad3      	subs	r3, r2, r3
 8000718:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800071c:	d31a      	bcc.n	8000754 <Bootloader_Task+0x144>
        		{
            		updateInfoTime = HAL_GetTick();
 800071e:	f003 fd8f 	bl	8004240 <HAL_GetTick>
 8000722:	4603      	mov	r3, r0
 8000724:	4a1c      	ldr	r2, [pc, #112]	@ (8000798 <Bootloader_Task+0x188>)
 8000726:	6013      	str	r3, [r2, #0]
            		/*
            		 * MCU - > PC : Send BL Update Ready Info
            		 */
            		USBTxParameters_t *USB_tx_param = USB_Prepare_Transmit_Buffer(USB_PACKET_FIRMWARE_UPDATE, USB_FIRMWARE_UPDATE_READY, 0, 0, NULL);
 8000728:	2300      	movs	r3, #0
 800072a:	9300      	str	r3, [sp, #0]
 800072c:	2300      	movs	r3, #0
 800072e:	2200      	movs	r2, #0
 8000730:	2110      	movs	r1, #16
 8000732:	2060      	movs	r0, #96	@ 0x60
 8000734:	f000 f9a2 	bl	8000a7c <USB_Prepare_Transmit_Buffer>
 8000738:	60f8      	str	r0, [r7, #12]
            		USB_Transmit(USB_tx_param->usbTxBuf, USB_tx_param->usbTxBufLen);
 800073a:	68fa      	ldr	r2, [r7, #12]
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000742:	f8b3 3388 	ldrh.w	r3, [r3, #904]	@ 0x388
 8000746:	4619      	mov	r1, r3
 8000748:	4610      	mov	r0, r2
 800074a:	f000 f984 	bl	8000a56 <USB_Transmit>
        		}

        		break;
 800074e:	e001      	b.n	8000754 <Bootloader_Task+0x144>

        		break;

        	default:

        		break;
 8000750:	bf00      	nop
 8000752:	e01e      	b.n	8000792 <Bootloader_Task+0x182>
        		break;
 8000754:	bf00      	nop
        	}

            break;
 8000756:	e01c      	b.n	8000792 <Bootloader_Task+0x182>
        }

        case BL_STATE_VERIFY:
        {
            if (ctx->fw_crc_calculated == ctx->fw_crc_expected)
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	6a1b      	ldr	r3, [r3, #32]
 8000760:	429a      	cmp	r2, r3
 8000762:	d103      	bne.n	800076c <Bootloader_Task+0x15c>
            {
                ctx->state = BL_STATE_JUMP;
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	2206      	movs	r2, #6
 8000768:	701a      	strb	r2, [r3, #0]
            else
            {
                ctx->error = BL_ERR_CRC_MISMATCH;
                ctx->state = BL_STATE_ERROR;
            }
            break;
 800076a:	e012      	b.n	8000792 <Bootloader_Task+0x182>
                ctx->error = BL_ERR_CRC_MISMATCH;
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	2202      	movs	r2, #2
 8000770:	709a      	strb	r2, [r3, #2]
                ctx->state = BL_STATE_ERROR;
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	2207      	movs	r2, #7
 8000776:	701a      	strb	r2, [r3, #0]
            break;
 8000778:	e00b      	b.n	8000792 <Bootloader_Task+0x182>
        }

        case BL_STATE_JUMP:
        {
            (void)Bootloader_JumpToApplication(ctx);
 800077a:	6878      	ldr	r0, [r7, #4]
 800077c:	f000 f80e 	bl	800079c <Bootloader_JumpToApplication>
            ctx->state = BL_STATE_ERROR;
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	2207      	movs	r2, #7
 8000784:	701a      	strb	r2, [r3, #0]
            break;
 8000786:	e004      	b.n	8000792 <Bootloader_Task+0x182>
        return;
 8000788:	bf00      	nop
 800078a:	e002      	b.n	8000792 <Bootloader_Task+0x182>

        case BL_STATE_ERROR:
        default:
        {
            /* Stay here on fatal error */
            break;
 800078c:	bf00      	nop
 800078e:	e000      	b.n	8000792 <Bootloader_Task+0x182>
            break;
 8000790:	bf00      	nop
        }
    }
}
 8000792:	3710      	adds	r7, #16
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}
 8000798:	20000128 	.word	0x20000128

0800079c <Bootloader_JumpToApplication>:
 * @param[in,out] ctx  Bootloader context structure
 * @return true  Jump executed
 * @return false Jump not possible
 */
bool Bootloader_JumpToApplication(BootloaderCtx_t *ctx)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
    if (ctx == NULL)
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d101      	bne.n	80007ae <Bootloader_JumpToApplication+0x12>
    {
        return false;
 80007aa:	2300      	movs	r3, #0
 80007ac:	e015      	b.n	80007da <Bootloader_JumpToApplication+0x3e>
    }

    if (BL_IsVectorTableSane(ctx->app_base) == false)
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	691b      	ldr	r3, [r3, #16]
 80007b2:	4618      	mov	r0, r3
 80007b4:	f000 f816 	bl	80007e4 <BL_IsVectorTableSane>
 80007b8:	4603      	mov	r3, r0
 80007ba:	f083 0301 	eor.w	r3, r3, #1
 80007be:	b2db      	uxtb	r3, r3
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d004      	beq.n	80007ce <Bootloader_JumpToApplication+0x32>
    {
        ctx->error = BL_ERR_INVALID_VECTOR;
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	2201      	movs	r2, #1
 80007c8:	709a      	strb	r2, [r3, #2]
        return false;
 80007ca:	2300      	movs	r3, #0
 80007cc:	e005      	b.n	80007da <Bootloader_JumpToApplication+0x3e>
    }

    BL_Jump(ctx->app_base);
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	691b      	ldr	r3, [r3, #16]
 80007d2:	4618      	mov	r0, r3
 80007d4:	f000 f838 	bl	8000848 <BL_Jump>
    return true;
 80007d8:	2301      	movs	r3, #1
}
 80007da:	4618      	mov	r0, r3
 80007dc:	3708      	adds	r7, #8
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
	...

080007e4 <BL_IsVectorTableSane>:
 * @param[in] appBase  Application flash base address
 * @return true  Vector table valid
 * @return false Vector table invalid
 */
static bool BL_IsVectorTableSane(uint32_t appBase)
{
 80007e4:	b480      	push	{r7}
 80007e6:	b085      	sub	sp, #20
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
    uint32_t msp;
    uint32_t rst;

    msp = *(volatile uint32_t *)(appBase);
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	60fb      	str	r3, [r7, #12]
    rst = *(volatile uint32_t *)(appBase + 4U);
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	3304      	adds	r3, #4
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	60bb      	str	r3, [r7, #8]

    if ((msp < BL_SRAM_BASE) || (msp > BL_SRAM_END))
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000800:	d303      	bcc.n	800080a <BL_IsVectorTableSane+0x26>
 8000802:	68fb      	ldr	r3, [r7, #12]
 8000804:	4a0f      	ldr	r2, [pc, #60]	@ (8000844 <BL_IsVectorTableSane+0x60>)
 8000806:	4293      	cmp	r3, r2
 8000808:	d901      	bls.n	800080e <BL_IsVectorTableSane+0x2a>
    {
        return false;
 800080a:	2300      	movs	r3, #0
 800080c:	e013      	b.n	8000836 <BL_IsVectorTableSane+0x52>
    }

    if ((rst < appBase) || (rst > (appBase + 0x200000UL)))
 800080e:	68ba      	ldr	r2, [r7, #8]
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	429a      	cmp	r2, r3
 8000814:	d305      	bcc.n	8000822 <BL_IsVectorTableSane+0x3e>
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800081c:	68ba      	ldr	r2, [r7, #8]
 800081e:	429a      	cmp	r2, r3
 8000820:	d901      	bls.n	8000826 <BL_IsVectorTableSane+0x42>
    {
        return false;
 8000822:	2300      	movs	r3, #0
 8000824:	e007      	b.n	8000836 <BL_IsVectorTableSane+0x52>
    }

    if ((rst & 0x1U) == 0U)
 8000826:	68bb      	ldr	r3, [r7, #8]
 8000828:	f003 0301 	and.w	r3, r3, #1
 800082c:	2b00      	cmp	r3, #0
 800082e:	d101      	bne.n	8000834 <BL_IsVectorTableSane+0x50>
    {
        return false;
 8000830:	2300      	movs	r3, #0
 8000832:	e000      	b.n	8000836 <BL_IsVectorTableSane+0x52>
    }

    return true;
 8000834:	2301      	movs	r3, #1
}
 8000836:	4618      	mov	r0, r3
 8000838:	3714      	adds	r7, #20
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	20270000 	.word	0x20270000

08000848 <BL_Jump>:
 * Transfers execution from bootloader to application safely.
 *
 * @param[in] appBase  Application flash base address
 */
static void BL_Jump(uint32_t appBase)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b086      	sub	sp, #24
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
    uint32_t appStack;   /* Application'ın başlangıç Main Stack Pointer değeri */
    uint32_t appEntry;   /* Application'ın Reset_Handler (giriş noktası) adresi */

    appStack = *(volatile uint32_t *)(appBase);        /* Vector table [0]: initial MSP */
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	613b      	str	r3, [r7, #16]
    appEntry = *(volatile uint32_t *)(appBase + 4U);   /* Vector table [1]: reset handler */
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	3304      	adds	r3, #4
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	60fb      	str	r3, [r7, #12]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800085e:	b672      	cpsid	i
}
 8000860:	bf00      	nop

    __disable_irq();     /* Jump sırasında kesmelerin çalışmasını engelle */

    SysTick->CTRL = 0U;  /* SysTick timer'ını tamamen durdur */
 8000862:	4b1e      	ldr	r3, [pc, #120]	@ (80008dc <BL_Jump+0x94>)
 8000864:	2200      	movs	r2, #0
 8000866:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0U;  /* SysTick reload değerini sıfırla */
 8000868:	4b1c      	ldr	r3, [pc, #112]	@ (80008dc <BL_Jump+0x94>)
 800086a:	2200      	movs	r2, #0
 800086c:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0U;  /* SysTick sayaç değerini temizle */
 800086e:	4b1b      	ldr	r3, [pc, #108]	@ (80008dc <BL_Jump+0x94>)
 8000870:	2200      	movs	r2, #0
 8000872:	609a      	str	r2, [r3, #8]

    HAL_DeInit();        /* HAL tarafından açılmış tüm periferikleri kapat */
 8000874:	f003 fc12 	bl	800409c <HAL_DeInit>

    for (uint32_t i = 0U; i < 16U; i++)
 8000878:	2300      	movs	r3, #0
 800087a:	617b      	str	r3, [r7, #20]
 800087c:	e010      	b.n	80008a0 <BL_Jump+0x58>
    {
        NVIC->ICER[i] = 0xFFFFFFFFUL;  /* Enable edilmiş tüm interrupt'ları devre dışı bırak */
 800087e:	4a18      	ldr	r2, [pc, #96]	@ (80008e0 <BL_Jump+0x98>)
 8000880:	697b      	ldr	r3, [r7, #20]
 8000882:	3320      	adds	r3, #32
 8000884:	f04f 31ff 	mov.w	r1, #4294967295
 8000888:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        NVIC->ICPR[i] = 0xFFFFFFFFUL;  /* Pending durumdaki interrupt'ları temizle */
 800088c:	4a14      	ldr	r2, [pc, #80]	@ (80008e0 <BL_Jump+0x98>)
 800088e:	697b      	ldr	r3, [r7, #20]
 8000890:	3360      	adds	r3, #96	@ 0x60
 8000892:	f04f 31ff 	mov.w	r1, #4294967295
 8000896:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint32_t i = 0U; i < 16U; i++)
 800089a:	697b      	ldr	r3, [r7, #20]
 800089c:	3301      	adds	r3, #1
 800089e:	617b      	str	r3, [r7, #20]
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	2b0f      	cmp	r3, #15
 80008a4:	d9eb      	bls.n	800087e <BL_Jump+0x36>
    }

    SCB->VTOR = appBase; /* Vector Table Offset Register'ı application adresine taşı */
 80008a6:	4a0f      	ldr	r2, [pc, #60]	@ (80008e4 <BL_Jump+0x9c>)
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	6093      	str	r3, [r2, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 80008ac:	f3bf 8f4f 	dsb	sy
}
 80008b0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80008b2:	f3bf 8f6f 	isb	sy
}
 80008b6:	bf00      	nop
 80008b8:	693b      	ldr	r3, [r7, #16]
 80008ba:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80008bc:	68bb      	ldr	r3, [r7, #8]
 80008be:	f383 8808 	msr	MSP, r3
}
 80008c2:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 80008c4:	f3bf 8f4f 	dsb	sy
}
 80008c8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80008ca:	f3bf 8f6f 	isb	sy
}
 80008ce:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 80008d0:	b662      	cpsie	i
}
 80008d2:	bf00      	nop
    __DSB();             /* MSP güncellemesinin tamamlanmasını garanti et */
    __ISB();             /* Yeni stack ile instruction pipeline'ı senkronize et */

    __enable_irq();

    ((pFunction)appEntry)(); /* Application'ın Reset_Handler fonksiyonuna dallan */
 80008d4:	68fb      	ldr	r3, [r7, #12]
 80008d6:	4798      	blx	r3

    for (;;)
 80008d8:	bf00      	nop
 80008da:	e7fd      	b.n	80008d8 <BL_Jump+0x90>
 80008dc:	e000e010 	.word	0xe000e010
 80008e0:	e000e100 	.word	0xe000e100
 80008e4:	e000ed00 	.word	0xe000ed00

080008e8 <BL_CheckUpdateRequest>:
 *
 * @return true  Bootloader shall enter update mode
 * @return false Normal boot flow shall continue
 */
static bool BL_CheckUpdateRequest(BootloaderCtx_t *ctx)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b088      	sub	sp, #32
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
    bl_eeprom_meta_t ee_meta;
    bool             update_from_eeprom = false;
 80008f0:	2300      	movs	r3, #0
 80008f2:	77fb      	strb	r3, [r7, #31]
    bool             update_from_backup = false;
 80008f4:	2300      	movs	r3, #0
 80008f6:	77bb      	strb	r3, [r7, #30]

    if (ctx == NULL)
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d101      	bne.n	8000902 <BL_CheckUpdateRequest+0x1a>
    {
        return false;
 80008fe:	2300      	movs	r3, #0
 8000900:	e037      	b.n	8000972 <BL_CheckUpdateRequest+0x8a>
    }

    /* =========================================================
     * Step 1: Check RTC Backup Register (reset-based trigger)
     * ========================================================= */
    if (BL_RTCBackup_IsUpdateRequested(&hrtc) == true)
 8000902:	481e      	ldr	r0, [pc, #120]	@ (800097c <BL_CheckUpdateRequest+0x94>)
 8000904:	f000 f87a 	bl	80009fc <BL_RTCBackup_IsUpdateRequested>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <BL_CheckUpdateRequest+0x2a>
    {
        /* Tek seferlik davranış */
        update_from_backup = true;
 800090e:	2301      	movs	r3, #1
 8000910:	77bb      	strb	r3, [r7, #30]
    }

    /* =========================================================
     * Step 2: Check persistent update request from EEPROM
     * ========================================================= */
    if (BL_EEPROM_Read(&at24c32, &ee_meta) == true)
 8000912:	f107 030c 	add.w	r3, r7, #12
 8000916:	4619      	mov	r1, r3
 8000918:	4819      	ldr	r0, [pc, #100]	@ (8000980 <BL_CheckUpdateRequest+0x98>)
 800091a:	f000 f835 	bl	8000988 <BL_EEPROM_Read>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d008      	beq.n	8000936 <BL_CheckUpdateRequest+0x4e>
    {
        if ((ee_meta.magic == BL_EE_MAGIC) &&
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	4a17      	ldr	r2, [pc, #92]	@ (8000984 <BL_CheckUpdateRequest+0x9c>)
 8000928:	4293      	cmp	r3, r2
 800092a:	d104      	bne.n	8000936 <BL_CheckUpdateRequest+0x4e>
            (ee_meta.update_flag == BL_EE_FLAG_UPDATE_REQUEST))
 800092c:	7e3b      	ldrb	r3, [r7, #24]
        if ((ee_meta.magic == BL_EE_MAGIC) &&
 800092e:	2b01      	cmp	r3, #1
 8000930:	d101      	bne.n	8000936 <BL_CheckUpdateRequest+0x4e>
        {
            update_from_eeprom = true;
 8000932:	2301      	movs	r3, #1
 8000934:	77fb      	strb	r3, [r7, #31]
    }

    /* =========================================================
     * Step 3: Final decision (OR logic)
     * ========================================================= */
    if ((update_from_backup == false) &&
 8000936:	7fbb      	ldrb	r3, [r7, #30]
 8000938:	f083 0301 	eor.w	r3, r3, #1
 800093c:	b2db      	uxtb	r3, r3
 800093e:	2b00      	cmp	r3, #0
 8000940:	d007      	beq.n	8000952 <BL_CheckUpdateRequest+0x6a>
        (update_from_eeprom == false))
 8000942:	7ffb      	ldrb	r3, [r7, #31]
 8000944:	f083 0301 	eor.w	r3, r3, #1
 8000948:	b2db      	uxtb	r3, r3
    if ((update_from_backup == false) &&
 800094a:	2b00      	cmp	r3, #0
 800094c:	d001      	beq.n	8000952 <BL_CheckUpdateRequest+0x6a>
    {
        /* Ne EEPROM ne de Backup update istiyor */
        return false;
 800094e:	2300      	movs	r3, #0
 8000950:	e00f      	b.n	8000972 <BL_CheckUpdateRequest+0x8a>
    }

    /* =========================================================
     * Step 4: Update bootloader context
     * ========================================================= */
    BL_RTCBackup_ClearUpdateRequest(&hrtc);
 8000952:	480a      	ldr	r0, [pc, #40]	@ (800097c <BL_CheckUpdateRequest+0x94>)
 8000954:	f000 f86e 	bl	8000a34 <BL_RTCBackup_ClearUpdateRequest>
    BL_EEPROM_ClearUpdateFlag(&at24c32);
 8000958:	4809      	ldr	r0, [pc, #36]	@ (8000980 <BL_CheckUpdateRequest+0x98>)
 800095a:	f000 f83f 	bl	80009dc <BL_EEPROM_ClearUpdateFlag>

    ctx->update_requested   = true;
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	2201      	movs	r2, #1
 8000962:	731a      	strb	r2, [r3, #12]
    ctx->update_in_progress = false;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	2200      	movs	r2, #0
 8000968:	735a      	strb	r2, [r3, #13]
    ctx->last_event         = BL_STATE_UPDATE_MODE;
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	2204      	movs	r2, #4
 800096e:	629a      	str	r2, [r3, #40]	@ 0x28

    return true;
 8000970:	2301      	movs	r3, #1
}
 8000972:	4618      	mov	r0, r3
 8000974:	3720      	adds	r7, #32
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	20003f98 	.word	0x20003f98
 8000980:	200044f8 	.word	0x200044f8
 8000984:	aa55aa55 	.word	0xaa55aa55

08000988 <BL_EEPROM_Read>:

/**
 * @brief EEPROM'dan boot metadata okur ve doğrular
 */
bool BL_EEPROM_Read(S_AT24C32_t *at24c32, bl_eeprom_meta_t *meta)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
 8000990:	6039      	str	r1, [r7, #0]
    if (meta == NULL)
 8000992:	683b      	ldr	r3, [r7, #0]
 8000994:	2b00      	cmp	r3, #0
 8000996:	d101      	bne.n	800099c <BL_EEPROM_Read+0x14>
    {
        return false;
 8000998:	2300      	movs	r3, #0
 800099a:	e018      	b.n	80009ce <BL_EEPROM_Read+0x46>
    }

    /* EEPROM'dan ham veri oku */
    if(AT24C32_ReadU32(at24c32, (uint16_t)EEPROM_DEVICE_UPDATE_FLAG_ADDRESS, &meta->magic) != HAL_OK)
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	461a      	mov	r2, r3
 80009a0:	2160      	movs	r1, #96	@ 0x60
 80009a2:	6878      	ldr	r0, [r7, #4]
 80009a4:	f7ff fd9b 	bl	80004de <AT24C32_ReadU32>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d001      	beq.n	80009b2 <BL_EEPROM_Read+0x2a>
    {
        return false;
 80009ae:	2300      	movs	r3, #0
 80009b0:	e00d      	b.n	80009ce <BL_EEPROM_Read+0x46>
    }

    /* Magic number kontrolü */
    if (meta->magic != BL_EE_MAGIC)
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	4a08      	ldr	r2, [pc, #32]	@ (80009d8 <BL_EEPROM_Read+0x50>)
 80009b8:	4293      	cmp	r3, r2
 80009ba:	d004      	beq.n	80009c6 <BL_EEPROM_Read+0x3e>
    {
    	meta->update_flag = BL_EE_FLAG_NONE;
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	2200      	movs	r2, #0
 80009c0:	731a      	strb	r2, [r3, #12]
        return false;
 80009c2:	2300      	movs	r3, #0
 80009c4:	e003      	b.n	80009ce <BL_EEPROM_Read+0x46>
    }

    meta->update_flag = BL_EE_FLAG_UPDATE_REQUEST;
 80009c6:	683b      	ldr	r3, [r7, #0]
 80009c8:	2201      	movs	r2, #1
 80009ca:	731a      	strb	r2, [r3, #12]

    return true;
 80009cc:	2301      	movs	r3, #1
}
 80009ce:	4618      	mov	r0, r3
 80009d0:	3708      	adds	r7, #8
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	aa55aa55 	.word	0xaa55aa55

080009dc <BL_EEPROM_ClearUpdateFlag>:

/**
 * @brief EEPROM'a boot metadata yazar
 */
HAL_StatusTypeDef BL_EEPROM_ClearUpdateFlag(S_AT24C32_t *at24c32)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
    return AT24C32_WriteU32(at24c32, EEPROM_DEVICE_UPDATE_FLAG_ADDRESS, 0xFFFFFFFF);
 80009e4:	f04f 32ff 	mov.w	r2, #4294967295
 80009e8:	2160      	movs	r1, #96	@ 0x60
 80009ea:	6878      	ldr	r0, [r7, #4]
 80009ec:	f7ff fd00 	bl	80003f0 <AT24C32_WriteU32>
 80009f0:	4603      	mov	r3, r0
}
 80009f2:	4618      	mov	r0, r3
 80009f4:	3708      	adds	r7, #8
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
	...

080009fc <BL_RTCBackup_IsUpdateRequested>:

/**
 * @brief Check update request flag stored in RTC backup register
 */
bool BL_RTCBackup_IsUpdateRequested(RTC_HandleTypeDef *hrtc)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b084      	sub	sp, #16
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
    uint32_t value;

    if (hrtc == NULL)
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d101      	bne.n	8000a0e <BL_RTCBackup_IsUpdateRequested+0x12>
    {
        return false;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	e00b      	b.n	8000a26 <BL_RTCBackup_IsUpdateRequested+0x2a>
    }

    value = HAL_RTCEx_BKUPRead(hrtc, RTC_BKP_DR10);
 8000a0e:	210a      	movs	r1, #10
 8000a10:	6878      	ldr	r0, [r7, #4]
 8000a12:	f008 ff8d 	bl	8009930 <HAL_RTCEx_BKUPRead>
 8000a16:	60f8      	str	r0, [r7, #12]

    if (value == BL_UPDATE_MAGIC)
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	4a05      	ldr	r2, [pc, #20]	@ (8000a30 <BL_RTCBackup_IsUpdateRequested+0x34>)
 8000a1c:	4293      	cmp	r3, r2
 8000a1e:	d101      	bne.n	8000a24 <BL_RTCBackup_IsUpdateRequested+0x28>
    {
        return true;
 8000a20:	2301      	movs	r3, #1
 8000a22:	e000      	b.n	8000a26 <BL_RTCBackup_IsUpdateRequested+0x2a>
    }

    return false;
 8000a24:	2300      	movs	r3, #0
}
 8000a26:	4618      	mov	r0, r3
 8000a28:	3710      	adds	r7, #16
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	55aa55aa 	.word	0x55aa55aa

08000a34 <BL_RTCBackup_ClearUpdateRequest>:

/**
 * @brief Clear update request flag from RTC backup register
 */
void BL_RTCBackup_ClearUpdateRequest(RTC_HandleTypeDef *hrtc)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
    if (hrtc == NULL)
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d005      	beq.n	8000a4e <BL_RTCBackup_ClearUpdateRequest+0x1a>
    {
        return;
    }

    HAL_RTCEx_BKUPWrite(hrtc, RTC_BKP_DR10, 0U);
 8000a42:	2200      	movs	r2, #0
 8000a44:	210a      	movs	r1, #10
 8000a46:	6878      	ldr	r0, [r7, #4]
 8000a48:	f008 ff5a 	bl	8009900 <HAL_RTCEx_BKUPWrite>
 8000a4c:	e000      	b.n	8000a50 <BL_RTCBackup_ClearUpdateRequest+0x1c>
        return;
 8000a4e:	bf00      	nop
}
 8000a50:	3708      	adds	r7, #8
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}

08000a56 <USB_Transmit>:

uint8_t Calculate_Checksum(const uint8_t* buf, uint16_t len);


uint8_t USB_Transmit(uint8_t* Buf, uint16_t len)
{
 8000a56:	b580      	push	{r7, lr}
 8000a58:	b084      	sub	sp, #16
 8000a5a:	af00      	add	r7, sp, #0
 8000a5c:	6078      	str	r0, [r7, #4]
 8000a5e:	460b      	mov	r3, r1
 8000a60:	807b      	strh	r3, [r7, #2]
    uint8_t usb_transmit_status = CDC_Transmit_HS(Buf, len);
 8000a62:	887b      	ldrh	r3, [r7, #2]
 8000a64:	4619      	mov	r1, r3
 8000a66:	6878      	ldr	r0, [r7, #4]
 8000a68:	f002 f98c 	bl	8002d84 <CDC_Transmit_HS>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	73fb      	strb	r3, [r7, #15]
    return usb_transmit_status;
 8000a70:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	3710      	adds	r7, #16
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
	...

08000a7c <USB_Prepare_Transmit_Buffer>:

USBTxParameters_t* USB_Prepare_Transmit_Buffer(uint8_t packet_type, uint8_t command, uint8_t status_code, uint16_t data_len, const uint8_t* data)
{
 8000a7c:	b590      	push	{r4, r7, lr}
 8000a7e:	b085      	sub	sp, #20
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	4604      	mov	r4, r0
 8000a84:	4608      	mov	r0, r1
 8000a86:	4611      	mov	r1, r2
 8000a88:	461a      	mov	r2, r3
 8000a8a:	4623      	mov	r3, r4
 8000a8c:	71fb      	strb	r3, [r7, #7]
 8000a8e:	4603      	mov	r3, r0
 8000a90:	71bb      	strb	r3, [r7, #6]
 8000a92:	460b      	mov	r3, r1
 8000a94:	717b      	strb	r3, [r7, #5]
 8000a96:	4613      	mov	r3, r2
 8000a98:	807b      	strh	r3, [r7, #2]
    static USBTxParameters_t txPacket;
    uint16_t index = 0;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	81fb      	strh	r3, [r7, #14]
    

    txPacket.usbTxBuf[index++] = USB_PACKET_HEADER_1;
 8000a9e:	89fb      	ldrh	r3, [r7, #14]
 8000aa0:	1c5a      	adds	r2, r3, #1
 8000aa2:	81fa      	strh	r2, [r7, #14]
 8000aa4:	461a      	mov	r2, r3
 8000aa6:	4b36      	ldr	r3, [pc, #216]	@ (8000b80 <USB_Prepare_Transmit_Buffer+0x104>)
 8000aa8:	21aa      	movs	r1, #170	@ 0xaa
 8000aaa:	5499      	strb	r1, [r3, r2]
    txPacket.usbTxBuf[index++] = USB_PACKET_HEADER_2;
 8000aac:	89fb      	ldrh	r3, [r7, #14]
 8000aae:	1c5a      	adds	r2, r3, #1
 8000ab0:	81fa      	strh	r2, [r7, #14]
 8000ab2:	461a      	mov	r2, r3
 8000ab4:	4b32      	ldr	r3, [pc, #200]	@ (8000b80 <USB_Prepare_Transmit_Buffer+0x104>)
 8000ab6:	2155      	movs	r1, #85	@ 0x55
 8000ab8:	5499      	strb	r1, [r3, r2]
    txPacket.usbTxBuf[index++] = packet_type;
 8000aba:	89fb      	ldrh	r3, [r7, #14]
 8000abc:	1c5a      	adds	r2, r3, #1
 8000abe:	81fa      	strh	r2, [r7, #14]
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4a2f      	ldr	r2, [pc, #188]	@ (8000b80 <USB_Prepare_Transmit_Buffer+0x104>)
 8000ac4:	79fb      	ldrb	r3, [r7, #7]
 8000ac6:	5453      	strb	r3, [r2, r1]
    txPacket.usbTxBuf[index++] = command;
 8000ac8:	89fb      	ldrh	r3, [r7, #14]
 8000aca:	1c5a      	adds	r2, r3, #1
 8000acc:	81fa      	strh	r2, [r7, #14]
 8000ace:	4619      	mov	r1, r3
 8000ad0:	4a2b      	ldr	r2, [pc, #172]	@ (8000b80 <USB_Prepare_Transmit_Buffer+0x104>)
 8000ad2:	79bb      	ldrb	r3, [r7, #6]
 8000ad4:	5453      	strb	r3, [r2, r1]
    txPacket.usbTxBuf[index++] = status_code;       // flash için bir response'dir
 8000ad6:	89fb      	ldrh	r3, [r7, #14]
 8000ad8:	1c5a      	adds	r2, r3, #1
 8000ada:	81fa      	strh	r2, [r7, #14]
 8000adc:	4619      	mov	r1, r3
 8000ade:	4a28      	ldr	r2, [pc, #160]	@ (8000b80 <USB_Prepare_Transmit_Buffer+0x104>)
 8000ae0:	797b      	ldrb	r3, [r7, #5]
 8000ae2:	5453      	strb	r3, [r2, r1]
    txPacket.usbTxBuf[index++] = data_len >> 8;
 8000ae4:	887b      	ldrh	r3, [r7, #2]
 8000ae6:	0a1b      	lsrs	r3, r3, #8
 8000ae8:	b299      	uxth	r1, r3
 8000aea:	89fb      	ldrh	r3, [r7, #14]
 8000aec:	1c5a      	adds	r2, r3, #1
 8000aee:	81fa      	strh	r2, [r7, #14]
 8000af0:	461a      	mov	r2, r3
 8000af2:	b2c9      	uxtb	r1, r1
 8000af4:	4b22      	ldr	r3, [pc, #136]	@ (8000b80 <USB_Prepare_Transmit_Buffer+0x104>)
 8000af6:	5499      	strb	r1, [r3, r2]
    txPacket.usbTxBuf[index++] = data_len & 0xFF;
 8000af8:	89fb      	ldrh	r3, [r7, #14]
 8000afa:	1c5a      	adds	r2, r3, #1
 8000afc:	81fa      	strh	r2, [r7, #14]
 8000afe:	461a      	mov	r2, r3
 8000b00:	887b      	ldrh	r3, [r7, #2]
 8000b02:	b2d9      	uxtb	r1, r3
 8000b04:	4b1e      	ldr	r3, [pc, #120]	@ (8000b80 <USB_Prepare_Transmit_Buffer+0x104>)
 8000b06:	5499      	strb	r1, [r3, r2]

    if (data != NULL && data_len > 0)
 8000b08:	6a3b      	ldr	r3, [r7, #32]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d00e      	beq.n	8000b2c <USB_Prepare_Transmit_Buffer+0xb0>
 8000b0e:	887b      	ldrh	r3, [r7, #2]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d00b      	beq.n	8000b2c <USB_Prepare_Transmit_Buffer+0xb0>
    {
        memcpy(&txPacket.usbTxBuf[index], data, data_len);
 8000b14:	89fb      	ldrh	r3, [r7, #14]
 8000b16:	4a1a      	ldr	r2, [pc, #104]	@ (8000b80 <USB_Prepare_Transmit_Buffer+0x104>)
 8000b18:	4413      	add	r3, r2
 8000b1a:	887a      	ldrh	r2, [r7, #2]
 8000b1c:	6a39      	ldr	r1, [r7, #32]
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f00b fa00 	bl	800bf24 <memcpy>
        index += data_len;
 8000b24:	89fa      	ldrh	r2, [r7, #14]
 8000b26:	887b      	ldrh	r3, [r7, #2]
 8000b28:	4413      	add	r3, r2
 8000b2a:	81fb      	strh	r3, [r7, #14]
        
    }
    
    uint8_t checksum = Calculate_Checksum(&txPacket.usbTxBuf[USB_INDEX_3_PACKET_TYPE], USB_CONSTANT_PACKET_VALUES_FOR_CHECKSUM + data_len);
 8000b2c:	887b      	ldrh	r3, [r7, #2]
 8000b2e:	3305      	adds	r3, #5
 8000b30:	b29b      	uxth	r3, r3
 8000b32:	4619      	mov	r1, r3
 8000b34:	4813      	ldr	r0, [pc, #76]	@ (8000b84 <USB_Prepare_Transmit_Buffer+0x108>)
 8000b36:	f000 f827 	bl	8000b88 <Calculate_Checksum>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	737b      	strb	r3, [r7, #13]
    txPacket.usbTxBuf[index++] = checksum;
 8000b3e:	89fb      	ldrh	r3, [r7, #14]
 8000b40:	1c5a      	adds	r2, r3, #1
 8000b42:	81fa      	strh	r2, [r7, #14]
 8000b44:	4619      	mov	r1, r3
 8000b46:	4a0e      	ldr	r2, [pc, #56]	@ (8000b80 <USB_Prepare_Transmit_Buffer+0x104>)
 8000b48:	7b7b      	ldrb	r3, [r7, #13]
 8000b4a:	5453      	strb	r3, [r2, r1]

    txPacket.usbTxBuf[index++] = USB_PACKET_FOOTER_1;
 8000b4c:	89fb      	ldrh	r3, [r7, #14]
 8000b4e:	1c5a      	adds	r2, r3, #1
 8000b50:	81fa      	strh	r2, [r7, #14]
 8000b52:	461a      	mov	r2, r3
 8000b54:	4b0a      	ldr	r3, [pc, #40]	@ (8000b80 <USB_Prepare_Transmit_Buffer+0x104>)
 8000b56:	2155      	movs	r1, #85	@ 0x55
 8000b58:	5499      	strb	r1, [r3, r2]
    txPacket.usbTxBuf[index++] = USB_PACKET_FOOTER_2;
 8000b5a:	89fb      	ldrh	r3, [r7, #14]
 8000b5c:	1c5a      	adds	r2, r3, #1
 8000b5e:	81fa      	strh	r2, [r7, #14]
 8000b60:	461a      	mov	r2, r3
 8000b62:	4b07      	ldr	r3, [pc, #28]	@ (8000b80 <USB_Prepare_Transmit_Buffer+0x104>)
 8000b64:	21aa      	movs	r1, #170	@ 0xaa
 8000b66:	5499      	strb	r1, [r3, r2]

    txPacket.usbTxBufLen = index;
 8000b68:	4b05      	ldr	r3, [pc, #20]	@ (8000b80 <USB_Prepare_Transmit_Buffer+0x104>)
 8000b6a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000b6e:	461a      	mov	r2, r3
 8000b70:	89fb      	ldrh	r3, [r7, #14]
 8000b72:	f8a2 3388 	strh.w	r3, [r2, #904]	@ 0x388

    return &txPacket;
 8000b76:	4b02      	ldr	r3, [pc, #8]	@ (8000b80 <USB_Prepare_Transmit_Buffer+0x104>)
}
 8000b78:	4618      	mov	r0, r3
 8000b7a:	3714      	adds	r7, #20
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd90      	pop	{r4, r7, pc}
 8000b80:	2000012c 	.word	0x2000012c
 8000b84:	2000012e 	.word	0x2000012e

08000b88 <Calculate_Checksum>:

uint8_t Calculate_Checksum(const uint8_t* buf, uint16_t len)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b085      	sub	sp, #20
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
 8000b90:	460b      	mov	r3, r1
 8000b92:	807b      	strh	r3, [r7, #2]
    uint8_t sum = 0;
 8000b94:	2300      	movs	r3, #0
 8000b96:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < len; i++)
 8000b98:	2300      	movs	r3, #0
 8000b9a:	81bb      	strh	r3, [r7, #12]
 8000b9c:	e009      	b.n	8000bb2 <Calculate_Checksum+0x2a>
    {
        sum ^= buf[i];
 8000b9e:	89bb      	ldrh	r3, [r7, #12]
 8000ba0:	687a      	ldr	r2, [r7, #4]
 8000ba2:	4413      	add	r3, r2
 8000ba4:	781a      	ldrb	r2, [r3, #0]
 8000ba6:	7bfb      	ldrb	r3, [r7, #15]
 8000ba8:	4053      	eors	r3, r2
 8000baa:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < len; i++)
 8000bac:	89bb      	ldrh	r3, [r7, #12]
 8000bae:	3301      	adds	r3, #1
 8000bb0:	81bb      	strh	r3, [r7, #12]
 8000bb2:	89ba      	ldrh	r2, [r7, #12]
 8000bb4:	887b      	ldrh	r3, [r7, #2]
 8000bb6:	429a      	cmp	r2, r3
 8000bb8:	d3f1      	bcc.n	8000b9e <Calculate_Checksum+0x16>
    }
    return sum;
 8000bba:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3714      	adds	r7, #20
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc6:	4770      	bx	lr

08000bc8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b084      	sub	sp, #16
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
 8000bd0:	460b      	mov	r3, r1
 8000bd2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8000bd4:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8000bd8:	f002 fcfc 	bl	80035d4 <USBD_static_malloc>
 8000bdc:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d109      	bne.n	8000bf8 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	32b0      	adds	r2, #176	@ 0xb0
 8000bee:	2100      	movs	r1, #0
 8000bf0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8000bf4:	2302      	movs	r3, #2
 8000bf6:	e0d4      	b.n	8000da2 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8000bf8:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	68f8      	ldr	r0, [r7, #12]
 8000c00:	f00b f964 	bl	800becc <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	32b0      	adds	r2, #176	@ 0xb0
 8000c0e:	68f9      	ldr	r1, [r7, #12]
 8000c10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	32b0      	adds	r2, #176	@ 0xb0
 8000c1e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	7c1b      	ldrb	r3, [r3, #16]
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d138      	bne.n	8000ca2 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8000c30:	4b5e      	ldr	r3, [pc, #376]	@ (8000dac <USBD_CDC_Init+0x1e4>)
 8000c32:	7819      	ldrb	r1, [r3, #0]
 8000c34:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000c38:	2202      	movs	r2, #2
 8000c3a:	6878      	ldr	r0, [r7, #4]
 8000c3c:	f002 fb59 	bl	80032f2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8000c40:	4b5a      	ldr	r3, [pc, #360]	@ (8000dac <USBD_CDC_Init+0x1e4>)
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	f003 020f 	and.w	r2, r3, #15
 8000c48:	6879      	ldr	r1, [r7, #4]
 8000c4a:	4613      	mov	r3, r2
 8000c4c:	009b      	lsls	r3, r3, #2
 8000c4e:	4413      	add	r3, r2
 8000c50:	009b      	lsls	r3, r3, #2
 8000c52:	440b      	add	r3, r1
 8000c54:	3324      	adds	r3, #36	@ 0x24
 8000c56:	2201      	movs	r2, #1
 8000c58:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8000c5a:	4b55      	ldr	r3, [pc, #340]	@ (8000db0 <USBD_CDC_Init+0x1e8>)
 8000c5c:	7819      	ldrb	r1, [r3, #0]
 8000c5e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000c62:	2202      	movs	r2, #2
 8000c64:	6878      	ldr	r0, [r7, #4]
 8000c66:	f002 fb44 	bl	80032f2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8000c6a:	4b51      	ldr	r3, [pc, #324]	@ (8000db0 <USBD_CDC_Init+0x1e8>)
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	f003 020f 	and.w	r2, r3, #15
 8000c72:	6879      	ldr	r1, [r7, #4]
 8000c74:	4613      	mov	r3, r2
 8000c76:	009b      	lsls	r3, r3, #2
 8000c78:	4413      	add	r3, r2
 8000c7a:	009b      	lsls	r3, r3, #2
 8000c7c:	440b      	add	r3, r1
 8000c7e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8000c82:	2201      	movs	r2, #1
 8000c84:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8000c86:	4b4b      	ldr	r3, [pc, #300]	@ (8000db4 <USBD_CDC_Init+0x1ec>)
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	f003 020f 	and.w	r2, r3, #15
 8000c8e:	6879      	ldr	r1, [r7, #4]
 8000c90:	4613      	mov	r3, r2
 8000c92:	009b      	lsls	r3, r3, #2
 8000c94:	4413      	add	r3, r2
 8000c96:	009b      	lsls	r3, r3, #2
 8000c98:	440b      	add	r3, r1
 8000c9a:	3326      	adds	r3, #38	@ 0x26
 8000c9c:	2210      	movs	r2, #16
 8000c9e:	801a      	strh	r2, [r3, #0]
 8000ca0:	e035      	b.n	8000d0e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8000ca2:	4b42      	ldr	r3, [pc, #264]	@ (8000dac <USBD_CDC_Init+0x1e4>)
 8000ca4:	7819      	ldrb	r1, [r3, #0]
 8000ca6:	2340      	movs	r3, #64	@ 0x40
 8000ca8:	2202      	movs	r2, #2
 8000caa:	6878      	ldr	r0, [r7, #4]
 8000cac:	f002 fb21 	bl	80032f2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8000cb0:	4b3e      	ldr	r3, [pc, #248]	@ (8000dac <USBD_CDC_Init+0x1e4>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	f003 020f 	and.w	r2, r3, #15
 8000cb8:	6879      	ldr	r1, [r7, #4]
 8000cba:	4613      	mov	r3, r2
 8000cbc:	009b      	lsls	r3, r3, #2
 8000cbe:	4413      	add	r3, r2
 8000cc0:	009b      	lsls	r3, r3, #2
 8000cc2:	440b      	add	r3, r1
 8000cc4:	3324      	adds	r3, #36	@ 0x24
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8000cca:	4b39      	ldr	r3, [pc, #228]	@ (8000db0 <USBD_CDC_Init+0x1e8>)
 8000ccc:	7819      	ldrb	r1, [r3, #0]
 8000cce:	2340      	movs	r3, #64	@ 0x40
 8000cd0:	2202      	movs	r2, #2
 8000cd2:	6878      	ldr	r0, [r7, #4]
 8000cd4:	f002 fb0d 	bl	80032f2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8000cd8:	4b35      	ldr	r3, [pc, #212]	@ (8000db0 <USBD_CDC_Init+0x1e8>)
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	f003 020f 	and.w	r2, r3, #15
 8000ce0:	6879      	ldr	r1, [r7, #4]
 8000ce2:	4613      	mov	r3, r2
 8000ce4:	009b      	lsls	r3, r3, #2
 8000ce6:	4413      	add	r3, r2
 8000ce8:	009b      	lsls	r3, r3, #2
 8000cea:	440b      	add	r3, r1
 8000cec:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8000cf4:	4b2f      	ldr	r3, [pc, #188]	@ (8000db4 <USBD_CDC_Init+0x1ec>)
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	f003 020f 	and.w	r2, r3, #15
 8000cfc:	6879      	ldr	r1, [r7, #4]
 8000cfe:	4613      	mov	r3, r2
 8000d00:	009b      	lsls	r3, r3, #2
 8000d02:	4413      	add	r3, r2
 8000d04:	009b      	lsls	r3, r3, #2
 8000d06:	440b      	add	r3, r1
 8000d08:	3326      	adds	r3, #38	@ 0x26
 8000d0a:	2210      	movs	r2, #16
 8000d0c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8000d0e:	4b29      	ldr	r3, [pc, #164]	@ (8000db4 <USBD_CDC_Init+0x1ec>)
 8000d10:	7819      	ldrb	r1, [r3, #0]
 8000d12:	2308      	movs	r3, #8
 8000d14:	2203      	movs	r2, #3
 8000d16:	6878      	ldr	r0, [r7, #4]
 8000d18:	f002 faeb 	bl	80032f2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8000d1c:	4b25      	ldr	r3, [pc, #148]	@ (8000db4 <USBD_CDC_Init+0x1ec>)
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	f003 020f 	and.w	r2, r3, #15
 8000d24:	6879      	ldr	r1, [r7, #4]
 8000d26:	4613      	mov	r3, r2
 8000d28:	009b      	lsls	r3, r3, #2
 8000d2a:	4413      	add	r3, r2
 8000d2c:	009b      	lsls	r3, r3, #2
 8000d2e:	440b      	add	r3, r1
 8000d30:	3324      	adds	r3, #36	@ 0x24
 8000d32:	2201      	movs	r2, #1
 8000d34:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	2200      	movs	r2, #0
 8000d3a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8000d44:	687a      	ldr	r2, [r7, #4]
 8000d46:	33b0      	adds	r3, #176	@ 0xb0
 8000d48:	009b      	lsls	r3, r3, #2
 8000d4a:	4413      	add	r3, r2
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	2200      	movs	r2, #0
 8000d56:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d101      	bne.n	8000d70 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8000d6c:	2302      	movs	r3, #2
 8000d6e:	e018      	b.n	8000da2 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	7c1b      	ldrb	r3, [r3, #16]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d10a      	bne.n	8000d8e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8000d78:	4b0d      	ldr	r3, [pc, #52]	@ (8000db0 <USBD_CDC_Init+0x1e8>)
 8000d7a:	7819      	ldrb	r1, [r3, #0]
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000d82:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d86:	6878      	ldr	r0, [r7, #4]
 8000d88:	f002 fba2 	bl	80034d0 <USBD_LL_PrepareReceive>
 8000d8c:	e008      	b.n	8000da0 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8000d8e:	4b08      	ldr	r3, [pc, #32]	@ (8000db0 <USBD_CDC_Init+0x1e8>)
 8000d90:	7819      	ldrb	r1, [r3, #0]
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000d98:	2340      	movs	r3, #64	@ 0x40
 8000d9a:	6878      	ldr	r0, [r7, #4]
 8000d9c:	f002 fb98 	bl	80034d0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8000da0:	2300      	movs	r3, #0
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	3710      	adds	r7, #16
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	20000087 	.word	0x20000087
 8000db0:	20000088 	.word	0x20000088
 8000db4:	20000089 	.word	0x20000089

08000db8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
 8000dc0:	460b      	mov	r3, r1
 8000dc2:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8000dc4:	4b3a      	ldr	r3, [pc, #232]	@ (8000eb0 <USBD_CDC_DeInit+0xf8>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	4619      	mov	r1, r3
 8000dca:	6878      	ldr	r0, [r7, #4]
 8000dcc:	f002 fab7 	bl	800333e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8000dd0:	4b37      	ldr	r3, [pc, #220]	@ (8000eb0 <USBD_CDC_DeInit+0xf8>)
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	f003 020f 	and.w	r2, r3, #15
 8000dd8:	6879      	ldr	r1, [r7, #4]
 8000dda:	4613      	mov	r3, r2
 8000ddc:	009b      	lsls	r3, r3, #2
 8000dde:	4413      	add	r3, r2
 8000de0:	009b      	lsls	r3, r3, #2
 8000de2:	440b      	add	r3, r1
 8000de4:	3324      	adds	r3, #36	@ 0x24
 8000de6:	2200      	movs	r2, #0
 8000de8:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8000dea:	4b32      	ldr	r3, [pc, #200]	@ (8000eb4 <USBD_CDC_DeInit+0xfc>)
 8000dec:	781b      	ldrb	r3, [r3, #0]
 8000dee:	4619      	mov	r1, r3
 8000df0:	6878      	ldr	r0, [r7, #4]
 8000df2:	f002 faa4 	bl	800333e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8000df6:	4b2f      	ldr	r3, [pc, #188]	@ (8000eb4 <USBD_CDC_DeInit+0xfc>)
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	f003 020f 	and.w	r2, r3, #15
 8000dfe:	6879      	ldr	r1, [r7, #4]
 8000e00:	4613      	mov	r3, r2
 8000e02:	009b      	lsls	r3, r3, #2
 8000e04:	4413      	add	r3, r2
 8000e06:	009b      	lsls	r3, r3, #2
 8000e08:	440b      	add	r3, r1
 8000e0a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8000e0e:	2200      	movs	r2, #0
 8000e10:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8000e12:	4b29      	ldr	r3, [pc, #164]	@ (8000eb8 <USBD_CDC_DeInit+0x100>)
 8000e14:	781b      	ldrb	r3, [r3, #0]
 8000e16:	4619      	mov	r1, r3
 8000e18:	6878      	ldr	r0, [r7, #4]
 8000e1a:	f002 fa90 	bl	800333e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8000e1e:	4b26      	ldr	r3, [pc, #152]	@ (8000eb8 <USBD_CDC_DeInit+0x100>)
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	f003 020f 	and.w	r2, r3, #15
 8000e26:	6879      	ldr	r1, [r7, #4]
 8000e28:	4613      	mov	r3, r2
 8000e2a:	009b      	lsls	r3, r3, #2
 8000e2c:	4413      	add	r3, r2
 8000e2e:	009b      	lsls	r3, r3, #2
 8000e30:	440b      	add	r3, r1
 8000e32:	3324      	adds	r3, #36	@ 0x24
 8000e34:	2200      	movs	r2, #0
 8000e36:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8000e38:	4b1f      	ldr	r3, [pc, #124]	@ (8000eb8 <USBD_CDC_DeInit+0x100>)
 8000e3a:	781b      	ldrb	r3, [r3, #0]
 8000e3c:	f003 020f 	and.w	r2, r3, #15
 8000e40:	6879      	ldr	r1, [r7, #4]
 8000e42:	4613      	mov	r3, r2
 8000e44:	009b      	lsls	r3, r3, #2
 8000e46:	4413      	add	r3, r2
 8000e48:	009b      	lsls	r3, r3, #2
 8000e4a:	440b      	add	r3, r1
 8000e4c:	3326      	adds	r3, #38	@ 0x26
 8000e4e:	2200      	movs	r2, #0
 8000e50:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	32b0      	adds	r2, #176	@ 0xb0
 8000e5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d01f      	beq.n	8000ea4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8000e6a:	687a      	ldr	r2, [r7, #4]
 8000e6c:	33b0      	adds	r3, #176	@ 0xb0
 8000e6e:	009b      	lsls	r3, r3, #2
 8000e70:	4413      	add	r3, r2
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	685b      	ldr	r3, [r3, #4]
 8000e76:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	32b0      	adds	r2, #176	@ 0xb0
 8000e82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e86:	4618      	mov	r0, r3
 8000e88:	f002 fbb2 	bl	80035f0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	32b0      	adds	r2, #176	@ 0xb0
 8000e96:	2100      	movs	r1, #0
 8000e98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8000ea4:	2300      	movs	r3, #0
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3708      	adds	r7, #8
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	20000087 	.word	0x20000087
 8000eb4:	20000088 	.word	0x20000088
 8000eb8:	20000089 	.word	0x20000089

08000ebc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b086      	sub	sp, #24
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
 8000ec4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	32b0      	adds	r2, #176	@ 0xb0
 8000ed0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ed4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8000eda:	2300      	movs	r3, #0
 8000edc:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8000ee2:	693b      	ldr	r3, [r7, #16]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d101      	bne.n	8000eec <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8000ee8:	2303      	movs	r3, #3
 8000eea:	e0bf      	b.n	800106c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d050      	beq.n	8000f9a <USBD_CDC_Setup+0xde>
 8000ef8:	2b20      	cmp	r3, #32
 8000efa:	f040 80af 	bne.w	800105c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	88db      	ldrh	r3, [r3, #6]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d03a      	beq.n	8000f7c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	b25b      	sxtb	r3, r3
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	da1b      	bge.n	8000f48 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8000f16:	687a      	ldr	r2, [r7, #4]
 8000f18:	33b0      	adds	r3, #176	@ 0xb0
 8000f1a:	009b      	lsls	r3, r3, #2
 8000f1c:	4413      	add	r3, r2
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	689b      	ldr	r3, [r3, #8]
 8000f22:	683a      	ldr	r2, [r7, #0]
 8000f24:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8000f26:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8000f28:	683a      	ldr	r2, [r7, #0]
 8000f2a:	88d2      	ldrh	r2, [r2, #6]
 8000f2c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	88db      	ldrh	r3, [r3, #6]
 8000f32:	2b07      	cmp	r3, #7
 8000f34:	bf28      	it	cs
 8000f36:	2307      	movcs	r3, #7
 8000f38:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8000f3a:	693b      	ldr	r3, [r7, #16]
 8000f3c:	89fa      	ldrh	r2, [r7, #14]
 8000f3e:	4619      	mov	r1, r3
 8000f40:	6878      	ldr	r0, [r7, #4]
 8000f42:	f001 fde1 	bl	8002b08 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8000f46:	e090      	b.n	800106a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	785a      	ldrb	r2, [r3, #1]
 8000f4c:	693b      	ldr	r3, [r7, #16]
 8000f4e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	88db      	ldrh	r3, [r3, #6]
 8000f56:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f58:	d803      	bhi.n	8000f62 <USBD_CDC_Setup+0xa6>
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	88db      	ldrh	r3, [r3, #6]
 8000f5e:	b2da      	uxtb	r2, r3
 8000f60:	e000      	b.n	8000f64 <USBD_CDC_Setup+0xa8>
 8000f62:	2240      	movs	r2, #64	@ 0x40
 8000f64:	693b      	ldr	r3, [r7, #16]
 8000f66:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8000f6a:	6939      	ldr	r1, [r7, #16]
 8000f6c:	693b      	ldr	r3, [r7, #16]
 8000f6e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8000f72:	461a      	mov	r2, r3
 8000f74:	6878      	ldr	r0, [r7, #4]
 8000f76:	f001 fdf3 	bl	8002b60 <USBD_CtlPrepareRx>
      break;
 8000f7a:	e076      	b.n	800106a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8000f82:	687a      	ldr	r2, [r7, #4]
 8000f84:	33b0      	adds	r3, #176	@ 0xb0
 8000f86:	009b      	lsls	r3, r3, #2
 8000f88:	4413      	add	r3, r2
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	689b      	ldr	r3, [r3, #8]
 8000f8e:	683a      	ldr	r2, [r7, #0]
 8000f90:	7850      	ldrb	r0, [r2, #1]
 8000f92:	2200      	movs	r2, #0
 8000f94:	6839      	ldr	r1, [r7, #0]
 8000f96:	4798      	blx	r3
      break;
 8000f98:	e067      	b.n	800106a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	785b      	ldrb	r3, [r3, #1]
 8000f9e:	2b0b      	cmp	r3, #11
 8000fa0:	d851      	bhi.n	8001046 <USBD_CDC_Setup+0x18a>
 8000fa2:	a201      	add	r2, pc, #4	@ (adr r2, 8000fa8 <USBD_CDC_Setup+0xec>)
 8000fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fa8:	08000fd9 	.word	0x08000fd9
 8000fac:	08001055 	.word	0x08001055
 8000fb0:	08001047 	.word	0x08001047
 8000fb4:	08001047 	.word	0x08001047
 8000fb8:	08001047 	.word	0x08001047
 8000fbc:	08001047 	.word	0x08001047
 8000fc0:	08001047 	.word	0x08001047
 8000fc4:	08001047 	.word	0x08001047
 8000fc8:	08001047 	.word	0x08001047
 8000fcc:	08001047 	.word	0x08001047
 8000fd0:	08001003 	.word	0x08001003
 8000fd4:	0800102d 	.word	0x0800102d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000fde:	b2db      	uxtb	r3, r3
 8000fe0:	2b03      	cmp	r3, #3
 8000fe2:	d107      	bne.n	8000ff4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8000fe4:	f107 030a 	add.w	r3, r7, #10
 8000fe8:	2202      	movs	r2, #2
 8000fea:	4619      	mov	r1, r3
 8000fec:	6878      	ldr	r0, [r7, #4]
 8000fee:	f001 fd8b 	bl	8002b08 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8000ff2:	e032      	b.n	800105a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8000ff4:	6839      	ldr	r1, [r7, #0]
 8000ff6:	6878      	ldr	r0, [r7, #4]
 8000ff8:	f001 fd09 	bl	8002a0e <USBD_CtlError>
            ret = USBD_FAIL;
 8000ffc:	2303      	movs	r3, #3
 8000ffe:	75fb      	strb	r3, [r7, #23]
          break;
 8001000:	e02b      	b.n	800105a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001008:	b2db      	uxtb	r3, r3
 800100a:	2b03      	cmp	r3, #3
 800100c:	d107      	bne.n	800101e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800100e:	f107 030d 	add.w	r3, r7, #13
 8001012:	2201      	movs	r2, #1
 8001014:	4619      	mov	r1, r3
 8001016:	6878      	ldr	r0, [r7, #4]
 8001018:	f001 fd76 	bl	8002b08 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800101c:	e01d      	b.n	800105a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800101e:	6839      	ldr	r1, [r7, #0]
 8001020:	6878      	ldr	r0, [r7, #4]
 8001022:	f001 fcf4 	bl	8002a0e <USBD_CtlError>
            ret = USBD_FAIL;
 8001026:	2303      	movs	r3, #3
 8001028:	75fb      	strb	r3, [r7, #23]
          break;
 800102a:	e016      	b.n	800105a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001032:	b2db      	uxtb	r3, r3
 8001034:	2b03      	cmp	r3, #3
 8001036:	d00f      	beq.n	8001058 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8001038:	6839      	ldr	r1, [r7, #0]
 800103a:	6878      	ldr	r0, [r7, #4]
 800103c:	f001 fce7 	bl	8002a0e <USBD_CtlError>
            ret = USBD_FAIL;
 8001040:	2303      	movs	r3, #3
 8001042:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8001044:	e008      	b.n	8001058 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8001046:	6839      	ldr	r1, [r7, #0]
 8001048:	6878      	ldr	r0, [r7, #4]
 800104a:	f001 fce0 	bl	8002a0e <USBD_CtlError>
          ret = USBD_FAIL;
 800104e:	2303      	movs	r3, #3
 8001050:	75fb      	strb	r3, [r7, #23]
          break;
 8001052:	e002      	b.n	800105a <USBD_CDC_Setup+0x19e>
          break;
 8001054:	bf00      	nop
 8001056:	e008      	b.n	800106a <USBD_CDC_Setup+0x1ae>
          break;
 8001058:	bf00      	nop
      }
      break;
 800105a:	e006      	b.n	800106a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800105c:	6839      	ldr	r1, [r7, #0]
 800105e:	6878      	ldr	r0, [r7, #4]
 8001060:	f001 fcd5 	bl	8002a0e <USBD_CtlError>
      ret = USBD_FAIL;
 8001064:	2303      	movs	r3, #3
 8001066:	75fb      	strb	r3, [r7, #23]
      break;
 8001068:	bf00      	nop
  }

  return (uint8_t)ret;
 800106a:	7dfb      	ldrb	r3, [r7, #23]
}
 800106c:	4618      	mov	r0, r3
 800106e:	3718      	adds	r7, #24
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}

08001074 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
 800107c:	460b      	mov	r3, r1
 800107e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8001086:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	32b0      	adds	r2, #176	@ 0xb0
 8001092:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d101      	bne.n	800109e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800109a:	2303      	movs	r3, #3
 800109c:	e065      	b.n	800116a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	32b0      	adds	r2, #176	@ 0xb0
 80010a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010ac:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80010ae:	78fb      	ldrb	r3, [r7, #3]
 80010b0:	f003 020f 	and.w	r2, r3, #15
 80010b4:	6879      	ldr	r1, [r7, #4]
 80010b6:	4613      	mov	r3, r2
 80010b8:	009b      	lsls	r3, r3, #2
 80010ba:	4413      	add	r3, r2
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	440b      	add	r3, r1
 80010c0:	3318      	adds	r3, #24
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d02f      	beq.n	8001128 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80010c8:	78fb      	ldrb	r3, [r7, #3]
 80010ca:	f003 020f 	and.w	r2, r3, #15
 80010ce:	6879      	ldr	r1, [r7, #4]
 80010d0:	4613      	mov	r3, r2
 80010d2:	009b      	lsls	r3, r3, #2
 80010d4:	4413      	add	r3, r2
 80010d6:	009b      	lsls	r3, r3, #2
 80010d8:	440b      	add	r3, r1
 80010da:	3318      	adds	r3, #24
 80010dc:	681a      	ldr	r2, [r3, #0]
 80010de:	78fb      	ldrb	r3, [r7, #3]
 80010e0:	f003 010f 	and.w	r1, r3, #15
 80010e4:	68f8      	ldr	r0, [r7, #12]
 80010e6:	460b      	mov	r3, r1
 80010e8:	00db      	lsls	r3, r3, #3
 80010ea:	440b      	add	r3, r1
 80010ec:	009b      	lsls	r3, r3, #2
 80010ee:	4403      	add	r3, r0
 80010f0:	331c      	adds	r3, #28
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	fbb2 f1f3 	udiv	r1, r2, r3
 80010f8:	fb01 f303 	mul.w	r3, r1, r3
 80010fc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d112      	bne.n	8001128 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8001102:	78fb      	ldrb	r3, [r7, #3]
 8001104:	f003 020f 	and.w	r2, r3, #15
 8001108:	6879      	ldr	r1, [r7, #4]
 800110a:	4613      	mov	r3, r2
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	4413      	add	r3, r2
 8001110:	009b      	lsls	r3, r3, #2
 8001112:	440b      	add	r3, r1
 8001114:	3318      	adds	r3, #24
 8001116:	2200      	movs	r2, #0
 8001118:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800111a:	78f9      	ldrb	r1, [r7, #3]
 800111c:	2300      	movs	r3, #0
 800111e:	2200      	movs	r2, #0
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f002 f9b4 	bl	800348e <USBD_LL_Transmit>
 8001126:	e01f      	b.n	8001168 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	2200      	movs	r2, #0
 800112c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8001136:	687a      	ldr	r2, [r7, #4]
 8001138:	33b0      	adds	r3, #176	@ 0xb0
 800113a:	009b      	lsls	r3, r3, #2
 800113c:	4413      	add	r3, r2
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	691b      	ldr	r3, [r3, #16]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d010      	beq.n	8001168 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800114c:	687a      	ldr	r2, [r7, #4]
 800114e:	33b0      	adds	r3, #176	@ 0xb0
 8001150:	009b      	lsls	r3, r3, #2
 8001152:	4413      	add	r3, r2
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	691b      	ldr	r3, [r3, #16]
 8001158:	68ba      	ldr	r2, [r7, #8]
 800115a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800115e:	68ba      	ldr	r2, [r7, #8]
 8001160:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8001164:	78fa      	ldrb	r2, [r7, #3]
 8001166:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8001168:	2300      	movs	r3, #0
}
 800116a:	4618      	mov	r0, r3
 800116c:	3710      	adds	r7, #16
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8001172:	b580      	push	{r7, lr}
 8001174:	b084      	sub	sp, #16
 8001176:	af00      	add	r7, sp, #0
 8001178:	6078      	str	r0, [r7, #4]
 800117a:	460b      	mov	r3, r1
 800117c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	32b0      	adds	r2, #176	@ 0xb0
 8001188:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800118c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	32b0      	adds	r2, #176	@ 0xb0
 8001198:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d101      	bne.n	80011a4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80011a0:	2303      	movs	r3, #3
 80011a2:	e01a      	b.n	80011da <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80011a4:	78fb      	ldrb	r3, [r7, #3]
 80011a6:	4619      	mov	r1, r3
 80011a8:	6878      	ldr	r0, [r7, #4]
 80011aa:	f002 f9b2 	bl	8003512 <USBD_LL_GetRxDataSize>
 80011ae:	4602      	mov	r2, r0
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80011bc:	687a      	ldr	r2, [r7, #4]
 80011be:	33b0      	adds	r3, #176	@ 0xb0
 80011c0:	009b      	lsls	r3, r3, #2
 80011c2:	4413      	add	r3, r2
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	68db      	ldr	r3, [r3, #12]
 80011c8:	68fa      	ldr	r2, [r7, #12]
 80011ca:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80011ce:	68fa      	ldr	r2, [r7, #12]
 80011d0:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80011d4:	4611      	mov	r1, r2
 80011d6:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80011d8:	2300      	movs	r3, #0
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}

080011e2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80011e2:	b580      	push	{r7, lr}
 80011e4:	b084      	sub	sp, #16
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	32b0      	adds	r2, #176	@ 0xb0
 80011f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011f8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d101      	bne.n	8001204 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8001200:	2303      	movs	r3, #3
 8001202:	e024      	b.n	800124e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800120a:	687a      	ldr	r2, [r7, #4]
 800120c:	33b0      	adds	r3, #176	@ 0xb0
 800120e:	009b      	lsls	r3, r3, #2
 8001210:	4413      	add	r3, r2
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d019      	beq.n	800124c <USBD_CDC_EP0_RxReady+0x6a>
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800121e:	2bff      	cmp	r3, #255	@ 0xff
 8001220:	d014      	beq.n	800124c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8001228:	687a      	ldr	r2, [r7, #4]
 800122a:	33b0      	adds	r3, #176	@ 0xb0
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	4413      	add	r3, r2
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	689b      	ldr	r3, [r3, #8]
 8001234:	68fa      	ldr	r2, [r7, #12]
 8001236:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800123a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800123c:	68fa      	ldr	r2, [r7, #12]
 800123e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8001242:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	22ff      	movs	r2, #255	@ 0xff
 8001248:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800124c:	2300      	movs	r3, #0
}
 800124e:	4618      	mov	r0, r3
 8001250:	3710      	adds	r7, #16
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
	...

08001258 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b086      	sub	sp, #24
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8001260:	2182      	movs	r1, #130	@ 0x82
 8001262:	4818      	ldr	r0, [pc, #96]	@ (80012c4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8001264:	f000 fd72 	bl	8001d4c <USBD_GetEpDesc>
 8001268:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800126a:	2101      	movs	r1, #1
 800126c:	4815      	ldr	r0, [pc, #84]	@ (80012c4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800126e:	f000 fd6d 	bl	8001d4c <USBD_GetEpDesc>
 8001272:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8001274:	2181      	movs	r1, #129	@ 0x81
 8001276:	4813      	ldr	r0, [pc, #76]	@ (80012c4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8001278:	f000 fd68 	bl	8001d4c <USBD_GetEpDesc>
 800127c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800127e:	697b      	ldr	r3, [r7, #20]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d002      	beq.n	800128a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	2210      	movs	r2, #16
 8001288:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800128a:	693b      	ldr	r3, [r7, #16]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d006      	beq.n	800129e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8001290:	693b      	ldr	r3, [r7, #16]
 8001292:	2200      	movs	r2, #0
 8001294:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001298:	711a      	strb	r2, [r3, #4]
 800129a:	2200      	movs	r2, #0
 800129c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d006      	beq.n	80012b2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	2200      	movs	r2, #0
 80012a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80012ac:	711a      	strb	r2, [r3, #4]
 80012ae:	2200      	movs	r2, #0
 80012b0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2243      	movs	r2, #67	@ 0x43
 80012b6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80012b8:	4b02      	ldr	r3, [pc, #8]	@ (80012c4 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3718      	adds	r7, #24
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	20000044 	.word	0x20000044

080012c8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b086      	sub	sp, #24
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80012d0:	2182      	movs	r1, #130	@ 0x82
 80012d2:	4818      	ldr	r0, [pc, #96]	@ (8001334 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80012d4:	f000 fd3a 	bl	8001d4c <USBD_GetEpDesc>
 80012d8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80012da:	2101      	movs	r1, #1
 80012dc:	4815      	ldr	r0, [pc, #84]	@ (8001334 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80012de:	f000 fd35 	bl	8001d4c <USBD_GetEpDesc>
 80012e2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80012e4:	2181      	movs	r1, #129	@ 0x81
 80012e6:	4813      	ldr	r0, [pc, #76]	@ (8001334 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80012e8:	f000 fd30 	bl	8001d4c <USBD_GetEpDesc>
 80012ec:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80012ee:	697b      	ldr	r3, [r7, #20]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d002      	beq.n	80012fa <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	2210      	movs	r2, #16
 80012f8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80012fa:	693b      	ldr	r3, [r7, #16]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d006      	beq.n	800130e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8001300:	693b      	ldr	r3, [r7, #16]
 8001302:	2200      	movs	r2, #0
 8001304:	711a      	strb	r2, [r3, #4]
 8001306:	2200      	movs	r2, #0
 8001308:	f042 0202 	orr.w	r2, r2, #2
 800130c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d006      	beq.n	8001322 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	2200      	movs	r2, #0
 8001318:	711a      	strb	r2, [r3, #4]
 800131a:	2200      	movs	r2, #0
 800131c:	f042 0202 	orr.w	r2, r2, #2
 8001320:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	2243      	movs	r2, #67	@ 0x43
 8001326:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8001328:	4b02      	ldr	r3, [pc, #8]	@ (8001334 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800132a:	4618      	mov	r0, r3
 800132c:	3718      	adds	r7, #24
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	20000044 	.word	0x20000044

08001338 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b086      	sub	sp, #24
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8001340:	2182      	movs	r1, #130	@ 0x82
 8001342:	4818      	ldr	r0, [pc, #96]	@ (80013a4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8001344:	f000 fd02 	bl	8001d4c <USBD_GetEpDesc>
 8001348:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800134a:	2101      	movs	r1, #1
 800134c:	4815      	ldr	r0, [pc, #84]	@ (80013a4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800134e:	f000 fcfd 	bl	8001d4c <USBD_GetEpDesc>
 8001352:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8001354:	2181      	movs	r1, #129	@ 0x81
 8001356:	4813      	ldr	r0, [pc, #76]	@ (80013a4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8001358:	f000 fcf8 	bl	8001d4c <USBD_GetEpDesc>
 800135c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d002      	beq.n	800136a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	2210      	movs	r2, #16
 8001368:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800136a:	693b      	ldr	r3, [r7, #16]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d006      	beq.n	800137e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	2200      	movs	r2, #0
 8001374:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001378:	711a      	strb	r2, [r3, #4]
 800137a:	2200      	movs	r2, #0
 800137c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d006      	beq.n	8001392 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	2200      	movs	r2, #0
 8001388:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800138c:	711a      	strb	r2, [r3, #4]
 800138e:	2200      	movs	r2, #0
 8001390:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	2243      	movs	r2, #67	@ 0x43
 8001396:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8001398:	4b02      	ldr	r3, [pc, #8]	@ (80013a4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800139a:	4618      	mov	r0, r3
 800139c:	3718      	adds	r7, #24
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	20000044 	.word	0x20000044

080013a8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	220a      	movs	r2, #10
 80013b4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80013b6:	4b03      	ldr	r3, [pc, #12]	@ (80013c4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	370c      	adds	r7, #12
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr
 80013c4:	20000000 	.word	0x20000000

080013c8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d101      	bne.n	80013dc <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80013d8:	2303      	movs	r3, #3
 80013da:	e009      	b.n	80013f0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80013e2:	687a      	ldr	r2, [r7, #4]
 80013e4:	33b0      	adds	r3, #176	@ 0xb0
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	4413      	add	r3, r2
 80013ea:	683a      	ldr	r2, [r7, #0]
 80013ec:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80013ee:	2300      	movs	r3, #0
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	370c      	adds	r7, #12
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr

080013fc <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b087      	sub	sp, #28
 8001400:	af00      	add	r7, sp, #0
 8001402:	60f8      	str	r0, [r7, #12]
 8001404:	60b9      	str	r1, [r7, #8]
 8001406:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	32b0      	adds	r2, #176	@ 0xb0
 8001412:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001416:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d101      	bne.n	8001422 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800141e:	2303      	movs	r3, #3
 8001420:	e008      	b.n	8001434 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	68ba      	ldr	r2, [r7, #8]
 8001426:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800142a:	697b      	ldr	r3, [r7, #20]
 800142c:	687a      	ldr	r2, [r7, #4]
 800142e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8001432:	2300      	movs	r3, #0
}
 8001434:	4618      	mov	r0, r3
 8001436:	371c      	adds	r7, #28
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8001440:	b480      	push	{r7}
 8001442:	b085      	sub	sp, #20
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	32b0      	adds	r2, #176	@ 0xb0
 8001454:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001458:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d101      	bne.n	8001464 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8001460:	2303      	movs	r3, #3
 8001462:	e004      	b.n	800146e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	683a      	ldr	r2, [r7, #0]
 8001468:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800146c:	2300      	movs	r3, #0
}
 800146e:	4618      	mov	r0, r3
 8001470:	3714      	adds	r7, #20
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
	...

0800147c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	32b0      	adds	r2, #176	@ 0xb0
 800148e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001492:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8001494:	2301      	movs	r3, #1
 8001496:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d101      	bne.n	80014a2 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800149e:	2303      	movs	r3, #3
 80014a0:	e025      	b.n	80014ee <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80014a2:	68bb      	ldr	r3, [r7, #8]
 80014a4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d11f      	bne.n	80014ec <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80014ac:	68bb      	ldr	r3, [r7, #8]
 80014ae:	2201      	movs	r2, #1
 80014b0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80014b4:	4b10      	ldr	r3, [pc, #64]	@ (80014f8 <USBD_CDC_TransmitPacket+0x7c>)
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	f003 020f 	and.w	r2, r3, #15
 80014bc:	68bb      	ldr	r3, [r7, #8]
 80014be:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	4613      	mov	r3, r2
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	4413      	add	r3, r2
 80014ca:	009b      	lsls	r3, r3, #2
 80014cc:	4403      	add	r3, r0
 80014ce:	3318      	adds	r3, #24
 80014d0:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80014d2:	4b09      	ldr	r3, [pc, #36]	@ (80014f8 <USBD_CDC_TransmitPacket+0x7c>)
 80014d4:	7819      	ldrb	r1, [r3, #0]
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80014e2:	6878      	ldr	r0, [r7, #4]
 80014e4:	f001 ffd3 	bl	800348e <USBD_LL_Transmit>

    ret = USBD_OK;
 80014e8:	2300      	movs	r3, #0
 80014ea:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80014ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	3710      	adds	r7, #16
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	20000087 	.word	0x20000087

080014fc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	32b0      	adds	r2, #176	@ 0xb0
 800150e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001512:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	32b0      	adds	r2, #176	@ 0xb0
 800151e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d101      	bne.n	800152a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8001526:	2303      	movs	r3, #3
 8001528:	e018      	b.n	800155c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	7c1b      	ldrb	r3, [r3, #16]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d10a      	bne.n	8001548 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8001532:	4b0c      	ldr	r3, [pc, #48]	@ (8001564 <USBD_CDC_ReceivePacket+0x68>)
 8001534:	7819      	ldrb	r1, [r3, #0]
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800153c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001540:	6878      	ldr	r0, [r7, #4]
 8001542:	f001 ffc5 	bl	80034d0 <USBD_LL_PrepareReceive>
 8001546:	e008      	b.n	800155a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8001548:	4b06      	ldr	r3, [pc, #24]	@ (8001564 <USBD_CDC_ReceivePacket+0x68>)
 800154a:	7819      	ldrb	r1, [r3, #0]
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001552:	2340      	movs	r3, #64	@ 0x40
 8001554:	6878      	ldr	r0, [r7, #4]
 8001556:	f001 ffbb 	bl	80034d0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800155a:	2300      	movs	r3, #0
}
 800155c:	4618      	mov	r0, r3
 800155e:	3710      	adds	r7, #16
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	20000088 	.word	0x20000088

08001568 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b086      	sub	sp, #24
 800156c:	af00      	add	r7, sp, #0
 800156e:	60f8      	str	r0, [r7, #12]
 8001570:	60b9      	str	r1, [r7, #8]
 8001572:	4613      	mov	r3, r2
 8001574:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d101      	bne.n	8001580 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800157c:	2303      	movs	r3, #3
 800157e:	e01f      	b.n	80015c0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	2200      	movs	r2, #0
 8001584:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	2200      	movs	r2, #0
 800158c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	2200      	movs	r2, #0
 8001594:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d003      	beq.n	80015a6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	68ba      	ldr	r2, [r7, #8]
 80015a2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	2201      	movs	r2, #1
 80015aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	79fa      	ldrb	r2, [r7, #7]
 80015b2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80015b4:	68f8      	ldr	r0, [r7, #12]
 80015b6:	f001 fe2f 	bl	8003218 <USBD_LL_Init>
 80015ba:	4603      	mov	r3, r0
 80015bc:	75fb      	strb	r3, [r7, #23]

  return ret;
 80015be:	7dfb      	ldrb	r3, [r7, #23]
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3718      	adds	r7, #24
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}

080015c8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80015d2:	2300      	movs	r3, #0
 80015d4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d101      	bne.n	80015e0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80015dc:	2303      	movs	r3, #3
 80015de:	e025      	b.n	800162c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	683a      	ldr	r2, [r7, #0]
 80015e4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	32ae      	adds	r2, #174	@ 0xae
 80015f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d00f      	beq.n	800161c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	32ae      	adds	r2, #174	@ 0xae
 8001606:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800160a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800160c:	f107 020e 	add.w	r2, r7, #14
 8001610:	4610      	mov	r0, r2
 8001612:	4798      	blx	r3
 8001614:	4602      	mov	r2, r0
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8001622:	1c5a      	adds	r2, r3, #1
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800162a:	2300      	movs	r3, #0
}
 800162c:	4618      	mov	r0, r3
 800162e:	3710      	adds	r7, #16
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}

08001634 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */


  for (int i = 0U; i < pdev->NumClasses; i++)
 800163c:	2300      	movs	r3, #0
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	e019      	b.n	8001676 <USBD_Start+0x42>
  {
      if (pdev->pClass[i]->Init != NULL)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	68fa      	ldr	r2, [r7, #12]
 8001646:	32ae      	adds	r2, #174	@ 0xae
 8001648:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d00e      	beq.n	8001670 <USBD_Start+0x3c>
      {
          pdev->classId = i;
 8001652:	68fa      	ldr	r2, [r7, #12]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          (USBD_StatusTypeDef)pdev->pClass[i]->Init(pdev, i);  // <-- BURAYA BREAKPOINT KOY
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	68fa      	ldr	r2, [r7, #12]
 800165e:	32ae      	adds	r2, #174	@ 0xae
 8001660:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	68fa      	ldr	r2, [r7, #12]
 8001668:	b2d2      	uxtb	r2, r2
 800166a:	4611      	mov	r1, r2
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	4798      	blx	r3
  for (int i = 0U; i < pdev->NumClasses; i++)
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	3301      	adds	r3, #1
 8001674:	60fb      	str	r3, [r7, #12]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	429a      	cmp	r2, r3
 8001680:	d8df      	bhi.n	8001642 <USBD_Start+0xe>
      }
  }

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8001682:	6878      	ldr	r0, [r7, #4]
 8001684:	f001 fe1a 	bl	80032bc <USBD_LL_Start>
 8001688:	4603      	mov	r3, r0
}
 800168a:	4618      	mov	r0, r3
 800168c:	3710      	adds	r7, #16
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}

08001692 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8001692:	b480      	push	{r7}
 8001694:	b083      	sub	sp, #12
 8001696:	af00      	add	r7, sp, #0
 8001698:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800169a:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800169c:	4618      	mov	r0, r3
 800169e:	370c      	adds	r7, #12
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr

080016a8 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
 80016b0:	460b      	mov	r3, r1
 80016b2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80016b4:	2300      	movs	r3, #0
 80016b6:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d009      	beq.n	80016d6 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	78fa      	ldrb	r2, [r7, #3]
 80016cc:	4611      	mov	r1, r2
 80016ce:	6878      	ldr	r0, [r7, #4]
 80016d0:	4798      	blx	r3
 80016d2:	4603      	mov	r3, r0
 80016d4:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80016d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3710      	adds	r7, #16
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}

080016e0 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	460b      	mov	r3, r1
 80016ea:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80016ec:	2300      	movs	r3, #0
 80016ee:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	78fa      	ldrb	r2, [r7, #3]
 80016fa:	4611      	mov	r1, r2
 80016fc:	6878      	ldr	r0, [r7, #4]
 80016fe:	4798      	blx	r3
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8001706:	2303      	movs	r3, #3
 8001708:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800170a:	7bfb      	ldrb	r3, [r7, #15]
}
 800170c:	4618      	mov	r0, r3
 800170e:	3710      	adds	r7, #16
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}

08001714 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8001724:	6839      	ldr	r1, [r7, #0]
 8001726:	4618      	mov	r0, r3
 8001728:	f001 f937 	bl	800299a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2201      	movs	r2, #1
 8001730:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800173a:	461a      	mov	r2, r3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8001748:	f003 031f 	and.w	r3, r3, #31
 800174c:	2b02      	cmp	r3, #2
 800174e:	d01a      	beq.n	8001786 <USBD_LL_SetupStage+0x72>
 8001750:	2b02      	cmp	r3, #2
 8001752:	d822      	bhi.n	800179a <USBD_LL_SetupStage+0x86>
 8001754:	2b00      	cmp	r3, #0
 8001756:	d002      	beq.n	800175e <USBD_LL_SetupStage+0x4a>
 8001758:	2b01      	cmp	r3, #1
 800175a:	d00a      	beq.n	8001772 <USBD_LL_SetupStage+0x5e>
 800175c:	e01d      	b.n	800179a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8001764:	4619      	mov	r1, r3
 8001766:	6878      	ldr	r0, [r7, #4]
 8001768:	f000 fb64 	bl	8001e34 <USBD_StdDevReq>
 800176c:	4603      	mov	r3, r0
 800176e:	73fb      	strb	r3, [r7, #15]
      break;
 8001770:	e020      	b.n	80017b4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8001778:	4619      	mov	r1, r3
 800177a:	6878      	ldr	r0, [r7, #4]
 800177c:	f000 fbcc 	bl	8001f18 <USBD_StdItfReq>
 8001780:	4603      	mov	r3, r0
 8001782:	73fb      	strb	r3, [r7, #15]
      break;
 8001784:	e016      	b.n	80017b4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800178c:	4619      	mov	r1, r3
 800178e:	6878      	ldr	r0, [r7, #4]
 8001790:	f000 fc2e 	bl	8001ff0 <USBD_StdEPReq>
 8001794:	4603      	mov	r3, r0
 8001796:	73fb      	strb	r3, [r7, #15]
      break;
 8001798:	e00c      	b.n	80017b4 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80017a0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80017a4:	b2db      	uxtb	r3, r3
 80017a6:	4619      	mov	r1, r3
 80017a8:	6878      	ldr	r0, [r7, #4]
 80017aa:	f001 fde7 	bl	800337c <USBD_LL_StallEP>
 80017ae:	4603      	mov	r3, r0
 80017b0:	73fb      	strb	r3, [r7, #15]
      break;
 80017b2:	bf00      	nop
  }

  return ret;
 80017b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3710      	adds	r7, #16
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}

080017be <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80017be:	b580      	push	{r7, lr}
 80017c0:	b086      	sub	sp, #24
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	60f8      	str	r0, [r7, #12]
 80017c6:	460b      	mov	r3, r1
 80017c8:	607a      	str	r2, [r7, #4]
 80017ca:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80017cc:	2300      	movs	r3, #0
 80017ce:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80017d0:	7afb      	ldrb	r3, [r7, #11]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d16e      	bne.n	80018b4 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80017dc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80017e4:	2b03      	cmp	r3, #3
 80017e6:	f040 8098 	bne.w	800191a <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	689a      	ldr	r2, [r3, #8]
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	68db      	ldr	r3, [r3, #12]
 80017f2:	429a      	cmp	r2, r3
 80017f4:	d913      	bls.n	800181e <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	689a      	ldr	r2, [r3, #8]
 80017fa:	693b      	ldr	r3, [r7, #16]
 80017fc:	68db      	ldr	r3, [r3, #12]
 80017fe:	1ad2      	subs	r2, r2, r3
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8001804:	693b      	ldr	r3, [r7, #16]
 8001806:	68da      	ldr	r2, [r3, #12]
 8001808:	693b      	ldr	r3, [r7, #16]
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	4293      	cmp	r3, r2
 800180e:	bf28      	it	cs
 8001810:	4613      	movcs	r3, r2
 8001812:	461a      	mov	r2, r3
 8001814:	6879      	ldr	r1, [r7, #4]
 8001816:	68f8      	ldr	r0, [r7, #12]
 8001818:	f001 f9bf 	bl	8002b9a <USBD_CtlContinueRx>
 800181c:	e07d      	b.n	800191a <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8001824:	f003 031f 	and.w	r3, r3, #31
 8001828:	2b02      	cmp	r3, #2
 800182a:	d014      	beq.n	8001856 <USBD_LL_DataOutStage+0x98>
 800182c:	2b02      	cmp	r3, #2
 800182e:	d81d      	bhi.n	800186c <USBD_LL_DataOutStage+0xae>
 8001830:	2b00      	cmp	r3, #0
 8001832:	d002      	beq.n	800183a <USBD_LL_DataOutStage+0x7c>
 8001834:	2b01      	cmp	r3, #1
 8001836:	d003      	beq.n	8001840 <USBD_LL_DataOutStage+0x82>
 8001838:	e018      	b.n	800186c <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800183a:	2300      	movs	r3, #0
 800183c:	75bb      	strb	r3, [r7, #22]
            break;
 800183e:	e018      	b.n	8001872 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8001846:	b2db      	uxtb	r3, r3
 8001848:	4619      	mov	r1, r3
 800184a:	68f8      	ldr	r0, [r7, #12]
 800184c:	f000 fa64 	bl	8001d18 <USBD_CoreFindIF>
 8001850:	4603      	mov	r3, r0
 8001852:	75bb      	strb	r3, [r7, #22]
            break;
 8001854:	e00d      	b.n	8001872 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800185c:	b2db      	uxtb	r3, r3
 800185e:	4619      	mov	r1, r3
 8001860:	68f8      	ldr	r0, [r7, #12]
 8001862:	f000 fa66 	bl	8001d32 <USBD_CoreFindEP>
 8001866:	4603      	mov	r3, r0
 8001868:	75bb      	strb	r3, [r7, #22]
            break;
 800186a:	e002      	b.n	8001872 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800186c:	2300      	movs	r3, #0
 800186e:	75bb      	strb	r3, [r7, #22]
            break;
 8001870:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8001872:	7dbb      	ldrb	r3, [r7, #22]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d119      	bne.n	80018ac <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800187e:	b2db      	uxtb	r3, r3
 8001880:	2b03      	cmp	r3, #3
 8001882:	d113      	bne.n	80018ac <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8001884:	7dba      	ldrb	r2, [r7, #22]
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	32ae      	adds	r2, #174	@ 0xae
 800188a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800188e:	691b      	ldr	r3, [r3, #16]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d00b      	beq.n	80018ac <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8001894:	7dba      	ldrb	r2, [r7, #22]
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800189c:	7dba      	ldrb	r2, [r7, #22]
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	32ae      	adds	r2, #174	@ 0xae
 80018a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018a6:	691b      	ldr	r3, [r3, #16]
 80018a8:	68f8      	ldr	r0, [r7, #12]
 80018aa:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80018ac:	68f8      	ldr	r0, [r7, #12]
 80018ae:	f001 f985 	bl	8002bbc <USBD_CtlSendStatus>
 80018b2:	e032      	b.n	800191a <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80018b4:	7afb      	ldrb	r3, [r7, #11]
 80018b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80018ba:	b2db      	uxtb	r3, r3
 80018bc:	4619      	mov	r1, r3
 80018be:	68f8      	ldr	r0, [r7, #12]
 80018c0:	f000 fa37 	bl	8001d32 <USBD_CoreFindEP>
 80018c4:	4603      	mov	r3, r0
 80018c6:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80018c8:	7dbb      	ldrb	r3, [r7, #22]
 80018ca:	2bff      	cmp	r3, #255	@ 0xff
 80018cc:	d025      	beq.n	800191a <USBD_LL_DataOutStage+0x15c>
 80018ce:	7dbb      	ldrb	r3, [r7, #22]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d122      	bne.n	800191a <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	2b03      	cmp	r3, #3
 80018de:	d117      	bne.n	8001910 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80018e0:	7dba      	ldrb	r2, [r7, #22]
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	32ae      	adds	r2, #174	@ 0xae
 80018e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018ea:	699b      	ldr	r3, [r3, #24]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d00f      	beq.n	8001910 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80018f0:	7dba      	ldrb	r2, [r7, #22]
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80018f8:	7dba      	ldrb	r2, [r7, #22]
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	32ae      	adds	r2, #174	@ 0xae
 80018fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001902:	699b      	ldr	r3, [r3, #24]
 8001904:	7afa      	ldrb	r2, [r7, #11]
 8001906:	4611      	mov	r1, r2
 8001908:	68f8      	ldr	r0, [r7, #12]
 800190a:	4798      	blx	r3
 800190c:	4603      	mov	r3, r0
 800190e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8001910:	7dfb      	ldrb	r3, [r7, #23]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8001916:	7dfb      	ldrb	r3, [r7, #23]
 8001918:	e000      	b.n	800191c <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800191a:	2300      	movs	r3, #0
}
 800191c:	4618      	mov	r0, r3
 800191e:	3718      	adds	r7, #24
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}

08001924 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b086      	sub	sp, #24
 8001928:	af00      	add	r7, sp, #0
 800192a:	60f8      	str	r0, [r7, #12]
 800192c:	460b      	mov	r3, r1
 800192e:	607a      	str	r2, [r7, #4]
 8001930:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8001932:	7afb      	ldrb	r3, [r7, #11]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d16f      	bne.n	8001a18 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	3314      	adds	r3, #20
 800193c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8001944:	2b02      	cmp	r3, #2
 8001946:	d15a      	bne.n	80019fe <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	689a      	ldr	r2, [r3, #8]
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	68db      	ldr	r3, [r3, #12]
 8001950:	429a      	cmp	r2, r3
 8001952:	d914      	bls.n	800197e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8001954:	693b      	ldr	r3, [r7, #16]
 8001956:	689a      	ldr	r2, [r3, #8]
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	1ad2      	subs	r2, r2, r3
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	461a      	mov	r2, r3
 8001968:	6879      	ldr	r1, [r7, #4]
 800196a:	68f8      	ldr	r0, [r7, #12]
 800196c:	f001 f8e7 	bl	8002b3e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8001970:	2300      	movs	r3, #0
 8001972:	2200      	movs	r2, #0
 8001974:	2100      	movs	r1, #0
 8001976:	68f8      	ldr	r0, [r7, #12]
 8001978:	f001 fdaa 	bl	80034d0 <USBD_LL_PrepareReceive>
 800197c:	e03f      	b.n	80019fe <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800197e:	693b      	ldr	r3, [r7, #16]
 8001980:	68da      	ldr	r2, [r3, #12]
 8001982:	693b      	ldr	r3, [r7, #16]
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	429a      	cmp	r2, r3
 8001988:	d11c      	bne.n	80019c4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	685a      	ldr	r2, [r3, #4]
 800198e:	693b      	ldr	r3, [r7, #16]
 8001990:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8001992:	429a      	cmp	r2, r3
 8001994:	d316      	bcc.n	80019c4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	685a      	ldr	r2, [r3, #4]
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d20f      	bcs.n	80019c4 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80019a4:	2200      	movs	r2, #0
 80019a6:	2100      	movs	r1, #0
 80019a8:	68f8      	ldr	r0, [r7, #12]
 80019aa:	f001 f8c8 	bl	8002b3e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	2200      	movs	r2, #0
 80019b2:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80019b6:	2300      	movs	r3, #0
 80019b8:	2200      	movs	r2, #0
 80019ba:	2100      	movs	r1, #0
 80019bc:	68f8      	ldr	r0, [r7, #12]
 80019be:	f001 fd87 	bl	80034d0 <USBD_LL_PrepareReceive>
 80019c2:	e01c      	b.n	80019fe <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	2b03      	cmp	r3, #3
 80019ce:	d10f      	bne.n	80019f0 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80019d6:	68db      	ldr	r3, [r3, #12]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d009      	beq.n	80019f0 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	2200      	movs	r2, #0
 80019e0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	68f8      	ldr	r0, [r7, #12]
 80019ee:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80019f0:	2180      	movs	r1, #128	@ 0x80
 80019f2:	68f8      	ldr	r0, [r7, #12]
 80019f4:	f001 fcc2 	bl	800337c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80019f8:	68f8      	ldr	r0, [r7, #12]
 80019fa:	f001 f8f2 	bl	8002be2 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d03a      	beq.n	8001a7e <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8001a08:	68f8      	ldr	r0, [r7, #12]
 8001a0a:	f7ff fe42 	bl	8001692 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	2200      	movs	r2, #0
 8001a12:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8001a16:	e032      	b.n	8001a7e <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8001a18:	7afb      	ldrb	r3, [r7, #11]
 8001a1a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	4619      	mov	r1, r3
 8001a22:	68f8      	ldr	r0, [r7, #12]
 8001a24:	f000 f985 	bl	8001d32 <USBD_CoreFindEP>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8001a2c:	7dfb      	ldrb	r3, [r7, #23]
 8001a2e:	2bff      	cmp	r3, #255	@ 0xff
 8001a30:	d025      	beq.n	8001a7e <USBD_LL_DataInStage+0x15a>
 8001a32:	7dfb      	ldrb	r3, [r7, #23]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d122      	bne.n	8001a7e <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001a3e:	b2db      	uxtb	r3, r3
 8001a40:	2b03      	cmp	r3, #3
 8001a42:	d11c      	bne.n	8001a7e <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8001a44:	7dfa      	ldrb	r2, [r7, #23]
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	32ae      	adds	r2, #174	@ 0xae
 8001a4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a4e:	695b      	ldr	r3, [r3, #20]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d014      	beq.n	8001a7e <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8001a54:	7dfa      	ldrb	r2, [r7, #23]
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8001a5c:	7dfa      	ldrb	r2, [r7, #23]
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	32ae      	adds	r2, #174	@ 0xae
 8001a62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a66:	695b      	ldr	r3, [r3, #20]
 8001a68:	7afa      	ldrb	r2, [r7, #11]
 8001a6a:	4611      	mov	r1, r2
 8001a6c:	68f8      	ldr	r0, [r7, #12]
 8001a6e:	4798      	blx	r3
 8001a70:	4603      	mov	r3, r0
 8001a72:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8001a74:	7dbb      	ldrb	r3, [r7, #22]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8001a7a:	7dbb      	ldrb	r3, [r7, #22]
 8001a7c:	e000      	b.n	8001a80 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8001a7e:	2300      	movs	r3, #0
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	3718      	adds	r7, #24
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}

08001a88 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8001a90:	2300      	movs	r3, #0
 8001a92:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2201      	movs	r2, #1
 8001a98:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2200      	movs	r2, #0
 8001aae:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d014      	beq.n	8001aee <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d00e      	beq.n	8001aee <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	687a      	ldr	r2, [r7, #4]
 8001ada:	6852      	ldr	r2, [r2, #4]
 8001adc:	b2d2      	uxtb	r2, r2
 8001ade:	4611      	mov	r1, r2
 8001ae0:	6878      	ldr	r0, [r7, #4]
 8001ae2:	4798      	blx	r3
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8001aea:	2303      	movs	r3, #3
 8001aec:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8001aee:	2340      	movs	r3, #64	@ 0x40
 8001af0:	2200      	movs	r2, #0
 8001af2:	2100      	movs	r1, #0
 8001af4:	6878      	ldr	r0, [r7, #4]
 8001af6:	f001 fbfc 	bl	80032f2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2201      	movs	r2, #1
 8001afe:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2240      	movs	r2, #64	@ 0x40
 8001b06:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8001b0a:	2340      	movs	r3, #64	@ 0x40
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	2180      	movs	r1, #128	@ 0x80
 8001b10:	6878      	ldr	r0, [r7, #4]
 8001b12:	f001 fbee 	bl	80032f2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2201      	movs	r2, #1
 8001b1a:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2240      	movs	r2, #64	@ 0x40
 8001b20:	621a      	str	r2, [r3, #32]

  return ret;
 8001b22:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3710      	adds	r7, #16
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}

08001b2c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b083      	sub	sp, #12
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
 8001b34:	460b      	mov	r3, r1
 8001b36:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	78fa      	ldrb	r2, [r7, #3]
 8001b3c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8001b3e:	2300      	movs	r3, #0
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	370c      	adds	r7, #12
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr

08001b4c <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	2b04      	cmp	r3, #4
 8001b5e:	d006      	beq.n	8001b6e <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001b66:	b2da      	uxtb	r2, r3
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2204      	movs	r2, #4
 8001b72:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8001b76:	2300      	movs	r3, #0
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	370c      	adds	r7, #12
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr

08001b84 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	2b04      	cmp	r3, #4
 8001b96:	d106      	bne.n	8001ba6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8001b9e:	b2da      	uxtb	r2, r3
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8001ba6:	2300      	movs	r3, #0
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	370c      	adds	r7, #12
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr

08001bb4 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	2b03      	cmp	r3, #3
 8001bc6:	d110      	bne.n	8001bea <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d00b      	beq.n	8001bea <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8001bd8:	69db      	ldr	r3, [r3, #28]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d005      	beq.n	8001bea <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8001be4:	69db      	ldr	r3, [r3, #28]
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8001bea:	2300      	movs	r3, #0
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3708      	adds	r7, #8
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}

08001bf4 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
 8001bfc:	460b      	mov	r3, r1
 8001bfe:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	32ae      	adds	r2, #174	@ 0xae
 8001c0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d101      	bne.n	8001c16 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8001c12:	2303      	movs	r3, #3
 8001c14:	e01c      	b.n	8001c50 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	2b03      	cmp	r3, #3
 8001c20:	d115      	bne.n	8001c4e <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	32ae      	adds	r2, #174	@ 0xae
 8001c2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c30:	6a1b      	ldr	r3, [r3, #32]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d00b      	beq.n	8001c4e <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	32ae      	adds	r2, #174	@ 0xae
 8001c40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c44:	6a1b      	ldr	r3, [r3, #32]
 8001c46:	78fa      	ldrb	r2, [r7, #3]
 8001c48:	4611      	mov	r1, r2
 8001c4a:	6878      	ldr	r0, [r7, #4]
 8001c4c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8001c4e:	2300      	movs	r3, #0
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3708      	adds	r7, #8
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}

08001c58 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
 8001c60:	460b      	mov	r3, r1
 8001c62:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	32ae      	adds	r2, #174	@ 0xae
 8001c6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d101      	bne.n	8001c7a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8001c76:	2303      	movs	r3, #3
 8001c78:	e01c      	b.n	8001cb4 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	2b03      	cmp	r3, #3
 8001c84:	d115      	bne.n	8001cb2 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	32ae      	adds	r2, #174	@ 0xae
 8001c90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d00b      	beq.n	8001cb2 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	32ae      	adds	r2, #174	@ 0xae
 8001ca4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001caa:	78fa      	ldrb	r2, [r7, #3]
 8001cac:	4611      	mov	r1, r2
 8001cae:	6878      	ldr	r0, [r7, #4]
 8001cb0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8001cb2:	2300      	movs	r3, #0
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3708      	adds	r7, #8
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}

08001cbc <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b083      	sub	sp, #12
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8001cc4:	2300      	movs	r3, #0
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	370c      	adds	r7, #12
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr

08001cd2 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8001cd2:	b580      	push	{r7, lr}
 8001cd4:	b084      	sub	sp, #16
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d00e      	beq.n	8001d0e <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	687a      	ldr	r2, [r7, #4]
 8001cfa:	6852      	ldr	r2, [r2, #4]
 8001cfc:	b2d2      	uxtb	r2, r2
 8001cfe:	4611      	mov	r1, r2
 8001d00:	6878      	ldr	r0, [r7, #4]
 8001d02:	4798      	blx	r3
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8001d0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	3710      	adds	r7, #16
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}

08001d18 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	460b      	mov	r3, r1
 8001d22:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8001d24:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	370c      	adds	r7, #12
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr

08001d32 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8001d32:	b480      	push	{r7}
 8001d34:	b083      	sub	sp, #12
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	6078      	str	r0, [r7, #4]
 8001d3a:	460b      	mov	r3, r1
 8001d3c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8001d3e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	370c      	adds	r7, #12
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr

08001d4c <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b086      	sub	sp, #24
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	460b      	mov	r3, r1
 8001d56:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8001d60:	2300      	movs	r3, #0
 8001d62:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	885b      	ldrh	r3, [r3, #2]
 8001d68:	b29b      	uxth	r3, r3
 8001d6a:	68fa      	ldr	r2, [r7, #12]
 8001d6c:	7812      	ldrb	r2, [r2, #0]
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d91f      	bls.n	8001db2 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8001d78:	e013      	b.n	8001da2 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8001d7a:	f107 030a 	add.w	r3, r7, #10
 8001d7e:	4619      	mov	r1, r3
 8001d80:	6978      	ldr	r0, [r7, #20]
 8001d82:	f000 f81b 	bl	8001dbc <USBD_GetNextDesc>
 8001d86:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	785b      	ldrb	r3, [r3, #1]
 8001d8c:	2b05      	cmp	r3, #5
 8001d8e:	d108      	bne.n	8001da2 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	789b      	ldrb	r3, [r3, #2]
 8001d98:	78fa      	ldrb	r2, [r7, #3]
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d008      	beq.n	8001db0 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	885b      	ldrh	r3, [r3, #2]
 8001da6:	b29a      	uxth	r2, r3
 8001da8:	897b      	ldrh	r3, [r7, #10]
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d8e5      	bhi.n	8001d7a <USBD_GetEpDesc+0x2e>
 8001dae:	e000      	b.n	8001db2 <USBD_GetEpDesc+0x66>
          break;
 8001db0:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8001db2:	693b      	ldr	r3, [r7, #16]
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3718      	adds	r7, #24
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}

08001dbc <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b085      	sub	sp, #20
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	881b      	ldrh	r3, [r3, #0]
 8001dce:	68fa      	ldr	r2, [r7, #12]
 8001dd0:	7812      	ldrb	r2, [r2, #0]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	b29a      	uxth	r2, r3
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	781b      	ldrb	r3, [r3, #0]
 8001dde:	461a      	mov	r2, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	4413      	add	r3, r2
 8001de4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8001de6:	68fb      	ldr	r3, [r7, #12]
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	3714      	adds	r7, #20
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr

08001df4 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b087      	sub	sp, #28
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	3301      	adds	r3, #1
 8001e0a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8001e12:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001e16:	021b      	lsls	r3, r3, #8
 8001e18:	b21a      	sxth	r2, r3
 8001e1a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	b21b      	sxth	r3, r3
 8001e22:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8001e24:	89fb      	ldrh	r3, [r7, #14]
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	371c      	adds	r7, #28
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
	...

08001e34 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8001e4a:	2b40      	cmp	r3, #64	@ 0x40
 8001e4c:	d005      	beq.n	8001e5a <USBD_StdDevReq+0x26>
 8001e4e:	2b40      	cmp	r3, #64	@ 0x40
 8001e50:	d857      	bhi.n	8001f02 <USBD_StdDevReq+0xce>
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d00f      	beq.n	8001e76 <USBD_StdDevReq+0x42>
 8001e56:	2b20      	cmp	r3, #32
 8001e58:	d153      	bne.n	8001f02 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	32ae      	adds	r2, #174	@ 0xae
 8001e64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	6839      	ldr	r1, [r7, #0]
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	4798      	blx	r3
 8001e70:	4603      	mov	r3, r0
 8001e72:	73fb      	strb	r3, [r7, #15]
      break;
 8001e74:	e04a      	b.n	8001f0c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	785b      	ldrb	r3, [r3, #1]
 8001e7a:	2b09      	cmp	r3, #9
 8001e7c:	d83b      	bhi.n	8001ef6 <USBD_StdDevReq+0xc2>
 8001e7e:	a201      	add	r2, pc, #4	@ (adr r2, 8001e84 <USBD_StdDevReq+0x50>)
 8001e80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e84:	08001ed9 	.word	0x08001ed9
 8001e88:	08001eed 	.word	0x08001eed
 8001e8c:	08001ef7 	.word	0x08001ef7
 8001e90:	08001ee3 	.word	0x08001ee3
 8001e94:	08001ef7 	.word	0x08001ef7
 8001e98:	08001eb7 	.word	0x08001eb7
 8001e9c:	08001ead 	.word	0x08001ead
 8001ea0:	08001ef7 	.word	0x08001ef7
 8001ea4:	08001ecf 	.word	0x08001ecf
 8001ea8:	08001ec1 	.word	0x08001ec1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8001eac:	6839      	ldr	r1, [r7, #0]
 8001eae:	6878      	ldr	r0, [r7, #4]
 8001eb0:	f000 fa3c 	bl	800232c <USBD_GetDescriptor>
          break;
 8001eb4:	e024      	b.n	8001f00 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8001eb6:	6839      	ldr	r1, [r7, #0]
 8001eb8:	6878      	ldr	r0, [r7, #4]
 8001eba:	f000 fbcb 	bl	8002654 <USBD_SetAddress>
          break;
 8001ebe:	e01f      	b.n	8001f00 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8001ec0:	6839      	ldr	r1, [r7, #0]
 8001ec2:	6878      	ldr	r0, [r7, #4]
 8001ec4:	f000 fc0a 	bl	80026dc <USBD_SetConfig>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	73fb      	strb	r3, [r7, #15]
          break;
 8001ecc:	e018      	b.n	8001f00 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8001ece:	6839      	ldr	r1, [r7, #0]
 8001ed0:	6878      	ldr	r0, [r7, #4]
 8001ed2:	f000 fcad 	bl	8002830 <USBD_GetConfig>
          break;
 8001ed6:	e013      	b.n	8001f00 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8001ed8:	6839      	ldr	r1, [r7, #0]
 8001eda:	6878      	ldr	r0, [r7, #4]
 8001edc:	f000 fcde 	bl	800289c <USBD_GetStatus>
          break;
 8001ee0:	e00e      	b.n	8001f00 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8001ee2:	6839      	ldr	r1, [r7, #0]
 8001ee4:	6878      	ldr	r0, [r7, #4]
 8001ee6:	f000 fd0d 	bl	8002904 <USBD_SetFeature>
          break;
 8001eea:	e009      	b.n	8001f00 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8001eec:	6839      	ldr	r1, [r7, #0]
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	f000 fd31 	bl	8002956 <USBD_ClrFeature>
          break;
 8001ef4:	e004      	b.n	8001f00 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8001ef6:	6839      	ldr	r1, [r7, #0]
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f000 fd88 	bl	8002a0e <USBD_CtlError>
          break;
 8001efe:	bf00      	nop
      }
      break;
 8001f00:	e004      	b.n	8001f0c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8001f02:	6839      	ldr	r1, [r7, #0]
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	f000 fd82 	bl	8002a0e <USBD_CtlError>
      break;
 8001f0a:	bf00      	nop
  }

  return ret;
 8001f0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3710      	adds	r7, #16
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop

08001f18 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8001f22:	2300      	movs	r3, #0
 8001f24:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8001f2e:	2b40      	cmp	r3, #64	@ 0x40
 8001f30:	d005      	beq.n	8001f3e <USBD_StdItfReq+0x26>
 8001f32:	2b40      	cmp	r3, #64	@ 0x40
 8001f34:	d852      	bhi.n	8001fdc <USBD_StdItfReq+0xc4>
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <USBD_StdItfReq+0x26>
 8001f3a:	2b20      	cmp	r3, #32
 8001f3c:	d14e      	bne.n	8001fdc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	3b01      	subs	r3, #1
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d840      	bhi.n	8001fce <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	889b      	ldrh	r3, [r3, #4]
 8001f50:	b2db      	uxtb	r3, r3
 8001f52:	2b01      	cmp	r3, #1
 8001f54:	d836      	bhi.n	8001fc4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	889b      	ldrh	r3, [r3, #4]
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	f7ff feda 	bl	8001d18 <USBD_CoreFindIF>
 8001f64:	4603      	mov	r3, r0
 8001f66:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8001f68:	7bbb      	ldrb	r3, [r7, #14]
 8001f6a:	2bff      	cmp	r3, #255	@ 0xff
 8001f6c:	d01d      	beq.n	8001faa <USBD_StdItfReq+0x92>
 8001f6e:	7bbb      	ldrb	r3, [r7, #14]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d11a      	bne.n	8001faa <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8001f74:	7bba      	ldrb	r2, [r7, #14]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	32ae      	adds	r2, #174	@ 0xae
 8001f7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d00f      	beq.n	8001fa4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8001f84:	7bba      	ldrb	r2, [r7, #14]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8001f8c:	7bba      	ldrb	r2, [r7, #14]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	32ae      	adds	r2, #174	@ 0xae
 8001f92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	6839      	ldr	r1, [r7, #0]
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	4798      	blx	r3
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8001fa2:	e004      	b.n	8001fae <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8001fa4:	2303      	movs	r3, #3
 8001fa6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8001fa8:	e001      	b.n	8001fae <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8001faa:	2303      	movs	r3, #3
 8001fac:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	88db      	ldrh	r3, [r3, #6]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d110      	bne.n	8001fd8 <USBD_StdItfReq+0xc0>
 8001fb6:	7bfb      	ldrb	r3, [r7, #15]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d10d      	bne.n	8001fd8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8001fbc:	6878      	ldr	r0, [r7, #4]
 8001fbe:	f000 fdfd 	bl	8002bbc <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8001fc2:	e009      	b.n	8001fd8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8001fc4:	6839      	ldr	r1, [r7, #0]
 8001fc6:	6878      	ldr	r0, [r7, #4]
 8001fc8:	f000 fd21 	bl	8002a0e <USBD_CtlError>
          break;
 8001fcc:	e004      	b.n	8001fd8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8001fce:	6839      	ldr	r1, [r7, #0]
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	f000 fd1c 	bl	8002a0e <USBD_CtlError>
          break;
 8001fd6:	e000      	b.n	8001fda <USBD_StdItfReq+0xc2>
          break;
 8001fd8:	bf00      	nop
      }
      break;
 8001fda:	e004      	b.n	8001fe6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8001fdc:	6839      	ldr	r1, [r7, #0]
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f000 fd15 	bl	8002a0e <USBD_CtlError>
      break;
 8001fe4:	bf00      	nop
  }

  return ret;
 8001fe6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	3710      	adds	r7, #16
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}

08001ff0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	889b      	ldrh	r3, [r3, #4]
 8002002:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800200c:	2b40      	cmp	r3, #64	@ 0x40
 800200e:	d007      	beq.n	8002020 <USBD_StdEPReq+0x30>
 8002010:	2b40      	cmp	r3, #64	@ 0x40
 8002012:	f200 817f 	bhi.w	8002314 <USBD_StdEPReq+0x324>
 8002016:	2b00      	cmp	r3, #0
 8002018:	d02a      	beq.n	8002070 <USBD_StdEPReq+0x80>
 800201a:	2b20      	cmp	r3, #32
 800201c:	f040 817a 	bne.w	8002314 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8002020:	7bbb      	ldrb	r3, [r7, #14]
 8002022:	4619      	mov	r1, r3
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	f7ff fe84 	bl	8001d32 <USBD_CoreFindEP>
 800202a:	4603      	mov	r3, r0
 800202c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800202e:	7b7b      	ldrb	r3, [r7, #13]
 8002030:	2bff      	cmp	r3, #255	@ 0xff
 8002032:	f000 8174 	beq.w	800231e <USBD_StdEPReq+0x32e>
 8002036:	7b7b      	ldrb	r3, [r7, #13]
 8002038:	2b00      	cmp	r3, #0
 800203a:	f040 8170 	bne.w	800231e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800203e:	7b7a      	ldrb	r2, [r7, #13]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8002046:	7b7a      	ldrb	r2, [r7, #13]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	32ae      	adds	r2, #174	@ 0xae
 800204c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	2b00      	cmp	r3, #0
 8002054:	f000 8163 	beq.w	800231e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8002058:	7b7a      	ldrb	r2, [r7, #13]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	32ae      	adds	r2, #174	@ 0xae
 800205e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	6839      	ldr	r1, [r7, #0]
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	4798      	blx	r3
 800206a:	4603      	mov	r3, r0
 800206c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800206e:	e156      	b.n	800231e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	785b      	ldrb	r3, [r3, #1]
 8002074:	2b03      	cmp	r3, #3
 8002076:	d008      	beq.n	800208a <USBD_StdEPReq+0x9a>
 8002078:	2b03      	cmp	r3, #3
 800207a:	f300 8145 	bgt.w	8002308 <USBD_StdEPReq+0x318>
 800207e:	2b00      	cmp	r3, #0
 8002080:	f000 809b 	beq.w	80021ba <USBD_StdEPReq+0x1ca>
 8002084:	2b01      	cmp	r3, #1
 8002086:	d03c      	beq.n	8002102 <USBD_StdEPReq+0x112>
 8002088:	e13e      	b.n	8002308 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8002090:	b2db      	uxtb	r3, r3
 8002092:	2b02      	cmp	r3, #2
 8002094:	d002      	beq.n	800209c <USBD_StdEPReq+0xac>
 8002096:	2b03      	cmp	r3, #3
 8002098:	d016      	beq.n	80020c8 <USBD_StdEPReq+0xd8>
 800209a:	e02c      	b.n	80020f6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800209c:	7bbb      	ldrb	r3, [r7, #14]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d00d      	beq.n	80020be <USBD_StdEPReq+0xce>
 80020a2:	7bbb      	ldrb	r3, [r7, #14]
 80020a4:	2b80      	cmp	r3, #128	@ 0x80
 80020a6:	d00a      	beq.n	80020be <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80020a8:	7bbb      	ldrb	r3, [r7, #14]
 80020aa:	4619      	mov	r1, r3
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f001 f965 	bl	800337c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80020b2:	2180      	movs	r1, #128	@ 0x80
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	f001 f961 	bl	800337c <USBD_LL_StallEP>
 80020ba:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80020bc:	e020      	b.n	8002100 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80020be:	6839      	ldr	r1, [r7, #0]
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f000 fca4 	bl	8002a0e <USBD_CtlError>
              break;
 80020c6:	e01b      	b.n	8002100 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	885b      	ldrh	r3, [r3, #2]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d10e      	bne.n	80020ee <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80020d0:	7bbb      	ldrb	r3, [r7, #14]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d00b      	beq.n	80020ee <USBD_StdEPReq+0xfe>
 80020d6:	7bbb      	ldrb	r3, [r7, #14]
 80020d8:	2b80      	cmp	r3, #128	@ 0x80
 80020da:	d008      	beq.n	80020ee <USBD_StdEPReq+0xfe>
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	88db      	ldrh	r3, [r3, #6]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d104      	bne.n	80020ee <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80020e4:	7bbb      	ldrb	r3, [r7, #14]
 80020e6:	4619      	mov	r1, r3
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f001 f947 	bl	800337c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	f000 fd64 	bl	8002bbc <USBD_CtlSendStatus>

              break;
 80020f4:	e004      	b.n	8002100 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80020f6:	6839      	ldr	r1, [r7, #0]
 80020f8:	6878      	ldr	r0, [r7, #4]
 80020fa:	f000 fc88 	bl	8002a0e <USBD_CtlError>
              break;
 80020fe:	bf00      	nop
          }
          break;
 8002100:	e107      	b.n	8002312 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8002108:	b2db      	uxtb	r3, r3
 800210a:	2b02      	cmp	r3, #2
 800210c:	d002      	beq.n	8002114 <USBD_StdEPReq+0x124>
 800210e:	2b03      	cmp	r3, #3
 8002110:	d016      	beq.n	8002140 <USBD_StdEPReq+0x150>
 8002112:	e04b      	b.n	80021ac <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8002114:	7bbb      	ldrb	r3, [r7, #14]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d00d      	beq.n	8002136 <USBD_StdEPReq+0x146>
 800211a:	7bbb      	ldrb	r3, [r7, #14]
 800211c:	2b80      	cmp	r3, #128	@ 0x80
 800211e:	d00a      	beq.n	8002136 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8002120:	7bbb      	ldrb	r3, [r7, #14]
 8002122:	4619      	mov	r1, r3
 8002124:	6878      	ldr	r0, [r7, #4]
 8002126:	f001 f929 	bl	800337c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800212a:	2180      	movs	r1, #128	@ 0x80
 800212c:	6878      	ldr	r0, [r7, #4]
 800212e:	f001 f925 	bl	800337c <USBD_LL_StallEP>
 8002132:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8002134:	e040      	b.n	80021b8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8002136:	6839      	ldr	r1, [r7, #0]
 8002138:	6878      	ldr	r0, [r7, #4]
 800213a:	f000 fc68 	bl	8002a0e <USBD_CtlError>
              break;
 800213e:	e03b      	b.n	80021b8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	885b      	ldrh	r3, [r3, #2]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d136      	bne.n	80021b6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8002148:	7bbb      	ldrb	r3, [r7, #14]
 800214a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800214e:	2b00      	cmp	r3, #0
 8002150:	d004      	beq.n	800215c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8002152:	7bbb      	ldrb	r3, [r7, #14]
 8002154:	4619      	mov	r1, r3
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f001 f92f 	bl	80033ba <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800215c:	6878      	ldr	r0, [r7, #4]
 800215e:	f000 fd2d 	bl	8002bbc <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8002162:	7bbb      	ldrb	r3, [r7, #14]
 8002164:	4619      	mov	r1, r3
 8002166:	6878      	ldr	r0, [r7, #4]
 8002168:	f7ff fde3 	bl	8001d32 <USBD_CoreFindEP>
 800216c:	4603      	mov	r3, r0
 800216e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8002170:	7b7b      	ldrb	r3, [r7, #13]
 8002172:	2bff      	cmp	r3, #255	@ 0xff
 8002174:	d01f      	beq.n	80021b6 <USBD_StdEPReq+0x1c6>
 8002176:	7b7b      	ldrb	r3, [r7, #13]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d11c      	bne.n	80021b6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800217c:	7b7a      	ldrb	r2, [r7, #13]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8002184:	7b7a      	ldrb	r2, [r7, #13]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	32ae      	adds	r2, #174	@ 0xae
 800218a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d010      	beq.n	80021b6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8002194:	7b7a      	ldrb	r2, [r7, #13]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	32ae      	adds	r2, #174	@ 0xae
 800219a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	6839      	ldr	r1, [r7, #0]
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	4798      	blx	r3
 80021a6:	4603      	mov	r3, r0
 80021a8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80021aa:	e004      	b.n	80021b6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80021ac:	6839      	ldr	r1, [r7, #0]
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	f000 fc2d 	bl	8002a0e <USBD_CtlError>
              break;
 80021b4:	e000      	b.n	80021b8 <USBD_StdEPReq+0x1c8>
              break;
 80021b6:	bf00      	nop
          }
          break;
 80021b8:	e0ab      	b.n	8002312 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	2b02      	cmp	r3, #2
 80021c4:	d002      	beq.n	80021cc <USBD_StdEPReq+0x1dc>
 80021c6:	2b03      	cmp	r3, #3
 80021c8:	d032      	beq.n	8002230 <USBD_StdEPReq+0x240>
 80021ca:	e097      	b.n	80022fc <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80021cc:	7bbb      	ldrb	r3, [r7, #14]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d007      	beq.n	80021e2 <USBD_StdEPReq+0x1f2>
 80021d2:	7bbb      	ldrb	r3, [r7, #14]
 80021d4:	2b80      	cmp	r3, #128	@ 0x80
 80021d6:	d004      	beq.n	80021e2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80021d8:	6839      	ldr	r1, [r7, #0]
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f000 fc17 	bl	8002a0e <USBD_CtlError>
                break;
 80021e0:	e091      	b.n	8002306 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80021e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	da0b      	bge.n	8002202 <USBD_StdEPReq+0x212>
 80021ea:	7bbb      	ldrb	r3, [r7, #14]
 80021ec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80021f0:	4613      	mov	r3, r2
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	4413      	add	r3, r2
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	3310      	adds	r3, #16
 80021fa:	687a      	ldr	r2, [r7, #4]
 80021fc:	4413      	add	r3, r2
 80021fe:	3304      	adds	r3, #4
 8002200:	e00b      	b.n	800221a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8002202:	7bbb      	ldrb	r3, [r7, #14]
 8002204:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8002208:	4613      	mov	r3, r2
 800220a:	009b      	lsls	r3, r3, #2
 800220c:	4413      	add	r3, r2
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002214:	687a      	ldr	r2, [r7, #4]
 8002216:	4413      	add	r3, r2
 8002218:	3304      	adds	r3, #4
 800221a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	2200      	movs	r2, #0
 8002220:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	2202      	movs	r2, #2
 8002226:	4619      	mov	r1, r3
 8002228:	6878      	ldr	r0, [r7, #4]
 800222a:	f000 fc6d 	bl	8002b08 <USBD_CtlSendData>
              break;
 800222e:	e06a      	b.n	8002306 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8002230:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002234:	2b00      	cmp	r3, #0
 8002236:	da11      	bge.n	800225c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8002238:	7bbb      	ldrb	r3, [r7, #14]
 800223a:	f003 020f 	and.w	r2, r3, #15
 800223e:	6879      	ldr	r1, [r7, #4]
 8002240:	4613      	mov	r3, r2
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	4413      	add	r3, r2
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	440b      	add	r3, r1
 800224a:	3324      	adds	r3, #36	@ 0x24
 800224c:	881b      	ldrh	r3, [r3, #0]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d117      	bne.n	8002282 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8002252:	6839      	ldr	r1, [r7, #0]
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	f000 fbda 	bl	8002a0e <USBD_CtlError>
                  break;
 800225a:	e054      	b.n	8002306 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800225c:	7bbb      	ldrb	r3, [r7, #14]
 800225e:	f003 020f 	and.w	r2, r3, #15
 8002262:	6879      	ldr	r1, [r7, #4]
 8002264:	4613      	mov	r3, r2
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	4413      	add	r3, r2
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	440b      	add	r3, r1
 800226e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8002272:	881b      	ldrh	r3, [r3, #0]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d104      	bne.n	8002282 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8002278:	6839      	ldr	r1, [r7, #0]
 800227a:	6878      	ldr	r0, [r7, #4]
 800227c:	f000 fbc7 	bl	8002a0e <USBD_CtlError>
                  break;
 8002280:	e041      	b.n	8002306 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8002282:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002286:	2b00      	cmp	r3, #0
 8002288:	da0b      	bge.n	80022a2 <USBD_StdEPReq+0x2b2>
 800228a:	7bbb      	ldrb	r3, [r7, #14]
 800228c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002290:	4613      	mov	r3, r2
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	4413      	add	r3, r2
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	3310      	adds	r3, #16
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	4413      	add	r3, r2
 800229e:	3304      	adds	r3, #4
 80022a0:	e00b      	b.n	80022ba <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80022a2:	7bbb      	ldrb	r3, [r7, #14]
 80022a4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80022a8:	4613      	mov	r3, r2
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	4413      	add	r3, r2
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80022b4:	687a      	ldr	r2, [r7, #4]
 80022b6:	4413      	add	r3, r2
 80022b8:	3304      	adds	r3, #4
 80022ba:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80022bc:	7bbb      	ldrb	r3, [r7, #14]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d002      	beq.n	80022c8 <USBD_StdEPReq+0x2d8>
 80022c2:	7bbb      	ldrb	r3, [r7, #14]
 80022c4:	2b80      	cmp	r3, #128	@ 0x80
 80022c6:	d103      	bne.n	80022d0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	2200      	movs	r2, #0
 80022cc:	601a      	str	r2, [r3, #0]
 80022ce:	e00e      	b.n	80022ee <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80022d0:	7bbb      	ldrb	r3, [r7, #14]
 80022d2:	4619      	mov	r1, r3
 80022d4:	6878      	ldr	r0, [r7, #4]
 80022d6:	f001 f88f 	bl	80033f8 <USBD_LL_IsStallEP>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d003      	beq.n	80022e8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	2201      	movs	r2, #1
 80022e4:	601a      	str	r2, [r3, #0]
 80022e6:	e002      	b.n	80022ee <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	2200      	movs	r2, #0
 80022ec:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	2202      	movs	r2, #2
 80022f2:	4619      	mov	r1, r3
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f000 fc07 	bl	8002b08 <USBD_CtlSendData>
              break;
 80022fa:	e004      	b.n	8002306 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80022fc:	6839      	ldr	r1, [r7, #0]
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f000 fb85 	bl	8002a0e <USBD_CtlError>
              break;
 8002304:	bf00      	nop
          }
          break;
 8002306:	e004      	b.n	8002312 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8002308:	6839      	ldr	r1, [r7, #0]
 800230a:	6878      	ldr	r0, [r7, #4]
 800230c:	f000 fb7f 	bl	8002a0e <USBD_CtlError>
          break;
 8002310:	bf00      	nop
      }
      break;
 8002312:	e005      	b.n	8002320 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8002314:	6839      	ldr	r1, [r7, #0]
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	f000 fb79 	bl	8002a0e <USBD_CtlError>
      break;
 800231c:	e000      	b.n	8002320 <USBD_StdEPReq+0x330>
      break;
 800231e:	bf00      	nop
  }

  return ret;
 8002320:	7bfb      	ldrb	r3, [r7, #15]
}
 8002322:	4618      	mov	r0, r3
 8002324:	3710      	adds	r7, #16
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
	...

0800232c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b084      	sub	sp, #16
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
 8002334:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8002336:	2300      	movs	r3, #0
 8002338:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800233a:	2300      	movs	r3, #0
 800233c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800233e:	2300      	movs	r3, #0
 8002340:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	885b      	ldrh	r3, [r3, #2]
 8002346:	0a1b      	lsrs	r3, r3, #8
 8002348:	b29b      	uxth	r3, r3
 800234a:	3b01      	subs	r3, #1
 800234c:	2b0e      	cmp	r3, #14
 800234e:	f200 8152 	bhi.w	80025f6 <USBD_GetDescriptor+0x2ca>
 8002352:	a201      	add	r2, pc, #4	@ (adr r2, 8002358 <USBD_GetDescriptor+0x2c>)
 8002354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002358:	080023c9 	.word	0x080023c9
 800235c:	080023e1 	.word	0x080023e1
 8002360:	08002421 	.word	0x08002421
 8002364:	080025f7 	.word	0x080025f7
 8002368:	080025f7 	.word	0x080025f7
 800236c:	08002597 	.word	0x08002597
 8002370:	080025c3 	.word	0x080025c3
 8002374:	080025f7 	.word	0x080025f7
 8002378:	080025f7 	.word	0x080025f7
 800237c:	080025f7 	.word	0x080025f7
 8002380:	080025f7 	.word	0x080025f7
 8002384:	080025f7 	.word	0x080025f7
 8002388:	080025f7 	.word	0x080025f7
 800238c:	080025f7 	.word	0x080025f7
 8002390:	08002395 	.word	0x08002395
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800239a:	69db      	ldr	r3, [r3, #28]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d00b      	beq.n	80023b8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80023a6:	69db      	ldr	r3, [r3, #28]
 80023a8:	687a      	ldr	r2, [r7, #4]
 80023aa:	7c12      	ldrb	r2, [r2, #16]
 80023ac:	f107 0108 	add.w	r1, r7, #8
 80023b0:	4610      	mov	r0, r2
 80023b2:	4798      	blx	r3
 80023b4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80023b6:	e126      	b.n	8002606 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80023b8:	6839      	ldr	r1, [r7, #0]
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f000 fb27 	bl	8002a0e <USBD_CtlError>
        err++;
 80023c0:	7afb      	ldrb	r3, [r7, #11]
 80023c2:	3301      	adds	r3, #1
 80023c4:	72fb      	strb	r3, [r7, #11]
      break;
 80023c6:	e11e      	b.n	8002606 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	687a      	ldr	r2, [r7, #4]
 80023d2:	7c12      	ldrb	r2, [r2, #16]
 80023d4:	f107 0108 	add.w	r1, r7, #8
 80023d8:	4610      	mov	r0, r2
 80023da:	4798      	blx	r3
 80023dc:	60f8      	str	r0, [r7, #12]
      break;
 80023de:	e112      	b.n	8002606 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	7c1b      	ldrb	r3, [r3, #16]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d10d      	bne.n	8002404 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80023ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023f0:	f107 0208 	add.w	r2, r7, #8
 80023f4:	4610      	mov	r0, r2
 80023f6:	4798      	blx	r3
 80023f8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	3301      	adds	r3, #1
 80023fe:	2202      	movs	r2, #2
 8002400:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8002402:	e100      	b.n	8002606 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800240a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800240c:	f107 0208 	add.w	r2, r7, #8
 8002410:	4610      	mov	r0, r2
 8002412:	4798      	blx	r3
 8002414:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	3301      	adds	r3, #1
 800241a:	2202      	movs	r2, #2
 800241c:	701a      	strb	r2, [r3, #0]
      break;
 800241e:	e0f2      	b.n	8002606 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	885b      	ldrh	r3, [r3, #2]
 8002424:	b2db      	uxtb	r3, r3
 8002426:	2b05      	cmp	r3, #5
 8002428:	f200 80ac 	bhi.w	8002584 <USBD_GetDescriptor+0x258>
 800242c:	a201      	add	r2, pc, #4	@ (adr r2, 8002434 <USBD_GetDescriptor+0x108>)
 800242e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002432:	bf00      	nop
 8002434:	0800244d 	.word	0x0800244d
 8002438:	08002481 	.word	0x08002481
 800243c:	080024b5 	.word	0x080024b5
 8002440:	080024e9 	.word	0x080024e9
 8002444:	0800251d 	.word	0x0800251d
 8002448:	08002551 	.word	0x08002551
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d00b      	beq.n	8002470 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	687a      	ldr	r2, [r7, #4]
 8002462:	7c12      	ldrb	r2, [r2, #16]
 8002464:	f107 0108 	add.w	r1, r7, #8
 8002468:	4610      	mov	r0, r2
 800246a:	4798      	blx	r3
 800246c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800246e:	e091      	b.n	8002594 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8002470:	6839      	ldr	r1, [r7, #0]
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f000 facb 	bl	8002a0e <USBD_CtlError>
            err++;
 8002478:	7afb      	ldrb	r3, [r7, #11]
 800247a:	3301      	adds	r3, #1
 800247c:	72fb      	strb	r3, [r7, #11]
          break;
 800247e:	e089      	b.n	8002594 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d00b      	beq.n	80024a4 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	7c12      	ldrb	r2, [r2, #16]
 8002498:	f107 0108 	add.w	r1, r7, #8
 800249c:	4610      	mov	r0, r2
 800249e:	4798      	blx	r3
 80024a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80024a2:	e077      	b.n	8002594 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80024a4:	6839      	ldr	r1, [r7, #0]
 80024a6:	6878      	ldr	r0, [r7, #4]
 80024a8:	f000 fab1 	bl	8002a0e <USBD_CtlError>
            err++;
 80024ac:	7afb      	ldrb	r3, [r7, #11]
 80024ae:	3301      	adds	r3, #1
 80024b0:	72fb      	strb	r3, [r7, #11]
          break;
 80024b2:	e06f      	b.n	8002594 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d00b      	beq.n	80024d8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	7c12      	ldrb	r2, [r2, #16]
 80024cc:	f107 0108 	add.w	r1, r7, #8
 80024d0:	4610      	mov	r0, r2
 80024d2:	4798      	blx	r3
 80024d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80024d6:	e05d      	b.n	8002594 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80024d8:	6839      	ldr	r1, [r7, #0]
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	f000 fa97 	bl	8002a0e <USBD_CtlError>
            err++;
 80024e0:	7afb      	ldrb	r3, [r7, #11]
 80024e2:	3301      	adds	r3, #1
 80024e4:	72fb      	strb	r3, [r7, #11]
          break;
 80024e6:	e055      	b.n	8002594 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80024ee:	691b      	ldr	r3, [r3, #16]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d00b      	beq.n	800250c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80024fa:	691b      	ldr	r3, [r3, #16]
 80024fc:	687a      	ldr	r2, [r7, #4]
 80024fe:	7c12      	ldrb	r2, [r2, #16]
 8002500:	f107 0108 	add.w	r1, r7, #8
 8002504:	4610      	mov	r0, r2
 8002506:	4798      	blx	r3
 8002508:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800250a:	e043      	b.n	8002594 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800250c:	6839      	ldr	r1, [r7, #0]
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f000 fa7d 	bl	8002a0e <USBD_CtlError>
            err++;
 8002514:	7afb      	ldrb	r3, [r7, #11]
 8002516:	3301      	adds	r3, #1
 8002518:	72fb      	strb	r3, [r7, #11]
          break;
 800251a:	e03b      	b.n	8002594 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8002522:	695b      	ldr	r3, [r3, #20]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d00b      	beq.n	8002540 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800252e:	695b      	ldr	r3, [r3, #20]
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	7c12      	ldrb	r2, [r2, #16]
 8002534:	f107 0108 	add.w	r1, r7, #8
 8002538:	4610      	mov	r0, r2
 800253a:	4798      	blx	r3
 800253c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800253e:	e029      	b.n	8002594 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8002540:	6839      	ldr	r1, [r7, #0]
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f000 fa63 	bl	8002a0e <USBD_CtlError>
            err++;
 8002548:	7afb      	ldrb	r3, [r7, #11]
 800254a:	3301      	adds	r3, #1
 800254c:	72fb      	strb	r3, [r7, #11]
          break;
 800254e:	e021      	b.n	8002594 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8002556:	699b      	ldr	r3, [r3, #24]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d00b      	beq.n	8002574 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8002562:	699b      	ldr	r3, [r3, #24]
 8002564:	687a      	ldr	r2, [r7, #4]
 8002566:	7c12      	ldrb	r2, [r2, #16]
 8002568:	f107 0108 	add.w	r1, r7, #8
 800256c:	4610      	mov	r0, r2
 800256e:	4798      	blx	r3
 8002570:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8002572:	e00f      	b.n	8002594 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8002574:	6839      	ldr	r1, [r7, #0]
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	f000 fa49 	bl	8002a0e <USBD_CtlError>
            err++;
 800257c:	7afb      	ldrb	r3, [r7, #11]
 800257e:	3301      	adds	r3, #1
 8002580:	72fb      	strb	r3, [r7, #11]
          break;
 8002582:	e007      	b.n	8002594 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8002584:	6839      	ldr	r1, [r7, #0]
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f000 fa41 	bl	8002a0e <USBD_CtlError>
          err++;
 800258c:	7afb      	ldrb	r3, [r7, #11]
 800258e:	3301      	adds	r3, #1
 8002590:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8002592:	bf00      	nop
      }
      break;
 8002594:	e037      	b.n	8002606 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	7c1b      	ldrb	r3, [r3, #16]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d109      	bne.n	80025b2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80025a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025a6:	f107 0208 	add.w	r2, r7, #8
 80025aa:	4610      	mov	r0, r2
 80025ac:	4798      	blx	r3
 80025ae:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80025b0:	e029      	b.n	8002606 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80025b2:	6839      	ldr	r1, [r7, #0]
 80025b4:	6878      	ldr	r0, [r7, #4]
 80025b6:	f000 fa2a 	bl	8002a0e <USBD_CtlError>
        err++;
 80025ba:	7afb      	ldrb	r3, [r7, #11]
 80025bc:	3301      	adds	r3, #1
 80025be:	72fb      	strb	r3, [r7, #11]
      break;
 80025c0:	e021      	b.n	8002606 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	7c1b      	ldrb	r3, [r3, #16]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d10d      	bne.n	80025e6 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80025d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d2:	f107 0208 	add.w	r2, r7, #8
 80025d6:	4610      	mov	r0, r2
 80025d8:	4798      	blx	r3
 80025da:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	3301      	adds	r3, #1
 80025e0:	2207      	movs	r2, #7
 80025e2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80025e4:	e00f      	b.n	8002606 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80025e6:	6839      	ldr	r1, [r7, #0]
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f000 fa10 	bl	8002a0e <USBD_CtlError>
        err++;
 80025ee:	7afb      	ldrb	r3, [r7, #11]
 80025f0:	3301      	adds	r3, #1
 80025f2:	72fb      	strb	r3, [r7, #11]
      break;
 80025f4:	e007      	b.n	8002606 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80025f6:	6839      	ldr	r1, [r7, #0]
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	f000 fa08 	bl	8002a0e <USBD_CtlError>
      err++;
 80025fe:	7afb      	ldrb	r3, [r7, #11]
 8002600:	3301      	adds	r3, #1
 8002602:	72fb      	strb	r3, [r7, #11]
      break;
 8002604:	bf00      	nop
  }

  if (err != 0U)
 8002606:	7afb      	ldrb	r3, [r7, #11]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d11e      	bne.n	800264a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	88db      	ldrh	r3, [r3, #6]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d016      	beq.n	8002642 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8002614:	893b      	ldrh	r3, [r7, #8]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d00e      	beq.n	8002638 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	88da      	ldrh	r2, [r3, #6]
 800261e:	893b      	ldrh	r3, [r7, #8]
 8002620:	4293      	cmp	r3, r2
 8002622:	bf28      	it	cs
 8002624:	4613      	movcs	r3, r2
 8002626:	b29b      	uxth	r3, r3
 8002628:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800262a:	893b      	ldrh	r3, [r7, #8]
 800262c:	461a      	mov	r2, r3
 800262e:	68f9      	ldr	r1, [r7, #12]
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f000 fa69 	bl	8002b08 <USBD_CtlSendData>
 8002636:	e009      	b.n	800264c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8002638:	6839      	ldr	r1, [r7, #0]
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f000 f9e7 	bl	8002a0e <USBD_CtlError>
 8002640:	e004      	b.n	800264c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	f000 faba 	bl	8002bbc <USBD_CtlSendStatus>
 8002648:	e000      	b.n	800264c <USBD_GetDescriptor+0x320>
    return;
 800264a:	bf00      	nop
  }
}
 800264c:	3710      	adds	r7, #16
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop

08002654 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	889b      	ldrh	r3, [r3, #4]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d131      	bne.n	80026ca <USBD_SetAddress+0x76>
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	88db      	ldrh	r3, [r3, #6]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d12d      	bne.n	80026ca <USBD_SetAddress+0x76>
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	885b      	ldrh	r3, [r3, #2]
 8002672:	2b7f      	cmp	r3, #127	@ 0x7f
 8002674:	d829      	bhi.n	80026ca <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	885b      	ldrh	r3, [r3, #2]
 800267a:	b2db      	uxtb	r3, r3
 800267c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002680:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8002688:	b2db      	uxtb	r3, r3
 800268a:	2b03      	cmp	r3, #3
 800268c:	d104      	bne.n	8002698 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800268e:	6839      	ldr	r1, [r7, #0]
 8002690:	6878      	ldr	r0, [r7, #4]
 8002692:	f000 f9bc 	bl	8002a0e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8002696:	e01d      	b.n	80026d4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	7bfa      	ldrb	r2, [r7, #15]
 800269c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80026a0:	7bfb      	ldrb	r3, [r7, #15]
 80026a2:	4619      	mov	r1, r3
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	f000 fed3 	bl	8003450 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f000 fa86 	bl	8002bbc <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80026b0:	7bfb      	ldrb	r3, [r7, #15]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d004      	beq.n	80026c0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2202      	movs	r2, #2
 80026ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80026be:	e009      	b.n	80026d4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2201      	movs	r2, #1
 80026c4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80026c8:	e004      	b.n	80026d4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80026ca:	6839      	ldr	r1, [r7, #0]
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f000 f99e 	bl	8002a0e <USBD_CtlError>
  }
}
 80026d2:	bf00      	nop
 80026d4:	bf00      	nop
 80026d6:	3710      	adds	r7, #16
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}

080026dc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b084      	sub	sp, #16
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
 80026e4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80026e6:	2300      	movs	r3, #0
 80026e8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	885b      	ldrh	r3, [r3, #2]
 80026ee:	b2da      	uxtb	r2, r3
 80026f0:	4b4e      	ldr	r3, [pc, #312]	@ (800282c <USBD_SetConfig+0x150>)
 80026f2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80026f4:	4b4d      	ldr	r3, [pc, #308]	@ (800282c <USBD_SetConfig+0x150>)
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d905      	bls.n	8002708 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80026fc:	6839      	ldr	r1, [r7, #0]
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f000 f985 	bl	8002a0e <USBD_CtlError>
    return USBD_FAIL;
 8002704:	2303      	movs	r3, #3
 8002706:	e08c      	b.n	8002822 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800270e:	b2db      	uxtb	r3, r3
 8002710:	2b02      	cmp	r3, #2
 8002712:	d002      	beq.n	800271a <USBD_SetConfig+0x3e>
 8002714:	2b03      	cmp	r3, #3
 8002716:	d029      	beq.n	800276c <USBD_SetConfig+0x90>
 8002718:	e075      	b.n	8002806 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800271a:	4b44      	ldr	r3, [pc, #272]	@ (800282c <USBD_SetConfig+0x150>)
 800271c:	781b      	ldrb	r3, [r3, #0]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d020      	beq.n	8002764 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8002722:	4b42      	ldr	r3, [pc, #264]	@ (800282c <USBD_SetConfig+0x150>)
 8002724:	781b      	ldrb	r3, [r3, #0]
 8002726:	461a      	mov	r2, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800272c:	4b3f      	ldr	r3, [pc, #252]	@ (800282c <USBD_SetConfig+0x150>)
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	4619      	mov	r1, r3
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f7fe ffb8 	bl	80016a8 <USBD_SetClassConfig>
 8002738:	4603      	mov	r3, r0
 800273a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800273c:	7bfb      	ldrb	r3, [r7, #15]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d008      	beq.n	8002754 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8002742:	6839      	ldr	r1, [r7, #0]
 8002744:	6878      	ldr	r0, [r7, #4]
 8002746:	f000 f962 	bl	8002a0e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2202      	movs	r2, #2
 800274e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8002752:	e065      	b.n	8002820 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	f000 fa31 	bl	8002bbc <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2203      	movs	r2, #3
 800275e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8002762:	e05d      	b.n	8002820 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	f000 fa29 	bl	8002bbc <USBD_CtlSendStatus>
      break;
 800276a:	e059      	b.n	8002820 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800276c:	4b2f      	ldr	r3, [pc, #188]	@ (800282c <USBD_SetConfig+0x150>)
 800276e:	781b      	ldrb	r3, [r3, #0]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d112      	bne.n	800279a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2202      	movs	r2, #2
 8002778:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800277c:	4b2b      	ldr	r3, [pc, #172]	@ (800282c <USBD_SetConfig+0x150>)
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	461a      	mov	r2, r3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8002786:	4b29      	ldr	r3, [pc, #164]	@ (800282c <USBD_SetConfig+0x150>)
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	4619      	mov	r1, r3
 800278c:	6878      	ldr	r0, [r7, #4]
 800278e:	f7fe ffa7 	bl	80016e0 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f000 fa12 	bl	8002bbc <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8002798:	e042      	b.n	8002820 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800279a:	4b24      	ldr	r3, [pc, #144]	@ (800282c <USBD_SetConfig+0x150>)
 800279c:	781b      	ldrb	r3, [r3, #0]
 800279e:	461a      	mov	r2, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d02a      	beq.n	80027fe <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	4619      	mov	r1, r3
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f7fe ff95 	bl	80016e0 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80027b6:	4b1d      	ldr	r3, [pc, #116]	@ (800282c <USBD_SetConfig+0x150>)
 80027b8:	781b      	ldrb	r3, [r3, #0]
 80027ba:	461a      	mov	r2, r3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80027c0:	4b1a      	ldr	r3, [pc, #104]	@ (800282c <USBD_SetConfig+0x150>)
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	4619      	mov	r1, r3
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f7fe ff6e 	bl	80016a8 <USBD_SetClassConfig>
 80027cc:	4603      	mov	r3, r0
 80027ce:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80027d0:	7bfb      	ldrb	r3, [r7, #15]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d00f      	beq.n	80027f6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80027d6:	6839      	ldr	r1, [r7, #0]
 80027d8:	6878      	ldr	r0, [r7, #4]
 80027da:	f000 f918 	bl	8002a0e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	4619      	mov	r1, r3
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f7fe ff7a 	bl	80016e0 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2202      	movs	r2, #2
 80027f0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80027f4:	e014      	b.n	8002820 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	f000 f9e0 	bl	8002bbc <USBD_CtlSendStatus>
      break;
 80027fc:	e010      	b.n	8002820 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	f000 f9dc 	bl	8002bbc <USBD_CtlSendStatus>
      break;
 8002804:	e00c      	b.n	8002820 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8002806:	6839      	ldr	r1, [r7, #0]
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	f000 f900 	bl	8002a0e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800280e:	4b07      	ldr	r3, [pc, #28]	@ (800282c <USBD_SetConfig+0x150>)
 8002810:	781b      	ldrb	r3, [r3, #0]
 8002812:	4619      	mov	r1, r3
 8002814:	6878      	ldr	r0, [r7, #4]
 8002816:	f7fe ff63 	bl	80016e0 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800281a:	2303      	movs	r3, #3
 800281c:	73fb      	strb	r3, [r7, #15]
      break;
 800281e:	bf00      	nop
  }

  return ret;
 8002820:	7bfb      	ldrb	r3, [r7, #15]
}
 8002822:	4618      	mov	r0, r3
 8002824:	3710      	adds	r7, #16
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	20002846 	.word	0x20002846

08002830 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b082      	sub	sp, #8
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	88db      	ldrh	r3, [r3, #6]
 800283e:	2b01      	cmp	r3, #1
 8002840:	d004      	beq.n	800284c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8002842:	6839      	ldr	r1, [r7, #0]
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	f000 f8e2 	bl	8002a0e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800284a:	e023      	b.n	8002894 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8002852:	b2db      	uxtb	r3, r3
 8002854:	2b02      	cmp	r3, #2
 8002856:	dc02      	bgt.n	800285e <USBD_GetConfig+0x2e>
 8002858:	2b00      	cmp	r3, #0
 800285a:	dc03      	bgt.n	8002864 <USBD_GetConfig+0x34>
 800285c:	e015      	b.n	800288a <USBD_GetConfig+0x5a>
 800285e:	2b03      	cmp	r3, #3
 8002860:	d00b      	beq.n	800287a <USBD_GetConfig+0x4a>
 8002862:	e012      	b.n	800288a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2200      	movs	r2, #0
 8002868:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	3308      	adds	r3, #8
 800286e:	2201      	movs	r2, #1
 8002870:	4619      	mov	r1, r3
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f000 f948 	bl	8002b08 <USBD_CtlSendData>
        break;
 8002878:	e00c      	b.n	8002894 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	3304      	adds	r3, #4
 800287e:	2201      	movs	r2, #1
 8002880:	4619      	mov	r1, r3
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f000 f940 	bl	8002b08 <USBD_CtlSendData>
        break;
 8002888:	e004      	b.n	8002894 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800288a:	6839      	ldr	r1, [r7, #0]
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	f000 f8be 	bl	8002a0e <USBD_CtlError>
        break;
 8002892:	bf00      	nop
}
 8002894:	bf00      	nop
 8002896:	3708      	adds	r7, #8
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}

0800289c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b082      	sub	sp, #8
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
 80028a4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80028ac:	b2db      	uxtb	r3, r3
 80028ae:	3b01      	subs	r3, #1
 80028b0:	2b02      	cmp	r3, #2
 80028b2:	d81e      	bhi.n	80028f2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	88db      	ldrh	r3, [r3, #6]
 80028b8:	2b02      	cmp	r3, #2
 80028ba:	d004      	beq.n	80028c6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80028bc:	6839      	ldr	r1, [r7, #0]
 80028be:	6878      	ldr	r0, [r7, #4]
 80028c0:	f000 f8a5 	bl	8002a0e <USBD_CtlError>
        break;
 80028c4:	e01a      	b.n	80028fc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2201      	movs	r2, #1
 80028ca:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d005      	beq.n	80028e2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	68db      	ldr	r3, [r3, #12]
 80028da:	f043 0202 	orr.w	r2, r3, #2
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	330c      	adds	r3, #12
 80028e6:	2202      	movs	r2, #2
 80028e8:	4619      	mov	r1, r3
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f000 f90c 	bl	8002b08 <USBD_CtlSendData>
      break;
 80028f0:	e004      	b.n	80028fc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80028f2:	6839      	ldr	r1, [r7, #0]
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f000 f88a 	bl	8002a0e <USBD_CtlError>
      break;
 80028fa:	bf00      	nop
  }
}
 80028fc:	bf00      	nop
 80028fe:	3708      	adds	r7, #8
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}

08002904 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
 800290c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	885b      	ldrh	r3, [r3, #2]
 8002912:	2b01      	cmp	r3, #1
 8002914:	d107      	bne.n	8002926 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2201      	movs	r2, #1
 800291a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f000 f94c 	bl	8002bbc <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8002924:	e013      	b.n	800294e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	885b      	ldrh	r3, [r3, #2]
 800292a:	2b02      	cmp	r3, #2
 800292c:	d10b      	bne.n	8002946 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	889b      	ldrh	r3, [r3, #4]
 8002932:	0a1b      	lsrs	r3, r3, #8
 8002934:	b29b      	uxth	r3, r3
 8002936:	b2da      	uxtb	r2, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f000 f93c 	bl	8002bbc <USBD_CtlSendStatus>
}
 8002944:	e003      	b.n	800294e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8002946:	6839      	ldr	r1, [r7, #0]
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	f000 f860 	bl	8002a0e <USBD_CtlError>
}
 800294e:	bf00      	nop
 8002950:	3708      	adds	r7, #8
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}

08002956 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8002956:	b580      	push	{r7, lr}
 8002958:	b082      	sub	sp, #8
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]
 800295e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8002966:	b2db      	uxtb	r3, r3
 8002968:	3b01      	subs	r3, #1
 800296a:	2b02      	cmp	r3, #2
 800296c:	d80b      	bhi.n	8002986 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	885b      	ldrh	r3, [r3, #2]
 8002972:	2b01      	cmp	r3, #1
 8002974:	d10c      	bne.n	8002990 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2200      	movs	r2, #0
 800297a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f000 f91c 	bl	8002bbc <USBD_CtlSendStatus>
      }
      break;
 8002984:	e004      	b.n	8002990 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8002986:	6839      	ldr	r1, [r7, #0]
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f000 f840 	bl	8002a0e <USBD_CtlError>
      break;
 800298e:	e000      	b.n	8002992 <USBD_ClrFeature+0x3c>
      break;
 8002990:	bf00      	nop
  }
}
 8002992:	bf00      	nop
 8002994:	3708      	adds	r7, #8
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}

0800299a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800299a:	b580      	push	{r7, lr}
 800299c:	b084      	sub	sp, #16
 800299e:	af00      	add	r7, sp, #0
 80029a0:	6078      	str	r0, [r7, #4]
 80029a2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	781a      	ldrb	r2, [r3, #0]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	3301      	adds	r3, #1
 80029b4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	781a      	ldrb	r2, [r3, #0]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	3301      	adds	r3, #1
 80029c2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80029c4:	68f8      	ldr	r0, [r7, #12]
 80029c6:	f7ff fa15 	bl	8001df4 <SWAPBYTE>
 80029ca:	4603      	mov	r3, r0
 80029cc:	461a      	mov	r2, r3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	3301      	adds	r3, #1
 80029d6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	3301      	adds	r3, #1
 80029dc:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80029de:	68f8      	ldr	r0, [r7, #12]
 80029e0:	f7ff fa08 	bl	8001df4 <SWAPBYTE>
 80029e4:	4603      	mov	r3, r0
 80029e6:	461a      	mov	r2, r3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	3301      	adds	r3, #1
 80029f0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	3301      	adds	r3, #1
 80029f6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80029f8:	68f8      	ldr	r0, [r7, #12]
 80029fa:	f7ff f9fb 	bl	8001df4 <SWAPBYTE>
 80029fe:	4603      	mov	r3, r0
 8002a00:	461a      	mov	r2, r3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	80da      	strh	r2, [r3, #6]
}
 8002a06:	bf00      	nop
 8002a08:	3710      	adds	r7, #16
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b082      	sub	sp, #8
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
 8002a16:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8002a18:	2180      	movs	r1, #128	@ 0x80
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f000 fcae 	bl	800337c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8002a20:	2100      	movs	r1, #0
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f000 fcaa 	bl	800337c <USBD_LL_StallEP>
}
 8002a28:	bf00      	nop
 8002a2a:	3708      	adds	r7, #8
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}

08002a30 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b086      	sub	sp, #24
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d042      	beq.n	8002acc <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8002a4a:	6938      	ldr	r0, [r7, #16]
 8002a4c:	f000 f842 	bl	8002ad4 <USBD_GetLen>
 8002a50:	4603      	mov	r3, r0
 8002a52:	3301      	adds	r3, #1
 8002a54:	005b      	lsls	r3, r3, #1
 8002a56:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a5a:	d808      	bhi.n	8002a6e <USBD_GetString+0x3e>
 8002a5c:	6938      	ldr	r0, [r7, #16]
 8002a5e:	f000 f839 	bl	8002ad4 <USBD_GetLen>
 8002a62:	4603      	mov	r3, r0
 8002a64:	3301      	adds	r3, #1
 8002a66:	b29b      	uxth	r3, r3
 8002a68:	005b      	lsls	r3, r3, #1
 8002a6a:	b29a      	uxth	r2, r3
 8002a6c:	e001      	b.n	8002a72 <USBD_GetString+0x42>
 8002a6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8002a76:	7dfb      	ldrb	r3, [r7, #23]
 8002a78:	68ba      	ldr	r2, [r7, #8]
 8002a7a:	4413      	add	r3, r2
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	7812      	ldrb	r2, [r2, #0]
 8002a80:	701a      	strb	r2, [r3, #0]
  idx++;
 8002a82:	7dfb      	ldrb	r3, [r7, #23]
 8002a84:	3301      	adds	r3, #1
 8002a86:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8002a88:	7dfb      	ldrb	r3, [r7, #23]
 8002a8a:	68ba      	ldr	r2, [r7, #8]
 8002a8c:	4413      	add	r3, r2
 8002a8e:	2203      	movs	r2, #3
 8002a90:	701a      	strb	r2, [r3, #0]
  idx++;
 8002a92:	7dfb      	ldrb	r3, [r7, #23]
 8002a94:	3301      	adds	r3, #1
 8002a96:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8002a98:	e013      	b.n	8002ac2 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8002a9a:	7dfb      	ldrb	r3, [r7, #23]
 8002a9c:	68ba      	ldr	r2, [r7, #8]
 8002a9e:	4413      	add	r3, r2
 8002aa0:	693a      	ldr	r2, [r7, #16]
 8002aa2:	7812      	ldrb	r2, [r2, #0]
 8002aa4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	613b      	str	r3, [r7, #16]
    idx++;
 8002aac:	7dfb      	ldrb	r3, [r7, #23]
 8002aae:	3301      	adds	r3, #1
 8002ab0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8002ab2:	7dfb      	ldrb	r3, [r7, #23]
 8002ab4:	68ba      	ldr	r2, [r7, #8]
 8002ab6:	4413      	add	r3, r2
 8002ab8:	2200      	movs	r2, #0
 8002aba:	701a      	strb	r2, [r3, #0]
    idx++;
 8002abc:	7dfb      	ldrb	r3, [r7, #23]
 8002abe:	3301      	adds	r3, #1
 8002ac0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	781b      	ldrb	r3, [r3, #0]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d1e7      	bne.n	8002a9a <USBD_GetString+0x6a>
 8002aca:	e000      	b.n	8002ace <USBD_GetString+0x9e>
    return;
 8002acc:	bf00      	nop
  }
}
 8002ace:	3718      	adds	r7, #24
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}

08002ad4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b085      	sub	sp, #20
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8002adc:	2300      	movs	r3, #0
 8002ade:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8002ae4:	e005      	b.n	8002af2 <USBD_GetLen+0x1e>
  {
    len++;
 8002ae6:	7bfb      	ldrb	r3, [r7, #15]
 8002ae8:	3301      	adds	r3, #1
 8002aea:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	3301      	adds	r3, #1
 8002af0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d1f5      	bne.n	8002ae6 <USBD_GetLen+0x12>
  }

  return len;
 8002afa:	7bfb      	ldrb	r3, [r7, #15]
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	3714      	adds	r7, #20
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr

08002b08 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b084      	sub	sp, #16
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	60f8      	str	r0, [r7, #12]
 8002b10:	60b9      	str	r1, [r7, #8]
 8002b12:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2202      	movs	r2, #2
 8002b18:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	687a      	ldr	r2, [r7, #4]
 8002b26:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	68ba      	ldr	r2, [r7, #8]
 8002b2c:	2100      	movs	r1, #0
 8002b2e:	68f8      	ldr	r0, [r7, #12]
 8002b30:	f000 fcad 	bl	800348e <USBD_LL_Transmit>

  return USBD_OK;
 8002b34:	2300      	movs	r3, #0
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3710      	adds	r7, #16
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}

08002b3e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8002b3e:	b580      	push	{r7, lr}
 8002b40:	b084      	sub	sp, #16
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	60f8      	str	r0, [r7, #12]
 8002b46:	60b9      	str	r1, [r7, #8]
 8002b48:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	68ba      	ldr	r2, [r7, #8]
 8002b4e:	2100      	movs	r1, #0
 8002b50:	68f8      	ldr	r0, [r7, #12]
 8002b52:	f000 fc9c 	bl	800348e <USBD_LL_Transmit>

  return USBD_OK;
 8002b56:	2300      	movs	r3, #0
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3710      	adds	r7, #16
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}

08002b60 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	60f8      	str	r0, [r7, #12]
 8002b68:	60b9      	str	r1, [r7, #8]
 8002b6a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2203      	movs	r2, #3
 8002b70:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	68ba      	ldr	r2, [r7, #8]
 8002b88:	2100      	movs	r1, #0
 8002b8a:	68f8      	ldr	r0, [r7, #12]
 8002b8c:	f000 fca0 	bl	80034d0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8002b90:	2300      	movs	r3, #0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3710      	adds	r7, #16
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}

08002b9a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8002b9a:	b580      	push	{r7, lr}
 8002b9c:	b084      	sub	sp, #16
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	60f8      	str	r0, [r7, #12]
 8002ba2:	60b9      	str	r1, [r7, #8]
 8002ba4:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	68ba      	ldr	r2, [r7, #8]
 8002baa:	2100      	movs	r1, #0
 8002bac:	68f8      	ldr	r0, [r7, #12]
 8002bae:	f000 fc8f 	bl	80034d0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8002bb2:	2300      	movs	r3, #0
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3710      	adds	r7, #16
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2204      	movs	r2, #4
 8002bc8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8002bcc:	2300      	movs	r3, #0
 8002bce:	2200      	movs	r2, #0
 8002bd0:	2100      	movs	r1, #0
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f000 fc5b 	bl	800348e <USBD_LL_Transmit>

  return USBD_OK;
 8002bd8:	2300      	movs	r3, #0
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3708      	adds	r7, #8
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}

08002be2 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8002be2:	b580      	push	{r7, lr}
 8002be4:	b082      	sub	sp, #8
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2205      	movs	r2, #5
 8002bee:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	2100      	movs	r1, #0
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	f000 fc69 	bl	80034d0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8002bfe:	2300      	movs	r3, #0
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	3708      	adds	r7, #8
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	4912      	ldr	r1, [pc, #72]	@ (8002c58 <MX_USB_DEVICE_Init+0x50>)
 8002c10:	4812      	ldr	r0, [pc, #72]	@ (8002c5c <MX_USB_DEVICE_Init+0x54>)
 8002c12:	f7fe fca9 	bl	8001568 <USBD_Init>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d001      	beq.n	8002c20 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8002c1c:	f000 ffb0 	bl	8003b80 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 8002c20:	490f      	ldr	r1, [pc, #60]	@ (8002c60 <MX_USB_DEVICE_Init+0x58>)
 8002c22:	480e      	ldr	r0, [pc, #56]	@ (8002c5c <MX_USB_DEVICE_Init+0x54>)
 8002c24:	f7fe fcd0 	bl	80015c8 <USBD_RegisterClass>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d001      	beq.n	8002c32 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8002c2e:	f000 ffa7 	bl	8003b80 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 8002c32:	490c      	ldr	r1, [pc, #48]	@ (8002c64 <MX_USB_DEVICE_Init+0x5c>)
 8002c34:	4809      	ldr	r0, [pc, #36]	@ (8002c5c <MX_USB_DEVICE_Init+0x54>)
 8002c36:	f7fe fbc7 	bl	80013c8 <USBD_CDC_RegisterInterface>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d001      	beq.n	8002c44 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8002c40:	f000 ff9e 	bl	8003b80 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 8002c44:	4805      	ldr	r0, [pc, #20]	@ (8002c5c <MX_USB_DEVICE_Init+0x54>)
 8002c46:	f7fe fcf5 	bl	8001634 <USBD_Start>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d001      	beq.n	8002c54 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8002c50:	f000 ff96 	bl	8003b80 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8002c54:	bf00      	nop
 8002c56:	bd80      	pop	{r7, pc}
 8002c58:	200000a0 	.word	0x200000a0
 8002c5c:	20002848 	.word	0x20002848
 8002c60:	2000000c 	.word	0x2000000c
 8002c64:	2000008c 	.word	0x2000008c

08002c68 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	4905      	ldr	r1, [pc, #20]	@ (8002c84 <CDC_Init_HS+0x1c>)
 8002c70:	4805      	ldr	r0, [pc, #20]	@ (8002c88 <CDC_Init_HS+0x20>)
 8002c72:	f7fe fbc3 	bl	80013fc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 8002c76:	4905      	ldr	r1, [pc, #20]	@ (8002c8c <CDC_Init_HS+0x24>)
 8002c78:	4803      	ldr	r0, [pc, #12]	@ (8002c88 <CDC_Init_HS+0x20>)
 8002c7a:	f7fe fbe1 	bl	8001440 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8002c7e:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	20003324 	.word	0x20003324
 8002c88:	20002848 	.word	0x20002848
 8002c8c:	20002b24 	.word	0x20002b24

08002c90 <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 8002c90:	b480      	push	{r7}
 8002c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 8002c94:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr

08002ca0 <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	6039      	str	r1, [r7, #0]
 8002caa:	71fb      	strb	r3, [r7, #7]
 8002cac:	4613      	mov	r3, r2
 8002cae:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 8002cb0:	79fb      	ldrb	r3, [r7, #7]
 8002cb2:	2b23      	cmp	r3, #35	@ 0x23
 8002cb4:	d84a      	bhi.n	8002d4c <CDC_Control_HS+0xac>
 8002cb6:	a201      	add	r2, pc, #4	@ (adr r2, 8002cbc <CDC_Control_HS+0x1c>)
 8002cb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cbc:	08002d4d 	.word	0x08002d4d
 8002cc0:	08002d4d 	.word	0x08002d4d
 8002cc4:	08002d4d 	.word	0x08002d4d
 8002cc8:	08002d4d 	.word	0x08002d4d
 8002ccc:	08002d4d 	.word	0x08002d4d
 8002cd0:	08002d4d 	.word	0x08002d4d
 8002cd4:	08002d4d 	.word	0x08002d4d
 8002cd8:	08002d4d 	.word	0x08002d4d
 8002cdc:	08002d4d 	.word	0x08002d4d
 8002ce0:	08002d4d 	.word	0x08002d4d
 8002ce4:	08002d4d 	.word	0x08002d4d
 8002ce8:	08002d4d 	.word	0x08002d4d
 8002cec:	08002d4d 	.word	0x08002d4d
 8002cf0:	08002d4d 	.word	0x08002d4d
 8002cf4:	08002d4d 	.word	0x08002d4d
 8002cf8:	08002d4d 	.word	0x08002d4d
 8002cfc:	08002d4d 	.word	0x08002d4d
 8002d00:	08002d4d 	.word	0x08002d4d
 8002d04:	08002d4d 	.word	0x08002d4d
 8002d08:	08002d4d 	.word	0x08002d4d
 8002d0c:	08002d4d 	.word	0x08002d4d
 8002d10:	08002d4d 	.word	0x08002d4d
 8002d14:	08002d4d 	.word	0x08002d4d
 8002d18:	08002d4d 	.word	0x08002d4d
 8002d1c:	08002d4d 	.word	0x08002d4d
 8002d20:	08002d4d 	.word	0x08002d4d
 8002d24:	08002d4d 	.word	0x08002d4d
 8002d28:	08002d4d 	.word	0x08002d4d
 8002d2c:	08002d4d 	.word	0x08002d4d
 8002d30:	08002d4d 	.word	0x08002d4d
 8002d34:	08002d4d 	.word	0x08002d4d
 8002d38:	08002d4d 	.word	0x08002d4d
 8002d3c:	08002d4d 	.word	0x08002d4d
 8002d40:	08002d4d 	.word	0x08002d4d
 8002d44:	08002d4d 	.word	0x08002d4d
 8002d48:	08002d4d 	.word	0x08002d4d
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 8002d4c:	bf00      	nop
  }

  return (USBD_OK);
 8002d4e:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	370c      	adds	r7, #12
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr

08002d5c <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
	//USB_RXCallback(Buf, Len);

	USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 8002d66:	6879      	ldr	r1, [r7, #4]
 8002d68:	4805      	ldr	r0, [pc, #20]	@ (8002d80 <CDC_Receive_HS+0x24>)
 8002d6a:	f7fe fb69 	bl	8001440 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 8002d6e:	4804      	ldr	r0, [pc, #16]	@ (8002d80 <CDC_Receive_HS+0x24>)
 8002d70:	f7fe fbc4 	bl	80014fc <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8002d74:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	3708      	adds	r7, #8
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	20002848 	.word	0x20002848

08002d84 <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b084      	sub	sp, #16
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
 8002d8c:	460b      	mov	r3, r1
 8002d8e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8002d90:	2300      	movs	r3, #0
 8002d92:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 8002d94:	4b0d      	ldr	r3, [pc, #52]	@ (8002dcc <CDC_Transmit_HS+0x48>)
 8002d96:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8002d9a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d001      	beq.n	8002daa <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e00b      	b.n	8002dc2 <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 8002daa:	887b      	ldrh	r3, [r7, #2]
 8002dac:	461a      	mov	r2, r3
 8002dae:	6879      	ldr	r1, [r7, #4]
 8002db0:	4806      	ldr	r0, [pc, #24]	@ (8002dcc <CDC_Transmit_HS+0x48>)
 8002db2:	f7fe fb23 	bl	80013fc <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 8002db6:	4805      	ldr	r0, [pc, #20]	@ (8002dcc <CDC_Transmit_HS+0x48>)
 8002db8:	f7fe fb60 	bl	800147c <USBD_CDC_TransmitPacket>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 12 */
  return result;
 8002dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3710      	adds	r7, #16
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	bf00      	nop
 8002dcc:	20002848 	.word	0x20002848

08002dd0 <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b087      	sub	sp, #28
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	60f8      	str	r0, [r7, #12]
 8002dd8:	60b9      	str	r1, [r7, #8]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8002dde:	2300      	movs	r3, #0
 8002de0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 8002de2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	371c      	adds	r7, #28
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr
	...

08002df4 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	6039      	str	r1, [r7, #0]
 8002dfe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	2212      	movs	r2, #18
 8002e04:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 8002e06:	4b03      	ldr	r3, [pc, #12]	@ (8002e14 <USBD_HS_DeviceDescriptor+0x20>)
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	370c      	adds	r7, #12
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e12:	4770      	bx	lr
 8002e14:	200000c0 	.word	0x200000c0

08002e18 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	4603      	mov	r3, r0
 8002e20:	6039      	str	r1, [r7, #0]
 8002e22:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	2204      	movs	r2, #4
 8002e28:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8002e2a:	4b03      	ldr	r3, [pc, #12]	@ (8002e38 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	370c      	adds	r7, #12
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr
 8002e38:	200000e0 	.word	0x200000e0

08002e3c <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	4603      	mov	r3, r0
 8002e44:	6039      	str	r1, [r7, #0]
 8002e46:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8002e48:	79fb      	ldrb	r3, [r7, #7]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d105      	bne.n	8002e5a <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8002e4e:	683a      	ldr	r2, [r7, #0]
 8002e50:	4907      	ldr	r1, [pc, #28]	@ (8002e70 <USBD_HS_ProductStrDescriptor+0x34>)
 8002e52:	4808      	ldr	r0, [pc, #32]	@ (8002e74 <USBD_HS_ProductStrDescriptor+0x38>)
 8002e54:	f7ff fdec 	bl	8002a30 <USBD_GetString>
 8002e58:	e004      	b.n	8002e64 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8002e5a:	683a      	ldr	r2, [r7, #0]
 8002e5c:	4904      	ldr	r1, [pc, #16]	@ (8002e70 <USBD_HS_ProductStrDescriptor+0x34>)
 8002e5e:	4805      	ldr	r0, [pc, #20]	@ (8002e74 <USBD_HS_ProductStrDescriptor+0x38>)
 8002e60:	f7ff fde6 	bl	8002a30 <USBD_GetString>
  }
  return USBD_StrDesc;
 8002e64:	4b02      	ldr	r3, [pc, #8]	@ (8002e70 <USBD_HS_ProductStrDescriptor+0x34>)
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	3708      	adds	r7, #8
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	20003b24 	.word	0x20003b24
 8002e74:	0800bf58 	.word	0x0800bf58

08002e78 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	4603      	mov	r3, r0
 8002e80:	6039      	str	r1, [r7, #0]
 8002e82:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8002e84:	683a      	ldr	r2, [r7, #0]
 8002e86:	4904      	ldr	r1, [pc, #16]	@ (8002e98 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 8002e88:	4804      	ldr	r0, [pc, #16]	@ (8002e9c <USBD_HS_ManufacturerStrDescriptor+0x24>)
 8002e8a:	f7ff fdd1 	bl	8002a30 <USBD_GetString>
  return USBD_StrDesc;
 8002e8e:	4b02      	ldr	r3, [pc, #8]	@ (8002e98 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3708      	adds	r7, #8
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	20003b24 	.word	0x20003b24
 8002e9c:	0800bf70 	.word	0x0800bf70

08002ea0 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b082      	sub	sp, #8
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	6039      	str	r1, [r7, #0]
 8002eaa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	221a      	movs	r2, #26
 8002eb0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8002eb2:	f000 f855 	bl	8002f60 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8002eb6:	4b02      	ldr	r3, [pc, #8]	@ (8002ec0 <USBD_HS_SerialStrDescriptor+0x20>)
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3708      	adds	r7, #8
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	200000e4 	.word	0x200000e4

08002ec4 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	4603      	mov	r3, r0
 8002ecc:	6039      	str	r1, [r7, #0]
 8002ece:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8002ed0:	79fb      	ldrb	r3, [r7, #7]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d105      	bne.n	8002ee2 <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8002ed6:	683a      	ldr	r2, [r7, #0]
 8002ed8:	4907      	ldr	r1, [pc, #28]	@ (8002ef8 <USBD_HS_ConfigStrDescriptor+0x34>)
 8002eda:	4808      	ldr	r0, [pc, #32]	@ (8002efc <USBD_HS_ConfigStrDescriptor+0x38>)
 8002edc:	f7ff fda8 	bl	8002a30 <USBD_GetString>
 8002ee0:	e004      	b.n	8002eec <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8002ee2:	683a      	ldr	r2, [r7, #0]
 8002ee4:	4904      	ldr	r1, [pc, #16]	@ (8002ef8 <USBD_HS_ConfigStrDescriptor+0x34>)
 8002ee6:	4805      	ldr	r0, [pc, #20]	@ (8002efc <USBD_HS_ConfigStrDescriptor+0x38>)
 8002ee8:	f7ff fda2 	bl	8002a30 <USBD_GetString>
  }
  return USBD_StrDesc;
 8002eec:	4b02      	ldr	r3, [pc, #8]	@ (8002ef8 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3708      	adds	r7, #8
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	20003b24 	.word	0x20003b24
 8002efc:	0800bf7c 	.word	0x0800bf7c

08002f00 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	4603      	mov	r3, r0
 8002f08:	6039      	str	r1, [r7, #0]
 8002f0a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8002f0c:	79fb      	ldrb	r3, [r7, #7]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d105      	bne.n	8002f1e <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8002f12:	683a      	ldr	r2, [r7, #0]
 8002f14:	4907      	ldr	r1, [pc, #28]	@ (8002f34 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8002f16:	4808      	ldr	r0, [pc, #32]	@ (8002f38 <USBD_HS_InterfaceStrDescriptor+0x38>)
 8002f18:	f7ff fd8a 	bl	8002a30 <USBD_GetString>
 8002f1c:	e004      	b.n	8002f28 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8002f1e:	683a      	ldr	r2, [r7, #0]
 8002f20:	4904      	ldr	r1, [pc, #16]	@ (8002f34 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8002f22:	4805      	ldr	r0, [pc, #20]	@ (8002f38 <USBD_HS_InterfaceStrDescriptor+0x38>)
 8002f24:	f7ff fd84 	bl	8002a30 <USBD_GetString>
  }
  return USBD_StrDesc;
 8002f28:	4b02      	ldr	r3, [pc, #8]	@ (8002f34 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3708      	adds	r7, #8
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	20003b24 	.word	0x20003b24
 8002f38:	0800bf88 	.word	0x0800bf88

08002f3c <USBD_HS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b083      	sub	sp, #12
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	4603      	mov	r3, r0
 8002f44:	6039      	str	r1, [r7, #0]
 8002f46:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_BOSDesc);
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	220c      	movs	r2, #12
 8002f4c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_HS_BOSDesc;
 8002f4e:	4b03      	ldr	r3, [pc, #12]	@ (8002f5c <USBD_HS_USR_BOSDescriptor+0x20>)
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	370c      	adds	r7, #12
 8002f54:	46bd      	mov	sp, r7
 8002f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5a:	4770      	bx	lr
 8002f5c:	200000d4 	.word	0x200000d4

08002f60 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b084      	sub	sp, #16
 8002f64:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8002f66:	4b0f      	ldr	r3, [pc, #60]	@ (8002fa4 <Get_SerialNum+0x44>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8002f6c:	4b0e      	ldr	r3, [pc, #56]	@ (8002fa8 <Get_SerialNum+0x48>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8002f72:	4b0e      	ldr	r3, [pc, #56]	@ (8002fac <Get_SerialNum+0x4c>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8002f78:	68fa      	ldr	r2, [r7, #12]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	4413      	add	r3, r2
 8002f7e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d009      	beq.n	8002f9a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8002f86:	2208      	movs	r2, #8
 8002f88:	4909      	ldr	r1, [pc, #36]	@ (8002fb0 <Get_SerialNum+0x50>)
 8002f8a:	68f8      	ldr	r0, [r7, #12]
 8002f8c:	f000 f814 	bl	8002fb8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8002f90:	2204      	movs	r2, #4
 8002f92:	4908      	ldr	r1, [pc, #32]	@ (8002fb4 <Get_SerialNum+0x54>)
 8002f94:	68b8      	ldr	r0, [r7, #8]
 8002f96:	f000 f80f 	bl	8002fb8 <IntToUnicode>
  }
}
 8002f9a:	bf00      	nop
 8002f9c:	3710      	adds	r7, #16
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	0bfa0700 	.word	0x0bfa0700
 8002fa8:	0bfa0704 	.word	0x0bfa0704
 8002fac:	0bfa0708 	.word	0x0bfa0708
 8002fb0:	200000e6 	.word	0x200000e6
 8002fb4:	200000f6 	.word	0x200000f6

08002fb8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b087      	sub	sp, #28
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	60f8      	str	r0, [r7, #12]
 8002fc0:	60b9      	str	r1, [r7, #8]
 8002fc2:	4613      	mov	r3, r2
 8002fc4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8002fca:	2300      	movs	r3, #0
 8002fcc:	75fb      	strb	r3, [r7, #23]
 8002fce:	e027      	b.n	8003020 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	0f1b      	lsrs	r3, r3, #28
 8002fd4:	2b09      	cmp	r3, #9
 8002fd6:	d80b      	bhi.n	8002ff0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	0f1b      	lsrs	r3, r3, #28
 8002fdc:	b2da      	uxtb	r2, r3
 8002fde:	7dfb      	ldrb	r3, [r7, #23]
 8002fe0:	005b      	lsls	r3, r3, #1
 8002fe2:	4619      	mov	r1, r3
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	440b      	add	r3, r1
 8002fe8:	3230      	adds	r2, #48	@ 0x30
 8002fea:	b2d2      	uxtb	r2, r2
 8002fec:	701a      	strb	r2, [r3, #0]
 8002fee:	e00a      	b.n	8003006 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	0f1b      	lsrs	r3, r3, #28
 8002ff4:	b2da      	uxtb	r2, r3
 8002ff6:	7dfb      	ldrb	r3, [r7, #23]
 8002ff8:	005b      	lsls	r3, r3, #1
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	440b      	add	r3, r1
 8003000:	3237      	adds	r2, #55	@ 0x37
 8003002:	b2d2      	uxtb	r2, r2
 8003004:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	011b      	lsls	r3, r3, #4
 800300a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800300c:	7dfb      	ldrb	r3, [r7, #23]
 800300e:	005b      	lsls	r3, r3, #1
 8003010:	3301      	adds	r3, #1
 8003012:	68ba      	ldr	r2, [r7, #8]
 8003014:	4413      	add	r3, r2
 8003016:	2200      	movs	r2, #0
 8003018:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800301a:	7dfb      	ldrb	r3, [r7, #23]
 800301c:	3301      	adds	r3, #1
 800301e:	75fb      	strb	r3, [r7, #23]
 8003020:	7dfa      	ldrb	r2, [r7, #23]
 8003022:	79fb      	ldrb	r3, [r7, #7]
 8003024:	429a      	cmp	r2, r3
 8003026:	d3d3      	bcc.n	8002fd0 <IntToUnicode+0x18>
  }
}
 8003028:	bf00      	nop
 800302a:	bf00      	nop
 800302c:	371c      	adds	r7, #28
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr

08003036 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003036:	b580      	push	{r7, lr}
 8003038:	b082      	sub	sp, #8
 800303a:	af00      	add	r7, sp, #0
 800303c:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800304a:	4619      	mov	r1, r3
 800304c:	4610      	mov	r0, r2
 800304e:	f7fe fb61 	bl	8001714 <USBD_LL_SetupStage>
}
 8003052:	bf00      	nop
 8003054:	3708      	adds	r7, #8
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}

0800305a <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800305a:	b580      	push	{r7, lr}
 800305c:	b082      	sub	sp, #8
 800305e:	af00      	add	r7, sp, #0
 8003060:	6078      	str	r0, [r7, #4]
 8003062:	460b      	mov	r3, r1
 8003064:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800306c:	78fa      	ldrb	r2, [r7, #3]
 800306e:	6879      	ldr	r1, [r7, #4]
 8003070:	4613      	mov	r3, r2
 8003072:	00db      	lsls	r3, r3, #3
 8003074:	4413      	add	r3, r2
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	440b      	add	r3, r1
 800307a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	78fb      	ldrb	r3, [r7, #3]
 8003082:	4619      	mov	r1, r3
 8003084:	f7fe fb9b 	bl	80017be <USBD_LL_DataOutStage>
}
 8003088:	bf00      	nop
 800308a:	3708      	adds	r7, #8
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}

08003090 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
 8003098:	460b      	mov	r3, r1
 800309a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80030a2:	78fa      	ldrb	r2, [r7, #3]
 80030a4:	6879      	ldr	r1, [r7, #4]
 80030a6:	4613      	mov	r3, r2
 80030a8:	00db      	lsls	r3, r3, #3
 80030aa:	4413      	add	r3, r2
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	440b      	add	r3, r1
 80030b0:	3320      	adds	r3, #32
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	78fb      	ldrb	r3, [r7, #3]
 80030b6:	4619      	mov	r1, r3
 80030b8:	f7fe fc34 	bl	8001924 <USBD_LL_DataInStage>
}
 80030bc:	bf00      	nop
 80030be:	3708      	adds	r7, #8
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}

080030c4 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7fe fd6e 	bl	8001bb4 <USBD_LL_SOF>
}
 80030d8:	bf00      	nop
 80030da:	3708      	adds	r7, #8
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}

080030e0 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b084      	sub	sp, #16
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80030e8:	2301      	movs	r3, #1
 80030ea:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	79db      	ldrb	r3, [r3, #7]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d102      	bne.n	80030fa <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80030f4:	2300      	movs	r3, #0
 80030f6:	73fb      	strb	r3, [r7, #15]
 80030f8:	e008      	b.n	800310c <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	79db      	ldrb	r3, [r3, #7]
 80030fe:	2b02      	cmp	r3, #2
 8003100:	d102      	bne.n	8003108 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8003102:	2301      	movs	r3, #1
 8003104:	73fb      	strb	r3, [r7, #15]
 8003106:	e001      	b.n	800310c <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8003108:	f000 fd3a 	bl	8003b80 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003112:	7bfa      	ldrb	r2, [r7, #15]
 8003114:	4611      	mov	r1, r2
 8003116:	4618      	mov	r0, r3
 8003118:	f7fe fd08 	bl	8001b2c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003122:	4618      	mov	r0, r3
 8003124:	f7fe fcb0 	bl	8001a88 <USBD_LL_Reset>
}
 8003128:	bf00      	nop
 800312a:	3710      	adds	r7, #16
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}

08003130 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b082      	sub	sp, #8
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800313e:	4618      	mov	r0, r3
 8003140:	f7fe fd04 	bl	8001b4c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	687a      	ldr	r2, [r7, #4]
 8003150:	6812      	ldr	r2, [r2, #0]
 8003152:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8003156:	f043 0301 	orr.w	r3, r3, #1
 800315a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	7adb      	ldrb	r3, [r3, #11]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d005      	beq.n	8003170 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8003164:	4b04      	ldr	r3, [pc, #16]	@ (8003178 <HAL_PCD_SuspendCallback+0x48>)
 8003166:	691b      	ldr	r3, [r3, #16]
 8003168:	4a03      	ldr	r2, [pc, #12]	@ (8003178 <HAL_PCD_SuspendCallback+0x48>)
 800316a:	f043 0306 	orr.w	r3, r3, #6
 800316e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8003170:	bf00      	nop
 8003172:	3708      	adds	r7, #8
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}
 8003178:	e000ed00 	.word	0xe000ed00

0800317c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b082      	sub	sp, #8
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800318a:	4618      	mov	r0, r3
 800318c:	f7fe fcfa 	bl	8001b84 <USBD_LL_Resume>
}
 8003190:	bf00      	nop
 8003192:	3708      	adds	r7, #8
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}

08003198 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
 80031a0:	460b      	mov	r3, r1
 80031a2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80031aa:	78fa      	ldrb	r2, [r7, #3]
 80031ac:	4611      	mov	r1, r2
 80031ae:	4618      	mov	r0, r3
 80031b0:	f7fe fd52 	bl	8001c58 <USBD_LL_IsoOUTIncomplete>
}
 80031b4:	bf00      	nop
 80031b6:	3708      	adds	r7, #8
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}

080031bc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b082      	sub	sp, #8
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	460b      	mov	r3, r1
 80031c6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80031ce:	78fa      	ldrb	r2, [r7, #3]
 80031d0:	4611      	mov	r1, r2
 80031d2:	4618      	mov	r0, r3
 80031d4:	f7fe fd0e 	bl	8001bf4 <USBD_LL_IsoINIncomplete>
}
 80031d8:	bf00      	nop
 80031da:	3708      	adds	r7, #8
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}

080031e0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b082      	sub	sp, #8
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80031ee:	4618      	mov	r0, r3
 80031f0:	f7fe fd64 	bl	8001cbc <USBD_LL_DevConnected>
}
 80031f4:	bf00      	nop
 80031f6:	3708      	adds	r7, #8
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}

080031fc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b082      	sub	sp, #8
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800320a:	4618      	mov	r0, r3
 800320c:	f7fe fd61 	bl	8001cd2 <USBD_LL_DevDisconnected>
}
 8003210:	bf00      	nop
 8003212:	3708      	adds	r7, #8
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}

08003218 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	781b      	ldrb	r3, [r3, #0]
 8003224:	2b01      	cmp	r3, #1
 8003226:	d140      	bne.n	80032aa <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 8003228:	4a22      	ldr	r2, [pc, #136]	@ (80032b4 <USBD_LL_Init+0x9c>)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	4a20      	ldr	r2, [pc, #128]	@ (80032b4 <USBD_LL_Init+0x9c>)
 8003234:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance 					= USB_OTG_HS;
 8003238:	4b1e      	ldr	r3, [pc, #120]	@ (80032b4 <USBD_LL_Init+0x9c>)
 800323a:	4a1f      	ldr	r2, [pc, #124]	@ (80032b8 <USBD_LL_Init+0xa0>)
 800323c:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints 		= 8;
 800323e:	4b1d      	ldr	r3, [pc, #116]	@ (80032b4 <USBD_LL_Init+0x9c>)
 8003240:	2208      	movs	r2, #8
 8003242:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed 				= PCD_SPEED_HIGH;
 8003244:	4b1b      	ldr	r3, [pc, #108]	@ (80032b4 <USBD_LL_Init+0x9c>)
 8003246:	2200      	movs	r2, #0
 8003248:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable 			= DISABLE;
 800324a:	4b1a      	ldr	r3, [pc, #104]	@ (80032b4 <USBD_LL_Init+0x9c>)
 800324c:	2200      	movs	r2, #0
 800324e:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface 			= USB_OTG_HS_EMBEDDED_PHY;
 8003250:	4b18      	ldr	r3, [pc, #96]	@ (80032b4 <USBD_LL_Init+0x9c>)
 8003252:	2203      	movs	r2, #3
 8003254:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable 			= DISABLE;
 8003256:	4b17      	ldr	r3, [pc, #92]	@ (80032b4 <USBD_LL_Init+0x9c>)
 8003258:	2200      	movs	r2, #0
 800325a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable 	= DISABLE;
 800325c:	4b15      	ldr	r3, [pc, #84]	@ (80032b4 <USBD_LL_Init+0x9c>)
 800325e:	2200      	movs	r2, #0
 8003260:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable 			= DISABLE;
 8003262:	4b14      	ldr	r3, [pc, #80]	@ (80032b4 <USBD_LL_Init+0x9c>)
 8003264:	2200      	movs	r2, #0
 8003266:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable 	= DISABLE;
 8003268:	4b12      	ldr	r3, [pc, #72]	@ (80032b4 <USBD_LL_Init+0x9c>)
 800326a:	2200      	movs	r2, #0
 800326c:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 	= DISABLE;
 800326e:	4b11      	ldr	r3, [pc, #68]	@ (80032b4 <USBD_LL_Init+0x9c>)
 8003270:	2200      	movs	r2, #0
 8003272:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus 	= DISABLE;
 8003274:	4b0f      	ldr	r3, [pc, #60]	@ (80032b4 <USBD_LL_Init+0x9c>)
 8003276:	2200      	movs	r2, #0
 8003278:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) 		!= HAL_OK)
 800327a:	480e      	ldr	r0, [pc, #56]	@ (80032b4 <USBD_LL_Init+0x9c>)
 800327c:	f002 fb05 	bl	800588a <HAL_PCD_Init>
 8003280:	4603      	mov	r3, r0
 8003282:	2b00      	cmp	r3, #0
 8003284:	d001      	beq.n	800328a <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8003286:	f000 fc7b 	bl	8003b80 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_HS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 800328a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800328e:	4809      	ldr	r0, [pc, #36]	@ (80032b4 <USBD_LL_Init+0x9c>)
 8003290:	f003 fd61 	bl	8006d56 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 8003294:	2280      	movs	r2, #128	@ 0x80
 8003296:	2100      	movs	r1, #0
 8003298:	4806      	ldr	r0, [pc, #24]	@ (80032b4 <USBD_LL_Init+0x9c>)
 800329a:	f003 fd15 	bl	8006cc8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 800329e:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 80032a2:	2101      	movs	r1, #1
 80032a4:	4803      	ldr	r0, [pc, #12]	@ (80032b4 <USBD_LL_Init+0x9c>)
 80032a6:	f003 fd0f 	bl	8006cc8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80032aa:	2300      	movs	r3, #0
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	3708      	adds	r7, #8
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	20004014 	.word	0x20004014
 80032b8:	42040000 	.word	0x42040000

080032bc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b084      	sub	sp, #16
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80032c4:	2300      	movs	r3, #0
 80032c6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80032c8:	2300      	movs	r3, #0
 80032ca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80032d2:	4618      	mov	r0, r3
 80032d4:	f002 fbe5 	bl	8005aa2 <HAL_PCD_Start>
 80032d8:	4603      	mov	r3, r0
 80032da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80032dc:	7bfb      	ldrb	r3, [r7, #15]
 80032de:	4618      	mov	r0, r3
 80032e0:	f000 f990 	bl	8003604 <USBD_Get_USB_Status>
 80032e4:	4603      	mov	r3, r0
 80032e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80032e8:	7bbb      	ldrb	r3, [r7, #14]
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3710      	adds	r7, #16
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}

080032f2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80032f2:	b580      	push	{r7, lr}
 80032f4:	b084      	sub	sp, #16
 80032f6:	af00      	add	r7, sp, #0
 80032f8:	6078      	str	r0, [r7, #4]
 80032fa:	4608      	mov	r0, r1
 80032fc:	4611      	mov	r1, r2
 80032fe:	461a      	mov	r2, r3
 8003300:	4603      	mov	r3, r0
 8003302:	70fb      	strb	r3, [r7, #3]
 8003304:	460b      	mov	r3, r1
 8003306:	70bb      	strb	r3, [r7, #2]
 8003308:	4613      	mov	r3, r2
 800330a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800330c:	2300      	movs	r3, #0
 800330e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003310:	2300      	movs	r3, #0
 8003312:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800331a:	78bb      	ldrb	r3, [r7, #2]
 800331c:	883a      	ldrh	r2, [r7, #0]
 800331e:	78f9      	ldrb	r1, [r7, #3]
 8003320:	f003 f8ed 	bl	80064fe <HAL_PCD_EP_Open>
 8003324:	4603      	mov	r3, r0
 8003326:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003328:	7bfb      	ldrb	r3, [r7, #15]
 800332a:	4618      	mov	r0, r3
 800332c:	f000 f96a 	bl	8003604 <USBD_Get_USB_Status>
 8003330:	4603      	mov	r3, r0
 8003332:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003334:	7bbb      	ldrb	r3, [r7, #14]
}
 8003336:	4618      	mov	r0, r3
 8003338:	3710      	adds	r7, #16
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}

0800333e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800333e:	b580      	push	{r7, lr}
 8003340:	b084      	sub	sp, #16
 8003342:	af00      	add	r7, sp, #0
 8003344:	6078      	str	r0, [r7, #4]
 8003346:	460b      	mov	r3, r1
 8003348:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800334a:	2300      	movs	r3, #0
 800334c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800334e:	2300      	movs	r3, #0
 8003350:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003358:	78fa      	ldrb	r2, [r7, #3]
 800335a:	4611      	mov	r1, r2
 800335c:	4618      	mov	r0, r3
 800335e:	f003 f938 	bl	80065d2 <HAL_PCD_EP_Close>
 8003362:	4603      	mov	r3, r0
 8003364:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003366:	7bfb      	ldrb	r3, [r7, #15]
 8003368:	4618      	mov	r0, r3
 800336a:	f000 f94b 	bl	8003604 <USBD_Get_USB_Status>
 800336e:	4603      	mov	r3, r0
 8003370:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003372:	7bbb      	ldrb	r3, [r7, #14]
}
 8003374:	4618      	mov	r0, r3
 8003376:	3710      	adds	r7, #16
 8003378:	46bd      	mov	sp, r7
 800337a:	bd80      	pop	{r7, pc}

0800337c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b084      	sub	sp, #16
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
 8003384:	460b      	mov	r3, r1
 8003386:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003388:	2300      	movs	r3, #0
 800338a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800338c:	2300      	movs	r3, #0
 800338e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003396:	78fa      	ldrb	r2, [r7, #3]
 8003398:	4611      	mov	r1, r2
 800339a:	4618      	mov	r0, r3
 800339c:	f003 f9f0 	bl	8006780 <HAL_PCD_EP_SetStall>
 80033a0:	4603      	mov	r3, r0
 80033a2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80033a4:	7bfb      	ldrb	r3, [r7, #15]
 80033a6:	4618      	mov	r0, r3
 80033a8:	f000 f92c 	bl	8003604 <USBD_Get_USB_Status>
 80033ac:	4603      	mov	r3, r0
 80033ae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80033b0:	7bbb      	ldrb	r3, [r7, #14]
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3710      	adds	r7, #16
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}

080033ba <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80033ba:	b580      	push	{r7, lr}
 80033bc:	b084      	sub	sp, #16
 80033be:	af00      	add	r7, sp, #0
 80033c0:	6078      	str	r0, [r7, #4]
 80033c2:	460b      	mov	r3, r1
 80033c4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80033c6:	2300      	movs	r3, #0
 80033c8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80033ca:	2300      	movs	r3, #0
 80033cc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80033d4:	78fa      	ldrb	r2, [r7, #3]
 80033d6:	4611      	mov	r1, r2
 80033d8:	4618      	mov	r0, r3
 80033da:	f003 fa34 	bl	8006846 <HAL_PCD_EP_ClrStall>
 80033de:	4603      	mov	r3, r0
 80033e0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80033e2:	7bfb      	ldrb	r3, [r7, #15]
 80033e4:	4618      	mov	r0, r3
 80033e6:	f000 f90d 	bl	8003604 <USBD_Get_USB_Status>
 80033ea:	4603      	mov	r3, r0
 80033ec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80033ee:	7bbb      	ldrb	r3, [r7, #14]
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3710      	adds	r7, #16
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}

080033f8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b085      	sub	sp, #20
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	460b      	mov	r3, r1
 8003402:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800340a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800340c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003410:	2b00      	cmp	r3, #0
 8003412:	da0b      	bge.n	800342c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8003414:	78fb      	ldrb	r3, [r7, #3]
 8003416:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800341a:	68f9      	ldr	r1, [r7, #12]
 800341c:	4613      	mov	r3, r2
 800341e:	00db      	lsls	r3, r3, #3
 8003420:	4413      	add	r3, r2
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	440b      	add	r3, r1
 8003426:	3316      	adds	r3, #22
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	e00b      	b.n	8003444 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800342c:	78fb      	ldrb	r3, [r7, #3]
 800342e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003432:	68f9      	ldr	r1, [r7, #12]
 8003434:	4613      	mov	r3, r2
 8003436:	00db      	lsls	r3, r3, #3
 8003438:	4413      	add	r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	440b      	add	r3, r1
 800343e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8003442:	781b      	ldrb	r3, [r3, #0]
  }
}
 8003444:	4618      	mov	r0, r3
 8003446:	3714      	adds	r7, #20
 8003448:	46bd      	mov	sp, r7
 800344a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344e:	4770      	bx	lr

08003450 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b084      	sub	sp, #16
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
 8003458:	460b      	mov	r3, r1
 800345a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800345c:	2300      	movs	r3, #0
 800345e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003460:	2300      	movs	r3, #0
 8003462:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800346a:	78fa      	ldrb	r2, [r7, #3]
 800346c:	4611      	mov	r1, r2
 800346e:	4618      	mov	r0, r3
 8003470:	f003 f821 	bl	80064b6 <HAL_PCD_SetAddress>
 8003474:	4603      	mov	r3, r0
 8003476:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003478:	7bfb      	ldrb	r3, [r7, #15]
 800347a:	4618      	mov	r0, r3
 800347c:	f000 f8c2 	bl	8003604 <USBD_Get_USB_Status>
 8003480:	4603      	mov	r3, r0
 8003482:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003484:	7bbb      	ldrb	r3, [r7, #14]
}
 8003486:	4618      	mov	r0, r3
 8003488:	3710      	adds	r7, #16
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}

0800348e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800348e:	b580      	push	{r7, lr}
 8003490:	b086      	sub	sp, #24
 8003492:	af00      	add	r7, sp, #0
 8003494:	60f8      	str	r0, [r7, #12]
 8003496:	607a      	str	r2, [r7, #4]
 8003498:	603b      	str	r3, [r7, #0]
 800349a:	460b      	mov	r3, r1
 800349c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800349e:	2300      	movs	r3, #0
 80034a0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80034a2:	2300      	movs	r3, #0
 80034a4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80034ac:	7af9      	ldrb	r1, [r7, #11]
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	687a      	ldr	r2, [r7, #4]
 80034b2:	f003 f92b 	bl	800670c <HAL_PCD_EP_Transmit>
 80034b6:	4603      	mov	r3, r0
 80034b8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80034ba:	7dfb      	ldrb	r3, [r7, #23]
 80034bc:	4618      	mov	r0, r3
 80034be:	f000 f8a1 	bl	8003604 <USBD_Get_USB_Status>
 80034c2:	4603      	mov	r3, r0
 80034c4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80034c6:	7dbb      	ldrb	r3, [r7, #22]
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3718      	adds	r7, #24
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}

080034d0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b086      	sub	sp, #24
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	60f8      	str	r0, [r7, #12]
 80034d8:	607a      	str	r2, [r7, #4]
 80034da:	603b      	str	r3, [r7, #0]
 80034dc:	460b      	mov	r3, r1
 80034de:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80034e0:	2300      	movs	r3, #0
 80034e2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80034e4:	2300      	movs	r3, #0
 80034e6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80034ee:	7af9      	ldrb	r1, [r7, #11]
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	f003 f8b7 	bl	8006666 <HAL_PCD_EP_Receive>
 80034f8:	4603      	mov	r3, r0
 80034fa:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80034fc:	7dfb      	ldrb	r3, [r7, #23]
 80034fe:	4618      	mov	r0, r3
 8003500:	f000 f880 	bl	8003604 <USBD_Get_USB_Status>
 8003504:	4603      	mov	r3, r0
 8003506:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8003508:	7dbb      	ldrb	r3, [r7, #22]
}
 800350a:	4618      	mov	r0, r3
 800350c:	3718      	adds	r7, #24
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}

08003512 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003512:	b580      	push	{r7, lr}
 8003514:	b082      	sub	sp, #8
 8003516:	af00      	add	r7, sp, #0
 8003518:	6078      	str	r0, [r7, #4]
 800351a:	460b      	mov	r3, r1
 800351c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003524:	78fa      	ldrb	r2, [r7, #3]
 8003526:	4611      	mov	r1, r2
 8003528:	4618      	mov	r0, r3
 800352a:	f003 f8d7 	bl	80066dc <HAL_PCD_EP_GetRxCount>
 800352e:	4603      	mov	r3, r0
}
 8003530:	4618      	mov	r0, r3
 8003532:	3708      	adds	r7, #8
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}

08003538 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b082      	sub	sp, #8
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
 8003540:	460b      	mov	r3, r1
 8003542:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8003544:	78fb      	ldrb	r3, [r7, #3]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d002      	beq.n	8003550 <HAL_PCDEx_LPM_Callback+0x18>
 800354a:	2b01      	cmp	r3, #1
 800354c:	d01f      	beq.n	800358e <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800354e:	e03b      	b.n	80035c8 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	7adb      	ldrb	r3, [r3, #11]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d007      	beq.n	8003568 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClock_Config();
 8003558:	f000 f8aa 	bl	80036b0 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800355c:	4b1c      	ldr	r3, [pc, #112]	@ (80035d0 <HAL_PCDEx_LPM_Callback+0x98>)
 800355e:	691b      	ldr	r3, [r3, #16]
 8003560:	4a1b      	ldr	r2, [pc, #108]	@ (80035d0 <HAL_PCDEx_LPM_Callback+0x98>)
 8003562:	f023 0306 	bic.w	r3, r3, #6
 8003566:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	687a      	ldr	r2, [r7, #4]
 8003574:	6812      	ldr	r2, [r2, #0]
 8003576:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800357a:	f023 0301 	bic.w	r3, r3, #1
 800357e:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003586:	4618      	mov	r0, r3
 8003588:	f7fe fafc 	bl	8001b84 <USBD_LL_Resume>
    break;
 800358c:	e01c      	b.n	80035c8 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	6812      	ldr	r2, [r2, #0]
 800359c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80035a0:	f043 0301 	orr.w	r3, r3, #1
 80035a4:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80035ac:	4618      	mov	r0, r3
 80035ae:	f7fe facd 	bl	8001b4c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	7adb      	ldrb	r3, [r3, #11]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d005      	beq.n	80035c6 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80035ba:	4b05      	ldr	r3, [pc, #20]	@ (80035d0 <HAL_PCDEx_LPM_Callback+0x98>)
 80035bc:	691b      	ldr	r3, [r3, #16]
 80035be:	4a04      	ldr	r2, [pc, #16]	@ (80035d0 <HAL_PCDEx_LPM_Callback+0x98>)
 80035c0:	f043 0306 	orr.w	r3, r3, #6
 80035c4:	6113      	str	r3, [r2, #16]
    break;
 80035c6:	bf00      	nop
}
 80035c8:	bf00      	nop
 80035ca:	3708      	adds	r7, #8
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	e000ed00 	.word	0xe000ed00

080035d4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80035dc:	4b03      	ldr	r3, [pc, #12]	@ (80035ec <USBD_static_malloc+0x18>)
}
 80035de:	4618      	mov	r0, r3
 80035e0:	370c      	adds	r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr
 80035ea:	bf00      	nop
 80035ec:	20003d24 	.word	0x20003d24

080035f0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b083      	sub	sp, #12
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]

}
 80035f8:	bf00      	nop
 80035fa:	370c      	adds	r7, #12
 80035fc:	46bd      	mov	sp, r7
 80035fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003602:	4770      	bx	lr

08003604 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8003604:	b480      	push	{r7}
 8003606:	b085      	sub	sp, #20
 8003608:	af00      	add	r7, sp, #0
 800360a:	4603      	mov	r3, r0
 800360c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800360e:	2300      	movs	r3, #0
 8003610:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8003612:	79fb      	ldrb	r3, [r7, #7]
 8003614:	2b03      	cmp	r3, #3
 8003616:	d817      	bhi.n	8003648 <USBD_Get_USB_Status+0x44>
 8003618:	a201      	add	r2, pc, #4	@ (adr r2, 8003620 <USBD_Get_USB_Status+0x1c>)
 800361a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800361e:	bf00      	nop
 8003620:	08003631 	.word	0x08003631
 8003624:	08003637 	.word	0x08003637
 8003628:	0800363d 	.word	0x0800363d
 800362c:	08003643 	.word	0x08003643
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8003630:	2300      	movs	r3, #0
 8003632:	73fb      	strb	r3, [r7, #15]
    break;
 8003634:	e00b      	b.n	800364e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8003636:	2303      	movs	r3, #3
 8003638:	73fb      	strb	r3, [r7, #15]
    break;
 800363a:	e008      	b.n	800364e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800363c:	2301      	movs	r3, #1
 800363e:	73fb      	strb	r3, [r7, #15]
    break;
 8003640:	e005      	b.n	800364e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8003642:	2303      	movs	r3, #3
 8003644:	73fb      	strb	r3, [r7, #15]
    break;
 8003646:	e002      	b.n	800364e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8003648:	2303      	movs	r3, #3
 800364a:	73fb      	strb	r3, [r7, #15]
    break;
 800364c:	bf00      	nop
  }
  return usb_status;
 800364e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003650:	4618      	mov	r0, r3
 8003652:	3714      	adds	r7, #20
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr

0800365c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003660:	f000 fcec 	bl	800403c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003664:	f000 f824 	bl	80036b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003668:	f000 f9c2 	bl	80039f0 <MX_GPIO_Init>
  MX_I2C1_Init();
 800366c:	f000 f88e 	bl	800378c <MX_I2C1_Init>
  MX_TIM3_Init();
 8003670:	f000 f94e 	bl	8003910 <MX_TIM3_Init>
  MX_RTC_Init();
 8003674:	f000 f8ca 	bl	800380c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  AT24C32_Initialization(&at24c32, &hi2c1);
 8003678:	4909      	ldr	r1, [pc, #36]	@ (80036a0 <main+0x44>)
 800367a:	480a      	ldr	r0, [pc, #40]	@ (80036a4 <main+0x48>)
 800367c:	f7fc fe08 	bl	8000290 <AT24C32_Initialization>

  if(HAL_GPIO_ReadPin(USB_CABLE_GPIO_Port, USB_CABLE_Pin) == GPIO_PIN_SET)
 8003680:	2102      	movs	r1, #2
 8003682:	4809      	ldr	r0, [pc, #36]	@ (80036a8 <main+0x4c>)
 8003684:	f001 f9a8 	bl	80049d8 <HAL_GPIO_ReadPin>
 8003688:	4603      	mov	r3, r0
 800368a:	2b01      	cmp	r3, #1
 800368c:	d101      	bne.n	8003692 <main+0x36>
  {
	  MX_USB_DEVICE_Init();
 800368e:	f7ff fabb 	bl	8002c08 <MX_USB_DEVICE_Init>
  }

  Bootloader_Init(&bootloaderCTX);
 8003692:	4806      	ldr	r0, [pc, #24]	@ (80036ac <main+0x50>)
 8003694:	f7fc ff7a 	bl	800058c <Bootloader_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  Bootloader_Task(&bootloaderCTX);
 8003698:	4804      	ldr	r0, [pc, #16]	@ (80036ac <main+0x50>)
 800369a:	f7fc ffb9 	bl	8000610 <Bootloader_Task>
 800369e:	e7fb      	b.n	8003698 <main+0x3c>
 80036a0:	20003f44 	.word	0x20003f44
 80036a4:	200044f8 	.word	0x200044f8
 80036a8:	42020400 	.word	0x42020400
 80036ac:	20004500 	.word	0x20004500

080036b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b09e      	sub	sp, #120	@ 0x78
 80036b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80036b6:	f107 0318 	add.w	r3, r7, #24
 80036ba:	2260      	movs	r2, #96	@ 0x60
 80036bc:	2100      	movs	r1, #0
 80036be:	4618      	mov	r0, r3
 80036c0:	f008 fc04 	bl	800becc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80036c4:	463b      	mov	r3, r7
 80036c6:	2200      	movs	r2, #0
 80036c8:	601a      	str	r2, [r3, #0]
 80036ca:	605a      	str	r2, [r3, #4]
 80036cc:	609a      	str	r2, [r3, #8]
 80036ce:	60da      	str	r2, [r3, #12]
 80036d0:	611a      	str	r2, [r3, #16]
 80036d2:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80036d4:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 80036d8:	f003 fb82 	bl	8006de0 <HAL_PWREx_ControlVoltageScaling>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d001      	beq.n	80036e6 <SystemClock_Config+0x36>
  {
    Error_Handler();
 80036e2:	f000 fa4d 	bl	8003b80 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80036e6:	f003 fb6b 	bl	8006dc0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80036ea:	4b27      	ldr	r3, [pc, #156]	@ (8003788 <SystemClock_Config+0xd8>)
 80036ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80036f0:	4a25      	ldr	r2, [pc, #148]	@ (8003788 <SystemClock_Config+0xd8>)
 80036f2:	f023 0318 	bic.w	r3, r3, #24
 80036f6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE
 80036fa:	2315      	movs	r3, #21
 80036fc:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80036fe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003702:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003704:	2381      	movs	r3, #129	@ 0x81
 8003706:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003708:	2301      	movs	r3, #1
 800370a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800370c:	2310      	movs	r3, #16
 800370e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 8003710:	2300      	movs	r3, #0
 8003712:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003714:	2302      	movs	r3, #2
 8003716:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8003718:	2301      	movs	r3, #1
 800371a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 800371c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003720:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8003722:	2303      	movs	r3, #3
 8003724:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 10;
 8003726:	230a      	movs	r3, #10
 8003728:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 800372a:	2302      	movs	r3, #2
 800372c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800372e:	2302      	movs	r3, #2
 8003730:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 1;
 8003732:	2301      	movs	r3, #1
 8003734:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 8003736:	230c      	movs	r3, #12
 8003738:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800373a:	2300      	movs	r3, #0
 800373c:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800373e:	f107 0318 	add.w	r3, r7, #24
 8003742:	4618      	mov	r0, r3
 8003744:	f003 fc06 	bl	8006f54 <HAL_RCC_OscConfig>
 8003748:	4603      	mov	r3, r0
 800374a:	2b00      	cmp	r3, #0
 800374c:	d001      	beq.n	8003752 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800374e:	f000 fa17 	bl	8003b80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003752:	231f      	movs	r3, #31
 8003754:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003756:	2303      	movs	r3, #3
 8003758:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800375a:	2300      	movs	r3, #0
 800375c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800375e:	2300      	movs	r3, #0
 8003760:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003762:	2300      	movs	r3, #0
 8003764:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8003766:	2300      	movs	r3, #0
 8003768:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800376a:	463b      	mov	r3, r7
 800376c:	2104      	movs	r1, #4
 800376e:	4618      	mov	r0, r3
 8003770:	f004 facc 	bl	8007d0c <HAL_RCC_ClockConfig>
 8003774:	4603      	mov	r3, r0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d001      	beq.n	800377e <SystemClock_Config+0xce>
  {
    Error_Handler();
 800377a:	f000 fa01 	bl	8003b80 <Error_Handler>
  }
}
 800377e:	bf00      	nop
 8003780:	3778      	adds	r7, #120	@ 0x78
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	46020c00 	.word	0x46020c00

0800378c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003790:	4b1b      	ldr	r3, [pc, #108]	@ (8003800 <MX_I2C1_Init+0x74>)
 8003792:	4a1c      	ldr	r2, [pc, #112]	@ (8003804 <MX_I2C1_Init+0x78>)
 8003794:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30909DEC;
 8003796:	4b1a      	ldr	r3, [pc, #104]	@ (8003800 <MX_I2C1_Init+0x74>)
 8003798:	4a1b      	ldr	r2, [pc, #108]	@ (8003808 <MX_I2C1_Init+0x7c>)
 800379a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800379c:	4b18      	ldr	r3, [pc, #96]	@ (8003800 <MX_I2C1_Init+0x74>)
 800379e:	2200      	movs	r2, #0
 80037a0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80037a2:	4b17      	ldr	r3, [pc, #92]	@ (8003800 <MX_I2C1_Init+0x74>)
 80037a4:	2201      	movs	r2, #1
 80037a6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80037a8:	4b15      	ldr	r3, [pc, #84]	@ (8003800 <MX_I2C1_Init+0x74>)
 80037aa:	2200      	movs	r2, #0
 80037ac:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80037ae:	4b14      	ldr	r3, [pc, #80]	@ (8003800 <MX_I2C1_Init+0x74>)
 80037b0:	2200      	movs	r2, #0
 80037b2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80037b4:	4b12      	ldr	r3, [pc, #72]	@ (8003800 <MX_I2C1_Init+0x74>)
 80037b6:	2200      	movs	r2, #0
 80037b8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80037ba:	4b11      	ldr	r3, [pc, #68]	@ (8003800 <MX_I2C1_Init+0x74>)
 80037bc:	2200      	movs	r2, #0
 80037be:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80037c0:	4b0f      	ldr	r3, [pc, #60]	@ (8003800 <MX_I2C1_Init+0x74>)
 80037c2:	2200      	movs	r2, #0
 80037c4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80037c6:	480e      	ldr	r0, [pc, #56]	@ (8003800 <MX_I2C1_Init+0x74>)
 80037c8:	f001 f936 	bl	8004a38 <HAL_I2C_Init>
 80037cc:	4603      	mov	r3, r0
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d001      	beq.n	80037d6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80037d2:	f000 f9d5 	bl	8003b80 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80037d6:	2100      	movs	r1, #0
 80037d8:	4809      	ldr	r0, [pc, #36]	@ (8003800 <MX_I2C1_Init+0x74>)
 80037da:	f001 ffbf 	bl	800575c <HAL_I2CEx_ConfigAnalogFilter>
 80037de:	4603      	mov	r3, r0
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d001      	beq.n	80037e8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80037e4:	f000 f9cc 	bl	8003b80 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80037e8:	2100      	movs	r1, #0
 80037ea:	4805      	ldr	r0, [pc, #20]	@ (8003800 <MX_I2C1_Init+0x74>)
 80037ec:	f002 f801 	bl	80057f2 <HAL_I2CEx_ConfigDigitalFilter>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d001      	beq.n	80037fa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80037f6:	f000 f9c3 	bl	8003b80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80037fa:	bf00      	nop
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	20003f44 	.word	0x20003f44
 8003804:	40005400 	.word	0x40005400
 8003808:	30909dec 	.word	0x30909dec

0800380c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b08e      	sub	sp, #56	@ 0x38
 8003810:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_PrivilegeStateTypeDef privilegeState = {0};
 8003812:	f107 031c 	add.w	r3, r7, #28
 8003816:	2200      	movs	r2, #0
 8003818:	601a      	str	r2, [r3, #0]
 800381a:	605a      	str	r2, [r3, #4]
 800381c:	609a      	str	r2, [r3, #8]
 800381e:	60da      	str	r2, [r3, #12]
 8003820:	611a      	str	r2, [r3, #16]
 8003822:	615a      	str	r2, [r3, #20]
 8003824:	619a      	str	r2, [r3, #24]
  RTC_TimeTypeDef sTime = {0};
 8003826:	f107 0308 	add.w	r3, r7, #8
 800382a:	2200      	movs	r2, #0
 800382c:	601a      	str	r2, [r3, #0]
 800382e:	605a      	str	r2, [r3, #4]
 8003830:	609a      	str	r2, [r3, #8]
 8003832:	60da      	str	r2, [r3, #12]
 8003834:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8003836:	2300      	movs	r3, #0
 8003838:	607b      	str	r3, [r7, #4]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800383a:	4b33      	ldr	r3, [pc, #204]	@ (8003908 <MX_RTC_Init+0xfc>)
 800383c:	4a33      	ldr	r2, [pc, #204]	@ (800390c <MX_RTC_Init+0x100>)
 800383e:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003840:	4b31      	ldr	r3, [pc, #196]	@ (8003908 <MX_RTC_Init+0xfc>)
 8003842:	2200      	movs	r2, #0
 8003844:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003846:	4b30      	ldr	r3, [pc, #192]	@ (8003908 <MX_RTC_Init+0xfc>)
 8003848:	227f      	movs	r2, #127	@ 0x7f
 800384a:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800384c:	4b2e      	ldr	r3, [pc, #184]	@ (8003908 <MX_RTC_Init+0xfc>)
 800384e:	22ff      	movs	r2, #255	@ 0xff
 8003850:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003852:	4b2d      	ldr	r3, [pc, #180]	@ (8003908 <MX_RTC_Init+0xfc>)
 8003854:	2200      	movs	r2, #0
 8003856:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8003858:	4b2b      	ldr	r3, [pc, #172]	@ (8003908 <MX_RTC_Init+0xfc>)
 800385a:	2200      	movs	r2, #0
 800385c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800385e:	4b2a      	ldr	r3, [pc, #168]	@ (8003908 <MX_RTC_Init+0xfc>)
 8003860:	2200      	movs	r2, #0
 8003862:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003864:	4b28      	ldr	r3, [pc, #160]	@ (8003908 <MX_RTC_Init+0xfc>)
 8003866:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800386a:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800386c:	4b26      	ldr	r3, [pc, #152]	@ (8003908 <MX_RTC_Init+0xfc>)
 800386e:	2200      	movs	r2, #0
 8003870:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 8003872:	4b25      	ldr	r3, [pc, #148]	@ (8003908 <MX_RTC_Init+0xfc>)
 8003874:	2200      	movs	r2, #0
 8003876:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003878:	4823      	ldr	r0, [pc, #140]	@ (8003908 <MX_RTC_Init+0xfc>)
 800387a:	f005 fdc7 	bl	800940c <HAL_RTC_Init>
 800387e:	4603      	mov	r3, r0
 8003880:	2b00      	cmp	r3, #0
 8003882:	d001      	beq.n	8003888 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8003884:	f000 f97c 	bl	8003b80 <Error_Handler>
  }
  privilegeState.rtcPrivilegeFull = RTC_PRIVILEGE_FULL_NO;
 8003888:	2300      	movs	r3, #0
 800388a:	61fb      	str	r3, [r7, #28]
  privilegeState.backupRegisterPrivZone = RTC_PRIVILEGE_BKUP_ZONE_NONE;
 800388c:	2300      	movs	r3, #0
 800388e:	62bb      	str	r3, [r7, #40]	@ 0x28
  privilegeState.backupRegisterStartZone2 = RTC_BKP_DR0;
 8003890:	2300      	movs	r3, #0
 8003892:	62fb      	str	r3, [r7, #44]	@ 0x2c
  privilegeState.backupRegisterStartZone3 = RTC_BKP_DR0;
 8003894:	2300      	movs	r3, #0
 8003896:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTCEx_PrivilegeModeSet(&hrtc, &privilegeState) != HAL_OK)
 8003898:	f107 031c 	add.w	r3, r7, #28
 800389c:	4619      	mov	r1, r3
 800389e:	481a      	ldr	r0, [pc, #104]	@ (8003908 <MX_RTC_Init+0xfc>)
 80038a0:	f006 f85c 	bl	800995c <HAL_RTCEx_PrivilegeModeSet>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d001      	beq.n	80038ae <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80038aa:	f000 f969 	bl	8003b80 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80038ae:	2300      	movs	r3, #0
 80038b0:	723b      	strb	r3, [r7, #8]
  sTime.Minutes = 0x0;
 80038b2:	2300      	movs	r3, #0
 80038b4:	727b      	strb	r3, [r7, #9]
  sTime.Seconds = 0x0;
 80038b6:	2300      	movs	r3, #0
 80038b8:	72bb      	strb	r3, [r7, #10]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80038ba:	2300      	movs	r3, #0
 80038bc:	617b      	str	r3, [r7, #20]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80038be:	2300      	movs	r3, #0
 80038c0:	61bb      	str	r3, [r7, #24]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80038c2:	f107 0308 	add.w	r3, r7, #8
 80038c6:	2201      	movs	r2, #1
 80038c8:	4619      	mov	r1, r3
 80038ca:	480f      	ldr	r0, [pc, #60]	@ (8003908 <MX_RTC_Init+0xfc>)
 80038cc:	f005 fe2a 	bl	8009524 <HAL_RTC_SetTime>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d001      	beq.n	80038da <MX_RTC_Init+0xce>
  {
    Error_Handler();
 80038d6:	f000 f953 	bl	8003b80 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80038da:	2301      	movs	r3, #1
 80038dc:	713b      	strb	r3, [r7, #4]
  sDate.Month = RTC_MONTH_JANUARY;
 80038de:	2301      	movs	r3, #1
 80038e0:	717b      	strb	r3, [r7, #5]
  sDate.Date = 0x1;
 80038e2:	2301      	movs	r3, #1
 80038e4:	71bb      	strb	r3, [r7, #6]
  sDate.Year = 0x0;
 80038e6:	2300      	movs	r3, #0
 80038e8:	71fb      	strb	r3, [r7, #7]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80038ea:	1d3b      	adds	r3, r7, #4
 80038ec:	2201      	movs	r2, #1
 80038ee:	4619      	mov	r1, r3
 80038f0:	4805      	ldr	r0, [pc, #20]	@ (8003908 <MX_RTC_Init+0xfc>)
 80038f2:	f005 feb3 	bl	800965c <HAL_RTC_SetDate>
 80038f6:	4603      	mov	r3, r0
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d001      	beq.n	8003900 <MX_RTC_Init+0xf4>
  {
    Error_Handler();
 80038fc:	f000 f940 	bl	8003b80 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003900:	bf00      	nop
 8003902:	3738      	adds	r7, #56	@ 0x38
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}
 8003908:	20003f98 	.word	0x20003f98
 800390c:	46007800 	.word	0x46007800

08003910 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b08a      	sub	sp, #40	@ 0x28
 8003914:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003916:	f107 031c 	add.w	r3, r7, #28
 800391a:	2200      	movs	r2, #0
 800391c:	601a      	str	r2, [r3, #0]
 800391e:	605a      	str	r2, [r3, #4]
 8003920:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003922:	463b      	mov	r3, r7
 8003924:	2200      	movs	r2, #0
 8003926:	601a      	str	r2, [r3, #0]
 8003928:	605a      	str	r2, [r3, #4]
 800392a:	609a      	str	r2, [r3, #8]
 800392c:	60da      	str	r2, [r3, #12]
 800392e:	611a      	str	r2, [r3, #16]
 8003930:	615a      	str	r2, [r3, #20]
 8003932:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003934:	4b2c      	ldr	r3, [pc, #176]	@ (80039e8 <MX_TIM3_Init+0xd8>)
 8003936:	4a2d      	ldr	r2, [pc, #180]	@ (80039ec <MX_TIM3_Init+0xdc>)
 8003938:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800393a:	4b2b      	ldr	r3, [pc, #172]	@ (80039e8 <MX_TIM3_Init+0xd8>)
 800393c:	2200      	movs	r2, #0
 800393e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003940:	4b29      	ldr	r3, [pc, #164]	@ (80039e8 <MX_TIM3_Init+0xd8>)
 8003942:	2200      	movs	r2, #0
 8003944:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 255;
 8003946:	4b28      	ldr	r3, [pc, #160]	@ (80039e8 <MX_TIM3_Init+0xd8>)
 8003948:	22ff      	movs	r2, #255	@ 0xff
 800394a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800394c:	4b26      	ldr	r3, [pc, #152]	@ (80039e8 <MX_TIM3_Init+0xd8>)
 800394e:	2200      	movs	r2, #0
 8003950:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003952:	4b25      	ldr	r3, [pc, #148]	@ (80039e8 <MX_TIM3_Init+0xd8>)
 8003954:	2200      	movs	r2, #0
 8003956:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003958:	4823      	ldr	r0, [pc, #140]	@ (80039e8 <MX_TIM3_Init+0xd8>)
 800395a:	f006 f82d 	bl	80099b8 <HAL_TIM_PWM_Init>
 800395e:	4603      	mov	r3, r0
 8003960:	2b00      	cmp	r3, #0
 8003962:	d001      	beq.n	8003968 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8003964:	f000 f90c 	bl	8003b80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003968:	2300      	movs	r3, #0
 800396a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800396c:	2300      	movs	r3, #0
 800396e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003970:	f107 031c 	add.w	r3, r7, #28
 8003974:	4619      	mov	r1, r3
 8003976:	481c      	ldr	r0, [pc, #112]	@ (80039e8 <MX_TIM3_Init+0xd8>)
 8003978:	f006 fe68 	bl	800a64c <HAL_TIMEx_MasterConfigSynchronization>
 800397c:	4603      	mov	r3, r0
 800397e:	2b00      	cmp	r3, #0
 8003980:	d001      	beq.n	8003986 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8003982:	f000 f8fd 	bl	8003b80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003986:	2360      	movs	r3, #96	@ 0x60
 8003988:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800398a:	2300      	movs	r3, #0
 800398c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800398e:	2300      	movs	r3, #0
 8003990:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003992:	2300      	movs	r3, #0
 8003994:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003996:	463b      	mov	r3, r7
 8003998:	2200      	movs	r2, #0
 800399a:	4619      	mov	r1, r3
 800399c:	4812      	ldr	r0, [pc, #72]	@ (80039e8 <MX_TIM3_Init+0xd8>)
 800399e:	f006 f863 	bl	8009a68 <HAL_TIM_PWM_ConfigChannel>
 80039a2:	4603      	mov	r3, r0
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d001      	beq.n	80039ac <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80039a8:	f000 f8ea 	bl	8003b80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80039ac:	463b      	mov	r3, r7
 80039ae:	2204      	movs	r2, #4
 80039b0:	4619      	mov	r1, r3
 80039b2:	480d      	ldr	r0, [pc, #52]	@ (80039e8 <MX_TIM3_Init+0xd8>)
 80039b4:	f006 f858 	bl	8009a68 <HAL_TIM_PWM_ConfigChannel>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d001      	beq.n	80039c2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80039be:	f000 f8df 	bl	8003b80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80039c2:	463b      	mov	r3, r7
 80039c4:	2208      	movs	r2, #8
 80039c6:	4619      	mov	r1, r3
 80039c8:	4807      	ldr	r0, [pc, #28]	@ (80039e8 <MX_TIM3_Init+0xd8>)
 80039ca:	f006 f84d 	bl	8009a68 <HAL_TIM_PWM_ConfigChannel>
 80039ce:	4603      	mov	r3, r0
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d001      	beq.n	80039d8 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 80039d4:	f000 f8d4 	bl	8003b80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80039d8:	4803      	ldr	r0, [pc, #12]	@ (80039e8 <MX_TIM3_Init+0xd8>)
 80039da:	f000 f9c9 	bl	8003d70 <HAL_TIM_MspPostInit>

}
 80039de:	bf00      	nop
 80039e0:	3728      	adds	r7, #40	@ 0x28
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}
 80039e6:	bf00      	nop
 80039e8:	20003fc8 	.word	0x20003fc8
 80039ec:	40000400 	.word	0x40000400

080039f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b08c      	sub	sp, #48	@ 0x30
 80039f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039f6:	f107 031c 	add.w	r3, r7, #28
 80039fa:	2200      	movs	r2, #0
 80039fc:	601a      	str	r2, [r3, #0]
 80039fe:	605a      	str	r2, [r3, #4]
 8003a00:	609a      	str	r2, [r3, #8]
 8003a02:	60da      	str	r2, [r3, #12]
 8003a04:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003a06:	4b5a      	ldr	r3, [pc, #360]	@ (8003b70 <MX_GPIO_Init+0x180>)
 8003a08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a0c:	4a58      	ldr	r2, [pc, #352]	@ (8003b70 <MX_GPIO_Init+0x180>)
 8003a0e:	f043 0310 	orr.w	r3, r3, #16
 8003a12:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003a16:	4b56      	ldr	r3, [pc, #344]	@ (8003b70 <MX_GPIO_Init+0x180>)
 8003a18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a1c:	f003 0310 	and.w	r3, r3, #16
 8003a20:	61bb      	str	r3, [r7, #24]
 8003a22:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a24:	4b52      	ldr	r3, [pc, #328]	@ (8003b70 <MX_GPIO_Init+0x180>)
 8003a26:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a2a:	4a51      	ldr	r2, [pc, #324]	@ (8003b70 <MX_GPIO_Init+0x180>)
 8003a2c:	f043 0304 	orr.w	r3, r3, #4
 8003a30:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003a34:	4b4e      	ldr	r3, [pc, #312]	@ (8003b70 <MX_GPIO_Init+0x180>)
 8003a36:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a3a:	f003 0304 	and.w	r3, r3, #4
 8003a3e:	617b      	str	r3, [r7, #20]
 8003a40:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003a42:	4b4b      	ldr	r3, [pc, #300]	@ (8003b70 <MX_GPIO_Init+0x180>)
 8003a44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a48:	4a49      	ldr	r2, [pc, #292]	@ (8003b70 <MX_GPIO_Init+0x180>)
 8003a4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a4e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003a52:	4b47      	ldr	r3, [pc, #284]	@ (8003b70 <MX_GPIO_Init+0x180>)
 8003a54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a5c:	613b      	str	r3, [r7, #16]
 8003a5e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a60:	4b43      	ldr	r3, [pc, #268]	@ (8003b70 <MX_GPIO_Init+0x180>)
 8003a62:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a66:	4a42      	ldr	r2, [pc, #264]	@ (8003b70 <MX_GPIO_Init+0x180>)
 8003a68:	f043 0302 	orr.w	r3, r3, #2
 8003a6c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003a70:	4b3f      	ldr	r3, [pc, #252]	@ (8003b70 <MX_GPIO_Init+0x180>)
 8003a72:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a76:	f003 0302 	and.w	r3, r3, #2
 8003a7a:	60fb      	str	r3, [r7, #12]
 8003a7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a7e:	4b3c      	ldr	r3, [pc, #240]	@ (8003b70 <MX_GPIO_Init+0x180>)
 8003a80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a84:	4a3a      	ldr	r2, [pc, #232]	@ (8003b70 <MX_GPIO_Init+0x180>)
 8003a86:	f043 0308 	orr.w	r3, r3, #8
 8003a8a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003a8e:	4b38      	ldr	r3, [pc, #224]	@ (8003b70 <MX_GPIO_Init+0x180>)
 8003a90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a94:	f003 0308 	and.w	r3, r3, #8
 8003a98:	60bb      	str	r3, [r7, #8]
 8003a9a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a9c:	4b34      	ldr	r3, [pc, #208]	@ (8003b70 <MX_GPIO_Init+0x180>)
 8003a9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003aa2:	4a33      	ldr	r2, [pc, #204]	@ (8003b70 <MX_GPIO_Init+0x180>)
 8003aa4:	f043 0301 	orr.w	r3, r3, #1
 8003aa8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003aac:	4b30      	ldr	r3, [pc, #192]	@ (8003b70 <MX_GPIO_Init+0x180>)
 8003aae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ab2:	f003 0301 	and.w	r3, r3, #1
 8003ab6:	607b      	str	r3, [r7, #4]
 8003ab8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, EEPROM_A2_Pin|MCU_EEPROM_WP_Pin|SYSTEM_SHUTDOWN_Pin, GPIO_PIN_RESET);
 8003aba:	2200      	movs	r2, #0
 8003abc:	f240 210a 	movw	r1, #522	@ 0x20a
 8003ac0:	482c      	ldr	r0, [pc, #176]	@ (8003b74 <MX_GPIO_Init+0x184>)
 8003ac2:	f000 ffa1 	bl	8004a08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IMU_CS_Pin|IMU_VCC_ENABLE_Pin, GPIO_PIN_RESET);
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	f44f 4120 	mov.w	r1, #40960	@ 0xa000
 8003acc:	482a      	ldr	r0, [pc, #168]	@ (8003b78 <MX_GPIO_Init+0x188>)
 8003ace:	f000 ff9b 	bl	8004a08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_EEPROM_VCC_ENABLE_GPIO_Port, MCU_EEPROM_VCC_ENABLE_Pin, GPIO_PIN_RESET);
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003ad8:	4828      	ldr	r0, [pc, #160]	@ (8003b7c <MX_GPIO_Init+0x18c>)
 8003ada:	f000 ff95 	bl	8004a08 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EEPROM_A2_Pin MCU_EEPROM_WP_Pin SYSTEM_SHUTDOWN_Pin */
  GPIO_InitStruct.Pin = EEPROM_A2_Pin|MCU_EEPROM_WP_Pin|SYSTEM_SHUTDOWN_Pin;
 8003ade:	f240 230a 	movw	r3, #522	@ 0x20a
 8003ae2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ae8:	2300      	movs	r3, #0
 8003aea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003aec:	2300      	movs	r3, #0
 8003aee:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003af0:	f107 031c 	add.w	r3, r7, #28
 8003af4:	4619      	mov	r1, r3
 8003af6:	481f      	ldr	r0, [pc, #124]	@ (8003b74 <MX_GPIO_Init+0x184>)
 8003af8:	f000 fd8e 	bl	8004618 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_CABLE_Pin */
  GPIO_InitStruct.Pin = USB_CABLE_Pin;
 8003afc:	2302      	movs	r3, #2
 8003afe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b00:	2300      	movs	r3, #0
 8003b02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b04:	2300      	movs	r3, #0
 8003b06:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_CABLE_GPIO_Port, &GPIO_InitStruct);
 8003b08:	f107 031c 	add.w	r3, r7, #28
 8003b0c:	4619      	mov	r1, r3
 8003b0e:	481a      	ldr	r0, [pc, #104]	@ (8003b78 <MX_GPIO_Init+0x188>)
 8003b10:	f000 fd82 	bl	8004618 <HAL_GPIO_Init>

  /*Configure GPIO pin : MCU_PUSH_BUTTON_Pin */
  GPIO_InitStruct.Pin = MCU_PUSH_BUTTON_Pin;
 8003b14:	2380      	movs	r3, #128	@ 0x80
 8003b16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MCU_PUSH_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8003b20:	f107 031c 	add.w	r3, r7, #28
 8003b24:	4619      	mov	r1, r3
 8003b26:	4813      	ldr	r0, [pc, #76]	@ (8003b74 <MX_GPIO_Init+0x184>)
 8003b28:	f000 fd76 	bl	8004618 <HAL_GPIO_Init>

  /*Configure GPIO pins : IMU_CS_Pin IMU_VCC_ENABLE_Pin */
  GPIO_InitStruct.Pin = IMU_CS_Pin|IMU_VCC_ENABLE_Pin;
 8003b2c:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8003b30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b32:	2301      	movs	r3, #1
 8003b34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b36:	2300      	movs	r3, #0
 8003b38:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b3e:	f107 031c 	add.w	r3, r7, #28
 8003b42:	4619      	mov	r1, r3
 8003b44:	480c      	ldr	r0, [pc, #48]	@ (8003b78 <MX_GPIO_Init+0x188>)
 8003b46:	f000 fd67 	bl	8004618 <HAL_GPIO_Init>

  /*Configure GPIO pin : MCU_EEPROM_VCC_ENABLE_Pin */
  GPIO_InitStruct.Pin = MCU_EEPROM_VCC_ENABLE_Pin;
 8003b4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003b4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b50:	2301      	movs	r3, #1
 8003b52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b54:	2300      	movs	r3, #0
 8003b56:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(MCU_EEPROM_VCC_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8003b5c:	f107 031c 	add.w	r3, r7, #28
 8003b60:	4619      	mov	r1, r3
 8003b62:	4806      	ldr	r0, [pc, #24]	@ (8003b7c <MX_GPIO_Init+0x18c>)
 8003b64:	f000 fd58 	bl	8004618 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003b68:	bf00      	nop
 8003b6a:	3730      	adds	r7, #48	@ 0x30
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	46020c00 	.word	0x46020c00
 8003b74:	42021000 	.word	0x42021000
 8003b78:	42020400 	.word	0x42020400
 8003b7c:	42020c00 	.word	0x42020c00

08003b80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003b80:	b480      	push	{r7}
 8003b82:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003b84:	b672      	cpsid	i
}
 8003b86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003b88:	bf00      	nop
 8003b8a:	e7fd      	b.n	8003b88 <Error_Handler+0x8>

08003b8c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b082      	sub	sp, #8
 8003b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003b92:	4b0a      	ldr	r3, [pc, #40]	@ (8003bbc <HAL_MspInit+0x30>)
 8003b94:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b98:	4a08      	ldr	r2, [pc, #32]	@ (8003bbc <HAL_MspInit+0x30>)
 8003b9a:	f043 0304 	orr.w	r3, r3, #4
 8003b9e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003ba2:	4b06      	ldr	r3, [pc, #24]	@ (8003bbc <HAL_MspInit+0x30>)
 8003ba4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ba8:	f003 0304 	and.w	r3, r3, #4
 8003bac:	607b      	str	r3, [r7, #4]
 8003bae:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddUSB();
 8003bb0:	f003 f9a2 	bl	8006ef8 <HAL_PWREx_EnableVddUSB>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003bb4:	bf00      	nop
 8003bb6:	3708      	adds	r7, #8
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}
 8003bbc:	46020c00 	.word	0x46020c00

08003bc0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b0c0      	sub	sp, #256	@ 0x100
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bc8:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8003bcc:	2200      	movs	r2, #0
 8003bce:	601a      	str	r2, [r3, #0]
 8003bd0:	605a      	str	r2, [r3, #4]
 8003bd2:	609a      	str	r2, [r3, #8]
 8003bd4:	60da      	str	r2, [r3, #12]
 8003bd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003bd8:	f107 0310 	add.w	r3, r7, #16
 8003bdc:	22d8      	movs	r2, #216	@ 0xd8
 8003bde:	2100      	movs	r1, #0
 8003be0:	4618      	mov	r0, r3
 8003be2:	f008 f973 	bl	800becc <memset>
  if(hi2c->Instance==I2C1)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a27      	ldr	r2, [pc, #156]	@ (8003c88 <HAL_I2C_MspInit+0xc8>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d145      	bne.n	8003c7c <HAL_I2C_MspInit+0xbc>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003bf0:	f04f 0240 	mov.w	r2, #64	@ 0x40
 8003bf4:	f04f 0300 	mov.w	r3, #0
 8003bf8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003c00:	f107 0310 	add.w	r3, r7, #16
 8003c04:	4618      	mov	r0, r3
 8003c06:	f004 fc15 	bl	8008434 <HAL_RCCEx_PeriphCLKConfig>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d001      	beq.n	8003c14 <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 8003c10:	f7ff ffb6 	bl	8003b80 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c14:	4b1d      	ldr	r3, [pc, #116]	@ (8003c8c <HAL_I2C_MspInit+0xcc>)
 8003c16:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003c1a:	4a1c      	ldr	r2, [pc, #112]	@ (8003c8c <HAL_I2C_MspInit+0xcc>)
 8003c1c:	f043 0302 	orr.w	r3, r3, #2
 8003c20:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003c24:	4b19      	ldr	r3, [pc, #100]	@ (8003c8c <HAL_I2C_MspInit+0xcc>)
 8003c26:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003c2a:	f003 0302 	and.w	r3, r3, #2
 8003c2e:	60fb      	str	r3, [r7, #12]
 8003c30:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003c32:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003c36:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003c3a:	2312      	movs	r3, #18
 8003c3c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c40:	2300      	movs	r3, #0
 8003c42:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c46:	2300      	movs	r3, #0
 8003c48:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003c4c:	2304      	movs	r3, #4
 8003c4e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c52:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8003c56:	4619      	mov	r1, r3
 8003c58:	480d      	ldr	r0, [pc, #52]	@ (8003c90 <HAL_I2C_MspInit+0xd0>)
 8003c5a:	f000 fcdd 	bl	8004618 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003c5e:	4b0b      	ldr	r3, [pc, #44]	@ (8003c8c <HAL_I2C_MspInit+0xcc>)
 8003c60:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003c64:	4a09      	ldr	r2, [pc, #36]	@ (8003c8c <HAL_I2C_MspInit+0xcc>)
 8003c66:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003c6a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003c6e:	4b07      	ldr	r3, [pc, #28]	@ (8003c8c <HAL_I2C_MspInit+0xcc>)
 8003c70:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003c74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c78:	60bb      	str	r3, [r7, #8]
 8003c7a:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003c7c:	bf00      	nop
 8003c7e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
 8003c86:	bf00      	nop
 8003c88:	40005400 	.word	0x40005400
 8003c8c:	46020c00 	.word	0x46020c00
 8003c90:	42020400 	.word	0x42020400

08003c94 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b0ba      	sub	sp, #232	@ 0xe8
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003c9c:	f107 0310 	add.w	r3, r7, #16
 8003ca0:	22d8      	movs	r2, #216	@ 0xd8
 8003ca2:	2100      	movs	r1, #0
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	f008 f911 	bl	800becc <memset>
  if(hrtc->Instance==RTC)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a1d      	ldr	r2, [pc, #116]	@ (8003d24 <HAL_RTC_MspInit+0x90>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d132      	bne.n	8003d1a <HAL_RTC_MspInit+0x86>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003cb4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8003cb8:	f04f 0300 	mov.w	r3, #0
 8003cbc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003cc0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003cc4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003cc8:	f107 0310 	add.w	r3, r7, #16
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f004 fbb1 	bl	8008434 <HAL_RCCEx_PeriphCLKConfig>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d001      	beq.n	8003cdc <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 8003cd8:	f7ff ff52 	bl	8003b80 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003cdc:	4b12      	ldr	r3, [pc, #72]	@ (8003d28 <HAL_RTC_MspInit+0x94>)
 8003cde:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ce2:	4a11      	ldr	r2, [pc, #68]	@ (8003d28 <HAL_RTC_MspInit+0x94>)
 8003ce4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ce8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003cec:	4b0e      	ldr	r3, [pc, #56]	@ (8003d28 <HAL_RTC_MspInit+0x94>)
 8003cee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003cf2:	4a0d      	ldr	r2, [pc, #52]	@ (8003d28 <HAL_RTC_MspInit+0x94>)
 8003cf4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003cf8:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8003cfc:	4b0a      	ldr	r3, [pc, #40]	@ (8003d28 <HAL_RTC_MspInit+0x94>)
 8003cfe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003d02:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d06:	60fb      	str	r3, [r7, #12]
 8003d08:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_RTCAPB_CLKAM_ENABLE();
 8003d0a:	4b07      	ldr	r3, [pc, #28]	@ (8003d28 <HAL_RTC_MspInit+0x94>)
 8003d0c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003d10:	4a05      	ldr	r2, [pc, #20]	@ (8003d28 <HAL_RTC_MspInit+0x94>)
 8003d12:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003d16:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8003d1a:	bf00      	nop
 8003d1c:	37e8      	adds	r7, #232	@ 0xe8
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}
 8003d22:	bf00      	nop
 8003d24:	46007800 	.word	0x46007800
 8003d28:	46020c00 	.word	0x46020c00

08003d2c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b085      	sub	sp, #20
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a0b      	ldr	r2, [pc, #44]	@ (8003d68 <HAL_TIM_PWM_MspInit+0x3c>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d10e      	bne.n	8003d5c <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003d3e:	4b0b      	ldr	r3, [pc, #44]	@ (8003d6c <HAL_TIM_PWM_MspInit+0x40>)
 8003d40:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003d44:	4a09      	ldr	r2, [pc, #36]	@ (8003d6c <HAL_TIM_PWM_MspInit+0x40>)
 8003d46:	f043 0302 	orr.w	r3, r3, #2
 8003d4a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003d4e:	4b07      	ldr	r3, [pc, #28]	@ (8003d6c <HAL_TIM_PWM_MspInit+0x40>)
 8003d50:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003d54:	f003 0302 	and.w	r3, r3, #2
 8003d58:	60fb      	str	r3, [r7, #12]
 8003d5a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8003d5c:	bf00      	nop
 8003d5e:	3714      	adds	r7, #20
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr
 8003d68:	40000400 	.word	0x40000400
 8003d6c:	46020c00 	.word	0x46020c00

08003d70 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b088      	sub	sp, #32
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d78:	f107 030c 	add.w	r3, r7, #12
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	601a      	str	r2, [r3, #0]
 8003d80:	605a      	str	r2, [r3, #4]
 8003d82:	609a      	str	r2, [r3, #8]
 8003d84:	60da      	str	r2, [r3, #12]
 8003d86:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a13      	ldr	r2, [pc, #76]	@ (8003ddc <HAL_TIM_MspPostInit+0x6c>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d11f      	bne.n	8003dd2 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d92:	4b13      	ldr	r3, [pc, #76]	@ (8003de0 <HAL_TIM_MspPostInit+0x70>)
 8003d94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003d98:	4a11      	ldr	r2, [pc, #68]	@ (8003de0 <HAL_TIM_MspPostInit+0x70>)
 8003d9a:	f043 0304 	orr.w	r3, r3, #4
 8003d9e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003da2:	4b0f      	ldr	r3, [pc, #60]	@ (8003de0 <HAL_TIM_MspPostInit+0x70>)
 8003da4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003da8:	f003 0304 	and.w	r3, r3, #4
 8003dac:	60bb      	str	r3, [r7, #8]
 8003dae:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8003db0:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8003db4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003db6:	2302      	movs	r3, #2
 8003db8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003dc2:	2302      	movs	r3, #2
 8003dc4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003dc6:	f107 030c 	add.w	r3, r7, #12
 8003dca:	4619      	mov	r1, r3
 8003dcc:	4805      	ldr	r0, [pc, #20]	@ (8003de4 <HAL_TIM_MspPostInit+0x74>)
 8003dce:	f000 fc23 	bl	8004618 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003dd2:	bf00      	nop
 8003dd4:	3720      	adds	r7, #32
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	40000400 	.word	0x40000400
 8003de0:	46020c00 	.word	0x46020c00
 8003de4:	42020800 	.word	0x42020800

08003de8 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b0bc      	sub	sp, #240	@ 0xf0
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003df0:	f107 0318 	add.w	r3, r7, #24
 8003df4:	22d8      	movs	r2, #216	@ 0xd8
 8003df6:	2100      	movs	r1, #0
 8003df8:	4618      	mov	r0, r3
 8003dfa:	f008 f867 	bl	800becc <memset>
  if(hpcd->Instance==USB_OTG_HS)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a3e      	ldr	r2, [pc, #248]	@ (8003efc <HAL_PCD_MspInit+0x114>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d174      	bne.n	8003ef2 <HAL_PCD_MspInit+0x10a>
  {
    /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e08:	4b3d      	ldr	r3, [pc, #244]	@ (8003f00 <HAL_PCD_MspInit+0x118>)
 8003e0a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003e0e:	4a3c      	ldr	r2, [pc, #240]	@ (8003f00 <HAL_PCD_MspInit+0x118>)
 8003e10:	f043 0302 	orr.w	r3, r3, #2
 8003e14:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8003e18:	4b39      	ldr	r3, [pc, #228]	@ (8003f00 <HAL_PCD_MspInit+0x118>)
 8003e1a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003e1e:	f003 0302 	and.w	r3, r3, #2
 8003e22:	617b      	str	r3, [r7, #20]
 8003e24:	697b      	ldr	r3, [r7, #20]

    /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USBPHY;
 8003e26:	f04f 0200 	mov.w	r2, #0
 8003e2a:	f04f 0308 	mov.w	r3, #8
 8003e2e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.UsbPhyClockSelection = RCC_USBPHYCLKSOURCE_HSE;
 8003e32:	2300      	movs	r3, #0
 8003e34:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e38:	f107 0318 	add.w	r3, r7, #24
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f004 faf9 	bl	8008434 <HAL_RCCEx_PeriphCLKConfig>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d001      	beq.n	8003e4c <HAL_PCD_MspInit+0x64>
    {
      Error_Handler();
 8003e48:	f7ff fe9a 	bl	8003b80 <Error_Handler>
    }

  /** Set the OTG PHY reference clock selection
  */
    HAL_SYSCFG_SetOTGPHYReferenceClockSelection(SYSCFG_OTG_HS_PHY_CLK_SELECT_1);
 8003e4c:	200c      	movs	r0, #12
 8003e4e:	f000 fa3b 	bl	80042c8 <HAL_SYSCFG_SetOTGPHYReferenceClockSelection>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8003e52:	4b2b      	ldr	r3, [pc, #172]	@ (8003f00 <HAL_PCD_MspInit+0x118>)
 8003e54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e58:	4a29      	ldr	r2, [pc, #164]	@ (8003f00 <HAL_PCD_MspInit+0x118>)
 8003e5a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e5e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003e62:	4b27      	ldr	r3, [pc, #156]	@ (8003f00 <HAL_PCD_MspInit+0x118>)
 8003e64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e6c:	613b      	str	r3, [r7, #16]
 8003e6e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_USBPHYC_CLK_ENABLE();
 8003e70:	4b23      	ldr	r3, [pc, #140]	@ (8003f00 <HAL_PCD_MspInit+0x118>)
 8003e72:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e76:	4a22      	ldr	r2, [pc, #136]	@ (8003f00 <HAL_PCD_MspInit+0x118>)
 8003e78:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e7c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003e80:	4b1f      	ldr	r3, [pc, #124]	@ (8003f00 <HAL_PCD_MspInit+0x118>)
 8003e82:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e86:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003e8a:	60fb      	str	r3, [r7, #12]
 8003e8c:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e8e:	4b1c      	ldr	r3, [pc, #112]	@ (8003f00 <HAL_PCD_MspInit+0x118>)
 8003e90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e94:	f003 0304 	and.w	r3, r3, #4
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d11b      	bne.n	8003ed4 <HAL_PCD_MspInit+0xec>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e9c:	4b18      	ldr	r3, [pc, #96]	@ (8003f00 <HAL_PCD_MspInit+0x118>)
 8003e9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ea2:	4a17      	ldr	r2, [pc, #92]	@ (8003f00 <HAL_PCD_MspInit+0x118>)
 8003ea4:	f043 0304 	orr.w	r3, r3, #4
 8003ea8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003eac:	4b14      	ldr	r3, [pc, #80]	@ (8003f00 <HAL_PCD_MspInit+0x118>)
 8003eae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003eb2:	f003 0304 	and.w	r3, r3, #4
 8003eb6:	60bb      	str	r3, [r7, #8]
 8003eb8:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8003eba:	f003 f81d 	bl	8006ef8 <HAL_PWREx_EnableVddUSB>

      /*configure VOSR register of USB*/
      HAL_PWREx_EnableUSBHSTranceiverSupply();
 8003ebe:	f003 f82b 	bl	8006f18 <HAL_PWREx_EnableUSBHSTranceiverSupply>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ec2:	4b0f      	ldr	r3, [pc, #60]	@ (8003f00 <HAL_PCD_MspInit+0x118>)
 8003ec4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ec8:	4a0d      	ldr	r2, [pc, #52]	@ (8003f00 <HAL_PCD_MspInit+0x118>)
 8003eca:	f023 0304 	bic.w	r3, r3, #4
 8003ece:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003ed2:	e003      	b.n	8003edc <HAL_PCD_MspInit+0xf4>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8003ed4:	f003 f810 	bl	8006ef8 <HAL_PWREx_EnableVddUSB>

      /*configure VOSR register of USB*/
      HAL_PWREx_EnableUSBHSTranceiverSupply();
 8003ed8:	f003 f81e 	bl	8006f18 <HAL_PWREx_EnableUSBHSTranceiverSupply>
    }

    /*Configuring the SYSCFG registers OTG_HS PHY*/
    /*OTG_HS PHY enable*/
      HAL_SYSCFG_EnableOTGPHY(SYSCFG_OTG_HS_PHY_ENABLE);
 8003edc:	2001      	movs	r0, #1
 8003ede:	f000 f9df 	bl	80042a0 <HAL_SYSCFG_EnableOTGPHY>
    /* USB_OTG_HS interrupt Init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	2100      	movs	r1, #0
 8003ee6:	2049      	movs	r0, #73	@ 0x49
 8003ee8:	f000 faba 	bl	8004460 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8003eec:	2049      	movs	r0, #73	@ 0x49
 8003eee:	f000 fad1 	bl	8004494 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_OTG_HS_MspInit 1 */

  }

}
 8003ef2:	bf00      	nop
 8003ef4:	37f0      	adds	r7, #240	@ 0xf0
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	42040000 	.word	0x42040000
 8003f00:	46020c00 	.word	0x46020c00

08003f04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003f04:	b480      	push	{r7}
 8003f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003f08:	bf00      	nop
 8003f0a:	e7fd      	b.n	8003f08 <NMI_Handler+0x4>

08003f0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003f10:	bf00      	nop
 8003f12:	e7fd      	b.n	8003f10 <HardFault_Handler+0x4>

08003f14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003f14:	b480      	push	{r7}
 8003f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003f18:	bf00      	nop
 8003f1a:	e7fd      	b.n	8003f18 <MemManage_Handler+0x4>

08003f1c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003f20:	bf00      	nop
 8003f22:	e7fd      	b.n	8003f20 <BusFault_Handler+0x4>

08003f24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003f24:	b480      	push	{r7}
 8003f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003f28:	bf00      	nop
 8003f2a:	e7fd      	b.n	8003f28 <UsageFault_Handler+0x4>

08003f2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003f30:	bf00      	nop
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr

08003f3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003f3a:	b480      	push	{r7}
 8003f3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003f3e:	bf00      	nop
 8003f40:	46bd      	mov	sp, r7
 8003f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f46:	4770      	bx	lr

08003f48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f4c:	bf00      	nop
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f54:	4770      	bx	lr

08003f56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f56:	b580      	push	{r7, lr}
 8003f58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f5a:	f000 f95d 	bl	8004218 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f5e:	bf00      	nop
 8003f60:	bd80      	pop	{r7, pc}
	...

08003f64 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB OTG HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8003f68:	4802      	ldr	r0, [pc, #8]	@ (8003f74 <OTG_HS_IRQHandler+0x10>)
 8003f6a:	f001 fdbc 	bl	8005ae6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8003f6e:	bf00      	nop
 8003f70:	bd80      	pop	{r7, pc}
 8003f72:	bf00      	nop
 8003f74:	20004014 	.word	0x20004014

08003f78 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003f7c:	4b18      	ldr	r3, [pc, #96]	@ (8003fe0 <SystemInit+0x68>)
 8003f7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f82:	4a17      	ldr	r2, [pc, #92]	@ (8003fe0 <SystemInit+0x68>)
 8003f84:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003f88:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8003f8c:	4b15      	ldr	r3, [pc, #84]	@ (8003fe4 <SystemInit+0x6c>)
 8003f8e:	2201      	movs	r2, #1
 8003f90:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8003f92:	4b14      	ldr	r3, [pc, #80]	@ (8003fe4 <SystemInit+0x6c>)
 8003f94:	2200      	movs	r2, #0
 8003f96:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8003f98:	4b12      	ldr	r3, [pc, #72]	@ (8003fe4 <SystemInit+0x6c>)
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8003f9e:	4b11      	ldr	r3, [pc, #68]	@ (8003fe4 <SystemInit+0x6c>)
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8003fa4:	4b0f      	ldr	r3, [pc, #60]	@ (8003fe4 <SystemInit+0x6c>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a0e      	ldr	r2, [pc, #56]	@ (8003fe4 <SystemInit+0x6c>)
 8003faa:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8003fae:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8003fb2:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8003fb4:	4b0b      	ldr	r3, [pc, #44]	@ (8003fe4 <SystemInit+0x6c>)
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8003fba:	4b0a      	ldr	r3, [pc, #40]	@ (8003fe4 <SystemInit+0x6c>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a09      	ldr	r2, [pc, #36]	@ (8003fe4 <SystemInit+0x6c>)
 8003fc0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003fc4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8003fc6:	4b07      	ldr	r3, [pc, #28]	@ (8003fe4 <SystemInit+0x6c>)
 8003fc8:	2200      	movs	r2, #0
 8003fca:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003fcc:	4b04      	ldr	r3, [pc, #16]	@ (8003fe0 <SystemInit+0x68>)
 8003fce:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003fd2:	609a      	str	r2, [r3, #8]
  #endif
}
 8003fd4:	bf00      	nop
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fdc:	4770      	bx	lr
 8003fde:	bf00      	nop
 8003fe0:	e000ed00 	.word	0xe000ed00
 8003fe4:	46020c00 	.word	0x46020c00

08003fe8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8003fe8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004020 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003fec:	f7ff ffc4 	bl	8003f78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003ff0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003ff2:	e003      	b.n	8003ffc <LoopCopyDataInit>

08003ff4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003ff4:	4b0b      	ldr	r3, [pc, #44]	@ (8004024 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003ff6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003ff8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003ffa:	3104      	adds	r1, #4

08003ffc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003ffc:	480a      	ldr	r0, [pc, #40]	@ (8004028 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003ffe:	4b0b      	ldr	r3, [pc, #44]	@ (800402c <LoopForever+0xe>)
	adds	r2, r0, r1
 8004000:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004002:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004004:	d3f6      	bcc.n	8003ff4 <CopyDataInit>
	ldr	r2, =_sbss
 8004006:	4a0a      	ldr	r2, [pc, #40]	@ (8004030 <LoopForever+0x12>)
	b	LoopFillZerobss
 8004008:	e002      	b.n	8004010 <LoopFillZerobss>

0800400a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800400a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800400c:	f842 3b04 	str.w	r3, [r2], #4

08004010 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004010:	4b08      	ldr	r3, [pc, #32]	@ (8004034 <LoopForever+0x16>)
	cmp	r2, r3
 8004012:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004014:	d3f9      	bcc.n	800400a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004016:	f007 ff61 	bl	800bedc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800401a:	f7ff fb1f 	bl	800365c <main>

0800401e <LoopForever>:

LoopForever:
    b LoopForever
 800401e:	e7fe      	b.n	800401e <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8004020:	20270000 	.word	0x20270000
	ldr	r3, =_sidata
 8004024:	0800c070 	.word	0x0800c070
	ldr	r0, =_sdata
 8004028:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800402c:	20000109 	.word	0x20000109
	ldr	r2, =_sbss
 8004030:	2000010c 	.word	0x2000010c
	ldr	r3, = _ebss
 8004034:	20004534 	.word	0x20004534

08004038 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004038:	e7fe      	b.n	8004038 <ADC1_2_IRQHandler>
	...

0800403c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004040:	4b12      	ldr	r3, [pc, #72]	@ (800408c <HAL_Init+0x50>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a11      	ldr	r2, [pc, #68]	@ (800408c <HAL_Init+0x50>)
 8004046:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800404a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800404c:	2003      	movs	r0, #3
 800404e:	f000 f9fc 	bl	800444a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004052:	f004 f84d 	bl	80080f0 <HAL_RCC_GetSysClockFreq>
 8004056:	4602      	mov	r2, r0
 8004058:	4b0d      	ldr	r3, [pc, #52]	@ (8004090 <HAL_Init+0x54>)
 800405a:	6a1b      	ldr	r3, [r3, #32]
 800405c:	f003 030f 	and.w	r3, r3, #15
 8004060:	490c      	ldr	r1, [pc, #48]	@ (8004094 <HAL_Init+0x58>)
 8004062:	5ccb      	ldrb	r3, [r1, r3]
 8004064:	fa22 f303 	lsr.w	r3, r2, r3
 8004068:	4a0b      	ldr	r2, [pc, #44]	@ (8004098 <HAL_Init+0x5c>)
 800406a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800406c:	2004      	movs	r0, #4
 800406e:	f000 fa41 	bl	80044f4 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004072:	200f      	movs	r0, #15
 8004074:	f000 f85a 	bl	800412c <HAL_InitTick>
 8004078:	4603      	mov	r3, r0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d001      	beq.n	8004082 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e002      	b.n	8004088 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004082:	f7ff fd83 	bl	8003b8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004086:	2300      	movs	r3, #0
}
 8004088:	4618      	mov	r0, r3
 800408a:	bd80      	pop	{r7, pc}
 800408c:	40022000 	.word	0x40022000
 8004090:	46020c00 	.word	0x46020c00
 8004094:	0800bf98 	.word	0x0800bf98
 8004098:	20000100 	.word	0x20000100

0800409c <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 80040a0:	4b18      	ldr	r3, [pc, #96]	@ (8004104 <HAL_DeInit+0x68>)
 80040a2:	4a19      	ldr	r2, [pc, #100]	@ (8004108 <HAL_DeInit+0x6c>)
 80040a4:	675a      	str	r2, [r3, #116]	@ 0x74
 80040a6:	4b17      	ldr	r3, [pc, #92]	@ (8004104 <HAL_DeInit+0x68>)
 80040a8:	4a18      	ldr	r2, [pc, #96]	@ (800410c <HAL_DeInit+0x70>)
 80040aa:	679a      	str	r2, [r3, #120]	@ 0x78
  __HAL_RCC_APB1_RELEASE_RESET();
 80040ac:	4b15      	ldr	r3, [pc, #84]	@ (8004104 <HAL_DeInit+0x68>)
 80040ae:	2200      	movs	r2, #0
 80040b0:	675a      	str	r2, [r3, #116]	@ 0x74
 80040b2:	4b14      	ldr	r3, [pc, #80]	@ (8004104 <HAL_DeInit+0x68>)
 80040b4:	2200      	movs	r2, #0
 80040b6:	679a      	str	r2, [r3, #120]	@ 0x78

  __HAL_RCC_APB2_FORCE_RESET();
 80040b8:	4b12      	ldr	r3, [pc, #72]	@ (8004104 <HAL_DeInit+0x68>)
 80040ba:	4a15      	ldr	r2, [pc, #84]	@ (8004110 <HAL_DeInit+0x74>)
 80040bc:	67da      	str	r2, [r3, #124]	@ 0x7c
  __HAL_RCC_APB2_RELEASE_RESET();
 80040be:	4b11      	ldr	r3, [pc, #68]	@ (8004104 <HAL_DeInit+0x68>)
 80040c0:	2200      	movs	r2, #0
 80040c2:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_RCC_AHB1_FORCE_RESET();
 80040c4:	4b0f      	ldr	r3, [pc, #60]	@ (8004104 <HAL_DeInit+0x68>)
 80040c6:	4a13      	ldr	r2, [pc, #76]	@ (8004114 <HAL_DeInit+0x78>)
 80040c8:	661a      	str	r2, [r3, #96]	@ 0x60
  __HAL_RCC_AHB1_RELEASE_RESET();
 80040ca:	4b0e      	ldr	r3, [pc, #56]	@ (8004104 <HAL_DeInit+0x68>)
 80040cc:	2200      	movs	r2, #0
 80040ce:	661a      	str	r2, [r3, #96]	@ 0x60

  __HAL_RCC_AHB2_FORCE_RESET();
 80040d0:	4b0c      	ldr	r3, [pc, #48]	@ (8004104 <HAL_DeInit+0x68>)
 80040d2:	4a11      	ldr	r2, [pc, #68]	@ (8004118 <HAL_DeInit+0x7c>)
 80040d4:	665a      	str	r2, [r3, #100]	@ 0x64
 80040d6:	4b0b      	ldr	r3, [pc, #44]	@ (8004104 <HAL_DeInit+0x68>)
 80040d8:	f240 1211 	movw	r2, #273	@ 0x111
 80040dc:	669a      	str	r2, [r3, #104]	@ 0x68
  __HAL_RCC_AHB2_RELEASE_RESET();
 80040de:	4b09      	ldr	r3, [pc, #36]	@ (8004104 <HAL_DeInit+0x68>)
 80040e0:	2200      	movs	r2, #0
 80040e2:	665a      	str	r2, [r3, #100]	@ 0x64
 80040e4:	4b07      	ldr	r3, [pc, #28]	@ (8004104 <HAL_DeInit+0x68>)
 80040e6:	2200      	movs	r2, #0
 80040e8:	669a      	str	r2, [r3, #104]	@ 0x68

  __HAL_RCC_AHB3_FORCE_RESET();
 80040ea:	4b06      	ldr	r3, [pc, #24]	@ (8004104 <HAL_DeInit+0x68>)
 80040ec:	f240 6261 	movw	r2, #1633	@ 0x661
 80040f0:	66da      	str	r2, [r3, #108]	@ 0x6c
  __HAL_RCC_AHB3_RELEASE_RESET();
 80040f2:	4b04      	ldr	r3, [pc, #16]	@ (8004104 <HAL_DeInit+0x68>)
 80040f4:	2200      	movs	r2, #0
 80040f6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80040f8:	f000 f810 	bl	800411c <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 80040fc:	2300      	movs	r3, #0
}
 80040fe:	4618      	mov	r0, r3
 8004100:	bd80      	pop	{r7, pc}
 8004102:	bf00      	nop
 8004104:	46020c00 	.word	0x46020c00
 8004108:	027e403f 	.word	0x027e403f
 800410c:	00800222 	.word	0x00800222
 8004110:	00677800 	.word	0x00677800
 8004114:	0007100f 	.word	0x0007100f
 8004118:	19bf55ff 	.word	0x19bf55ff

0800411c <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 800411c:	b480      	push	{r7}
 800411e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8004120:	bf00      	nop
 8004122:	46bd      	mov	sp, r7
 8004124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004128:	4770      	bx	lr
	...

0800412c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b084      	sub	sp, #16
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8004134:	2300      	movs	r3, #0
 8004136:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8004138:	4b33      	ldr	r3, [pc, #204]	@ (8004208 <HAL_InitTick+0xdc>)
 800413a:	781b      	ldrb	r3, [r3, #0]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d101      	bne.n	8004144 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8004140:	2301      	movs	r3, #1
 8004142:	e05c      	b.n	80041fe <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8004144:	4b31      	ldr	r3, [pc, #196]	@ (800420c <HAL_InitTick+0xe0>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 0304 	and.w	r3, r3, #4
 800414c:	2b04      	cmp	r3, #4
 800414e:	d10c      	bne.n	800416a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8004150:	4b2f      	ldr	r3, [pc, #188]	@ (8004210 <HAL_InitTick+0xe4>)
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	4b2c      	ldr	r3, [pc, #176]	@ (8004208 <HAL_InitTick+0xdc>)
 8004156:	781b      	ldrb	r3, [r3, #0]
 8004158:	4619      	mov	r1, r3
 800415a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800415e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004162:	fbb2 f3f3 	udiv	r3, r2, r3
 8004166:	60fb      	str	r3, [r7, #12]
 8004168:	e037      	b.n	80041da <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800416a:	f000 fa1b 	bl	80045a4 <HAL_SYSTICK_GetCLKSourceConfig>
 800416e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	2b02      	cmp	r3, #2
 8004174:	d023      	beq.n	80041be <HAL_InitTick+0x92>
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	2b02      	cmp	r3, #2
 800417a:	d82d      	bhi.n	80041d8 <HAL_InitTick+0xac>
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d003      	beq.n	800418a <HAL_InitTick+0x5e>
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	2b01      	cmp	r3, #1
 8004186:	d00d      	beq.n	80041a4 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8004188:	e026      	b.n	80041d8 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 800418a:	4b21      	ldr	r3, [pc, #132]	@ (8004210 <HAL_InitTick+0xe4>)
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	4b1e      	ldr	r3, [pc, #120]	@ (8004208 <HAL_InitTick+0xdc>)
 8004190:	781b      	ldrb	r3, [r3, #0]
 8004192:	4619      	mov	r1, r3
 8004194:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8004198:	fbb3 f3f1 	udiv	r3, r3, r1
 800419c:	fbb2 f3f3 	udiv	r3, r2, r3
 80041a0:	60fb      	str	r3, [r7, #12]
        break;
 80041a2:	e01a      	b.n	80041da <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80041a4:	4b18      	ldr	r3, [pc, #96]	@ (8004208 <HAL_InitTick+0xdc>)
 80041a6:	781b      	ldrb	r3, [r3, #0]
 80041a8:	461a      	mov	r2, r3
 80041aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80041ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80041b2:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80041b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ba:	60fb      	str	r3, [r7, #12]
        break;
 80041bc:	e00d      	b.n	80041da <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80041be:	4b12      	ldr	r3, [pc, #72]	@ (8004208 <HAL_InitTick+0xdc>)
 80041c0:	781b      	ldrb	r3, [r3, #0]
 80041c2:	461a      	mov	r2, r3
 80041c4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80041c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80041cc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80041d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80041d4:	60fb      	str	r3, [r7, #12]
        break;
 80041d6:	e000      	b.n	80041da <HAL_InitTick+0xae>
        break;
 80041d8:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80041da:	68f8      	ldr	r0, [r7, #12]
 80041dc:	f000 f968 	bl	80044b0 <HAL_SYSTICK_Config>
 80041e0:	4603      	mov	r3, r0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d001      	beq.n	80041ea <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e009      	b.n	80041fe <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80041ea:	2200      	movs	r2, #0
 80041ec:	6879      	ldr	r1, [r7, #4]
 80041ee:	f04f 30ff 	mov.w	r0, #4294967295
 80041f2:	f000 f935 	bl	8004460 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80041f6:	4a07      	ldr	r2, [pc, #28]	@ (8004214 <HAL_InitTick+0xe8>)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80041fc:	2300      	movs	r3, #0
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3710      	adds	r7, #16
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}
 8004206:	bf00      	nop
 8004208:	20000108 	.word	0x20000108
 800420c:	e000e010 	.word	0xe000e010
 8004210:	20000100 	.word	0x20000100
 8004214:	20000104 	.word	0x20000104

08004218 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004218:	b480      	push	{r7}
 800421a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800421c:	4b06      	ldr	r3, [pc, #24]	@ (8004238 <HAL_IncTick+0x20>)
 800421e:	781b      	ldrb	r3, [r3, #0]
 8004220:	461a      	mov	r2, r3
 8004222:	4b06      	ldr	r3, [pc, #24]	@ (800423c <HAL_IncTick+0x24>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4413      	add	r3, r2
 8004228:	4a04      	ldr	r2, [pc, #16]	@ (800423c <HAL_IncTick+0x24>)
 800422a:	6013      	str	r3, [r2, #0]
}
 800422c:	bf00      	nop
 800422e:	46bd      	mov	sp, r7
 8004230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004234:	4770      	bx	lr
 8004236:	bf00      	nop
 8004238:	20000108 	.word	0x20000108
 800423c:	20004530 	.word	0x20004530

08004240 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004240:	b480      	push	{r7}
 8004242:	af00      	add	r7, sp, #0
  return uwTick;
 8004244:	4b03      	ldr	r3, [pc, #12]	@ (8004254 <HAL_GetTick+0x14>)
 8004246:	681b      	ldr	r3, [r3, #0]
}
 8004248:	4618      	mov	r0, r3
 800424a:	46bd      	mov	sp, r7
 800424c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004250:	4770      	bx	lr
 8004252:	bf00      	nop
 8004254:	20004530 	.word	0x20004530

08004258 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b084      	sub	sp, #16
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004260:	f7ff ffee 	bl	8004240 <HAL_GetTick>
 8004264:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004270:	d005      	beq.n	800427e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004272:	4b0a      	ldr	r3, [pc, #40]	@ (800429c <HAL_Delay+0x44>)
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	461a      	mov	r2, r3
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	4413      	add	r3, r2
 800427c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800427e:	bf00      	nop
 8004280:	f7ff ffde 	bl	8004240 <HAL_GetTick>
 8004284:	4602      	mov	r2, r0
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	1ad3      	subs	r3, r2, r3
 800428a:	68fa      	ldr	r2, [r7, #12]
 800428c:	429a      	cmp	r2, r3
 800428e:	d8f7      	bhi.n	8004280 <HAL_Delay+0x28>
  {
  }
}
 8004290:	bf00      	nop
 8004292:	bf00      	nop
 8004294:	3710      	adds	r7, #16
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}
 800429a:	bf00      	nop
 800429c:	20000108 	.word	0x20000108

080042a0 <HAL_SYSCFG_EnableOTGPHY>:
  * @param  OTGPHYConfig Defines the OTG PHY configuration.
            This parameter can be one of @ref SYSCFG_OTG_PHY_Enable
  * @retval None
  */
void HAL_SYSCFG_EnableOTGPHY(uint32_t OTGPHYConfig)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b083      	sub	sp, #12
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_OTGPHY_CONFIG(OTGPHYConfig));

  MODIFY_REG(SYSCFG->OTGHSPHYCR, SYSCFG_OTGHSPHYCR_EN, OTGPHYConfig);
 80042a8:	4b06      	ldr	r3, [pc, #24]	@ (80042c4 <HAL_SYSCFG_EnableOTGPHY+0x24>)
 80042aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042ac:	f023 0201 	bic.w	r2, r3, #1
 80042b0:	4904      	ldr	r1, [pc, #16]	@ (80042c4 <HAL_SYSCFG_EnableOTGPHY+0x24>)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	4313      	orrs	r3, r2
 80042b6:	674b      	str	r3, [r1, #116]	@ 0x74
}
 80042b8:	bf00      	nop
 80042ba:	370c      	adds	r7, #12
 80042bc:	46bd      	mov	sp, r7
 80042be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c2:	4770      	bx	lr
 80042c4:	46000400 	.word	0x46000400

080042c8 <HAL_SYSCFG_SetOTGPHYReferenceClockSelection>:
  * @param  RefClkSelection Defines the OTG PHY reference clock selection.
            This parameter can be one of the @ref SYSCFG_OTG_PHY_RefenceClockSelection
  * @retval None
  */
void HAL_SYSCFG_SetOTGPHYReferenceClockSelection(uint32_t RefClkSelection)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b083      	sub	sp, #12
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_OTGPHY_REFERENCE_CLOCK(RefClkSelection));

  MODIFY_REG(SYSCFG->OTGHSPHYCR, SYSCFG_OTGHSPHYCR_CLKSEL, RefClkSelection);
 80042d0:	4b06      	ldr	r3, [pc, #24]	@ (80042ec <HAL_SYSCFG_SetOTGPHYReferenceClockSelection+0x24>)
 80042d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042d4:	f023 023c 	bic.w	r2, r3, #60	@ 0x3c
 80042d8:	4904      	ldr	r1, [pc, #16]	@ (80042ec <HAL_SYSCFG_SetOTGPHYReferenceClockSelection+0x24>)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4313      	orrs	r3, r2
 80042de:	674b      	str	r3, [r1, #116]	@ 0x74
}
 80042e0:	bf00      	nop
 80042e2:	370c      	adds	r7, #12
 80042e4:	46bd      	mov	sp, r7
 80042e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ea:	4770      	bx	lr
 80042ec:	46000400 	.word	0x46000400

080042f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b085      	sub	sp, #20
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	f003 0307 	and.w	r3, r3, #7
 80042fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004300:	4b0c      	ldr	r3, [pc, #48]	@ (8004334 <__NVIC_SetPriorityGrouping+0x44>)
 8004302:	68db      	ldr	r3, [r3, #12]
 8004304:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004306:	68ba      	ldr	r2, [r7, #8]
 8004308:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800430c:	4013      	ands	r3, r2
 800430e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004318:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800431c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004320:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004322:	4a04      	ldr	r2, [pc, #16]	@ (8004334 <__NVIC_SetPriorityGrouping+0x44>)
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	60d3      	str	r3, [r2, #12]
}
 8004328:	bf00      	nop
 800432a:	3714      	adds	r7, #20
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr
 8004334:	e000ed00 	.word	0xe000ed00

08004338 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004338:	b480      	push	{r7}
 800433a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800433c:	4b04      	ldr	r3, [pc, #16]	@ (8004350 <__NVIC_GetPriorityGrouping+0x18>)
 800433e:	68db      	ldr	r3, [r3, #12]
 8004340:	0a1b      	lsrs	r3, r3, #8
 8004342:	f003 0307 	and.w	r3, r3, #7
}
 8004346:	4618      	mov	r0, r3
 8004348:	46bd      	mov	sp, r7
 800434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434e:	4770      	bx	lr
 8004350:	e000ed00 	.word	0xe000ed00

08004354 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004354:	b480      	push	{r7}
 8004356:	b083      	sub	sp, #12
 8004358:	af00      	add	r7, sp, #0
 800435a:	4603      	mov	r3, r0
 800435c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800435e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004362:	2b00      	cmp	r3, #0
 8004364:	db0b      	blt.n	800437e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004366:	88fb      	ldrh	r3, [r7, #6]
 8004368:	f003 021f 	and.w	r2, r3, #31
 800436c:	4907      	ldr	r1, [pc, #28]	@ (800438c <__NVIC_EnableIRQ+0x38>)
 800436e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004372:	095b      	lsrs	r3, r3, #5
 8004374:	2001      	movs	r0, #1
 8004376:	fa00 f202 	lsl.w	r2, r0, r2
 800437a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800437e:	bf00      	nop
 8004380:	370c      	adds	r7, #12
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr
 800438a:	bf00      	nop
 800438c:	e000e100 	.word	0xe000e100

08004390 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004390:	b480      	push	{r7}
 8004392:	b083      	sub	sp, #12
 8004394:	af00      	add	r7, sp, #0
 8004396:	4603      	mov	r3, r0
 8004398:	6039      	str	r1, [r7, #0]
 800439a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800439c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	db0a      	blt.n	80043ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	b2da      	uxtb	r2, r3
 80043a8:	490c      	ldr	r1, [pc, #48]	@ (80043dc <__NVIC_SetPriority+0x4c>)
 80043aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80043ae:	0112      	lsls	r2, r2, #4
 80043b0:	b2d2      	uxtb	r2, r2
 80043b2:	440b      	add	r3, r1
 80043b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80043b8:	e00a      	b.n	80043d0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	b2da      	uxtb	r2, r3
 80043be:	4908      	ldr	r1, [pc, #32]	@ (80043e0 <__NVIC_SetPriority+0x50>)
 80043c0:	88fb      	ldrh	r3, [r7, #6]
 80043c2:	f003 030f 	and.w	r3, r3, #15
 80043c6:	3b04      	subs	r3, #4
 80043c8:	0112      	lsls	r2, r2, #4
 80043ca:	b2d2      	uxtb	r2, r2
 80043cc:	440b      	add	r3, r1
 80043ce:	761a      	strb	r2, [r3, #24]
}
 80043d0:	bf00      	nop
 80043d2:	370c      	adds	r7, #12
 80043d4:	46bd      	mov	sp, r7
 80043d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043da:	4770      	bx	lr
 80043dc:	e000e100 	.word	0xe000e100
 80043e0:	e000ed00 	.word	0xe000ed00

080043e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b089      	sub	sp, #36	@ 0x24
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	60f8      	str	r0, [r7, #12]
 80043ec:	60b9      	str	r1, [r7, #8]
 80043ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f003 0307 	and.w	r3, r3, #7
 80043f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80043f8:	69fb      	ldr	r3, [r7, #28]
 80043fa:	f1c3 0307 	rsb	r3, r3, #7
 80043fe:	2b04      	cmp	r3, #4
 8004400:	bf28      	it	cs
 8004402:	2304      	movcs	r3, #4
 8004404:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004406:	69fb      	ldr	r3, [r7, #28]
 8004408:	3304      	adds	r3, #4
 800440a:	2b06      	cmp	r3, #6
 800440c:	d902      	bls.n	8004414 <NVIC_EncodePriority+0x30>
 800440e:	69fb      	ldr	r3, [r7, #28]
 8004410:	3b03      	subs	r3, #3
 8004412:	e000      	b.n	8004416 <NVIC_EncodePriority+0x32>
 8004414:	2300      	movs	r3, #0
 8004416:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004418:	f04f 32ff 	mov.w	r2, #4294967295
 800441c:	69bb      	ldr	r3, [r7, #24]
 800441e:	fa02 f303 	lsl.w	r3, r2, r3
 8004422:	43da      	mvns	r2, r3
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	401a      	ands	r2, r3
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800442c:	f04f 31ff 	mov.w	r1, #4294967295
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	fa01 f303 	lsl.w	r3, r1, r3
 8004436:	43d9      	mvns	r1, r3
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800443c:	4313      	orrs	r3, r2
         );
}
 800443e:	4618      	mov	r0, r3
 8004440:	3724      	adds	r7, #36	@ 0x24
 8004442:	46bd      	mov	sp, r7
 8004444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004448:	4770      	bx	lr

0800444a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800444a:	b580      	push	{r7, lr}
 800444c:	b082      	sub	sp, #8
 800444e:	af00      	add	r7, sp, #0
 8004450:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f7ff ff4c 	bl	80042f0 <__NVIC_SetPriorityGrouping>
}
 8004458:	bf00      	nop
 800445a:	3708      	adds	r7, #8
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}

08004460 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b086      	sub	sp, #24
 8004464:	af00      	add	r7, sp, #0
 8004466:	4603      	mov	r3, r0
 8004468:	60b9      	str	r1, [r7, #8]
 800446a:	607a      	str	r2, [r7, #4]
 800446c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800446e:	f7ff ff63 	bl	8004338 <__NVIC_GetPriorityGrouping>
 8004472:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004474:	687a      	ldr	r2, [r7, #4]
 8004476:	68b9      	ldr	r1, [r7, #8]
 8004478:	6978      	ldr	r0, [r7, #20]
 800447a:	f7ff ffb3 	bl	80043e4 <NVIC_EncodePriority>
 800447e:	4602      	mov	r2, r0
 8004480:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004484:	4611      	mov	r1, r2
 8004486:	4618      	mov	r0, r3
 8004488:	f7ff ff82 	bl	8004390 <__NVIC_SetPriority>
}
 800448c:	bf00      	nop
 800448e:	3718      	adds	r7, #24
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}

08004494 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b082      	sub	sp, #8
 8004498:	af00      	add	r7, sp, #0
 800449a:	4603      	mov	r3, r0
 800449c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800449e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80044a2:	4618      	mov	r0, r3
 80044a4:	f7ff ff56 	bl	8004354 <__NVIC_EnableIRQ>
}
 80044a8:	bf00      	nop
 80044aa:	3708      	adds	r7, #8
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}

080044b0 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	3b01      	subs	r3, #1
 80044bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80044c0:	d301      	bcc.n	80044c6 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80044c2:	2301      	movs	r3, #1
 80044c4:	e00d      	b.n	80044e2 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80044c6:	4a0a      	ldr	r2, [pc, #40]	@ (80044f0 <HAL_SYSTICK_Config+0x40>)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	3b01      	subs	r3, #1
 80044cc:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80044ce:	4b08      	ldr	r3, [pc, #32]	@ (80044f0 <HAL_SYSTICK_Config+0x40>)
 80044d0:	2200      	movs	r2, #0
 80044d2:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80044d4:	4b06      	ldr	r3, [pc, #24]	@ (80044f0 <HAL_SYSTICK_Config+0x40>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a05      	ldr	r2, [pc, #20]	@ (80044f0 <HAL_SYSTICK_Config+0x40>)
 80044da:	f043 0303 	orr.w	r3, r3, #3
 80044de:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80044e0:	2300      	movs	r3, #0
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	370c      	adds	r7, #12
 80044e6:	46bd      	mov	sp, r7
 80044e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ec:	4770      	bx	lr
 80044ee:	bf00      	nop
 80044f0:	e000e010 	.word	0xe000e010

080044f4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b083      	sub	sp, #12
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2b04      	cmp	r3, #4
 8004500:	d844      	bhi.n	800458c <HAL_SYSTICK_CLKSourceConfig+0x98>
 8004502:	a201      	add	r2, pc, #4	@ (adr r2, 8004508 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8004504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004508:	0800452b 	.word	0x0800452b
 800450c:	08004549 	.word	0x08004549
 8004510:	0800456b 	.word	0x0800456b
 8004514:	0800458d 	.word	0x0800458d
 8004518:	0800451d 	.word	0x0800451d
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800451c:	4b1f      	ldr	r3, [pc, #124]	@ (800459c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a1e      	ldr	r2, [pc, #120]	@ (800459c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004522:	f043 0304 	orr.w	r3, r3, #4
 8004526:	6013      	str	r3, [r2, #0]
      break;
 8004528:	e031      	b.n	800458e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800452a:	4b1c      	ldr	r3, [pc, #112]	@ (800459c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a1b      	ldr	r2, [pc, #108]	@ (800459c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004530:	f023 0304 	bic.w	r3, r3, #4
 8004534:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8004536:	4b1a      	ldr	r3, [pc, #104]	@ (80045a0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004538:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800453c:	4a18      	ldr	r2, [pc, #96]	@ (80045a0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800453e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8004542:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8004546:	e022      	b.n	800458e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8004548:	4b14      	ldr	r3, [pc, #80]	@ (800459c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a13      	ldr	r2, [pc, #76]	@ (800459c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800454e:	f023 0304 	bic.w	r3, r3, #4
 8004552:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8004554:	4b12      	ldr	r3, [pc, #72]	@ (80045a0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004556:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800455a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800455e:	4a10      	ldr	r2, [pc, #64]	@ (80045a0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004560:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004564:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8004568:	e011      	b.n	800458e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800456a:	4b0c      	ldr	r3, [pc, #48]	@ (800459c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4a0b      	ldr	r2, [pc, #44]	@ (800459c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004570:	f023 0304 	bic.w	r3, r3, #4
 8004574:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8004576:	4b0a      	ldr	r3, [pc, #40]	@ (80045a0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004578:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800457c:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8004580:	4a07      	ldr	r2, [pc, #28]	@ (80045a0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004582:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004586:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800458a:	e000      	b.n	800458e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 800458c:	bf00      	nop
  }
}
 800458e:	bf00      	nop
 8004590:	370c      	adds	r7, #12
 8004592:	46bd      	mov	sp, r7
 8004594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004598:	4770      	bx	lr
 800459a:	bf00      	nop
 800459c:	e000e010 	.word	0xe000e010
 80045a0:	46020c00 	.word	0x46020c00

080045a4 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80045aa:	4b19      	ldr	r3, [pc, #100]	@ (8004610 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0304 	and.w	r3, r3, #4
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d002      	beq.n	80045bc <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80045b6:	2304      	movs	r3, #4
 80045b8:	607b      	str	r3, [r7, #4]
 80045ba:	e021      	b.n	8004600 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 80045bc:	4b15      	ldr	r3, [pc, #84]	@ (8004614 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 80045be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80045c2:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80045c6:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80045ce:	d011      	beq.n	80045f4 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80045d6:	d810      	bhi.n	80045fa <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d004      	beq.n	80045e8 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045e4:	d003      	beq.n	80045ee <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 80045e6:	e008      	b.n	80045fa <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80045e8:	2300      	movs	r3, #0
 80045ea:	607b      	str	r3, [r7, #4]
        break;
 80045ec:	e008      	b.n	8004600 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 80045ee:	2301      	movs	r3, #1
 80045f0:	607b      	str	r3, [r7, #4]
        break;
 80045f2:	e005      	b.n	8004600 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80045f4:	2302      	movs	r3, #2
 80045f6:	607b      	str	r3, [r7, #4]
        break;
 80045f8:	e002      	b.n	8004600 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80045fa:	2300      	movs	r3, #0
 80045fc:	607b      	str	r3, [r7, #4]
        break;
 80045fe:	bf00      	nop
    }
  }
  return systick_source;
 8004600:	687b      	ldr	r3, [r7, #4]
}
 8004602:	4618      	mov	r0, r3
 8004604:	370c      	adds	r7, #12
 8004606:	46bd      	mov	sp, r7
 8004608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460c:	4770      	bx	lr
 800460e:	bf00      	nop
 8004610:	e000e010 	.word	0xe000e010
 8004614:	46020c00 	.word	0x46020c00

08004618 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8004618:	b480      	push	{r7}
 800461a:	b089      	sub	sp, #36	@ 0x24
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8004622:	2300      	movs	r3, #0
 8004624:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800462a:	e1c2      	b.n	80049b2 <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	681a      	ldr	r2, [r3, #0]
 8004630:	2101      	movs	r1, #1
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	fa01 f303 	lsl.w	r3, r1, r3
 8004638:	4013      	ands	r3, r2
 800463a:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2b00      	cmp	r3, #0
 8004644:	f000 81b2 	beq.w	80049ac <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	4a55      	ldr	r2, [pc, #340]	@ (80047a0 <HAL_GPIO_Init+0x188>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d15d      	bne.n	800470c <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8004656:	2201      	movs	r2, #1
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	fa02 f303 	lsl.w	r3, r2, r3
 800465e:	43db      	mvns	r3, r3
 8004660:	69fa      	ldr	r2, [r7, #28]
 8004662:	4013      	ands	r3, r2
 8004664:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	f003 0201 	and.w	r2, r3, #1
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	fa02 f303 	lsl.w	r3, r2, r3
 8004674:	69fa      	ldr	r2, [r7, #28]
 8004676:	4313      	orrs	r3, r2
 8004678:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	69fa      	ldr	r2, [r7, #28]
 800467e:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8004680:	4a48      	ldr	r2, [pc, #288]	@ (80047a4 <HAL_GPIO_Init+0x18c>)
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004688:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 800468a:	4a46      	ldr	r2, [pc, #280]	@ (80047a4 <HAL_GPIO_Init+0x18c>)
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	00db      	lsls	r3, r3, #3
 8004690:	4413      	add	r3, r2
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8004696:	69bb      	ldr	r3, [r7, #24]
 8004698:	08da      	lsrs	r2, r3, #3
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	3208      	adds	r2, #8
 800469e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046a2:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 80046a4:	69bb      	ldr	r3, [r7, #24]
 80046a6:	f003 0307 	and.w	r3, r3, #7
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	220f      	movs	r2, #15
 80046ae:	fa02 f303 	lsl.w	r3, r2, r3
 80046b2:	43db      	mvns	r3, r3
 80046b4:	69fa      	ldr	r2, [r7, #28]
 80046b6:	4013      	ands	r3, r2
 80046b8:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 80046ba:	69bb      	ldr	r3, [r7, #24]
 80046bc:	f003 0307 	and.w	r3, r3, #7
 80046c0:	009b      	lsls	r3, r3, #2
 80046c2:	220b      	movs	r2, #11
 80046c4:	fa02 f303 	lsl.w	r3, r2, r3
 80046c8:	69fa      	ldr	r2, [r7, #28]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 80046ce:	69bb      	ldr	r3, [r7, #24]
 80046d0:	08da      	lsrs	r2, r3, #3
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	3208      	adds	r2, #8
 80046d6:	69f9      	ldr	r1, [r7, #28]
 80046d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80046e2:	69bb      	ldr	r3, [r7, #24]
 80046e4:	005b      	lsls	r3, r3, #1
 80046e6:	2203      	movs	r2, #3
 80046e8:	fa02 f303 	lsl.w	r3, r2, r3
 80046ec:	43db      	mvns	r3, r3
 80046ee:	69fa      	ldr	r2, [r7, #28]
 80046f0:	4013      	ands	r3, r2
 80046f2:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 80046f4:	69bb      	ldr	r3, [r7, #24]
 80046f6:	005b      	lsls	r3, r3, #1
 80046f8:	2202      	movs	r2, #2
 80046fa:	fa02 f303 	lsl.w	r3, r2, r3
 80046fe:	69fa      	ldr	r2, [r7, #28]
 8004700:	4313      	orrs	r3, r2
 8004702:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	69fa      	ldr	r2, [r7, #28]
 8004708:	601a      	str	r2, [r3, #0]
 800470a:	e067      	b.n	80047dc <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	2b02      	cmp	r3, #2
 8004712:	d003      	beq.n	800471c <HAL_GPIO_Init+0x104>
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	2b12      	cmp	r3, #18
 800471a:	d145      	bne.n	80047a8 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	08da      	lsrs	r2, r3, #3
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	3208      	adds	r2, #8
 8004724:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004728:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	f003 0307 	and.w	r3, r3, #7
 8004730:	009b      	lsls	r3, r3, #2
 8004732:	220f      	movs	r2, #15
 8004734:	fa02 f303 	lsl.w	r3, r2, r3
 8004738:	43db      	mvns	r3, r3
 800473a:	69fa      	ldr	r2, [r7, #28]
 800473c:	4013      	ands	r3, r2
 800473e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	691b      	ldr	r3, [r3, #16]
 8004744:	f003 020f 	and.w	r2, r3, #15
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	f003 0307 	and.w	r3, r3, #7
 800474e:	009b      	lsls	r3, r3, #2
 8004750:	fa02 f303 	lsl.w	r3, r2, r3
 8004754:	69fa      	ldr	r2, [r7, #28]
 8004756:	4313      	orrs	r3, r2
 8004758:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	08da      	lsrs	r2, r3, #3
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	3208      	adds	r2, #8
 8004762:	69f9      	ldr	r1, [r7, #28]
 8004764:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800476e:	69bb      	ldr	r3, [r7, #24]
 8004770:	005b      	lsls	r3, r3, #1
 8004772:	2203      	movs	r2, #3
 8004774:	fa02 f303 	lsl.w	r3, r2, r3
 8004778:	43db      	mvns	r3, r3
 800477a:	69fa      	ldr	r2, [r7, #28]
 800477c:	4013      	ands	r3, r2
 800477e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	f003 0203 	and.w	r2, r3, #3
 8004788:	69bb      	ldr	r3, [r7, #24]
 800478a:	005b      	lsls	r3, r3, #1
 800478c:	fa02 f303 	lsl.w	r3, r2, r3
 8004790:	69fa      	ldr	r2, [r7, #28]
 8004792:	4313      	orrs	r3, r2
 8004794:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	69fa      	ldr	r2, [r7, #28]
 800479a:	601a      	str	r2, [r3, #0]
 800479c:	e01e      	b.n	80047dc <HAL_GPIO_Init+0x1c4>
 800479e:	bf00      	nop
 80047a0:	46020000 	.word	0x46020000
 80047a4:	0800bfe8 	.word	0x0800bfe8
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80047ae:	69bb      	ldr	r3, [r7, #24]
 80047b0:	005b      	lsls	r3, r3, #1
 80047b2:	2203      	movs	r2, #3
 80047b4:	fa02 f303 	lsl.w	r3, r2, r3
 80047b8:	43db      	mvns	r3, r3
 80047ba:	69fa      	ldr	r2, [r7, #28]
 80047bc:	4013      	ands	r3, r2
 80047be:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	f003 0203 	and.w	r2, r3, #3
 80047c8:	69bb      	ldr	r3, [r7, #24]
 80047ca:	005b      	lsls	r3, r3, #1
 80047cc:	fa02 f303 	lsl.w	r3, r2, r3
 80047d0:	69fa      	ldr	r2, [r7, #28]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	69fa      	ldr	r2, [r7, #28]
 80047da:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	d00b      	beq.n	80047fc <HAL_GPIO_Init+0x1e4>
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	2b02      	cmp	r3, #2
 80047ea:	d007      	beq.n	80047fc <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80047f0:	2b11      	cmp	r3, #17
 80047f2:	d003      	beq.n	80047fc <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	2b12      	cmp	r3, #18
 80047fa:	d130      	bne.n	800485e <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004802:	69bb      	ldr	r3, [r7, #24]
 8004804:	005b      	lsls	r3, r3, #1
 8004806:	2203      	movs	r2, #3
 8004808:	fa02 f303 	lsl.w	r3, r2, r3
 800480c:	43db      	mvns	r3, r3
 800480e:	69fa      	ldr	r2, [r7, #28]
 8004810:	4013      	ands	r3, r2
 8004812:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	68da      	ldr	r2, [r3, #12]
 8004818:	69bb      	ldr	r3, [r7, #24]
 800481a:	005b      	lsls	r3, r3, #1
 800481c:	fa02 f303 	lsl.w	r3, r2, r3
 8004820:	69fa      	ldr	r2, [r7, #28]
 8004822:	4313      	orrs	r3, r2
 8004824:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	69fa      	ldr	r2, [r7, #28]
 800482a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8004832:	2201      	movs	r2, #1
 8004834:	69bb      	ldr	r3, [r7, #24]
 8004836:	fa02 f303 	lsl.w	r3, r2, r3
 800483a:	43db      	mvns	r3, r3
 800483c:	69fa      	ldr	r2, [r7, #28]
 800483e:	4013      	ands	r3, r2
 8004840:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	091b      	lsrs	r3, r3, #4
 8004848:	f003 0201 	and.w	r2, r3, #1
 800484c:	69bb      	ldr	r3, [r7, #24]
 800484e:	fa02 f303 	lsl.w	r3, r2, r3
 8004852:	69fa      	ldr	r2, [r7, #28]
 8004854:	4313      	orrs	r3, r2
 8004856:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8004858:	693b      	ldr	r3, [r7, #16]
 800485a:	69fa      	ldr	r2, [r7, #28]
 800485c:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	2b03      	cmp	r3, #3
 8004864:	d107      	bne.n	8004876 <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 800486a:	2b03      	cmp	r3, #3
 800486c:	d11b      	bne.n	80048a6 <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	2b01      	cmp	r3, #1
 8004874:	d017      	beq.n	80048a6 <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	68db      	ldr	r3, [r3, #12]
 800487a:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 800487c:	69bb      	ldr	r3, [r7, #24]
 800487e:	005b      	lsls	r3, r3, #1
 8004880:	2203      	movs	r2, #3
 8004882:	fa02 f303 	lsl.w	r3, r2, r3
 8004886:	43db      	mvns	r3, r3
 8004888:	69fa      	ldr	r2, [r7, #28]
 800488a:	4013      	ands	r3, r2
 800488c:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	689a      	ldr	r2, [r3, #8]
 8004892:	69bb      	ldr	r3, [r7, #24]
 8004894:	005b      	lsls	r3, r3, #1
 8004896:	fa02 f303 	lsl.w	r3, r2, r3
 800489a:	69fa      	ldr	r2, [r7, #28]
 800489c:	4313      	orrs	r3, r2
 800489e:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	69fa      	ldr	r2, [r7, #28]
 80048a4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d07c      	beq.n	80049ac <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80048b2:	4a47      	ldr	r2, [pc, #284]	@ (80049d0 <HAL_GPIO_Init+0x3b8>)
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	089b      	lsrs	r3, r3, #2
 80048b8:	3318      	adds	r3, #24
 80048ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048be:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	f003 0303 	and.w	r3, r3, #3
 80048c6:	00db      	lsls	r3, r3, #3
 80048c8:	220f      	movs	r2, #15
 80048ca:	fa02 f303 	lsl.w	r3, r2, r3
 80048ce:	43db      	mvns	r3, r3
 80048d0:	69fa      	ldr	r2, [r7, #28]
 80048d2:	4013      	ands	r3, r2
 80048d4:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	0a9a      	lsrs	r2, r3, #10
 80048da:	4b3e      	ldr	r3, [pc, #248]	@ (80049d4 <HAL_GPIO_Init+0x3bc>)
 80048dc:	4013      	ands	r3, r2
 80048de:	697a      	ldr	r2, [r7, #20]
 80048e0:	f002 0203 	and.w	r2, r2, #3
 80048e4:	00d2      	lsls	r2, r2, #3
 80048e6:	4093      	lsls	r3, r2
 80048e8:	69fa      	ldr	r2, [r7, #28]
 80048ea:	4313      	orrs	r3, r2
 80048ec:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 80048ee:	4938      	ldr	r1, [pc, #224]	@ (80049d0 <HAL_GPIO_Init+0x3b8>)
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	089b      	lsrs	r3, r3, #2
 80048f4:	3318      	adds	r3, #24
 80048f6:	69fa      	ldr	r2, [r7, #28]
 80048f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80048fc:	4b34      	ldr	r3, [pc, #208]	@ (80049d0 <HAL_GPIO_Init+0x3b8>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	43db      	mvns	r3, r3
 8004906:	69fa      	ldr	r2, [r7, #28]
 8004908:	4013      	ands	r3, r2
 800490a:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004914:	2b00      	cmp	r3, #0
 8004916:	d003      	beq.n	8004920 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 8004918:	69fa      	ldr	r2, [r7, #28]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	4313      	orrs	r3, r2
 800491e:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8004920:	4a2b      	ldr	r2, [pc, #172]	@ (80049d0 <HAL_GPIO_Init+0x3b8>)
 8004922:	69fb      	ldr	r3, [r7, #28]
 8004924:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8004926:	4b2a      	ldr	r3, [pc, #168]	@ (80049d0 <HAL_GPIO_Init+0x3b8>)
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	43db      	mvns	r3, r3
 8004930:	69fa      	ldr	r2, [r7, #28]
 8004932:	4013      	ands	r3, r2
 8004934:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800493e:	2b00      	cmp	r3, #0
 8004940:	d003      	beq.n	800494a <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 8004942:	69fa      	ldr	r2, [r7, #28]
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	4313      	orrs	r3, r2
 8004948:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 800494a:	4a21      	ldr	r2, [pc, #132]	@ (80049d0 <HAL_GPIO_Init+0x3b8>)
 800494c:	69fb      	ldr	r3, [r7, #28]
 800494e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8004950:	4b1f      	ldr	r3, [pc, #124]	@ (80049d0 <HAL_GPIO_Init+0x3b8>)
 8004952:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004956:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	43db      	mvns	r3, r3
 800495c:	69fa      	ldr	r2, [r7, #28]
 800495e:	4013      	ands	r3, r2
 8004960:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d003      	beq.n	8004976 <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 800496e:	69fa      	ldr	r2, [r7, #28]
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	4313      	orrs	r3, r2
 8004974:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8004976:	4a16      	ldr	r2, [pc, #88]	@ (80049d0 <HAL_GPIO_Init+0x3b8>)
 8004978:	69fb      	ldr	r3, [r7, #28]
 800497a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800497e:	4b14      	ldr	r3, [pc, #80]	@ (80049d0 <HAL_GPIO_Init+0x3b8>)
 8004980:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004984:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	43db      	mvns	r3, r3
 800498a:	69fa      	ldr	r2, [r7, #28]
 800498c:	4013      	ands	r3, r2
 800498e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004998:	2b00      	cmp	r3, #0
 800499a:	d003      	beq.n	80049a4 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 800499c:	69fa      	ldr	r2, [r7, #28]
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	4313      	orrs	r3, r2
 80049a2:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 80049a4:	4a0a      	ldr	r2, [pc, #40]	@ (80049d0 <HAL_GPIO_Init+0x3b8>)
 80049a6:	69fb      	ldr	r3, [r7, #28]
 80049a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	3301      	adds	r3, #1
 80049b0:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	fa22 f303 	lsr.w	r3, r2, r3
 80049bc:	2b00      	cmp	r3, #0
 80049be:	f47f ae35 	bne.w	800462c <HAL_GPIO_Init+0x14>
  }
}
 80049c2:	bf00      	nop
 80049c4:	bf00      	nop
 80049c6:	3724      	adds	r7, #36	@ 0x24
 80049c8:	46bd      	mov	sp, r7
 80049ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ce:	4770      	bx	lr
 80049d0:	46022000 	.word	0x46022000
 80049d4:	002f7f7f 	.word	0x002f7f7f

080049d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80049d8:	b480      	push	{r7}
 80049da:	b085      	sub	sp, #20
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	460b      	mov	r3, r1
 80049e2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	691a      	ldr	r2, [r3, #16]
 80049e8:	887b      	ldrh	r3, [r7, #2]
 80049ea:	4013      	ands	r3, r2
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d002      	beq.n	80049f6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80049f0:	2301      	movs	r3, #1
 80049f2:	73fb      	strb	r3, [r7, #15]
 80049f4:	e001      	b.n	80049fa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80049f6:	2300      	movs	r3, #0
 80049f8:	73fb      	strb	r3, [r7, #15]
  }

  return bitstatus;
 80049fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	3714      	adds	r7, #20
 8004a00:	46bd      	mov	sp, r7
 8004a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a06:	4770      	bx	lr

08004a08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b083      	sub	sp, #12
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
 8004a10:	460b      	mov	r3, r1
 8004a12:	807b      	strh	r3, [r7, #2]
 8004a14:	4613      	mov	r3, r2
 8004a16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004a18:	787b      	ldrb	r3, [r7, #1]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d003      	beq.n	8004a26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004a1e:	887a      	ldrh	r2, [r7, #2]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8004a24:	e002      	b.n	8004a2c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8004a26:	887a      	ldrh	r2, [r7, #2]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004a2c:	bf00      	nop
 8004a2e:	370c      	adds	r7, #12
 8004a30:	46bd      	mov	sp, r7
 8004a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a36:	4770      	bx	lr

08004a38 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b082      	sub	sp, #8
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d101      	bne.n	8004a4a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	e08d      	b.n	8004b66 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d106      	bne.n	8004a64 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f7ff f8ae 	bl	8003bc0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2224      	movs	r2, #36	@ 0x24
 8004a68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f022 0201 	bic.w	r2, r2, #1
 8004a7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	685a      	ldr	r2, [r3, #4]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004a88:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	689a      	ldr	r2, [r3, #8]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004a98:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	68db      	ldr	r3, [r3, #12]
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d107      	bne.n	8004ab2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	689a      	ldr	r2, [r3, #8]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004aae:	609a      	str	r2, [r3, #8]
 8004ab0:	e006      	b.n	8004ac0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	689a      	ldr	r2, [r3, #8]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004abe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	68db      	ldr	r3, [r3, #12]
 8004ac4:	2b02      	cmp	r3, #2
 8004ac6:	d108      	bne.n	8004ada <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	685a      	ldr	r2, [r3, #4]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ad6:	605a      	str	r2, [r3, #4]
 8004ad8:	e007      	b.n	8004aea <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	685a      	ldr	r2, [r3, #4]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ae8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	687a      	ldr	r2, [r7, #4]
 8004af2:	6812      	ldr	r2, [r2, #0]
 8004af4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004af8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004afc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	68da      	ldr	r2, [r3, #12]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004b0c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	691a      	ldr	r2, [r3, #16]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	695b      	ldr	r3, [r3, #20]
 8004b16:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	699b      	ldr	r3, [r3, #24]
 8004b1e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	430a      	orrs	r2, r1
 8004b26:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	69d9      	ldr	r1, [r3, #28]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6a1a      	ldr	r2, [r3, #32]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	430a      	orrs	r2, r1
 8004b36:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	681a      	ldr	r2, [r3, #0]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f042 0201 	orr.w	r2, r2, #1
 8004b46:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2220      	movs	r2, #32
 8004b52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004b64:	2300      	movs	r3, #0
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3708      	adds	r7, #8
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}
	...

08004b70 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b088      	sub	sp, #32
 8004b74:	af02      	add	r7, sp, #8
 8004b76:	60f8      	str	r0, [r7, #12]
 8004b78:	4608      	mov	r0, r1
 8004b7a:	4611      	mov	r1, r2
 8004b7c:	461a      	mov	r2, r3
 8004b7e:	4603      	mov	r3, r0
 8004b80:	817b      	strh	r3, [r7, #10]
 8004b82:	460b      	mov	r3, r1
 8004b84:	813b      	strh	r3, [r7, #8]
 8004b86:	4613      	mov	r3, r2
 8004b88:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b90:	b2db      	uxtb	r3, r3
 8004b92:	2b20      	cmp	r3, #32
 8004b94:	f040 80f9 	bne.w	8004d8a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b98:	6a3b      	ldr	r3, [r7, #32]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d002      	beq.n	8004ba4 <HAL_I2C_Mem_Write+0x34>
 8004b9e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d105      	bne.n	8004bb0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004baa:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004bac:	2301      	movs	r3, #1
 8004bae:	e0ed      	b.n	8004d8c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d101      	bne.n	8004bbe <HAL_I2C_Mem_Write+0x4e>
 8004bba:	2302      	movs	r3, #2
 8004bbc:	e0e6      	b.n	8004d8c <HAL_I2C_Mem_Write+0x21c>
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004bc6:	f7ff fb3b 	bl	8004240 <HAL_GetTick>
 8004bca:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	9300      	str	r3, [sp, #0]
 8004bd0:	2319      	movs	r3, #25
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004bd8:	68f8      	ldr	r0, [r7, #12]
 8004bda:	f000 fbc9 	bl	8005370 <I2C_WaitOnFlagUntilTimeout>
 8004bde:	4603      	mov	r3, r0
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d001      	beq.n	8004be8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004be4:	2301      	movs	r3, #1
 8004be6:	e0d1      	b.n	8004d8c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2221      	movs	r2, #33	@ 0x21
 8004bec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2240      	movs	r2, #64	@ 0x40
 8004bf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6a3a      	ldr	r2, [r7, #32]
 8004c02:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004c08:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004c10:	88f8      	ldrh	r0, [r7, #6]
 8004c12:	893a      	ldrh	r2, [r7, #8]
 8004c14:	8979      	ldrh	r1, [r7, #10]
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	9301      	str	r3, [sp, #4]
 8004c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c1c:	9300      	str	r3, [sp, #0]
 8004c1e:	4603      	mov	r3, r0
 8004c20:	68f8      	ldr	r0, [r7, #12]
 8004c22:	f000 fad9 	bl	80051d8 <I2C_RequestMemoryWrite>
 8004c26:	4603      	mov	r3, r0
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d005      	beq.n	8004c38 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004c34:	2301      	movs	r3, #1
 8004c36:	e0a9      	b.n	8004d8c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c3c:	b29b      	uxth	r3, r3
 8004c3e:	2bff      	cmp	r3, #255	@ 0xff
 8004c40:	d90e      	bls.n	8004c60 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	22ff      	movs	r2, #255	@ 0xff
 8004c46:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c4c:	b2da      	uxtb	r2, r3
 8004c4e:	8979      	ldrh	r1, [r7, #10]
 8004c50:	2300      	movs	r3, #0
 8004c52:	9300      	str	r3, [sp, #0]
 8004c54:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004c58:	68f8      	ldr	r0, [r7, #12]
 8004c5a:	f000 fd4d 	bl	80056f8 <I2C_TransferConfig>
 8004c5e:	e00f      	b.n	8004c80 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c64:	b29a      	uxth	r2, r3
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c6e:	b2da      	uxtb	r2, r3
 8004c70:	8979      	ldrh	r1, [r7, #10]
 8004c72:	2300      	movs	r3, #0
 8004c74:	9300      	str	r3, [sp, #0]
 8004c76:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004c7a:	68f8      	ldr	r0, [r7, #12]
 8004c7c:	f000 fd3c 	bl	80056f8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c80:	697a      	ldr	r2, [r7, #20]
 8004c82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c84:	68f8      	ldr	r0, [r7, #12]
 8004c86:	f000 fbcc 	bl	8005422 <I2C_WaitOnTXISFlagUntilTimeout>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d001      	beq.n	8004c94 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004c90:	2301      	movs	r3, #1
 8004c92:	e07b      	b.n	8004d8c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c98:	781a      	ldrb	r2, [r3, #0]
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ca4:	1c5a      	adds	r2, r3, #1
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	3b01      	subs	r3, #1
 8004cb2:	b29a      	uxth	r2, r3
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cbc:	3b01      	subs	r3, #1
 8004cbe:	b29a      	uxth	r2, r3
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cc8:	b29b      	uxth	r3, r3
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d034      	beq.n	8004d38 <HAL_I2C_Mem_Write+0x1c8>
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d130      	bne.n	8004d38 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	9300      	str	r3, [sp, #0]
 8004cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cdc:	2200      	movs	r2, #0
 8004cde:	2180      	movs	r1, #128	@ 0x80
 8004ce0:	68f8      	ldr	r0, [r7, #12]
 8004ce2:	f000 fb45 	bl	8005370 <I2C_WaitOnFlagUntilTimeout>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d001      	beq.n	8004cf0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004cec:	2301      	movs	r3, #1
 8004cee:	e04d      	b.n	8004d8c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cf4:	b29b      	uxth	r3, r3
 8004cf6:	2bff      	cmp	r3, #255	@ 0xff
 8004cf8:	d90e      	bls.n	8004d18 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	22ff      	movs	r2, #255	@ 0xff
 8004cfe:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d04:	b2da      	uxtb	r2, r3
 8004d06:	8979      	ldrh	r1, [r7, #10]
 8004d08:	2300      	movs	r3, #0
 8004d0a:	9300      	str	r3, [sp, #0]
 8004d0c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004d10:	68f8      	ldr	r0, [r7, #12]
 8004d12:	f000 fcf1 	bl	80056f8 <I2C_TransferConfig>
 8004d16:	e00f      	b.n	8004d38 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d1c:	b29a      	uxth	r2, r3
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d26:	b2da      	uxtb	r2, r3
 8004d28:	8979      	ldrh	r1, [r7, #10]
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	9300      	str	r3, [sp, #0]
 8004d2e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004d32:	68f8      	ldr	r0, [r7, #12]
 8004d34:	f000 fce0 	bl	80056f8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d3c:	b29b      	uxth	r3, r3
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d19e      	bne.n	8004c80 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d42:	697a      	ldr	r2, [r7, #20]
 8004d44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004d46:	68f8      	ldr	r0, [r7, #12]
 8004d48:	f000 fbb2 	bl	80054b0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d001      	beq.n	8004d56 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004d52:	2301      	movs	r3, #1
 8004d54:	e01a      	b.n	8004d8c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	2220      	movs	r2, #32
 8004d5c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	6859      	ldr	r1, [r3, #4]
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681a      	ldr	r2, [r3, #0]
 8004d68:	4b0a      	ldr	r3, [pc, #40]	@ (8004d94 <HAL_I2C_Mem_Write+0x224>)
 8004d6a:	400b      	ands	r3, r1
 8004d6c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	2220      	movs	r2, #32
 8004d72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	2200      	movs	r2, #0
 8004d82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004d86:	2300      	movs	r3, #0
 8004d88:	e000      	b.n	8004d8c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004d8a:	2302      	movs	r3, #2
  }
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	3718      	adds	r7, #24
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bd80      	pop	{r7, pc}
 8004d94:	fe00e800 	.word	0xfe00e800

08004d98 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b088      	sub	sp, #32
 8004d9c:	af02      	add	r7, sp, #8
 8004d9e:	60f8      	str	r0, [r7, #12]
 8004da0:	4608      	mov	r0, r1
 8004da2:	4611      	mov	r1, r2
 8004da4:	461a      	mov	r2, r3
 8004da6:	4603      	mov	r3, r0
 8004da8:	817b      	strh	r3, [r7, #10]
 8004daa:	460b      	mov	r3, r1
 8004dac:	813b      	strh	r3, [r7, #8]
 8004dae:	4613      	mov	r3, r2
 8004db0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004db8:	b2db      	uxtb	r3, r3
 8004dba:	2b20      	cmp	r3, #32
 8004dbc:	f040 80fd 	bne.w	8004fba <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004dc0:	6a3b      	ldr	r3, [r7, #32]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d002      	beq.n	8004dcc <HAL_I2C_Mem_Read+0x34>
 8004dc6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d105      	bne.n	8004dd8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004dd2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	e0f1      	b.n	8004fbc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004dde:	2b01      	cmp	r3, #1
 8004de0:	d101      	bne.n	8004de6 <HAL_I2C_Mem_Read+0x4e>
 8004de2:	2302      	movs	r3, #2
 8004de4:	e0ea      	b.n	8004fbc <HAL_I2C_Mem_Read+0x224>
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2201      	movs	r2, #1
 8004dea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004dee:	f7ff fa27 	bl	8004240 <HAL_GetTick>
 8004df2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	9300      	str	r3, [sp, #0]
 8004df8:	2319      	movs	r3, #25
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004e00:	68f8      	ldr	r0, [r7, #12]
 8004e02:	f000 fab5 	bl	8005370 <I2C_WaitOnFlagUntilTimeout>
 8004e06:	4603      	mov	r3, r0
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d001      	beq.n	8004e10 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	e0d5      	b.n	8004fbc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2222      	movs	r2, #34	@ 0x22
 8004e14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2240      	movs	r2, #64	@ 0x40
 8004e1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2200      	movs	r2, #0
 8004e24:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	6a3a      	ldr	r2, [r7, #32]
 8004e2a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004e30:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2200      	movs	r2, #0
 8004e36:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004e38:	88f8      	ldrh	r0, [r7, #6]
 8004e3a:	893a      	ldrh	r2, [r7, #8]
 8004e3c:	8979      	ldrh	r1, [r7, #10]
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	9301      	str	r3, [sp, #4]
 8004e42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e44:	9300      	str	r3, [sp, #0]
 8004e46:	4603      	mov	r3, r0
 8004e48:	68f8      	ldr	r0, [r7, #12]
 8004e4a:	f000 fa19 	bl	8005280 <I2C_RequestMemoryRead>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d005      	beq.n	8004e60 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2200      	movs	r2, #0
 8004e58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e0ad      	b.n	8004fbc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	2bff      	cmp	r3, #255	@ 0xff
 8004e68:	d90e      	bls.n	8004e88 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	22ff      	movs	r2, #255	@ 0xff
 8004e6e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e74:	b2da      	uxtb	r2, r3
 8004e76:	8979      	ldrh	r1, [r7, #10]
 8004e78:	4b52      	ldr	r3, [pc, #328]	@ (8004fc4 <HAL_I2C_Mem_Read+0x22c>)
 8004e7a:	9300      	str	r3, [sp, #0]
 8004e7c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004e80:	68f8      	ldr	r0, [r7, #12]
 8004e82:	f000 fc39 	bl	80056f8 <I2C_TransferConfig>
 8004e86:	e00f      	b.n	8004ea8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e8c:	b29a      	uxth	r2, r3
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e96:	b2da      	uxtb	r2, r3
 8004e98:	8979      	ldrh	r1, [r7, #10]
 8004e9a:	4b4a      	ldr	r3, [pc, #296]	@ (8004fc4 <HAL_I2C_Mem_Read+0x22c>)
 8004e9c:	9300      	str	r3, [sp, #0]
 8004e9e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004ea2:	68f8      	ldr	r0, [r7, #12]
 8004ea4:	f000 fc28 	bl	80056f8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	9300      	str	r3, [sp, #0]
 8004eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eae:	2200      	movs	r2, #0
 8004eb0:	2104      	movs	r1, #4
 8004eb2:	68f8      	ldr	r0, [r7, #12]
 8004eb4:	f000 fa5c 	bl	8005370 <I2C_WaitOnFlagUntilTimeout>
 8004eb8:	4603      	mov	r3, r0
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d001      	beq.n	8004ec2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e07c      	b.n	8004fbc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ecc:	b2d2      	uxtb	r2, r2
 8004ece:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed4:	1c5a      	adds	r2, r3, #1
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ede:	3b01      	subs	r3, #1
 8004ee0:	b29a      	uxth	r2, r3
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eea:	b29b      	uxth	r3, r3
 8004eec:	3b01      	subs	r3, #1
 8004eee:	b29a      	uxth	r2, r3
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ef8:	b29b      	uxth	r3, r3
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d034      	beq.n	8004f68 <HAL_I2C_Mem_Read+0x1d0>
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d130      	bne.n	8004f68 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	9300      	str	r3, [sp, #0]
 8004f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	2180      	movs	r1, #128	@ 0x80
 8004f10:	68f8      	ldr	r0, [r7, #12]
 8004f12:	f000 fa2d 	bl	8005370 <I2C_WaitOnFlagUntilTimeout>
 8004f16:	4603      	mov	r3, r0
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d001      	beq.n	8004f20 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e04d      	b.n	8004fbc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	2bff      	cmp	r3, #255	@ 0xff
 8004f28:	d90e      	bls.n	8004f48 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	22ff      	movs	r2, #255	@ 0xff
 8004f2e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f34:	b2da      	uxtb	r2, r3
 8004f36:	8979      	ldrh	r1, [r7, #10]
 8004f38:	2300      	movs	r3, #0
 8004f3a:	9300      	str	r3, [sp, #0]
 8004f3c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004f40:	68f8      	ldr	r0, [r7, #12]
 8004f42:	f000 fbd9 	bl	80056f8 <I2C_TransferConfig>
 8004f46:	e00f      	b.n	8004f68 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f4c:	b29a      	uxth	r2, r3
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f56:	b2da      	uxtb	r2, r3
 8004f58:	8979      	ldrh	r1, [r7, #10]
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	9300      	str	r3, [sp, #0]
 8004f5e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004f62:	68f8      	ldr	r0, [r7, #12]
 8004f64:	f000 fbc8 	bl	80056f8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f6c:	b29b      	uxth	r3, r3
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d19a      	bne.n	8004ea8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f72:	697a      	ldr	r2, [r7, #20]
 8004f74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f76:	68f8      	ldr	r0, [r7, #12]
 8004f78:	f000 fa9a 	bl	80054b0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d001      	beq.n	8004f86 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	e01a      	b.n	8004fbc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	2220      	movs	r2, #32
 8004f8c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	6859      	ldr	r1, [r3, #4]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	4b0b      	ldr	r3, [pc, #44]	@ (8004fc8 <HAL_I2C_Mem_Read+0x230>)
 8004f9a:	400b      	ands	r3, r1
 8004f9c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	2220      	movs	r2, #32
 8004fa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	e000      	b.n	8004fbc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004fba:	2302      	movs	r3, #2
  }
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	3718      	adds	r7, #24
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd80      	pop	{r7, pc}
 8004fc4:	80002400 	.word	0x80002400
 8004fc8:	fe00e800 	.word	0xfe00e800

08004fcc <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b08a      	sub	sp, #40	@ 0x28
 8004fd0:	af02      	add	r7, sp, #8
 8004fd2:	60f8      	str	r0, [r7, #12]
 8004fd4:	607a      	str	r2, [r7, #4]
 8004fd6:	603b      	str	r3, [r7, #0]
 8004fd8:	460b      	mov	r3, r1
 8004fda:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8004fdc:	2300      	movs	r3, #0
 8004fde:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fea:	b2db      	uxtb	r3, r3
 8004fec:	2b20      	cmp	r3, #32
 8004fee:	f040 80ed 	bne.w	80051cc <HAL_I2C_IsDeviceReady+0x200>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	699b      	ldr	r3, [r3, #24]
 8004ff8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ffc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005000:	d101      	bne.n	8005006 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8005002:	2302      	movs	r3, #2
 8005004:	e0e3      	b.n	80051ce <HAL_I2C_IsDeviceReady+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800500c:	2b01      	cmp	r3, #1
 800500e:	d101      	bne.n	8005014 <HAL_I2C_IsDeviceReady+0x48>
 8005010:	2302      	movs	r3, #2
 8005012:	e0dc      	b.n	80051ce <HAL_I2C_IsDeviceReady+0x202>
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	2201      	movs	r2, #1
 8005018:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2224      	movs	r2, #36	@ 0x24
 8005020:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2200      	movs	r2, #0
 8005028:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	68db      	ldr	r3, [r3, #12]
 800502e:	2b01      	cmp	r3, #1
 8005030:	d107      	bne.n	8005042 <HAL_I2C_IsDeviceReady+0x76>
 8005032:	897b      	ldrh	r3, [r7, #10]
 8005034:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005038:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800503c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005040:	e006      	b.n	8005050 <HAL_I2C_IsDeviceReady+0x84>
 8005042:	897b      	ldrh	r3, [r7, #10]
 8005044:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005048:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800504c:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8005050:	68fa      	ldr	r2, [r7, #12]
 8005052:	6812      	ldr	r2, [r2, #0]
 8005054:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8005056:	f7ff f8f3 	bl	8004240 <HAL_GetTick>
 800505a:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	699b      	ldr	r3, [r3, #24]
 8005062:	f003 0320 	and.w	r3, r3, #32
 8005066:	2b20      	cmp	r3, #32
 8005068:	bf0c      	ite	eq
 800506a:	2301      	moveq	r3, #1
 800506c:	2300      	movne	r3, #0
 800506e:	b2db      	uxtb	r3, r3
 8005070:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	699b      	ldr	r3, [r3, #24]
 8005078:	f003 0310 	and.w	r3, r3, #16
 800507c:	2b10      	cmp	r3, #16
 800507e:	bf0c      	ite	eq
 8005080:	2301      	moveq	r3, #1
 8005082:	2300      	movne	r3, #0
 8005084:	b2db      	uxtb	r3, r3
 8005086:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8005088:	e034      	b.n	80050f4 <HAL_I2C_IsDeviceReady+0x128>
      {
        if (Timeout != HAL_MAX_DELAY)
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005090:	d01a      	beq.n	80050c8 <HAL_I2C_IsDeviceReady+0xfc>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005092:	f7ff f8d5 	bl	8004240 <HAL_GetTick>
 8005096:	4602      	mov	r2, r0
 8005098:	69bb      	ldr	r3, [r7, #24]
 800509a:	1ad3      	subs	r3, r2, r3
 800509c:	683a      	ldr	r2, [r7, #0]
 800509e:	429a      	cmp	r2, r3
 80050a0:	d302      	bcc.n	80050a8 <HAL_I2C_IsDeviceReady+0xdc>
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d10f      	bne.n	80050c8 <HAL_I2C_IsDeviceReady+0xfc>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	2220      	movs	r2, #32
 80050ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050b4:	f043 0220 	orr.w	r2, r3, #32
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2200      	movs	r2, #0
 80050c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 80050c4:	2301      	movs	r3, #1
 80050c6:	e082      	b.n	80051ce <HAL_I2C_IsDeviceReady+0x202>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	699b      	ldr	r3, [r3, #24]
 80050ce:	f003 0320 	and.w	r3, r3, #32
 80050d2:	2b20      	cmp	r3, #32
 80050d4:	bf0c      	ite	eq
 80050d6:	2301      	moveq	r3, #1
 80050d8:	2300      	movne	r3, #0
 80050da:	b2db      	uxtb	r3, r3
 80050dc:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	699b      	ldr	r3, [r3, #24]
 80050e4:	f003 0310 	and.w	r3, r3, #16
 80050e8:	2b10      	cmp	r3, #16
 80050ea:	bf0c      	ite	eq
 80050ec:	2301      	moveq	r3, #1
 80050ee:	2300      	movne	r3, #0
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80050f4:	7fbb      	ldrb	r3, [r7, #30]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d102      	bne.n	8005100 <HAL_I2C_IsDeviceReady+0x134>
 80050fa:	7f7b      	ldrb	r3, [r7, #29]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d0c4      	beq.n	800508a <HAL_I2C_IsDeviceReady+0xbe>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	699b      	ldr	r3, [r3, #24]
 8005106:	f003 0310 	and.w	r3, r3, #16
 800510a:	2b10      	cmp	r3, #16
 800510c:	d027      	beq.n	800515e <HAL_I2C_IsDeviceReady+0x192>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800510e:	69bb      	ldr	r3, [r7, #24]
 8005110:	9300      	str	r3, [sp, #0]
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	2200      	movs	r2, #0
 8005116:	2120      	movs	r1, #32
 8005118:	68f8      	ldr	r0, [r7, #12]
 800511a:	f000 f929 	bl	8005370 <I2C_WaitOnFlagUntilTimeout>
 800511e:	4603      	mov	r3, r0
 8005120:	2b00      	cmp	r3, #0
 8005122:	d00e      	beq.n	8005142 <HAL_I2C_IsDeviceReady+0x176>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005128:	2b04      	cmp	r3, #4
 800512a:	d107      	bne.n	800513c <HAL_I2C_IsDeviceReady+0x170>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	2220      	movs	r2, #32
 8005132:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2200      	movs	r2, #0
 8005138:	645a      	str	r2, [r3, #68]	@ 0x44
 800513a:	e026      	b.n	800518a <HAL_I2C_IsDeviceReady+0x1be>
          }
          else
          {
            status = HAL_ERROR;
 800513c:	2301      	movs	r3, #1
 800513e:	77fb      	strb	r3, [r7, #31]
 8005140:	e023      	b.n	800518a <HAL_I2C_IsDeviceReady+0x1be>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	2220      	movs	r2, #32
 8005148:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2220      	movs	r2, #32
 800514e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2200      	movs	r2, #0
 8005156:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 800515a:	2300      	movs	r3, #0
 800515c:	e037      	b.n	80051ce <HAL_I2C_IsDeviceReady+0x202>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	2210      	movs	r2, #16
 8005164:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005166:	69bb      	ldr	r3, [r7, #24]
 8005168:	9300      	str	r3, [sp, #0]
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	2200      	movs	r2, #0
 800516e:	2120      	movs	r1, #32
 8005170:	68f8      	ldr	r0, [r7, #12]
 8005172:	f000 f8fd 	bl	8005370 <I2C_WaitOnFlagUntilTimeout>
 8005176:	4603      	mov	r3, r0
 8005178:	2b00      	cmp	r3, #0
 800517a:	d002      	beq.n	8005182 <HAL_I2C_IsDeviceReady+0x1b6>
        {
          status = HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	77fb      	strb	r3, [r7, #31]
 8005180:	e003      	b.n	800518a <HAL_I2C_IsDeviceReady+0x1be>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	2220      	movs	r2, #32
 8005188:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	3301      	adds	r3, #1
 800518e:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 8005190:	697b      	ldr	r3, [r7, #20]
 8005192:	687a      	ldr	r2, [r7, #4]
 8005194:	429a      	cmp	r2, r3
 8005196:	d904      	bls.n	80051a2 <HAL_I2C_IsDeviceReady+0x1d6>
 8005198:	7ffb      	ldrb	r3, [r7, #31]
 800519a:	2b01      	cmp	r3, #1
 800519c:	d101      	bne.n	80051a2 <HAL_I2C_IsDeviceReady+0x1d6>
      {
        status = HAL_OK;
 800519e:	2300      	movs	r3, #0
 80051a0:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	687a      	ldr	r2, [r7, #4]
 80051a6:	429a      	cmp	r2, r3
 80051a8:	f63f af3f 	bhi.w	800502a <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2220      	movs	r2, #32
 80051b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051b8:	f043 0220 	orr.w	r2, r3, #32
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2200      	movs	r2, #0
 80051c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	e000      	b.n	80051ce <HAL_I2C_IsDeviceReady+0x202>
  }
  else
  {
    return HAL_BUSY;
 80051cc:	2302      	movs	r3, #2
  }
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	3720      	adds	r7, #32
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}
	...

080051d8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b086      	sub	sp, #24
 80051dc:	af02      	add	r7, sp, #8
 80051de:	60f8      	str	r0, [r7, #12]
 80051e0:	4608      	mov	r0, r1
 80051e2:	4611      	mov	r1, r2
 80051e4:	461a      	mov	r2, r3
 80051e6:	4603      	mov	r3, r0
 80051e8:	817b      	strh	r3, [r7, #10]
 80051ea:	460b      	mov	r3, r1
 80051ec:	813b      	strh	r3, [r7, #8]
 80051ee:	4613      	mov	r3, r2
 80051f0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80051f2:	88fb      	ldrh	r3, [r7, #6]
 80051f4:	b2da      	uxtb	r2, r3
 80051f6:	8979      	ldrh	r1, [r7, #10]
 80051f8:	4b20      	ldr	r3, [pc, #128]	@ (800527c <I2C_RequestMemoryWrite+0xa4>)
 80051fa:	9300      	str	r3, [sp, #0]
 80051fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005200:	68f8      	ldr	r0, [r7, #12]
 8005202:	f000 fa79 	bl	80056f8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005206:	69fa      	ldr	r2, [r7, #28]
 8005208:	69b9      	ldr	r1, [r7, #24]
 800520a:	68f8      	ldr	r0, [r7, #12]
 800520c:	f000 f909 	bl	8005422 <I2C_WaitOnTXISFlagUntilTimeout>
 8005210:	4603      	mov	r3, r0
 8005212:	2b00      	cmp	r3, #0
 8005214:	d001      	beq.n	800521a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8005216:	2301      	movs	r3, #1
 8005218:	e02c      	b.n	8005274 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800521a:	88fb      	ldrh	r3, [r7, #6]
 800521c:	2b01      	cmp	r3, #1
 800521e:	d105      	bne.n	800522c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005220:	893b      	ldrh	r3, [r7, #8]
 8005222:	b2da      	uxtb	r2, r3
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	629a      	str	r2, [r3, #40]	@ 0x28
 800522a:	e015      	b.n	8005258 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800522c:	893b      	ldrh	r3, [r7, #8]
 800522e:	0a1b      	lsrs	r3, r3, #8
 8005230:	b29b      	uxth	r3, r3
 8005232:	b2da      	uxtb	r2, r3
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800523a:	69fa      	ldr	r2, [r7, #28]
 800523c:	69b9      	ldr	r1, [r7, #24]
 800523e:	68f8      	ldr	r0, [r7, #12]
 8005240:	f000 f8ef 	bl	8005422 <I2C_WaitOnTXISFlagUntilTimeout>
 8005244:	4603      	mov	r3, r0
 8005246:	2b00      	cmp	r3, #0
 8005248:	d001      	beq.n	800524e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	e012      	b.n	8005274 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800524e:	893b      	ldrh	r3, [r7, #8]
 8005250:	b2da      	uxtb	r2, r3
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005258:	69fb      	ldr	r3, [r7, #28]
 800525a:	9300      	str	r3, [sp, #0]
 800525c:	69bb      	ldr	r3, [r7, #24]
 800525e:	2200      	movs	r2, #0
 8005260:	2180      	movs	r1, #128	@ 0x80
 8005262:	68f8      	ldr	r0, [r7, #12]
 8005264:	f000 f884 	bl	8005370 <I2C_WaitOnFlagUntilTimeout>
 8005268:	4603      	mov	r3, r0
 800526a:	2b00      	cmp	r3, #0
 800526c:	d001      	beq.n	8005272 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e000      	b.n	8005274 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005272:	2300      	movs	r3, #0
}
 8005274:	4618      	mov	r0, r3
 8005276:	3710      	adds	r7, #16
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}
 800527c:	80002000 	.word	0x80002000

08005280 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b086      	sub	sp, #24
 8005284:	af02      	add	r7, sp, #8
 8005286:	60f8      	str	r0, [r7, #12]
 8005288:	4608      	mov	r0, r1
 800528a:	4611      	mov	r1, r2
 800528c:	461a      	mov	r2, r3
 800528e:	4603      	mov	r3, r0
 8005290:	817b      	strh	r3, [r7, #10]
 8005292:	460b      	mov	r3, r1
 8005294:	813b      	strh	r3, [r7, #8]
 8005296:	4613      	mov	r3, r2
 8005298:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800529a:	88fb      	ldrh	r3, [r7, #6]
 800529c:	b2da      	uxtb	r2, r3
 800529e:	8979      	ldrh	r1, [r7, #10]
 80052a0:	4b20      	ldr	r3, [pc, #128]	@ (8005324 <I2C_RequestMemoryRead+0xa4>)
 80052a2:	9300      	str	r3, [sp, #0]
 80052a4:	2300      	movs	r3, #0
 80052a6:	68f8      	ldr	r0, [r7, #12]
 80052a8:	f000 fa26 	bl	80056f8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052ac:	69fa      	ldr	r2, [r7, #28]
 80052ae:	69b9      	ldr	r1, [r7, #24]
 80052b0:	68f8      	ldr	r0, [r7, #12]
 80052b2:	f000 f8b6 	bl	8005422 <I2C_WaitOnTXISFlagUntilTimeout>
 80052b6:	4603      	mov	r3, r0
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d001      	beq.n	80052c0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	e02c      	b.n	800531a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80052c0:	88fb      	ldrh	r3, [r7, #6]
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d105      	bne.n	80052d2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80052c6:	893b      	ldrh	r3, [r7, #8]
 80052c8:	b2da      	uxtb	r2, r3
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	629a      	str	r2, [r3, #40]	@ 0x28
 80052d0:	e015      	b.n	80052fe <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80052d2:	893b      	ldrh	r3, [r7, #8]
 80052d4:	0a1b      	lsrs	r3, r3, #8
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	b2da      	uxtb	r2, r3
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052e0:	69fa      	ldr	r2, [r7, #28]
 80052e2:	69b9      	ldr	r1, [r7, #24]
 80052e4:	68f8      	ldr	r0, [r7, #12]
 80052e6:	f000 f89c 	bl	8005422 <I2C_WaitOnTXISFlagUntilTimeout>
 80052ea:	4603      	mov	r3, r0
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d001      	beq.n	80052f4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	e012      	b.n	800531a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80052f4:	893b      	ldrh	r3, [r7, #8]
 80052f6:	b2da      	uxtb	r2, r3
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80052fe:	69fb      	ldr	r3, [r7, #28]
 8005300:	9300      	str	r3, [sp, #0]
 8005302:	69bb      	ldr	r3, [r7, #24]
 8005304:	2200      	movs	r2, #0
 8005306:	2140      	movs	r1, #64	@ 0x40
 8005308:	68f8      	ldr	r0, [r7, #12]
 800530a:	f000 f831 	bl	8005370 <I2C_WaitOnFlagUntilTimeout>
 800530e:	4603      	mov	r3, r0
 8005310:	2b00      	cmp	r3, #0
 8005312:	d001      	beq.n	8005318 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	e000      	b.n	800531a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005318:	2300      	movs	r3, #0
}
 800531a:	4618      	mov	r0, r3
 800531c:	3710      	adds	r7, #16
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}
 8005322:	bf00      	nop
 8005324:	80002000 	.word	0x80002000

08005328 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005328:	b480      	push	{r7}
 800532a:	b083      	sub	sp, #12
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	699b      	ldr	r3, [r3, #24]
 8005336:	f003 0302 	and.w	r3, r3, #2
 800533a:	2b02      	cmp	r3, #2
 800533c:	d103      	bne.n	8005346 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	2200      	movs	r2, #0
 8005344:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	699b      	ldr	r3, [r3, #24]
 800534c:	f003 0301 	and.w	r3, r3, #1
 8005350:	2b01      	cmp	r3, #1
 8005352:	d007      	beq.n	8005364 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	699a      	ldr	r2, [r3, #24]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f042 0201 	orr.w	r2, r2, #1
 8005362:	619a      	str	r2, [r3, #24]
  }
}
 8005364:	bf00      	nop
 8005366:	370c      	adds	r7, #12
 8005368:	46bd      	mov	sp, r7
 800536a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536e:	4770      	bx	lr

08005370 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b084      	sub	sp, #16
 8005374:	af00      	add	r7, sp, #0
 8005376:	60f8      	str	r0, [r7, #12]
 8005378:	60b9      	str	r1, [r7, #8]
 800537a:	603b      	str	r3, [r7, #0]
 800537c:	4613      	mov	r3, r2
 800537e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005380:	e03b      	b.n	80053fa <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005382:	69ba      	ldr	r2, [r7, #24]
 8005384:	6839      	ldr	r1, [r7, #0]
 8005386:	68f8      	ldr	r0, [r7, #12]
 8005388:	f000 f8d6 	bl	8005538 <I2C_IsErrorOccurred>
 800538c:	4603      	mov	r3, r0
 800538e:	2b00      	cmp	r3, #0
 8005390:	d001      	beq.n	8005396 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005392:	2301      	movs	r3, #1
 8005394:	e041      	b.n	800541a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800539c:	d02d      	beq.n	80053fa <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800539e:	f7fe ff4f 	bl	8004240 <HAL_GetTick>
 80053a2:	4602      	mov	r2, r0
 80053a4:	69bb      	ldr	r3, [r7, #24]
 80053a6:	1ad3      	subs	r3, r2, r3
 80053a8:	683a      	ldr	r2, [r7, #0]
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d302      	bcc.n	80053b4 <I2C_WaitOnFlagUntilTimeout+0x44>
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d122      	bne.n	80053fa <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	699a      	ldr	r2, [r3, #24]
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	4013      	ands	r3, r2
 80053be:	68ba      	ldr	r2, [r7, #8]
 80053c0:	429a      	cmp	r2, r3
 80053c2:	bf0c      	ite	eq
 80053c4:	2301      	moveq	r3, #1
 80053c6:	2300      	movne	r3, #0
 80053c8:	b2db      	uxtb	r3, r3
 80053ca:	461a      	mov	r2, r3
 80053cc:	79fb      	ldrb	r3, [r7, #7]
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d113      	bne.n	80053fa <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053d6:	f043 0220 	orr.w	r2, r3, #32
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2220      	movs	r2, #32
 80053e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2200      	movs	r2, #0
 80053ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2200      	movs	r2, #0
 80053f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	e00f      	b.n	800541a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	699a      	ldr	r2, [r3, #24]
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	4013      	ands	r3, r2
 8005404:	68ba      	ldr	r2, [r7, #8]
 8005406:	429a      	cmp	r2, r3
 8005408:	bf0c      	ite	eq
 800540a:	2301      	moveq	r3, #1
 800540c:	2300      	movne	r3, #0
 800540e:	b2db      	uxtb	r3, r3
 8005410:	461a      	mov	r2, r3
 8005412:	79fb      	ldrb	r3, [r7, #7]
 8005414:	429a      	cmp	r2, r3
 8005416:	d0b4      	beq.n	8005382 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005418:	2300      	movs	r3, #0
}
 800541a:	4618      	mov	r0, r3
 800541c:	3710      	adds	r7, #16
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}

08005422 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005422:	b580      	push	{r7, lr}
 8005424:	b084      	sub	sp, #16
 8005426:	af00      	add	r7, sp, #0
 8005428:	60f8      	str	r0, [r7, #12]
 800542a:	60b9      	str	r1, [r7, #8]
 800542c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800542e:	e033      	b.n	8005498 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005430:	687a      	ldr	r2, [r7, #4]
 8005432:	68b9      	ldr	r1, [r7, #8]
 8005434:	68f8      	ldr	r0, [r7, #12]
 8005436:	f000 f87f 	bl	8005538 <I2C_IsErrorOccurred>
 800543a:	4603      	mov	r3, r0
 800543c:	2b00      	cmp	r3, #0
 800543e:	d001      	beq.n	8005444 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005440:	2301      	movs	r3, #1
 8005442:	e031      	b.n	80054a8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	f1b3 3fff 	cmp.w	r3, #4294967295
 800544a:	d025      	beq.n	8005498 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800544c:	f7fe fef8 	bl	8004240 <HAL_GetTick>
 8005450:	4602      	mov	r2, r0
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	1ad3      	subs	r3, r2, r3
 8005456:	68ba      	ldr	r2, [r7, #8]
 8005458:	429a      	cmp	r2, r3
 800545a:	d302      	bcc.n	8005462 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d11a      	bne.n	8005498 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	699b      	ldr	r3, [r3, #24]
 8005468:	f003 0302 	and.w	r3, r3, #2
 800546c:	2b02      	cmp	r3, #2
 800546e:	d013      	beq.n	8005498 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005474:	f043 0220 	orr.w	r2, r3, #32
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2220      	movs	r2, #32
 8005480:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2200      	movs	r2, #0
 8005488:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2200      	movs	r2, #0
 8005490:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005494:	2301      	movs	r3, #1
 8005496:	e007      	b.n	80054a8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	699b      	ldr	r3, [r3, #24]
 800549e:	f003 0302 	and.w	r3, r3, #2
 80054a2:	2b02      	cmp	r3, #2
 80054a4:	d1c4      	bne.n	8005430 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80054a6:	2300      	movs	r3, #0
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	3710      	adds	r7, #16
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}

080054b0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b084      	sub	sp, #16
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	60f8      	str	r0, [r7, #12]
 80054b8:	60b9      	str	r1, [r7, #8]
 80054ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80054bc:	e02f      	b.n	800551e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	68b9      	ldr	r1, [r7, #8]
 80054c2:	68f8      	ldr	r0, [r7, #12]
 80054c4:	f000 f838 	bl	8005538 <I2C_IsErrorOccurred>
 80054c8:	4603      	mov	r3, r0
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d001      	beq.n	80054d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	e02d      	b.n	800552e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054d2:	f7fe feb5 	bl	8004240 <HAL_GetTick>
 80054d6:	4602      	mov	r2, r0
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	1ad3      	subs	r3, r2, r3
 80054dc:	68ba      	ldr	r2, [r7, #8]
 80054de:	429a      	cmp	r2, r3
 80054e0:	d302      	bcc.n	80054e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d11a      	bne.n	800551e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	699b      	ldr	r3, [r3, #24]
 80054ee:	f003 0320 	and.w	r3, r3, #32
 80054f2:	2b20      	cmp	r3, #32
 80054f4:	d013      	beq.n	800551e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054fa:	f043 0220 	orr.w	r2, r3, #32
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2220      	movs	r2, #32
 8005506:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2200      	movs	r2, #0
 800550e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2200      	movs	r2, #0
 8005516:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e007      	b.n	800552e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	699b      	ldr	r3, [r3, #24]
 8005524:	f003 0320 	and.w	r3, r3, #32
 8005528:	2b20      	cmp	r3, #32
 800552a:	d1c8      	bne.n	80054be <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800552c:	2300      	movs	r3, #0
}
 800552e:	4618      	mov	r0, r3
 8005530:	3710      	adds	r7, #16
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}
	...

08005538 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b08a      	sub	sp, #40	@ 0x28
 800553c:	af00      	add	r7, sp, #0
 800553e:	60f8      	str	r0, [r7, #12]
 8005540:	60b9      	str	r1, [r7, #8]
 8005542:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005544:	2300      	movs	r3, #0
 8005546:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	699b      	ldr	r3, [r3, #24]
 8005550:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005552:	2300      	movs	r3, #0
 8005554:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800555a:	69bb      	ldr	r3, [r7, #24]
 800555c:	f003 0310 	and.w	r3, r3, #16
 8005560:	2b00      	cmp	r3, #0
 8005562:	d068      	beq.n	8005636 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	2210      	movs	r2, #16
 800556a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800556c:	e049      	b.n	8005602 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005574:	d045      	beq.n	8005602 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005576:	f7fe fe63 	bl	8004240 <HAL_GetTick>
 800557a:	4602      	mov	r2, r0
 800557c:	69fb      	ldr	r3, [r7, #28]
 800557e:	1ad3      	subs	r3, r2, r3
 8005580:	68ba      	ldr	r2, [r7, #8]
 8005582:	429a      	cmp	r2, r3
 8005584:	d302      	bcc.n	800558c <I2C_IsErrorOccurred+0x54>
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d13a      	bne.n	8005602 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005596:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800559e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	699b      	ldr	r3, [r3, #24]
 80055a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80055aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055ae:	d121      	bne.n	80055f4 <I2C_IsErrorOccurred+0xbc>
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055b6:	d01d      	beq.n	80055f4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80055b8:	7cfb      	ldrb	r3, [r7, #19]
 80055ba:	2b20      	cmp	r3, #32
 80055bc:	d01a      	beq.n	80055f4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	685a      	ldr	r2, [r3, #4]
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80055cc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80055ce:	f7fe fe37 	bl	8004240 <HAL_GetTick>
 80055d2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80055d4:	e00e      	b.n	80055f4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80055d6:	f7fe fe33 	bl	8004240 <HAL_GetTick>
 80055da:	4602      	mov	r2, r0
 80055dc:	69fb      	ldr	r3, [r7, #28]
 80055de:	1ad3      	subs	r3, r2, r3
 80055e0:	2b19      	cmp	r3, #25
 80055e2:	d907      	bls.n	80055f4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80055e4:	6a3b      	ldr	r3, [r7, #32]
 80055e6:	f043 0320 	orr.w	r3, r3, #32
 80055ea:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80055f2:	e006      	b.n	8005602 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	699b      	ldr	r3, [r3, #24]
 80055fa:	f003 0320 	and.w	r3, r3, #32
 80055fe:	2b20      	cmp	r3, #32
 8005600:	d1e9      	bne.n	80055d6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	699b      	ldr	r3, [r3, #24]
 8005608:	f003 0320 	and.w	r3, r3, #32
 800560c:	2b20      	cmp	r3, #32
 800560e:	d003      	beq.n	8005618 <I2C_IsErrorOccurred+0xe0>
 8005610:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005614:	2b00      	cmp	r3, #0
 8005616:	d0aa      	beq.n	800556e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005618:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800561c:	2b00      	cmp	r3, #0
 800561e:	d103      	bne.n	8005628 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	2220      	movs	r2, #32
 8005626:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005628:	6a3b      	ldr	r3, [r7, #32]
 800562a:	f043 0304 	orr.w	r3, r3, #4
 800562e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005630:	2301      	movs	r3, #1
 8005632:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	699b      	ldr	r3, [r3, #24]
 800563c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800563e:	69bb      	ldr	r3, [r7, #24]
 8005640:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005644:	2b00      	cmp	r3, #0
 8005646:	d00b      	beq.n	8005660 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005648:	6a3b      	ldr	r3, [r7, #32]
 800564a:	f043 0301 	orr.w	r3, r3, #1
 800564e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005658:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005660:	69bb      	ldr	r3, [r7, #24]
 8005662:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005666:	2b00      	cmp	r3, #0
 8005668:	d00b      	beq.n	8005682 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800566a:	6a3b      	ldr	r3, [r7, #32]
 800566c:	f043 0308 	orr.w	r3, r3, #8
 8005670:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800567a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800567c:	2301      	movs	r3, #1
 800567e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005682:	69bb      	ldr	r3, [r7, #24]
 8005684:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005688:	2b00      	cmp	r3, #0
 800568a:	d00b      	beq.n	80056a4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800568c:	6a3b      	ldr	r3, [r7, #32]
 800568e:	f043 0302 	orr.w	r3, r3, #2
 8005692:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800569c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80056a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d01c      	beq.n	80056e6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80056ac:	68f8      	ldr	r0, [r7, #12]
 80056ae:	f7ff fe3b 	bl	8005328 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	6859      	ldr	r1, [r3, #4]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681a      	ldr	r2, [r3, #0]
 80056bc:	4b0d      	ldr	r3, [pc, #52]	@ (80056f4 <I2C_IsErrorOccurred+0x1bc>)
 80056be:	400b      	ands	r3, r1
 80056c0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80056c6:	6a3b      	ldr	r3, [r7, #32]
 80056c8:	431a      	orrs	r2, r3
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2220      	movs	r2, #32
 80056d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2200      	movs	r2, #0
 80056da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2200      	movs	r2, #0
 80056e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80056e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80056ea:	4618      	mov	r0, r3
 80056ec:	3728      	adds	r7, #40	@ 0x28
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}
 80056f2:	bf00      	nop
 80056f4:	fe00e800 	.word	0xfe00e800

080056f8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b087      	sub	sp, #28
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	60f8      	str	r0, [r7, #12]
 8005700:	607b      	str	r3, [r7, #4]
 8005702:	460b      	mov	r3, r1
 8005704:	817b      	strh	r3, [r7, #10]
 8005706:	4613      	mov	r3, r2
 8005708:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800570a:	897b      	ldrh	r3, [r7, #10]
 800570c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005710:	7a7b      	ldrb	r3, [r7, #9]
 8005712:	041b      	lsls	r3, r3, #16
 8005714:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005718:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800571e:	6a3b      	ldr	r3, [r7, #32]
 8005720:	4313      	orrs	r3, r2
 8005722:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005726:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	685a      	ldr	r2, [r3, #4]
 800572e:	6a3b      	ldr	r3, [r7, #32]
 8005730:	0d5b      	lsrs	r3, r3, #21
 8005732:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005736:	4b08      	ldr	r3, [pc, #32]	@ (8005758 <I2C_TransferConfig+0x60>)
 8005738:	430b      	orrs	r3, r1
 800573a:	43db      	mvns	r3, r3
 800573c:	ea02 0103 	and.w	r1, r2, r3
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	697a      	ldr	r2, [r7, #20]
 8005746:	430a      	orrs	r2, r1
 8005748:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800574a:	bf00      	nop
 800574c:	371c      	adds	r7, #28
 800574e:	46bd      	mov	sp, r7
 8005750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005754:	4770      	bx	lr
 8005756:	bf00      	nop
 8005758:	03ff63ff 	.word	0x03ff63ff

0800575c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800575c:	b480      	push	{r7}
 800575e:	b083      	sub	sp, #12
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
 8005764:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800576c:	b2db      	uxtb	r3, r3
 800576e:	2b20      	cmp	r3, #32
 8005770:	d138      	bne.n	80057e4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005778:	2b01      	cmp	r3, #1
 800577a:	d101      	bne.n	8005780 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800577c:	2302      	movs	r3, #2
 800577e:	e032      	b.n	80057e6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2201      	movs	r2, #1
 8005784:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2224      	movs	r2, #36	@ 0x24
 800578c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f022 0201 	bic.w	r2, r2, #1
 800579e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	681a      	ldr	r2, [r3, #0]
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80057ae:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	6819      	ldr	r1, [r3, #0]
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	683a      	ldr	r2, [r7, #0]
 80057bc:	430a      	orrs	r2, r1
 80057be:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f042 0201 	orr.w	r2, r2, #1
 80057ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2220      	movs	r2, #32
 80057d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2200      	movs	r2, #0
 80057dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80057e0:	2300      	movs	r3, #0
 80057e2:	e000      	b.n	80057e6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80057e4:	2302      	movs	r3, #2
  }
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	370c      	adds	r7, #12
 80057ea:	46bd      	mov	sp, r7
 80057ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f0:	4770      	bx	lr

080057f2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80057f2:	b480      	push	{r7}
 80057f4:	b085      	sub	sp, #20
 80057f6:	af00      	add	r7, sp, #0
 80057f8:	6078      	str	r0, [r7, #4]
 80057fa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005802:	b2db      	uxtb	r3, r3
 8005804:	2b20      	cmp	r3, #32
 8005806:	d139      	bne.n	800587c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800580e:	2b01      	cmp	r3, #1
 8005810:	d101      	bne.n	8005816 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005812:	2302      	movs	r3, #2
 8005814:	e033      	b.n	800587e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2201      	movs	r2, #1
 800581a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2224      	movs	r2, #36	@ 0x24
 8005822:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	681a      	ldr	r2, [r3, #0]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f022 0201 	bic.w	r2, r2, #1
 8005834:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005844:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	021b      	lsls	r3, r3, #8
 800584a:	68fa      	ldr	r2, [r7, #12]
 800584c:	4313      	orrs	r3, r2
 800584e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	68fa      	ldr	r2, [r7, #12]
 8005856:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f042 0201 	orr.w	r2, r2, #1
 8005866:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2220      	movs	r2, #32
 800586c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2200      	movs	r2, #0
 8005874:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005878:	2300      	movs	r3, #0
 800587a:	e000      	b.n	800587e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800587c:	2302      	movs	r3, #2
  }
}
 800587e:	4618      	mov	r0, r3
 8005880:	3714      	adds	r7, #20
 8005882:	46bd      	mov	sp, r7
 8005884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005888:	4770      	bx	lr

0800588a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800588a:	b580      	push	{r7, lr}
 800588c:	b086      	sub	sp, #24
 800588e:	af02      	add	r7, sp, #8
 8005890:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d101      	bne.n	800589c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005898:	2301      	movs	r3, #1
 800589a:	e0fe      	b.n	8005a9a <HAL_PCD_Init+0x210>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80058a2:	b2db      	uxtb	r3, r3
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d106      	bne.n	80058b6 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2200      	movs	r2, #0
 80058ac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80058b0:	6878      	ldr	r0, [r7, #4]
 80058b2:	f7fe fa99 	bl	8003de8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2203      	movs	r2, #3
 80058ba:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4618      	mov	r0, r3
 80058c4:	f005 f86d 	bl	800a9a2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6818      	ldr	r0, [r3, #0]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	7c1a      	ldrb	r2, [r3, #16]
 80058d0:	f88d 2000 	strb.w	r2, [sp]
 80058d4:	3304      	adds	r3, #4
 80058d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80058d8:	f004 ff7a 	bl	800a7d0 <USB_CoreInit>
 80058dc:	4603      	mov	r3, r0
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d005      	beq.n	80058ee <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2202      	movs	r2, #2
 80058e6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80058ea:	2301      	movs	r3, #1
 80058ec:	e0d5      	b.n	8005a9a <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	2100      	movs	r1, #0
 80058f4:	4618      	mov	r0, r3
 80058f6:	f005 f865 	bl	800a9c4 <USB_SetCurrentMode>
 80058fa:	4603      	mov	r3, r0
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d005      	beq.n	800590c <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2202      	movs	r2, #2
 8005904:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005908:	2301      	movs	r3, #1
 800590a:	e0c6      	b.n	8005a9a <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800590c:	2300      	movs	r3, #0
 800590e:	73fb      	strb	r3, [r7, #15]
 8005910:	e04a      	b.n	80059a8 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005912:	7bfa      	ldrb	r2, [r7, #15]
 8005914:	6879      	ldr	r1, [r7, #4]
 8005916:	4613      	mov	r3, r2
 8005918:	00db      	lsls	r3, r3, #3
 800591a:	4413      	add	r3, r2
 800591c:	009b      	lsls	r3, r3, #2
 800591e:	440b      	add	r3, r1
 8005920:	3315      	adds	r3, #21
 8005922:	2201      	movs	r2, #1
 8005924:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005926:	7bfa      	ldrb	r2, [r7, #15]
 8005928:	6879      	ldr	r1, [r7, #4]
 800592a:	4613      	mov	r3, r2
 800592c:	00db      	lsls	r3, r3, #3
 800592e:	4413      	add	r3, r2
 8005930:	009b      	lsls	r3, r3, #2
 8005932:	440b      	add	r3, r1
 8005934:	3314      	adds	r3, #20
 8005936:	7bfa      	ldrb	r2, [r7, #15]
 8005938:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 800593a:	7bfa      	ldrb	r2, [r7, #15]
 800593c:	7bfb      	ldrb	r3, [r7, #15]
 800593e:	b298      	uxth	r0, r3
 8005940:	6879      	ldr	r1, [r7, #4]
 8005942:	4613      	mov	r3, r2
 8005944:	00db      	lsls	r3, r3, #3
 8005946:	4413      	add	r3, r2
 8005948:	009b      	lsls	r3, r3, #2
 800594a:	440b      	add	r3, r1
 800594c:	332e      	adds	r3, #46	@ 0x2e
 800594e:	4602      	mov	r2, r0
 8005950:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005952:	7bfa      	ldrb	r2, [r7, #15]
 8005954:	6879      	ldr	r1, [r7, #4]
 8005956:	4613      	mov	r3, r2
 8005958:	00db      	lsls	r3, r3, #3
 800595a:	4413      	add	r3, r2
 800595c:	009b      	lsls	r3, r3, #2
 800595e:	440b      	add	r3, r1
 8005960:	3318      	adds	r3, #24
 8005962:	2200      	movs	r2, #0
 8005964:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005966:	7bfa      	ldrb	r2, [r7, #15]
 8005968:	6879      	ldr	r1, [r7, #4]
 800596a:	4613      	mov	r3, r2
 800596c:	00db      	lsls	r3, r3, #3
 800596e:	4413      	add	r3, r2
 8005970:	009b      	lsls	r3, r3, #2
 8005972:	440b      	add	r3, r1
 8005974:	331c      	adds	r3, #28
 8005976:	2200      	movs	r2, #0
 8005978:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800597a:	7bfa      	ldrb	r2, [r7, #15]
 800597c:	6879      	ldr	r1, [r7, #4]
 800597e:	4613      	mov	r3, r2
 8005980:	00db      	lsls	r3, r3, #3
 8005982:	4413      	add	r3, r2
 8005984:	009b      	lsls	r3, r3, #2
 8005986:	440b      	add	r3, r1
 8005988:	3320      	adds	r3, #32
 800598a:	2200      	movs	r2, #0
 800598c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800598e:	7bfa      	ldrb	r2, [r7, #15]
 8005990:	6879      	ldr	r1, [r7, #4]
 8005992:	4613      	mov	r3, r2
 8005994:	00db      	lsls	r3, r3, #3
 8005996:	4413      	add	r3, r2
 8005998:	009b      	lsls	r3, r3, #2
 800599a:	440b      	add	r3, r1
 800599c:	3324      	adds	r3, #36	@ 0x24
 800599e:	2200      	movs	r2, #0
 80059a0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80059a2:	7bfb      	ldrb	r3, [r7, #15]
 80059a4:	3301      	adds	r3, #1
 80059a6:	73fb      	strb	r3, [r7, #15]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	791b      	ldrb	r3, [r3, #4]
 80059ac:	7bfa      	ldrb	r2, [r7, #15]
 80059ae:	429a      	cmp	r2, r3
 80059b0:	d3af      	bcc.n	8005912 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80059b2:	2300      	movs	r3, #0
 80059b4:	73fb      	strb	r3, [r7, #15]
 80059b6:	e044      	b.n	8005a42 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80059b8:	7bfa      	ldrb	r2, [r7, #15]
 80059ba:	6879      	ldr	r1, [r7, #4]
 80059bc:	4613      	mov	r3, r2
 80059be:	00db      	lsls	r3, r3, #3
 80059c0:	4413      	add	r3, r2
 80059c2:	009b      	lsls	r3, r3, #2
 80059c4:	440b      	add	r3, r1
 80059c6:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80059ca:	2200      	movs	r2, #0
 80059cc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80059ce:	7bfa      	ldrb	r2, [r7, #15]
 80059d0:	6879      	ldr	r1, [r7, #4]
 80059d2:	4613      	mov	r3, r2
 80059d4:	00db      	lsls	r3, r3, #3
 80059d6:	4413      	add	r3, r2
 80059d8:	009b      	lsls	r3, r3, #2
 80059da:	440b      	add	r3, r1
 80059dc:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80059e0:	7bfa      	ldrb	r2, [r7, #15]
 80059e2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80059e4:	7bfa      	ldrb	r2, [r7, #15]
 80059e6:	6879      	ldr	r1, [r7, #4]
 80059e8:	4613      	mov	r3, r2
 80059ea:	00db      	lsls	r3, r3, #3
 80059ec:	4413      	add	r3, r2
 80059ee:	009b      	lsls	r3, r3, #2
 80059f0:	440b      	add	r3, r1
 80059f2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80059f6:	2200      	movs	r2, #0
 80059f8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80059fa:	7bfa      	ldrb	r2, [r7, #15]
 80059fc:	6879      	ldr	r1, [r7, #4]
 80059fe:	4613      	mov	r3, r2
 8005a00:	00db      	lsls	r3, r3, #3
 8005a02:	4413      	add	r3, r2
 8005a04:	009b      	lsls	r3, r3, #2
 8005a06:	440b      	add	r3, r1
 8005a08:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005a10:	7bfa      	ldrb	r2, [r7, #15]
 8005a12:	6879      	ldr	r1, [r7, #4]
 8005a14:	4613      	mov	r3, r2
 8005a16:	00db      	lsls	r3, r3, #3
 8005a18:	4413      	add	r3, r2
 8005a1a:	009b      	lsls	r3, r3, #2
 8005a1c:	440b      	add	r3, r1
 8005a1e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005a22:	2200      	movs	r2, #0
 8005a24:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005a26:	7bfa      	ldrb	r2, [r7, #15]
 8005a28:	6879      	ldr	r1, [r7, #4]
 8005a2a:	4613      	mov	r3, r2
 8005a2c:	00db      	lsls	r3, r3, #3
 8005a2e:	4413      	add	r3, r2
 8005a30:	009b      	lsls	r3, r3, #2
 8005a32:	440b      	add	r3, r1
 8005a34:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005a38:	2200      	movs	r2, #0
 8005a3a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005a3c:	7bfb      	ldrb	r3, [r7, #15]
 8005a3e:	3301      	adds	r3, #1
 8005a40:	73fb      	strb	r3, [r7, #15]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	791b      	ldrb	r3, [r3, #4]
 8005a46:	7bfa      	ldrb	r2, [r7, #15]
 8005a48:	429a      	cmp	r2, r3
 8005a4a:	d3b5      	bcc.n	80059b8 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6818      	ldr	r0, [r3, #0]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	7c1a      	ldrb	r2, [r3, #16]
 8005a54:	f88d 2000 	strb.w	r2, [sp]
 8005a58:	3304      	adds	r3, #4
 8005a5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005a5c:	f004 fffe 	bl	800aa5c <USB_DevInit>
 8005a60:	4603      	mov	r3, r0
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d005      	beq.n	8005a72 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2202      	movs	r2, #2
 8005a6a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	e013      	b.n	8005a9a <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2200      	movs	r2, #0
 8005a76:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	7b1b      	ldrb	r3, [r3, #12]
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d102      	bne.n	8005a8e <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f001 f975 	bl	8006d78 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4618      	mov	r0, r3
 8005a94:	f006 f89f 	bl	800bbd6 <USB_DevDisconnect>

  return HAL_OK;
 8005a98:	2300      	movs	r3, #0
}
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	3710      	adds	r7, #16
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bd80      	pop	{r7, pc}

08005aa2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005aa2:	b580      	push	{r7, lr}
 8005aa4:	b082      	sub	sp, #8
 8005aa6:	af00      	add	r7, sp, #0
 8005aa8:	6078      	str	r0, [r7, #4]
#if defined (STM32U575xx) || defined (STM32U585xx)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (STM32U575xx) || defined (STM32U585xx) */

  __HAL_LOCK(hpcd);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005ab0:	2b01      	cmp	r3, #1
 8005ab2:	d101      	bne.n	8005ab8 <HAL_PCD_Start+0x16>
 8005ab4:	2302      	movs	r3, #2
 8005ab6:	e012      	b.n	8005ade <HAL_PCD_Start+0x3c>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2201      	movs	r2, #1
 8005abc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (STM32U575xx) || defined (STM32U585xx) */
  __HAL_PCD_ENABLE(hpcd);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	f004 ff5b 	bl	800a980 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f006 f860 	bl	800bb94 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005adc:	2300      	movs	r3, #0
}
 8005ade:	4618      	mov	r0, r3
 8005ae0:	3708      	adds	r7, #8
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}

08005ae6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005ae6:	b590      	push	{r4, r7, lr}
 8005ae8:	b08d      	sub	sp, #52	@ 0x34
 8005aea:	af00      	add	r7, sp, #0
 8005aec:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005af4:	6a3b      	ldr	r3, [r7, #32]
 8005af6:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4618      	mov	r0, r3
 8005afe:	f006 f91e 	bl	800bd3e <USB_GetMode>
 8005b02:	4603      	mov	r3, r0
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	f040 84d3 	bne.w	80064b0 <HAL_PCD_IRQHandler+0x9ca>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f006 f882 	bl	800bc18 <USB_ReadInterrupts>
 8005b14:	4603      	mov	r3, r0
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	f000 84c9 	beq.w	80064ae <HAL_PCD_IRQHandler+0x9c8>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005b1c:	69fb      	ldr	r3, [r7, #28]
 8005b1e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b22:	689b      	ldr	r3, [r3, #8]
 8005b24:	0a1b      	lsrs	r3, r3, #8
 8005b26:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4618      	mov	r0, r3
 8005b36:	f006 f86f 	bl	800bc18 <USB_ReadInterrupts>
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	f003 0302 	and.w	r3, r3, #2
 8005b40:	2b02      	cmp	r3, #2
 8005b42:	d107      	bne.n	8005b54 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	695a      	ldr	r2, [r3, #20]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f002 0202 	and.w	r2, r2, #2
 8005b52:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	4618      	mov	r0, r3
 8005b5a:	f006 f85d 	bl	800bc18 <USB_ReadInterrupts>
 8005b5e:	4603      	mov	r3, r0
 8005b60:	f003 0310 	and.w	r3, r3, #16
 8005b64:	2b10      	cmp	r3, #16
 8005b66:	d161      	bne.n	8005c2c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	699a      	ldr	r2, [r3, #24]
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f022 0210 	bic.w	r2, r2, #16
 8005b76:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005b78:	6a3b      	ldr	r3, [r7, #32]
 8005b7a:	6a1b      	ldr	r3, [r3, #32]
 8005b7c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005b7e:	69bb      	ldr	r3, [r7, #24]
 8005b80:	f003 020f 	and.w	r2, r3, #15
 8005b84:	4613      	mov	r3, r2
 8005b86:	00db      	lsls	r3, r3, #3
 8005b88:	4413      	add	r3, r2
 8005b8a:	009b      	lsls	r3, r3, #2
 8005b8c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005b90:	687a      	ldr	r2, [r7, #4]
 8005b92:	4413      	add	r3, r2
 8005b94:	3304      	adds	r3, #4
 8005b96:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005b98:	69bb      	ldr	r3, [r7, #24]
 8005b9a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005b9e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005ba2:	d124      	bne.n	8005bee <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005ba4:	69ba      	ldr	r2, [r7, #24]
 8005ba6:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8005baa:	4013      	ands	r3, r2
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d035      	beq.n	8005c1c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005bb4:	69bb      	ldr	r3, [r7, #24]
 8005bb6:	091b      	lsrs	r3, r3, #4
 8005bb8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005bba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005bbe:	b29b      	uxth	r3, r3
 8005bc0:	461a      	mov	r2, r3
 8005bc2:	6a38      	ldr	r0, [r7, #32]
 8005bc4:	f005 ff68 	bl	800ba98 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	68da      	ldr	r2, [r3, #12]
 8005bcc:	69bb      	ldr	r3, [r7, #24]
 8005bce:	091b      	lsrs	r3, r3, #4
 8005bd0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005bd4:	441a      	add	r2, r3
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	695a      	ldr	r2, [r3, #20]
 8005bde:	69bb      	ldr	r3, [r7, #24]
 8005be0:	091b      	lsrs	r3, r3, #4
 8005be2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005be6:	441a      	add	r2, r3
 8005be8:	697b      	ldr	r3, [r7, #20]
 8005bea:	615a      	str	r2, [r3, #20]
 8005bec:	e016      	b.n	8005c1c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8005bee:	69bb      	ldr	r3, [r7, #24]
 8005bf0:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005bf4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005bf8:	d110      	bne.n	8005c1c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005c00:	2208      	movs	r2, #8
 8005c02:	4619      	mov	r1, r3
 8005c04:	6a38      	ldr	r0, [r7, #32]
 8005c06:	f005 ff47 	bl	800ba98 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	695a      	ldr	r2, [r3, #20]
 8005c0e:	69bb      	ldr	r3, [r7, #24]
 8005c10:	091b      	lsrs	r3, r3, #4
 8005c12:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005c16:	441a      	add	r2, r3
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	699a      	ldr	r2, [r3, #24]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f042 0210 	orr.w	r2, r2, #16
 8005c2a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4618      	mov	r0, r3
 8005c32:	f005 fff1 	bl	800bc18 <USB_ReadInterrupts>
 8005c36:	4603      	mov	r3, r0
 8005c38:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005c3c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005c40:	f040 80a7 	bne.w	8005d92 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005c44:	2300      	movs	r3, #0
 8005c46:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	f005 fff6 	bl	800bc3e <USB_ReadDevAllOutEpInterrupt>
 8005c52:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8005c54:	e099      	b.n	8005d8a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c58:	f003 0301 	and.w	r3, r3, #1
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	f000 808e 	beq.w	8005d7e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c68:	b2d2      	uxtb	r2, r2
 8005c6a:	4611      	mov	r1, r2
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f006 f81a 	bl	800bca6 <USB_ReadDevOutEPInterrupt>
 8005c72:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	f003 0301 	and.w	r3, r3, #1
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d00c      	beq.n	8005c98 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c80:	015a      	lsls	r2, r3, #5
 8005c82:	69fb      	ldr	r3, [r7, #28]
 8005c84:	4413      	add	r3, r2
 8005c86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c8a:	461a      	mov	r2, r3
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005c90:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c92:	6878      	ldr	r0, [r7, #4]
 8005c94:	f000 feea 	bl	8006a6c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005c98:	693b      	ldr	r3, [r7, #16]
 8005c9a:	f003 0308 	and.w	r3, r3, #8
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d00c      	beq.n	8005cbc <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ca4:	015a      	lsls	r2, r3, #5
 8005ca6:	69fb      	ldr	r3, [r7, #28]
 8005ca8:	4413      	add	r3, r2
 8005caa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cae:	461a      	mov	r2, r3
 8005cb0:	2308      	movs	r3, #8
 8005cb2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005cb4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005cb6:	6878      	ldr	r0, [r7, #4]
 8005cb8:	f000 ffc0 	bl	8006c3c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005cbc:	693b      	ldr	r3, [r7, #16]
 8005cbe:	f003 0310 	and.w	r3, r3, #16
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d008      	beq.n	8005cd8 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc8:	015a      	lsls	r2, r3, #5
 8005cca:	69fb      	ldr	r3, [r7, #28]
 8005ccc:	4413      	add	r3, r2
 8005cce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cd2:	461a      	mov	r2, r3
 8005cd4:	2310      	movs	r3, #16
 8005cd6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005cd8:	693b      	ldr	r3, [r7, #16]
 8005cda:	f003 0302 	and.w	r3, r3, #2
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d030      	beq.n	8005d44 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005ce2:	6a3b      	ldr	r3, [r7, #32]
 8005ce4:	695b      	ldr	r3, [r3, #20]
 8005ce6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cea:	2b80      	cmp	r3, #128	@ 0x80
 8005cec:	d109      	bne.n	8005d02 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005cee:	69fb      	ldr	r3, [r7, #28]
 8005cf0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	69fa      	ldr	r2, [r7, #28]
 8005cf8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005cfc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005d00:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005d02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d04:	4613      	mov	r3, r2
 8005d06:	00db      	lsls	r3, r3, #3
 8005d08:	4413      	add	r3, r2
 8005d0a:	009b      	lsls	r3, r3, #2
 8005d0c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005d10:	687a      	ldr	r2, [r7, #4]
 8005d12:	4413      	add	r3, r2
 8005d14:	3304      	adds	r3, #4
 8005d16:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005d18:	697b      	ldr	r3, [r7, #20]
 8005d1a:	78db      	ldrb	r3, [r3, #3]
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d108      	bne.n	8005d32 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005d20:	697b      	ldr	r3, [r7, #20]
 8005d22:	2200      	movs	r2, #0
 8005d24:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d28:	b2db      	uxtb	r3, r3
 8005d2a:	4619      	mov	r1, r3
 8005d2c:	6878      	ldr	r0, [r7, #4]
 8005d2e:	f7fd fa33 	bl	8003198 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d34:	015a      	lsls	r2, r3, #5
 8005d36:	69fb      	ldr	r3, [r7, #28]
 8005d38:	4413      	add	r3, r2
 8005d3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d3e:	461a      	mov	r2, r3
 8005d40:	2302      	movs	r3, #2
 8005d42:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	f003 0320 	and.w	r3, r3, #32
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d008      	beq.n	8005d60 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d50:	015a      	lsls	r2, r3, #5
 8005d52:	69fb      	ldr	r3, [r7, #28]
 8005d54:	4413      	add	r3, r2
 8005d56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	2320      	movs	r3, #32
 8005d5e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d009      	beq.n	8005d7e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d6c:	015a      	lsls	r2, r3, #5
 8005d6e:	69fb      	ldr	r3, [r7, #28]
 8005d70:	4413      	add	r3, r2
 8005d72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d76:	461a      	mov	r2, r3
 8005d78:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005d7c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d80:	3301      	adds	r3, #1
 8005d82:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d86:	085b      	lsrs	r3, r3, #1
 8005d88:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005d8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	f47f af62 	bne.w	8005c56 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4618      	mov	r0, r3
 8005d98:	f005 ff3e 	bl	800bc18 <USB_ReadInterrupts>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005da2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005da6:	f040 80db 	bne.w	8005f60 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4618      	mov	r0, r3
 8005db0:	f005 ff5f 	bl	800bc72 <USB_ReadDevAllInEpInterrupt>
 8005db4:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8005db6:	2300      	movs	r3, #0
 8005db8:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005dba:	e0cd      	b.n	8005f58 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dbe:	f003 0301 	and.w	r3, r3, #1
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	f000 80c2 	beq.w	8005f4c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dce:	b2d2      	uxtb	r2, r2
 8005dd0:	4611      	mov	r1, r2
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	f005 ff85 	bl	800bce2 <USB_ReadDevInEPInterrupt>
 8005dd8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	f003 0301 	and.w	r3, r3, #1
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d057      	beq.n	8005e94 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de6:	f003 030f 	and.w	r3, r3, #15
 8005dea:	2201      	movs	r2, #1
 8005dec:	fa02 f303 	lsl.w	r3, r2, r3
 8005df0:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005df2:	69fb      	ldr	r3, [r7, #28]
 8005df4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005df8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	43db      	mvns	r3, r3
 8005dfe:	69f9      	ldr	r1, [r7, #28]
 8005e00:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005e04:	4013      	ands	r3, r2
 8005e06:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e0a:	015a      	lsls	r2, r3, #5
 8005e0c:	69fb      	ldr	r3, [r7, #28]
 8005e0e:	4413      	add	r3, r2
 8005e10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e14:	461a      	mov	r2, r3
 8005e16:	2301      	movs	r3, #1
 8005e18:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	799b      	ldrb	r3, [r3, #6]
 8005e1e:	2b01      	cmp	r3, #1
 8005e20:	d132      	bne.n	8005e88 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005e22:	6879      	ldr	r1, [r7, #4]
 8005e24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e26:	4613      	mov	r3, r2
 8005e28:	00db      	lsls	r3, r3, #3
 8005e2a:	4413      	add	r3, r2
 8005e2c:	009b      	lsls	r3, r3, #2
 8005e2e:	440b      	add	r3, r1
 8005e30:	3320      	adds	r3, #32
 8005e32:	6819      	ldr	r1, [r3, #0]
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e38:	4613      	mov	r3, r2
 8005e3a:	00db      	lsls	r3, r3, #3
 8005e3c:	4413      	add	r3, r2
 8005e3e:	009b      	lsls	r3, r3, #2
 8005e40:	4403      	add	r3, r0
 8005e42:	331c      	adds	r3, #28
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4419      	add	r1, r3
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e4c:	4613      	mov	r3, r2
 8005e4e:	00db      	lsls	r3, r3, #3
 8005e50:	4413      	add	r3, r2
 8005e52:	009b      	lsls	r3, r3, #2
 8005e54:	4403      	add	r3, r0
 8005e56:	3320      	adds	r3, #32
 8005e58:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d113      	bne.n	8005e88 <HAL_PCD_IRQHandler+0x3a2>
 8005e60:	6879      	ldr	r1, [r7, #4]
 8005e62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e64:	4613      	mov	r3, r2
 8005e66:	00db      	lsls	r3, r3, #3
 8005e68:	4413      	add	r3, r2
 8005e6a:	009b      	lsls	r3, r3, #2
 8005e6c:	440b      	add	r3, r1
 8005e6e:	3324      	adds	r3, #36	@ 0x24
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d108      	bne.n	8005e88 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6818      	ldr	r0, [r3, #0]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005e80:	461a      	mov	r2, r3
 8005e82:	2101      	movs	r1, #1
 8005e84:	f005 ff8c 	bl	800bda0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e8a:	b2db      	uxtb	r3, r3
 8005e8c:	4619      	mov	r1, r3
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f7fd f8fe 	bl	8003090 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005e94:	693b      	ldr	r3, [r7, #16]
 8005e96:	f003 0308 	and.w	r3, r3, #8
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d008      	beq.n	8005eb0 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ea0:	015a      	lsls	r2, r3, #5
 8005ea2:	69fb      	ldr	r3, [r7, #28]
 8005ea4:	4413      	add	r3, r2
 8005ea6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005eaa:	461a      	mov	r2, r3
 8005eac:	2308      	movs	r3, #8
 8005eae:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005eb0:	693b      	ldr	r3, [r7, #16]
 8005eb2:	f003 0310 	and.w	r3, r3, #16
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d008      	beq.n	8005ecc <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ebc:	015a      	lsls	r2, r3, #5
 8005ebe:	69fb      	ldr	r3, [r7, #28]
 8005ec0:	4413      	add	r3, r2
 8005ec2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	2310      	movs	r3, #16
 8005eca:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d008      	beq.n	8005ee8 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ed8:	015a      	lsls	r2, r3, #5
 8005eda:	69fb      	ldr	r3, [r7, #28]
 8005edc:	4413      	add	r3, r2
 8005ede:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ee2:	461a      	mov	r2, r3
 8005ee4:	2340      	movs	r3, #64	@ 0x40
 8005ee6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005ee8:	693b      	ldr	r3, [r7, #16]
 8005eea:	f003 0302 	and.w	r3, r3, #2
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d023      	beq.n	8005f3a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005ef2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005ef4:	6a38      	ldr	r0, [r7, #32]
 8005ef6:	f004 ff21 	bl	800ad3c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005efa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005efc:	4613      	mov	r3, r2
 8005efe:	00db      	lsls	r3, r3, #3
 8005f00:	4413      	add	r3, r2
 8005f02:	009b      	lsls	r3, r3, #2
 8005f04:	3310      	adds	r3, #16
 8005f06:	687a      	ldr	r2, [r7, #4]
 8005f08:	4413      	add	r3, r2
 8005f0a:	3304      	adds	r3, #4
 8005f0c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	78db      	ldrb	r3, [r3, #3]
 8005f12:	2b01      	cmp	r3, #1
 8005f14:	d108      	bne.n	8005f28 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f1e:	b2db      	uxtb	r3, r3
 8005f20:	4619      	mov	r1, r3
 8005f22:	6878      	ldr	r0, [r7, #4]
 8005f24:	f7fd f94a 	bl	80031bc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f2a:	015a      	lsls	r2, r3, #5
 8005f2c:	69fb      	ldr	r3, [r7, #28]
 8005f2e:	4413      	add	r3, r2
 8005f30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f34:	461a      	mov	r2, r3
 8005f36:	2302      	movs	r3, #2
 8005f38:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005f3a:	693b      	ldr	r3, [r7, #16]
 8005f3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d003      	beq.n	8005f4c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005f44:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	f000 fd04 	bl	8006954 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f4e:	3301      	adds	r3, #1
 8005f50:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f54:	085b      	lsrs	r3, r3, #1
 8005f56:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005f58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	f47f af2e 	bne.w	8005dbc <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4618      	mov	r0, r3
 8005f66:	f005 fe57 	bl	800bc18 <USB_ReadInterrupts>
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f70:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f74:	d122      	bne.n	8005fbc <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005f76:	69fb      	ldr	r3, [r7, #28]
 8005f78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	69fa      	ldr	r2, [r7, #28]
 8005f80:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005f84:	f023 0301 	bic.w	r3, r3, #1
 8005f88:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005f90:	2b01      	cmp	r3, #1
 8005f92:	d108      	bne.n	8005fa6 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2200      	movs	r2, #0
 8005f98:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005f9c:	2100      	movs	r1, #0
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f7fd faca 	bl	8003538 <HAL_PCDEx_LPM_Callback>
 8005fa4:	e002      	b.n	8005fac <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f7fd f8e8 	bl	800317c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	695a      	ldr	r2, [r3, #20]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005fba:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	f005 fe29 	bl	800bc18 <USB_ReadInterrupts>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005fcc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005fd0:	d112      	bne.n	8005ff8 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005fd2:	69fb      	ldr	r3, [r7, #28]
 8005fd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	f003 0301 	and.w	r3, r3, #1
 8005fde:	2b01      	cmp	r3, #1
 8005fe0:	d102      	bne.n	8005fe8 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005fe2:	6878      	ldr	r0, [r7, #4]
 8005fe4:	f7fd f8a4 	bl	8003130 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	695a      	ldr	r2, [r3, #20]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8005ff6:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	f005 fe0b 	bl	800bc18 <USB_ReadInterrupts>
 8006002:	4603      	mov	r3, r0
 8006004:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006008:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800600c:	d121      	bne.n	8006052 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	695a      	ldr	r2, [r3, #20]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800601c:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8006024:	2b00      	cmp	r3, #0
 8006026:	d111      	bne.n	800604c <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2201      	movs	r2, #1
 800602c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006036:	089b      	lsrs	r3, r3, #2
 8006038:	f003 020f 	and.w	r2, r3, #15
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8006042:	2101      	movs	r1, #1
 8006044:	6878      	ldr	r0, [r7, #4]
 8006046:	f7fd fa77 	bl	8003538 <HAL_PCDEx_LPM_Callback>
 800604a:	e002      	b.n	8006052 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800604c:	6878      	ldr	r0, [r7, #4]
 800604e:	f7fd f86f 	bl	8003130 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4618      	mov	r0, r3
 8006058:	f005 fdde 	bl	800bc18 <USB_ReadInterrupts>
 800605c:	4603      	mov	r3, r0
 800605e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006062:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006066:	f040 80b7 	bne.w	80061d8 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800606a:	69fb      	ldr	r3, [r7, #28]
 800606c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	69fa      	ldr	r2, [r7, #28]
 8006074:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006078:	f023 0301 	bic.w	r3, r3, #1
 800607c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	2110      	movs	r1, #16
 8006084:	4618      	mov	r0, r3
 8006086:	f004 fe59 	bl	800ad3c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800608a:	2300      	movs	r3, #0
 800608c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800608e:	e046      	b.n	800611e <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006090:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006092:	015a      	lsls	r2, r3, #5
 8006094:	69fb      	ldr	r3, [r7, #28]
 8006096:	4413      	add	r3, r2
 8006098:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800609c:	461a      	mov	r2, r3
 800609e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80060a2:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80060a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060a6:	015a      	lsls	r2, r3, #5
 80060a8:	69fb      	ldr	r3, [r7, #28]
 80060aa:	4413      	add	r3, r2
 80060ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060b4:	0151      	lsls	r1, r2, #5
 80060b6:	69fa      	ldr	r2, [r7, #28]
 80060b8:	440a      	add	r2, r1
 80060ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060be:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80060c2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80060c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060c6:	015a      	lsls	r2, r3, #5
 80060c8:	69fb      	ldr	r3, [r7, #28]
 80060ca:	4413      	add	r3, r2
 80060cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060d0:	461a      	mov	r2, r3
 80060d2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80060d6:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80060d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060da:	015a      	lsls	r2, r3, #5
 80060dc:	69fb      	ldr	r3, [r7, #28]
 80060de:	4413      	add	r3, r2
 80060e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060e8:	0151      	lsls	r1, r2, #5
 80060ea:	69fa      	ldr	r2, [r7, #28]
 80060ec:	440a      	add	r2, r1
 80060ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80060f2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80060f6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80060f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060fa:	015a      	lsls	r2, r3, #5
 80060fc:	69fb      	ldr	r3, [r7, #28]
 80060fe:	4413      	add	r3, r2
 8006100:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006108:	0151      	lsls	r1, r2, #5
 800610a:	69fa      	ldr	r2, [r7, #28]
 800610c:	440a      	add	r2, r1
 800610e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006112:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006116:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800611a:	3301      	adds	r3, #1
 800611c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	791b      	ldrb	r3, [r3, #4]
 8006122:	461a      	mov	r2, r3
 8006124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006126:	4293      	cmp	r3, r2
 8006128:	d3b2      	bcc.n	8006090 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800612a:	69fb      	ldr	r3, [r7, #28]
 800612c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006130:	69db      	ldr	r3, [r3, #28]
 8006132:	69fa      	ldr	r2, [r7, #28]
 8006134:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006138:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800613c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	7bdb      	ldrb	r3, [r3, #15]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d016      	beq.n	8006174 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8006146:	69fb      	ldr	r3, [r7, #28]
 8006148:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800614c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006150:	69fa      	ldr	r2, [r7, #28]
 8006152:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006156:	f043 030b 	orr.w	r3, r3, #11
 800615a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800615e:	69fb      	ldr	r3, [r7, #28]
 8006160:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006166:	69fa      	ldr	r2, [r7, #28]
 8006168:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800616c:	f043 030b 	orr.w	r3, r3, #11
 8006170:	6453      	str	r3, [r2, #68]	@ 0x44
 8006172:	e015      	b.n	80061a0 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006174:	69fb      	ldr	r3, [r7, #28]
 8006176:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800617a:	695b      	ldr	r3, [r3, #20]
 800617c:	69fa      	ldr	r2, [r7, #28]
 800617e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006182:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006186:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800618a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800618c:	69fb      	ldr	r3, [r7, #28]
 800618e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006192:	691b      	ldr	r3, [r3, #16]
 8006194:	69fa      	ldr	r2, [r7, #28]
 8006196:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800619a:	f043 030b 	orr.w	r3, r3, #11
 800619e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80061a0:	69fb      	ldr	r3, [r7, #28]
 80061a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	69fa      	ldr	r2, [r7, #28]
 80061aa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80061ae:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80061b2:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6818      	ldr	r0, [r3, #0]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80061c2:	461a      	mov	r2, r3
 80061c4:	f005 fdec 	bl	800bda0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	695a      	ldr	r2, [r3, #20]
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80061d6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4618      	mov	r0, r3
 80061de:	f005 fd1b 	bl	800bc18 <USB_ReadInterrupts>
 80061e2:	4603      	mov	r3, r0
 80061e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80061e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061ec:	d123      	bne.n	8006236 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4618      	mov	r0, r3
 80061f4:	f005 fdb1 	bl	800bd5a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4618      	mov	r0, r3
 80061fe:	f004 fe16 	bl	800ae2e <USB_GetDevSpeed>
 8006202:	4603      	mov	r3, r0
 8006204:	461a      	mov	r2, r3
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681c      	ldr	r4, [r3, #0]
 800620e:	f002 f871 	bl	80082f4 <HAL_RCC_GetHCLKFreq>
 8006212:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006218:	461a      	mov	r2, r3
 800621a:	4620      	mov	r0, r4
 800621c:	f004 fb0e 	bl	800a83c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006220:	6878      	ldr	r0, [r7, #4]
 8006222:	f7fc ff5d 	bl	80030e0 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	695a      	ldr	r2, [r3, #20]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8006234:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4618      	mov	r0, r3
 800623c:	f005 fcec 	bl	800bc18 <USB_ReadInterrupts>
 8006240:	4603      	mov	r3, r0
 8006242:	f003 0308 	and.w	r3, r3, #8
 8006246:	2b08      	cmp	r3, #8
 8006248:	d10a      	bne.n	8006260 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800624a:	6878      	ldr	r0, [r7, #4]
 800624c:	f7fc ff3a 	bl	80030c4 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	695a      	ldr	r2, [r3, #20]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f002 0208 	and.w	r2, r2, #8
 800625e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4618      	mov	r0, r3
 8006266:	f005 fcd7 	bl	800bc18 <USB_ReadInterrupts>
 800626a:	4603      	mov	r3, r0
 800626c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006270:	2b80      	cmp	r3, #128	@ 0x80
 8006272:	d13d      	bne.n	80062f0 <HAL_PCD_IRQHandler+0x80a>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8006274:	6a3b      	ldr	r3, [r7, #32]
 8006276:	699b      	ldr	r3, [r3, #24]
 8006278:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800627c:	6a3b      	ldr	r3, [r7, #32]
 800627e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006280:	2301      	movs	r3, #1
 8006282:	627b      	str	r3, [r7, #36]	@ 0x24
 8006284:	e02e      	b.n	80062e4 <HAL_PCD_IRQHandler+0x7fe>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8006286:	6879      	ldr	r1, [r7, #4]
 8006288:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800628a:	4613      	mov	r3, r2
 800628c:	00db      	lsls	r3, r3, #3
 800628e:	4413      	add	r3, r2
 8006290:	009b      	lsls	r3, r3, #2
 8006292:	440b      	add	r3, r1
 8006294:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006298:	781b      	ldrb	r3, [r3, #0]
 800629a:	2b01      	cmp	r3, #1
 800629c:	d11f      	bne.n	80062de <HAL_PCD_IRQHandler+0x7f8>
        {
          /* disable the EP */
          USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800629e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062a0:	015a      	lsls	r2, r3, #5
 80062a2:	69fb      	ldr	r3, [r7, #28]
 80062a4:	4413      	add	r3, r2
 80062a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062ae:	0151      	lsls	r1, r2, #5
 80062b0:	69fa      	ldr	r2, [r7, #28]
 80062b2:	440a      	add	r2, r1
 80062b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80062b8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80062bc:	6013      	str	r3, [r2, #0]
          USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80062be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c0:	015a      	lsls	r2, r3, #5
 80062c2:	69fb      	ldr	r3, [r7, #28]
 80062c4:	4413      	add	r3, r2
 80062c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062ce:	0151      	lsls	r1, r2, #5
 80062d0:	69fa      	ldr	r2, [r7, #28]
 80062d2:	440a      	add	r2, r1
 80062d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80062d8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80062dc:	6013      	str	r3, [r2, #0]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80062de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e0:	3301      	adds	r3, #1
 80062e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	791b      	ldrb	r3, [r3, #4]
 80062e8:	461a      	mov	r2, r3
 80062ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d3ca      	bcc.n	8006286 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	4618      	mov	r0, r3
 80062f6:	f005 fc8f 	bl	800bc18 <USB_ReadInterrupts>
 80062fa:	4603      	mov	r3, r0
 80062fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006300:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006304:	d13c      	bne.n	8006380 <HAL_PCD_IRQHandler+0x89a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006306:	2301      	movs	r3, #1
 8006308:	627b      	str	r3, [r7, #36]	@ 0x24
 800630a:	e02b      	b.n	8006364 <HAL_PCD_IRQHandler+0x87e>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800630c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800630e:	015a      	lsls	r2, r3, #5
 8006310:	69fb      	ldr	r3, [r7, #28]
 8006312:	4413      	add	r3, r2
 8006314:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800631c:	6879      	ldr	r1, [r7, #4]
 800631e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006320:	4613      	mov	r3, r2
 8006322:	00db      	lsls	r3, r3, #3
 8006324:	4413      	add	r3, r2
 8006326:	009b      	lsls	r3, r3, #2
 8006328:	440b      	add	r3, r1
 800632a:	3318      	adds	r3, #24
 800632c:	781b      	ldrb	r3, [r3, #0]
 800632e:	2b01      	cmp	r3, #1
 8006330:	d115      	bne.n	800635e <HAL_PCD_IRQHandler+0x878>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8006332:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006334:	2b00      	cmp	r3, #0
 8006336:	da12      	bge.n	800635e <HAL_PCD_IRQHandler+0x878>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8006338:	6879      	ldr	r1, [r7, #4]
 800633a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800633c:	4613      	mov	r3, r2
 800633e:	00db      	lsls	r3, r3, #3
 8006340:	4413      	add	r3, r2
 8006342:	009b      	lsls	r3, r3, #2
 8006344:	440b      	add	r3, r1
 8006346:	3317      	adds	r3, #23
 8006348:	2201      	movs	r2, #1
 800634a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800634c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800634e:	b2db      	uxtb	r3, r3
 8006350:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006354:	b2db      	uxtb	r3, r3
 8006356:	4619      	mov	r1, r3
 8006358:	6878      	ldr	r0, [r7, #4]
 800635a:	f000 faca 	bl	80068f2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800635e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006360:	3301      	adds	r3, #1
 8006362:	627b      	str	r3, [r7, #36]	@ 0x24
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	791b      	ldrb	r3, [r3, #4]
 8006368:	461a      	mov	r2, r3
 800636a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800636c:	4293      	cmp	r3, r2
 800636e:	d3cd      	bcc.n	800630c <HAL_PCD_IRQHandler+0x826>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	695a      	ldr	r2, [r3, #20]
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800637e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4618      	mov	r0, r3
 8006386:	f005 fc47 	bl	800bc18 <USB_ReadInterrupts>
 800638a:	4603      	mov	r3, r0
 800638c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006390:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006394:	d156      	bne.n	8006444 <HAL_PCD_IRQHandler+0x95e>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006396:	2301      	movs	r3, #1
 8006398:	627b      	str	r3, [r7, #36]	@ 0x24
 800639a:	e045      	b.n	8006428 <HAL_PCD_IRQHandler+0x942>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800639c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800639e:	015a      	lsls	r2, r3, #5
 80063a0:	69fb      	ldr	r3, [r7, #28]
 80063a2:	4413      	add	r3, r2
 80063a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80063ac:	6879      	ldr	r1, [r7, #4]
 80063ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063b0:	4613      	mov	r3, r2
 80063b2:	00db      	lsls	r3, r3, #3
 80063b4:	4413      	add	r3, r2
 80063b6:	009b      	lsls	r3, r3, #2
 80063b8:	440b      	add	r3, r1
 80063ba:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80063be:	781b      	ldrb	r3, [r3, #0]
 80063c0:	2b01      	cmp	r3, #1
 80063c2:	d12e      	bne.n	8006422 <HAL_PCD_IRQHandler+0x93c>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80063c4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	da2b      	bge.n	8006422 <HAL_PCD_IRQHandler+0x93c>
            (((RegVal & (0x1UL << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80063ca:	69bb      	ldr	r3, [r7, #24]
 80063cc:	0c1a      	lsrs	r2, r3, #16
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80063d4:	4053      	eors	r3, r2
 80063d6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d121      	bne.n	8006422 <HAL_PCD_IRQHandler+0x93c>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80063de:	6879      	ldr	r1, [r7, #4]
 80063e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063e2:	4613      	mov	r3, r2
 80063e4:	00db      	lsls	r3, r3, #3
 80063e6:	4413      	add	r3, r2
 80063e8:	009b      	lsls	r3, r3, #2
 80063ea:	440b      	add	r3, r1
 80063ec:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80063f0:	2201      	movs	r2, #1
 80063f2:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80063f4:	6a3b      	ldr	r3, [r7, #32]
 80063f6:	699b      	ldr	r3, [r3, #24]
 80063f8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80063fc:	6a3b      	ldr	r3, [r7, #32]
 80063fe:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8006400:	6a3b      	ldr	r3, [r7, #32]
 8006402:	695b      	ldr	r3, [r3, #20]
 8006404:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006408:	2b00      	cmp	r3, #0
 800640a:	d10a      	bne.n	8006422 <HAL_PCD_IRQHandler+0x93c>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800640c:	69fb      	ldr	r3, [r7, #28]
 800640e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	69fa      	ldr	r2, [r7, #28]
 8006416:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800641a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800641e:	6053      	str	r3, [r2, #4]
            break;
 8006420:	e008      	b.n	8006434 <HAL_PCD_IRQHandler+0x94e>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006424:	3301      	adds	r3, #1
 8006426:	627b      	str	r3, [r7, #36]	@ 0x24
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	791b      	ldrb	r3, [r3, #4]
 800642c:	461a      	mov	r2, r3
 800642e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006430:	4293      	cmp	r3, r2
 8006432:	d3b3      	bcc.n	800639c <HAL_PCD_IRQHandler+0x8b6>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	695a      	ldr	r2, [r3, #20]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8006442:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4618      	mov	r0, r3
 800644a:	f005 fbe5 	bl	800bc18 <USB_ReadInterrupts>
 800644e:	4603      	mov	r3, r0
 8006450:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006454:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006458:	d10a      	bne.n	8006470 <HAL_PCD_IRQHandler+0x98a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f7fc fec0 	bl	80031e0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	695a      	ldr	r2, [r3, #20]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800646e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	4618      	mov	r0, r3
 8006476:	f005 fbcf 	bl	800bc18 <USB_ReadInterrupts>
 800647a:	4603      	mov	r3, r0
 800647c:	f003 0304 	and.w	r3, r3, #4
 8006480:	2b04      	cmp	r3, #4
 8006482:	d115      	bne.n	80064b0 <HAL_PCD_IRQHandler+0x9ca>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	685b      	ldr	r3, [r3, #4]
 800648a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800648c:	69bb      	ldr	r3, [r7, #24]
 800648e:	f003 0304 	and.w	r3, r3, #4
 8006492:	2b00      	cmp	r3, #0
 8006494:	d002      	beq.n	800649c <HAL_PCD_IRQHandler+0x9b6>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	f7fc feb0 	bl	80031fc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	6859      	ldr	r1, [r3, #4]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	69ba      	ldr	r2, [r7, #24]
 80064a8:	430a      	orrs	r2, r1
 80064aa:	605a      	str	r2, [r3, #4]
 80064ac:	e000      	b.n	80064b0 <HAL_PCD_IRQHandler+0x9ca>
      return;
 80064ae:	bf00      	nop
    }
  }
}
 80064b0:	3734      	adds	r7, #52	@ 0x34
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd90      	pop	{r4, r7, pc}

080064b6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80064b6:	b580      	push	{r7, lr}
 80064b8:	b082      	sub	sp, #8
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	6078      	str	r0, [r7, #4]
 80064be:	460b      	mov	r3, r1
 80064c0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80064c8:	2b01      	cmp	r3, #1
 80064ca:	d101      	bne.n	80064d0 <HAL_PCD_SetAddress+0x1a>
 80064cc:	2302      	movs	r3, #2
 80064ce:	e012      	b.n	80064f6 <HAL_PCD_SetAddress+0x40>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2201      	movs	r2, #1
 80064d4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	78fa      	ldrb	r2, [r7, #3]
 80064dc:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	78fa      	ldrb	r2, [r7, #3]
 80064e4:	4611      	mov	r1, r2
 80064e6:	4618      	mov	r0, r3
 80064e8:	f005 fb2e 	bl	800bb48 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2200      	movs	r2, #0
 80064f0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80064f4:	2300      	movs	r3, #0
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	3708      	adds	r7, #8
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}

080064fe <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80064fe:	b580      	push	{r7, lr}
 8006500:	b084      	sub	sp, #16
 8006502:	af00      	add	r7, sp, #0
 8006504:	6078      	str	r0, [r7, #4]
 8006506:	4608      	mov	r0, r1
 8006508:	4611      	mov	r1, r2
 800650a:	461a      	mov	r2, r3
 800650c:	4603      	mov	r3, r0
 800650e:	70fb      	strb	r3, [r7, #3]
 8006510:	460b      	mov	r3, r1
 8006512:	803b      	strh	r3, [r7, #0]
 8006514:	4613      	mov	r3, r2
 8006516:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8006518:	2300      	movs	r3, #0
 800651a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800651c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006520:	2b00      	cmp	r3, #0
 8006522:	da0f      	bge.n	8006544 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006524:	78fb      	ldrb	r3, [r7, #3]
 8006526:	f003 020f 	and.w	r2, r3, #15
 800652a:	4613      	mov	r3, r2
 800652c:	00db      	lsls	r3, r3, #3
 800652e:	4413      	add	r3, r2
 8006530:	009b      	lsls	r3, r3, #2
 8006532:	3310      	adds	r3, #16
 8006534:	687a      	ldr	r2, [r7, #4]
 8006536:	4413      	add	r3, r2
 8006538:	3304      	adds	r3, #4
 800653a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2201      	movs	r2, #1
 8006540:	705a      	strb	r2, [r3, #1]
 8006542:	e00f      	b.n	8006564 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006544:	78fb      	ldrb	r3, [r7, #3]
 8006546:	f003 020f 	and.w	r2, r3, #15
 800654a:	4613      	mov	r3, r2
 800654c:	00db      	lsls	r3, r3, #3
 800654e:	4413      	add	r3, r2
 8006550:	009b      	lsls	r3, r3, #2
 8006552:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006556:	687a      	ldr	r2, [r7, #4]
 8006558:	4413      	add	r3, r2
 800655a:	3304      	adds	r3, #4
 800655c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2200      	movs	r2, #0
 8006562:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006564:	78fb      	ldrb	r3, [r7, #3]
 8006566:	f003 030f 	and.w	r3, r3, #15
 800656a:	b2da      	uxtb	r2, r3
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8006570:	883b      	ldrh	r3, [r7, #0]
 8006572:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	78ba      	ldrb	r2, [r7, #2]
 800657e:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if (ep->is_in != 0U)
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	785b      	ldrb	r3, [r3, #1]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d004      	beq.n	8006592 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	781b      	ldrb	r3, [r3, #0]
 800658c:	461a      	mov	r2, r3
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006592:	78bb      	ldrb	r3, [r7, #2]
 8006594:	2b02      	cmp	r3, #2
 8006596:	d102      	bne.n	800659e <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2200      	movs	r2, #0
 800659c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80065a4:	2b01      	cmp	r3, #1
 80065a6:	d101      	bne.n	80065ac <HAL_PCD_EP_Open+0xae>
 80065a8:	2302      	movs	r3, #2
 80065aa:	e00e      	b.n	80065ca <HAL_PCD_EP_Open+0xcc>
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2201      	movs	r2, #1
 80065b0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	68f9      	ldr	r1, [r7, #12]
 80065ba:	4618      	mov	r0, r3
 80065bc:	f004 fc5c 	bl	800ae78 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2200      	movs	r2, #0
 80065c4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80065c8:	7afb      	ldrb	r3, [r7, #11]
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3710      	adds	r7, #16
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}

080065d2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80065d2:	b580      	push	{r7, lr}
 80065d4:	b084      	sub	sp, #16
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	6078      	str	r0, [r7, #4]
 80065da:	460b      	mov	r3, r1
 80065dc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80065de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	da0f      	bge.n	8006606 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80065e6:	78fb      	ldrb	r3, [r7, #3]
 80065e8:	f003 020f 	and.w	r2, r3, #15
 80065ec:	4613      	mov	r3, r2
 80065ee:	00db      	lsls	r3, r3, #3
 80065f0:	4413      	add	r3, r2
 80065f2:	009b      	lsls	r3, r3, #2
 80065f4:	3310      	adds	r3, #16
 80065f6:	687a      	ldr	r2, [r7, #4]
 80065f8:	4413      	add	r3, r2
 80065fa:	3304      	adds	r3, #4
 80065fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	2201      	movs	r2, #1
 8006602:	705a      	strb	r2, [r3, #1]
 8006604:	e00f      	b.n	8006626 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006606:	78fb      	ldrb	r3, [r7, #3]
 8006608:	f003 020f 	and.w	r2, r3, #15
 800660c:	4613      	mov	r3, r2
 800660e:	00db      	lsls	r3, r3, #3
 8006610:	4413      	add	r3, r2
 8006612:	009b      	lsls	r3, r3, #2
 8006614:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006618:	687a      	ldr	r2, [r7, #4]
 800661a:	4413      	add	r3, r2
 800661c:	3304      	adds	r3, #4
 800661e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2200      	movs	r2, #0
 8006624:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8006626:	78fb      	ldrb	r3, [r7, #3]
 8006628:	f003 030f 	and.w	r3, r3, #15
 800662c:	b2da      	uxtb	r2, r3
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006638:	2b01      	cmp	r3, #1
 800663a:	d101      	bne.n	8006640 <HAL_PCD_EP_Close+0x6e>
 800663c:	2302      	movs	r3, #2
 800663e:	e00e      	b.n	800665e <HAL_PCD_EP_Close+0x8c>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2201      	movs	r2, #1
 8006644:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	68f9      	ldr	r1, [r7, #12]
 800664e:	4618      	mov	r0, r3
 8006650:	f004 fc9a 	bl	800af88 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2200      	movs	r2, #0
 8006658:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800665c:	2300      	movs	r3, #0
}
 800665e:	4618      	mov	r0, r3
 8006660:	3710      	adds	r7, #16
 8006662:	46bd      	mov	sp, r7
 8006664:	bd80      	pop	{r7, pc}

08006666 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006666:	b580      	push	{r7, lr}
 8006668:	b086      	sub	sp, #24
 800666a:	af00      	add	r7, sp, #0
 800666c:	60f8      	str	r0, [r7, #12]
 800666e:	607a      	str	r2, [r7, #4]
 8006670:	603b      	str	r3, [r7, #0]
 8006672:	460b      	mov	r3, r1
 8006674:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006676:	7afb      	ldrb	r3, [r7, #11]
 8006678:	f003 020f 	and.w	r2, r3, #15
 800667c:	4613      	mov	r3, r2
 800667e:	00db      	lsls	r3, r3, #3
 8006680:	4413      	add	r3, r2
 8006682:	009b      	lsls	r3, r3, #2
 8006684:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006688:	68fa      	ldr	r2, [r7, #12]
 800668a:	4413      	add	r3, r2
 800668c:	3304      	adds	r3, #4
 800668e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	687a      	ldr	r2, [r7, #4]
 8006694:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	683a      	ldr	r2, [r7, #0]
 800669a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800669c:	697b      	ldr	r3, [r7, #20]
 800669e:	2200      	movs	r2, #0
 80066a0:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	2200      	movs	r2, #0
 80066a6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80066a8:	7afb      	ldrb	r3, [r7, #11]
 80066aa:	f003 030f 	and.w	r3, r3, #15
 80066ae:	b2da      	uxtb	r2, r3
 80066b0:	697b      	ldr	r3, [r7, #20]
 80066b2:	701a      	strb	r2, [r3, #0]

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if (hpcd->Init.dma_enable == 1U)
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	799b      	ldrb	r3, [r3, #6]
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	d102      	bne.n	80066c2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80066bc:	687a      	ldr	r2, [r7, #4]
 80066be:	697b      	ldr	r3, [r7, #20]
 80066c0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6818      	ldr	r0, [r3, #0]
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	799b      	ldrb	r3, [r3, #6]
 80066ca:	461a      	mov	r2, r3
 80066cc:	6979      	ldr	r1, [r7, #20]
 80066ce:	f004 fd37 	bl	800b140 <USB_EPStartXfer>
#else
  (void)USB_EPStartXfer(hpcd->Instance, ep);
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  return HAL_OK;
 80066d2:	2300      	movs	r3, #0
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	3718      	adds	r7, #24
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd80      	pop	{r7, pc}

080066dc <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80066dc:	b480      	push	{r7}
 80066de:	b083      	sub	sp, #12
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
 80066e4:	460b      	mov	r3, r1
 80066e6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80066e8:	78fb      	ldrb	r3, [r7, #3]
 80066ea:	f003 020f 	and.w	r2, r3, #15
 80066ee:	6879      	ldr	r1, [r7, #4]
 80066f0:	4613      	mov	r3, r2
 80066f2:	00db      	lsls	r3, r3, #3
 80066f4:	4413      	add	r3, r2
 80066f6:	009b      	lsls	r3, r3, #2
 80066f8:	440b      	add	r3, r1
 80066fa:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80066fe:	681b      	ldr	r3, [r3, #0]
}
 8006700:	4618      	mov	r0, r3
 8006702:	370c      	adds	r7, #12
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr

0800670c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b086      	sub	sp, #24
 8006710:	af00      	add	r7, sp, #0
 8006712:	60f8      	str	r0, [r7, #12]
 8006714:	607a      	str	r2, [r7, #4]
 8006716:	603b      	str	r3, [r7, #0]
 8006718:	460b      	mov	r3, r1
 800671a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800671c:	7afb      	ldrb	r3, [r7, #11]
 800671e:	f003 020f 	and.w	r2, r3, #15
 8006722:	4613      	mov	r3, r2
 8006724:	00db      	lsls	r3, r3, #3
 8006726:	4413      	add	r3, r2
 8006728:	009b      	lsls	r3, r3, #2
 800672a:	3310      	adds	r3, #16
 800672c:	68fa      	ldr	r2, [r7, #12]
 800672e:	4413      	add	r3, r2
 8006730:	3304      	adds	r3, #4
 8006732:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	683a      	ldr	r2, [r7, #0]
 800673e:	611a      	str	r2, [r3, #16]
#if defined (USB_DRD_FS)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB_DRD_FS) */
  ep->xfer_count = 0U;
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	2200      	movs	r2, #0
 8006744:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	2201      	movs	r2, #1
 800674a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800674c:	7afb      	ldrb	r3, [r7, #11]
 800674e:	f003 030f 	and.w	r3, r3, #15
 8006752:	b2da      	uxtb	r2, r3
 8006754:	697b      	ldr	r3, [r7, #20]
 8006756:	701a      	strb	r2, [r3, #0]

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if (hpcd->Init.dma_enable == 1U)
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	799b      	ldrb	r3, [r3, #6]
 800675c:	2b01      	cmp	r3, #1
 800675e:	d102      	bne.n	8006766 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006760:	687a      	ldr	r2, [r7, #4]
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	6818      	ldr	r0, [r3, #0]
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	799b      	ldrb	r3, [r3, #6]
 800676e:	461a      	mov	r2, r3
 8006770:	6979      	ldr	r1, [r7, #20]
 8006772:	f004 fce5 	bl	800b140 <USB_EPStartXfer>
#else
  (void)USB_EPStartXfer(hpcd->Instance, ep);
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  return HAL_OK;
 8006776:	2300      	movs	r3, #0
}
 8006778:	4618      	mov	r0, r3
 800677a:	3718      	adds	r7, #24
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}

08006780 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b084      	sub	sp, #16
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
 8006788:	460b      	mov	r3, r1
 800678a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800678c:	78fb      	ldrb	r3, [r7, #3]
 800678e:	f003 030f 	and.w	r3, r3, #15
 8006792:	687a      	ldr	r2, [r7, #4]
 8006794:	7912      	ldrb	r2, [r2, #4]
 8006796:	4293      	cmp	r3, r2
 8006798:	d901      	bls.n	800679e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800679a:	2301      	movs	r3, #1
 800679c:	e04f      	b.n	800683e <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800679e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	da0f      	bge.n	80067c6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80067a6:	78fb      	ldrb	r3, [r7, #3]
 80067a8:	f003 020f 	and.w	r2, r3, #15
 80067ac:	4613      	mov	r3, r2
 80067ae:	00db      	lsls	r3, r3, #3
 80067b0:	4413      	add	r3, r2
 80067b2:	009b      	lsls	r3, r3, #2
 80067b4:	3310      	adds	r3, #16
 80067b6:	687a      	ldr	r2, [r7, #4]
 80067b8:	4413      	add	r3, r2
 80067ba:	3304      	adds	r3, #4
 80067bc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	2201      	movs	r2, #1
 80067c2:	705a      	strb	r2, [r3, #1]
 80067c4:	e00d      	b.n	80067e2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80067c6:	78fa      	ldrb	r2, [r7, #3]
 80067c8:	4613      	mov	r3, r2
 80067ca:	00db      	lsls	r3, r3, #3
 80067cc:	4413      	add	r3, r2
 80067ce:	009b      	lsls	r3, r3, #2
 80067d0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80067d4:	687a      	ldr	r2, [r7, #4]
 80067d6:	4413      	add	r3, r2
 80067d8:	3304      	adds	r3, #4
 80067da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2200      	movs	r2, #0
 80067e0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	2201      	movs	r2, #1
 80067e6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80067e8:	78fb      	ldrb	r3, [r7, #3]
 80067ea:	f003 030f 	and.w	r3, r3, #15
 80067ee:	b2da      	uxtb	r2, r3
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80067fa:	2b01      	cmp	r3, #1
 80067fc:	d101      	bne.n	8006802 <HAL_PCD_EP_SetStall+0x82>
 80067fe:	2302      	movs	r3, #2
 8006800:	e01d      	b.n	800683e <HAL_PCD_EP_SetStall+0xbe>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2201      	movs	r2, #1
 8006806:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	68f9      	ldr	r1, [r7, #12]
 8006810:	4618      	mov	r0, r3
 8006812:	f005 f82f 	bl	800b874 <USB_EPSetStall>

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006816:	78fb      	ldrb	r3, [r7, #3]
 8006818:	f003 030f 	and.w	r3, r3, #15
 800681c:	2b00      	cmp	r3, #0
 800681e:	d109      	bne.n	8006834 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6818      	ldr	r0, [r3, #0]
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	7999      	ldrb	r1, [r3, #6]
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800682e:	461a      	mov	r2, r3
 8006830:	f005 fab6 	bl	800bda0 <USB_EP0_OutStart>
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_UNLOCK(hpcd);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2200      	movs	r2, #0
 8006838:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800683c:	2300      	movs	r3, #0
}
 800683e:	4618      	mov	r0, r3
 8006840:	3710      	adds	r7, #16
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}

08006846 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006846:	b580      	push	{r7, lr}
 8006848:	b084      	sub	sp, #16
 800684a:	af00      	add	r7, sp, #0
 800684c:	6078      	str	r0, [r7, #4]
 800684e:	460b      	mov	r3, r1
 8006850:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006852:	78fb      	ldrb	r3, [r7, #3]
 8006854:	f003 030f 	and.w	r3, r3, #15
 8006858:	687a      	ldr	r2, [r7, #4]
 800685a:	7912      	ldrb	r2, [r2, #4]
 800685c:	4293      	cmp	r3, r2
 800685e:	d901      	bls.n	8006864 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006860:	2301      	movs	r3, #1
 8006862:	e042      	b.n	80068ea <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006864:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006868:	2b00      	cmp	r3, #0
 800686a:	da0f      	bge.n	800688c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800686c:	78fb      	ldrb	r3, [r7, #3]
 800686e:	f003 020f 	and.w	r2, r3, #15
 8006872:	4613      	mov	r3, r2
 8006874:	00db      	lsls	r3, r3, #3
 8006876:	4413      	add	r3, r2
 8006878:	009b      	lsls	r3, r3, #2
 800687a:	3310      	adds	r3, #16
 800687c:	687a      	ldr	r2, [r7, #4]
 800687e:	4413      	add	r3, r2
 8006880:	3304      	adds	r3, #4
 8006882:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	2201      	movs	r2, #1
 8006888:	705a      	strb	r2, [r3, #1]
 800688a:	e00f      	b.n	80068ac <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800688c:	78fb      	ldrb	r3, [r7, #3]
 800688e:	f003 020f 	and.w	r2, r3, #15
 8006892:	4613      	mov	r3, r2
 8006894:	00db      	lsls	r3, r3, #3
 8006896:	4413      	add	r3, r2
 8006898:	009b      	lsls	r3, r3, #2
 800689a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800689e:	687a      	ldr	r2, [r7, #4]
 80068a0:	4413      	add	r3, r2
 80068a2:	3304      	adds	r3, #4
 80068a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2200      	movs	r2, #0
 80068aa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	2200      	movs	r2, #0
 80068b0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80068b2:	78fb      	ldrb	r3, [r7, #3]
 80068b4:	f003 030f 	and.w	r3, r3, #15
 80068b8:	b2da      	uxtb	r2, r3
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80068c4:	2b01      	cmp	r3, #1
 80068c6:	d101      	bne.n	80068cc <HAL_PCD_EP_ClrStall+0x86>
 80068c8:	2302      	movs	r3, #2
 80068ca:	e00e      	b.n	80068ea <HAL_PCD_EP_ClrStall+0xa4>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2201      	movs	r2, #1
 80068d0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	68f9      	ldr	r1, [r7, #12]
 80068da:	4618      	mov	r0, r3
 80068dc:	f005 f838 	bl	800b950 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2200      	movs	r2, #0
 80068e4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80068e8:	2300      	movs	r3, #0
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	3710      	adds	r7, #16
 80068ee:	46bd      	mov	sp, r7
 80068f0:	bd80      	pop	{r7, pc}

080068f2 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80068f2:	b580      	push	{r7, lr}
 80068f4:	b084      	sub	sp, #16
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	6078      	str	r0, [r7, #4]
 80068fa:	460b      	mov	r3, r1
 80068fc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80068fe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006902:	2b00      	cmp	r3, #0
 8006904:	da0c      	bge.n	8006920 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006906:	78fb      	ldrb	r3, [r7, #3]
 8006908:	f003 020f 	and.w	r2, r3, #15
 800690c:	4613      	mov	r3, r2
 800690e:	00db      	lsls	r3, r3, #3
 8006910:	4413      	add	r3, r2
 8006912:	009b      	lsls	r3, r3, #2
 8006914:	3310      	adds	r3, #16
 8006916:	687a      	ldr	r2, [r7, #4]
 8006918:	4413      	add	r3, r2
 800691a:	3304      	adds	r3, #4
 800691c:	60fb      	str	r3, [r7, #12]
 800691e:	e00c      	b.n	800693a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006920:	78fb      	ldrb	r3, [r7, #3]
 8006922:	f003 020f 	and.w	r2, r3, #15
 8006926:	4613      	mov	r3, r2
 8006928:	00db      	lsls	r3, r3, #3
 800692a:	4413      	add	r3, r2
 800692c:	009b      	lsls	r3, r3, #2
 800692e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006932:	687a      	ldr	r2, [r7, #4]
 8006934:	4413      	add	r3, r2
 8006936:	3304      	adds	r3, #4
 8006938:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	68f9      	ldr	r1, [r7, #12]
 8006940:	4618      	mov	r0, r3
 8006942:	f004 fe9b 	bl	800b67c <USB_EPStopXfer>
 8006946:	4603      	mov	r3, r0
 8006948:	72fb      	strb	r3, [r7, #11]

  return ret;
 800694a:	7afb      	ldrb	r3, [r7, #11]
}
 800694c:	4618      	mov	r0, r3
 800694e:	3710      	adds	r7, #16
 8006950:	46bd      	mov	sp, r7
 8006952:	bd80      	pop	{r7, pc}

08006954 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b08a      	sub	sp, #40	@ 0x28
 8006958:	af02      	add	r7, sp, #8
 800695a:	6078      	str	r0, [r7, #4]
 800695c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006964:	697b      	ldr	r3, [r7, #20]
 8006966:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006968:	683a      	ldr	r2, [r7, #0]
 800696a:	4613      	mov	r3, r2
 800696c:	00db      	lsls	r3, r3, #3
 800696e:	4413      	add	r3, r2
 8006970:	009b      	lsls	r3, r3, #2
 8006972:	3310      	adds	r3, #16
 8006974:	687a      	ldr	r2, [r7, #4]
 8006976:	4413      	add	r3, r2
 8006978:	3304      	adds	r3, #4
 800697a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	695a      	ldr	r2, [r3, #20]
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	691b      	ldr	r3, [r3, #16]
 8006984:	429a      	cmp	r2, r3
 8006986:	d901      	bls.n	800698c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006988:	2301      	movs	r3, #1
 800698a:	e06b      	b.n	8006a64 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	691a      	ldr	r2, [r3, #16]
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	695b      	ldr	r3, [r3, #20]
 8006994:	1ad3      	subs	r3, r2, r3
 8006996:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	689b      	ldr	r3, [r3, #8]
 800699c:	69fa      	ldr	r2, [r7, #28]
 800699e:	429a      	cmp	r2, r3
 80069a0:	d902      	bls.n	80069a8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	689b      	ldr	r3, [r3, #8]
 80069a6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80069a8:	69fb      	ldr	r3, [r7, #28]
 80069aa:	3303      	adds	r3, #3
 80069ac:	089b      	lsrs	r3, r3, #2
 80069ae:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80069b0:	e02a      	b.n	8006a08 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	691a      	ldr	r2, [r3, #16]
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	695b      	ldr	r3, [r3, #20]
 80069ba:	1ad3      	subs	r3, r2, r3
 80069bc:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	69fa      	ldr	r2, [r7, #28]
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d902      	bls.n	80069ce <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	689b      	ldr	r3, [r3, #8]
 80069cc:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80069ce:	69fb      	ldr	r3, [r7, #28]
 80069d0:	3303      	adds	r3, #3
 80069d2:	089b      	lsrs	r3, r3, #2
 80069d4:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	68d9      	ldr	r1, [r3, #12]
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	b2da      	uxtb	r2, r3
 80069de:	69fb      	ldr	r3, [r7, #28]
 80069e0:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80069e6:	9300      	str	r3, [sp, #0]
 80069e8:	4603      	mov	r3, r0
 80069ea:	6978      	ldr	r0, [r7, #20]
 80069ec:	f005 f816 	bl	800ba1c <USB_WritePacket>

    ep->xfer_buff  += len;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	68da      	ldr	r2, [r3, #12]
 80069f4:	69fb      	ldr	r3, [r7, #28]
 80069f6:	441a      	add	r2, r3
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	695a      	ldr	r2, [r3, #20]
 8006a00:	69fb      	ldr	r3, [r7, #28]
 8006a02:	441a      	add	r2, r3
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	015a      	lsls	r2, r3, #5
 8006a0c:	693b      	ldr	r3, [r7, #16]
 8006a0e:	4413      	add	r3, r2
 8006a10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a14:	699b      	ldr	r3, [r3, #24]
 8006a16:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006a18:	69ba      	ldr	r2, [r7, #24]
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	d809      	bhi.n	8006a32 <PCD_WriteEmptyTxFifo+0xde>
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	695a      	ldr	r2, [r3, #20]
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006a26:	429a      	cmp	r2, r3
 8006a28:	d203      	bcs.n	8006a32 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	691b      	ldr	r3, [r3, #16]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d1bf      	bne.n	80069b2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	691a      	ldr	r2, [r3, #16]
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	695b      	ldr	r3, [r3, #20]
 8006a3a:	429a      	cmp	r2, r3
 8006a3c:	d811      	bhi.n	8006a62 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	f003 030f 	and.w	r3, r3, #15
 8006a44:	2201      	movs	r2, #1
 8006a46:	fa02 f303 	lsl.w	r3, r2, r3
 8006a4a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006a4c:	693b      	ldr	r3, [r7, #16]
 8006a4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a52:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	43db      	mvns	r3, r3
 8006a58:	6939      	ldr	r1, [r7, #16]
 8006a5a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006a5e:	4013      	ands	r3, r2
 8006a60:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8006a62:	2300      	movs	r3, #0
}
 8006a64:	4618      	mov	r0, r3
 8006a66:	3720      	adds	r7, #32
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bd80      	pop	{r7, pc}

08006a6c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b088      	sub	sp, #32
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
 8006a74:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a7c:	69fb      	ldr	r3, [r7, #28]
 8006a7e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006a80:	69fb      	ldr	r3, [r7, #28]
 8006a82:	333c      	adds	r3, #60	@ 0x3c
 8006a84:	3304      	adds	r3, #4
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	015a      	lsls	r2, r3, #5
 8006a8e:	69bb      	ldr	r3, [r7, #24]
 8006a90:	4413      	add	r3, r2
 8006a92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a96:	689b      	ldr	r3, [r3, #8]
 8006a98:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	799b      	ldrb	r3, [r3, #6]
 8006a9e:	2b01      	cmp	r3, #1
 8006aa0:	d17b      	bne.n	8006b9a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006aa2:	693b      	ldr	r3, [r7, #16]
 8006aa4:	f003 0308 	and.w	r3, r3, #8
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d015      	beq.n	8006ad8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	4a61      	ldr	r2, [pc, #388]	@ (8006c34 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	f240 80b9 	bls.w	8006c28 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006ab6:	693b      	ldr	r3, [r7, #16]
 8006ab8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	f000 80b3 	beq.w	8006c28 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	015a      	lsls	r2, r3, #5
 8006ac6:	69bb      	ldr	r3, [r7, #24]
 8006ac8:	4413      	add	r3, r2
 8006aca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ace:	461a      	mov	r2, r3
 8006ad0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ad4:	6093      	str	r3, [r2, #8]
 8006ad6:	e0a7      	b.n	8006c28 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006ad8:	693b      	ldr	r3, [r7, #16]
 8006ada:	f003 0320 	and.w	r3, r3, #32
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d009      	beq.n	8006af6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	015a      	lsls	r2, r3, #5
 8006ae6:	69bb      	ldr	r3, [r7, #24]
 8006ae8:	4413      	add	r3, r2
 8006aea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006aee:	461a      	mov	r2, r3
 8006af0:	2320      	movs	r3, #32
 8006af2:	6093      	str	r3, [r2, #8]
 8006af4:	e098      	b.n	8006c28 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	f040 8093 	bne.w	8006c28 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	4a4b      	ldr	r2, [pc, #300]	@ (8006c34 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d90f      	bls.n	8006b2a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d00a      	beq.n	8006b2a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	015a      	lsls	r2, r3, #5
 8006b18:	69bb      	ldr	r3, [r7, #24]
 8006b1a:	4413      	add	r3, r2
 8006b1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b20:	461a      	mov	r2, r3
 8006b22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b26:	6093      	str	r3, [r2, #8]
 8006b28:	e07e      	b.n	8006c28 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8006b2a:	683a      	ldr	r2, [r7, #0]
 8006b2c:	4613      	mov	r3, r2
 8006b2e:	00db      	lsls	r3, r3, #3
 8006b30:	4413      	add	r3, r2
 8006b32:	009b      	lsls	r3, r3, #2
 8006b34:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006b38:	687a      	ldr	r2, [r7, #4]
 8006b3a:	4413      	add	r3, r2
 8006b3c:	3304      	adds	r3, #4
 8006b3e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	6a1a      	ldr	r2, [r3, #32]
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	0159      	lsls	r1, r3, #5
 8006b48:	69bb      	ldr	r3, [r7, #24]
 8006b4a:	440b      	add	r3, r1
 8006b4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b50:	691b      	ldr	r3, [r3, #16]
 8006b52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b56:	1ad2      	subs	r2, r2, r3
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d114      	bne.n	8006b8c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	691b      	ldr	r3, [r3, #16]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d109      	bne.n	8006b7e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6818      	ldr	r0, [r3, #0]
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006b74:	461a      	mov	r2, r3
 8006b76:	2101      	movs	r1, #1
 8006b78:	f005 f912 	bl	800bda0 <USB_EP0_OutStart>
 8006b7c:	e006      	b.n	8006b8c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	68da      	ldr	r2, [r3, #12]
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	695b      	ldr	r3, [r3, #20]
 8006b86:	441a      	add	r2, r3
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	b2db      	uxtb	r3, r3
 8006b90:	4619      	mov	r1, r3
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f7fc fa61 	bl	800305a <HAL_PCD_DataOutStageCallback>
 8006b98:	e046      	b.n	8006c28 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006b9a:	697b      	ldr	r3, [r7, #20]
 8006b9c:	4a26      	ldr	r2, [pc, #152]	@ (8006c38 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d124      	bne.n	8006bec <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006ba2:	693b      	ldr	r3, [r7, #16]
 8006ba4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d00a      	beq.n	8006bc2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	015a      	lsls	r2, r3, #5
 8006bb0:	69bb      	ldr	r3, [r7, #24]
 8006bb2:	4413      	add	r3, r2
 8006bb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bb8:	461a      	mov	r2, r3
 8006bba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006bbe:	6093      	str	r3, [r2, #8]
 8006bc0:	e032      	b.n	8006c28 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	f003 0320 	and.w	r3, r3, #32
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d008      	beq.n	8006bde <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	015a      	lsls	r2, r3, #5
 8006bd0:	69bb      	ldr	r3, [r7, #24]
 8006bd2:	4413      	add	r3, r2
 8006bd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bd8:	461a      	mov	r2, r3
 8006bda:	2320      	movs	r3, #32
 8006bdc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	b2db      	uxtb	r3, r3
 8006be2:	4619      	mov	r1, r3
 8006be4:	6878      	ldr	r0, [r7, #4]
 8006be6:	f7fc fa38 	bl	800305a <HAL_PCD_DataOutStageCallback>
 8006bea:	e01d      	b.n	8006c28 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d114      	bne.n	8006c1c <PCD_EP_OutXfrComplete_int+0x1b0>
 8006bf2:	6879      	ldr	r1, [r7, #4]
 8006bf4:	683a      	ldr	r2, [r7, #0]
 8006bf6:	4613      	mov	r3, r2
 8006bf8:	00db      	lsls	r3, r3, #3
 8006bfa:	4413      	add	r3, r2
 8006bfc:	009b      	lsls	r3, r3, #2
 8006bfe:	440b      	add	r3, r1
 8006c00:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d108      	bne.n	8006c1c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6818      	ldr	r0, [r3, #0]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006c14:	461a      	mov	r2, r3
 8006c16:	2100      	movs	r1, #0
 8006c18:	f005 f8c2 	bl	800bda0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	b2db      	uxtb	r3, r3
 8006c20:	4619      	mov	r1, r3
 8006c22:	6878      	ldr	r0, [r7, #4]
 8006c24:	f7fc fa19 	bl	800305a <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006c28:	2300      	movs	r3, #0
}
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	3720      	adds	r7, #32
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bd80      	pop	{r7, pc}
 8006c32:	bf00      	nop
 8006c34:	4f54300a 	.word	0x4f54300a
 8006c38:	4f54310a 	.word	0x4f54310a

08006c3c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b086      	sub	sp, #24
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
 8006c44:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006c50:	697b      	ldr	r3, [r7, #20]
 8006c52:	333c      	adds	r3, #60	@ 0x3c
 8006c54:	3304      	adds	r3, #4
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	015a      	lsls	r2, r3, #5
 8006c5e:	693b      	ldr	r3, [r7, #16]
 8006c60:	4413      	add	r3, r2
 8006c62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	4a15      	ldr	r2, [pc, #84]	@ (8006cc4 <PCD_EP_OutSetupPacket_int+0x88>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d90e      	bls.n	8006c90 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d009      	beq.n	8006c90 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	015a      	lsls	r2, r3, #5
 8006c80:	693b      	ldr	r3, [r7, #16]
 8006c82:	4413      	add	r3, r2
 8006c84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c88:	461a      	mov	r2, r3
 8006c8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c8e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006c90:	6878      	ldr	r0, [r7, #4]
 8006c92:	f7fc f9d0 	bl	8003036 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	4a0a      	ldr	r2, [pc, #40]	@ (8006cc4 <PCD_EP_OutSetupPacket_int+0x88>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d90c      	bls.n	8006cb8 <PCD_EP_OutSetupPacket_int+0x7c>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	799b      	ldrb	r3, [r3, #6]
 8006ca2:	2b01      	cmp	r3, #1
 8006ca4:	d108      	bne.n	8006cb8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6818      	ldr	r0, [r3, #0]
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	2101      	movs	r1, #1
 8006cb4:	f005 f874 	bl	800bda0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006cb8:	2300      	movs	r3, #0
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	3718      	adds	r7, #24
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bd80      	pop	{r7, pc}
 8006cc2:	bf00      	nop
 8006cc4:	4f54300a 	.word	0x4f54300a

08006cc8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	b085      	sub	sp, #20
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
 8006cd0:	460b      	mov	r3, r1
 8006cd2:	70fb      	strb	r3, [r7, #3]
 8006cd4:	4613      	mov	r3, r2
 8006cd6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cde:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006ce0:	78fb      	ldrb	r3, [r7, #3]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d107      	bne.n	8006cf6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006ce6:	883b      	ldrh	r3, [r7, #0]
 8006ce8:	0419      	lsls	r1, r3, #16
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	68ba      	ldr	r2, [r7, #8]
 8006cf0:	430a      	orrs	r2, r1
 8006cf2:	629a      	str	r2, [r3, #40]	@ 0x28
 8006cf4:	e028      	b.n	8006d48 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cfc:	0c1b      	lsrs	r3, r3, #16
 8006cfe:	68ba      	ldr	r2, [r7, #8]
 8006d00:	4413      	add	r3, r2
 8006d02:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006d04:	2300      	movs	r3, #0
 8006d06:	73fb      	strb	r3, [r7, #15]
 8006d08:	e00d      	b.n	8006d26 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681a      	ldr	r2, [r3, #0]
 8006d0e:	7bfb      	ldrb	r3, [r7, #15]
 8006d10:	3340      	adds	r3, #64	@ 0x40
 8006d12:	009b      	lsls	r3, r3, #2
 8006d14:	4413      	add	r3, r2
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	0c1b      	lsrs	r3, r3, #16
 8006d1a:	68ba      	ldr	r2, [r7, #8]
 8006d1c:	4413      	add	r3, r2
 8006d1e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006d20:	7bfb      	ldrb	r3, [r7, #15]
 8006d22:	3301      	adds	r3, #1
 8006d24:	73fb      	strb	r3, [r7, #15]
 8006d26:	7bfa      	ldrb	r2, [r7, #15]
 8006d28:	78fb      	ldrb	r3, [r7, #3]
 8006d2a:	3b01      	subs	r3, #1
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d3ec      	bcc.n	8006d0a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006d30:	883b      	ldrh	r3, [r7, #0]
 8006d32:	0418      	lsls	r0, r3, #16
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6819      	ldr	r1, [r3, #0]
 8006d38:	78fb      	ldrb	r3, [r7, #3]
 8006d3a:	3b01      	subs	r3, #1
 8006d3c:	68ba      	ldr	r2, [r7, #8]
 8006d3e:	4302      	orrs	r2, r0
 8006d40:	3340      	adds	r3, #64	@ 0x40
 8006d42:	009b      	lsls	r3, r3, #2
 8006d44:	440b      	add	r3, r1
 8006d46:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006d48:	2300      	movs	r3, #0
}
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	3714      	adds	r7, #20
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d54:	4770      	bx	lr

08006d56 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006d56:	b480      	push	{r7}
 8006d58:	b083      	sub	sp, #12
 8006d5a:	af00      	add	r7, sp, #0
 8006d5c:	6078      	str	r0, [r7, #4]
 8006d5e:	460b      	mov	r3, r1
 8006d60:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	887a      	ldrh	r2, [r7, #2]
 8006d68:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006d6a:	2300      	movs	r3, #0
}
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	370c      	adds	r7, #12
 8006d70:	46bd      	mov	sp, r7
 8006d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d76:	4770      	bx	lr

08006d78 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b085      	sub	sp, #20
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2201      	movs	r2, #1
 8006d8a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2200      	movs	r2, #0
 8006d92:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	699b      	ldr	r3, [r3, #24]
 8006d9a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006da6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006daa:	f043 0303 	orr.w	r3, r3, #3
 8006dae:	68fa      	ldr	r2, [r7, #12]
 8006db0:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8006db2:	2300      	movs	r3, #0
}
 8006db4:	4618      	mov	r0, r3
 8006db6:	3714      	adds	r7, #20
 8006db8:	46bd      	mov	sp, r7
 8006dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbe:	4770      	bx	lr

08006dc0 <HAL_PWR_EnableBkUpAccess>:
  * @note   After a system reset, the backup domain is protected against
  *         possible unwanted write accesses.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8006dc4:	4b05      	ldr	r3, [pc, #20]	@ (8006ddc <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006dc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dc8:	4a04      	ldr	r2, [pc, #16]	@ (8006ddc <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006dca:	f043 0301 	orr.w	r3, r3, #1
 8006dce:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8006dd0:	bf00      	nop
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd8:	4770      	bx	lr
 8006dda:	bf00      	nop
 8006ddc:	46020800 	.word	0x46020800

08006de0 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006de0:	b480      	push	{r7}
 8006de2:	b085      	sub	sp, #20
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8006de8:	4b39      	ldr	r3, [pc, #228]	@ (8006ed0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006dea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006df0:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8006df2:	68ba      	ldr	r2, [r7, #8]
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	429a      	cmp	r2, r3
 8006df8:	d10b      	bne.n	8006e12 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e00:	d905      	bls.n	8006e0e <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8006e02:	4b33      	ldr	r3, [pc, #204]	@ (8006ed0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006e04:	68db      	ldr	r3, [r3, #12]
 8006e06:	4a32      	ldr	r2, [pc, #200]	@ (8006ed0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006e08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006e0c:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8006e0e:	2300      	movs	r3, #0
 8006e10:	e057      	b.n	8006ec2 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e18:	d90a      	bls.n	8006e30 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8006e1a:	4b2d      	ldr	r3, [pc, #180]	@ (8006ed0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006e1c:	68db      	ldr	r3, [r3, #12]
 8006e1e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	4313      	orrs	r3, r2
 8006e26:	4a2a      	ldr	r2, [pc, #168]	@ (8006ed0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006e28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006e2c:	60d3      	str	r3, [r2, #12]
 8006e2e:	e007      	b.n	8006e40 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8006e30:	4b27      	ldr	r3, [pc, #156]	@ (8006ed0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006e32:	68db      	ldr	r3, [r3, #12]
 8006e34:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8006e38:	4925      	ldr	r1, [pc, #148]	@ (8006ed0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	4313      	orrs	r3, r2
 8006e3e:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8006e40:	4b24      	ldr	r3, [pc, #144]	@ (8006ed4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a24      	ldr	r2, [pc, #144]	@ (8006ed8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006e46:	fba2 2303 	umull	r2, r3, r2, r3
 8006e4a:	099b      	lsrs	r3, r3, #6
 8006e4c:	2232      	movs	r2, #50	@ 0x32
 8006e4e:	fb02 f303 	mul.w	r3, r2, r3
 8006e52:	4a21      	ldr	r2, [pc, #132]	@ (8006ed8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006e54:	fba2 2303 	umull	r2, r3, r2, r3
 8006e58:	099b      	lsrs	r3, r3, #6
 8006e5a:	3301      	adds	r3, #1
 8006e5c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8006e5e:	e002      	b.n	8006e66 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	3b01      	subs	r3, #1
 8006e64:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8006e66:	4b1a      	ldr	r3, [pc, #104]	@ (8006ed0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006e68:	68db      	ldr	r3, [r3, #12]
 8006e6a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d102      	bne.n	8006e78 <HAL_PWREx_ControlVoltageScaling+0x98>
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d1f3      	bne.n	8006e60 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d01b      	beq.n	8006eb6 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8006e7e:	4b15      	ldr	r3, [pc, #84]	@ (8006ed4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4a15      	ldr	r2, [pc, #84]	@ (8006ed8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006e84:	fba2 2303 	umull	r2, r3, r2, r3
 8006e88:	099b      	lsrs	r3, r3, #6
 8006e8a:	2232      	movs	r2, #50	@ 0x32
 8006e8c:	fb02 f303 	mul.w	r3, r2, r3
 8006e90:	4a11      	ldr	r2, [pc, #68]	@ (8006ed8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006e92:	fba2 2303 	umull	r2, r3, r2, r3
 8006e96:	099b      	lsrs	r3, r3, #6
 8006e98:	3301      	adds	r3, #1
 8006e9a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8006e9c:	e002      	b.n	8006ea4 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	3b01      	subs	r3, #1
 8006ea2:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8006ea4:	4b0a      	ldr	r3, [pc, #40]	@ (8006ed0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006ea6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ea8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d102      	bne.n	8006eb6 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d1f3      	bne.n	8006e9e <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d101      	bne.n	8006ec0 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8006ebc:	2303      	movs	r3, #3
 8006ebe:	e000      	b.n	8006ec2 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8006ec0:	2300      	movs	r3, #0
}
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	3714      	adds	r7, #20
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ecc:	4770      	bx	lr
 8006ece:	bf00      	nop
 8006ed0:	46020800 	.word	0x46020800
 8006ed4:	20000100 	.word	0x20000100
 8006ed8:	10624dd3 	.word	0x10624dd3

08006edc <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006edc:	b480      	push	{r7}
 8006ede:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8006ee0:	4b04      	ldr	r3, [pc, #16]	@ (8006ef4 <HAL_PWREx_GetVoltageRange+0x18>)
 8006ee2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ee4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	46bd      	mov	sp, r7
 8006eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef0:	4770      	bx	lr
 8006ef2:	bf00      	nop
 8006ef4:	46020800 	.word	0x46020800

08006ef8 <HAL_PWREx_EnableVddUSB>:
  * @note   Remove VDDUSB electrical and logical isolation, once VDDUSB supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8006ef8:	b480      	push	{r7}
 8006efa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_USV);
 8006efc:	4b05      	ldr	r3, [pc, #20]	@ (8006f14 <HAL_PWREx_EnableVddUSB+0x1c>)
 8006efe:	691b      	ldr	r3, [r3, #16]
 8006f00:	4a04      	ldr	r2, [pc, #16]	@ (8006f14 <HAL_PWREx_EnableVddUSB+0x1c>)
 8006f02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f06:	6113      	str	r3, [r2, #16]
}
 8006f08:	bf00      	nop
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f10:	4770      	bx	lr
 8006f12:	bf00      	nop
 8006f14:	46020800 	.word	0x46020800

08006f18 <HAL_PWREx_EnableUSBHSTranceiverSupply>:
/**
  * @brief  Enable the internal USB HS transceiver supply.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableUSBHSTranceiverSupply(void)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b082      	sub	sp, #8
 8006f1c:	af00      	add	r7, sp, #0
  uint32_t vos;

  /* Get the system applied voltage scaling range */
  vos = HAL_PWREx_GetVoltageRange();
 8006f1e:	f7ff ffdd 	bl	8006edc <HAL_PWREx_GetVoltageRange>
 8006f22:	6078      	str	r0, [r7, #4]

  /* Check the system applied voltage scaling range */
  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006f2a:	d003      	beq.n	8006f34 <HAL_PWREx_EnableUSBHSTranceiverSupply+0x1c>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006f32:	d107      	bne.n	8006f44 <HAL_PWREx_EnableUSBHSTranceiverSupply+0x2c>
  {
    SET_BIT(PWR->VOSR, (PWR_VOSR_USBPWREN | PWR_VOSR_USBBOOSTEN));
 8006f34:	4b06      	ldr	r3, [pc, #24]	@ (8006f50 <HAL_PWREx_EnableUSBHSTranceiverSupply+0x38>)
 8006f36:	68db      	ldr	r3, [r3, #12]
 8006f38:	4a05      	ldr	r2, [pc, #20]	@ (8006f50 <HAL_PWREx_EnableUSBHSTranceiverSupply+0x38>)
 8006f3a:	f443 13c0 	orr.w	r3, r3, #1572864	@ 0x180000
 8006f3e:	60d3      	str	r3, [r2, #12]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8006f40:	2300      	movs	r3, #0
 8006f42:	e000      	b.n	8006f46 <HAL_PWREx_EnableUSBHSTranceiverSupply+0x2e>
    return HAL_ERROR;
 8006f44:	2301      	movs	r3, #1
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	3708      	adds	r7, #8
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	bd80      	pop	{r7, pc}
 8006f4e:	bf00      	nop
 8006f50:	46020800 	.word	0x46020800

08006f54 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b08e      	sub	sp, #56	@ 0x38
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d102      	bne.n	8006f6e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	f000 bec8 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006f6e:	4b99      	ldr	r3, [pc, #612]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8006f70:	69db      	ldr	r3, [r3, #28]
 8006f72:	f003 030c 	and.w	r3, r3, #12
 8006f76:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006f78:	4b96      	ldr	r3, [pc, #600]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8006f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f7c:	f003 0303 	and.w	r3, r3, #3
 8006f80:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f003 0310 	and.w	r3, r3, #16
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	f000 816c 	beq.w	8007268 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d007      	beq.n	8006fa6 <HAL_RCC_OscConfig+0x52>
 8006f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f98:	2b0c      	cmp	r3, #12
 8006f9a:	f040 80de 	bne.w	800715a <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006f9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fa0:	2b01      	cmp	r3, #1
 8006fa2:	f040 80da 	bne.w	800715a <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	69db      	ldr	r3, [r3, #28]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d102      	bne.n	8006fb4 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8006fae:	2301      	movs	r3, #1
 8006fb0:	f000 bea5 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006fb8:	4b86      	ldr	r3, [pc, #536]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8006fba:	689b      	ldr	r3, [r3, #8]
 8006fbc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d004      	beq.n	8006fce <HAL_RCC_OscConfig+0x7a>
 8006fc4:	4b83      	ldr	r3, [pc, #524]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006fcc:	e005      	b.n	8006fda <HAL_RCC_OscConfig+0x86>
 8006fce:	4b81      	ldr	r3, [pc, #516]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8006fd0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006fd4:	041b      	lsls	r3, r3, #16
 8006fd6:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d255      	bcs.n	800708a <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d10a      	bne.n	8006ffa <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fe8:	4618      	mov	r0, r3
 8006fea:	f001 f99d 	bl	8008328 <RCC_SetFlashLatencyFromMSIRange>
 8006fee:	4603      	mov	r3, r0
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d002      	beq.n	8006ffa <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8006ff4:	2301      	movs	r3, #1
 8006ff6:	f000 be82 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8006ffa:	4b76      	ldr	r3, [pc, #472]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8006ffc:	689b      	ldr	r3, [r3, #8]
 8006ffe:	4a75      	ldr	r2, [pc, #468]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007000:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007004:	6093      	str	r3, [r2, #8]
 8007006:	4b73      	ldr	r3, [pc, #460]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007008:	689b      	ldr	r3, [r3, #8]
 800700a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007012:	4970      	ldr	r1, [pc, #448]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007014:	4313      	orrs	r3, r2
 8007016:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800701c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007020:	d309      	bcc.n	8007036 <HAL_RCC_OscConfig+0xe2>
 8007022:	4b6c      	ldr	r3, [pc, #432]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007024:	68db      	ldr	r3, [r3, #12]
 8007026:	f023 021f 	bic.w	r2, r3, #31
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6a1b      	ldr	r3, [r3, #32]
 800702e:	4969      	ldr	r1, [pc, #420]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007030:	4313      	orrs	r3, r2
 8007032:	60cb      	str	r3, [r1, #12]
 8007034:	e07e      	b.n	8007134 <HAL_RCC_OscConfig+0x1e0>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800703a:	2b00      	cmp	r3, #0
 800703c:	da0a      	bge.n	8007054 <HAL_RCC_OscConfig+0x100>
 800703e:	4b65      	ldr	r3, [pc, #404]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007040:	68db      	ldr	r3, [r3, #12]
 8007042:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6a1b      	ldr	r3, [r3, #32]
 800704a:	015b      	lsls	r3, r3, #5
 800704c:	4961      	ldr	r1, [pc, #388]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 800704e:	4313      	orrs	r3, r2
 8007050:	60cb      	str	r3, [r1, #12]
 8007052:	e06f      	b.n	8007134 <HAL_RCC_OscConfig+0x1e0>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007058:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800705c:	d30a      	bcc.n	8007074 <HAL_RCC_OscConfig+0x120>
 800705e:	4b5d      	ldr	r3, [pc, #372]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007060:	68db      	ldr	r3, [r3, #12]
 8007062:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6a1b      	ldr	r3, [r3, #32]
 800706a:	029b      	lsls	r3, r3, #10
 800706c:	4959      	ldr	r1, [pc, #356]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 800706e:	4313      	orrs	r3, r2
 8007070:	60cb      	str	r3, [r1, #12]
 8007072:	e05f      	b.n	8007134 <HAL_RCC_OscConfig+0x1e0>
 8007074:	4b57      	ldr	r3, [pc, #348]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007076:	68db      	ldr	r3, [r3, #12]
 8007078:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6a1b      	ldr	r3, [r3, #32]
 8007080:	03db      	lsls	r3, r3, #15
 8007082:	4954      	ldr	r1, [pc, #336]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007084:	4313      	orrs	r3, r2
 8007086:	60cb      	str	r3, [r1, #12]
 8007088:	e054      	b.n	8007134 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800708a:	4b52      	ldr	r3, [pc, #328]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	4a51      	ldr	r2, [pc, #324]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007090:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007094:	6093      	str	r3, [r2, #8]
 8007096:	4b4f      	ldr	r3, [pc, #316]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007098:	689b      	ldr	r3, [r3, #8]
 800709a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070a2:	494c      	ldr	r1, [pc, #304]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 80070a4:	4313      	orrs	r3, r2
 80070a6:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ac:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80070b0:	d309      	bcc.n	80070c6 <HAL_RCC_OscConfig+0x172>
 80070b2:	4b48      	ldr	r3, [pc, #288]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 80070b4:	68db      	ldr	r3, [r3, #12]
 80070b6:	f023 021f 	bic.w	r2, r3, #31
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6a1b      	ldr	r3, [r3, #32]
 80070be:	4945      	ldr	r1, [pc, #276]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 80070c0:	4313      	orrs	r3, r2
 80070c2:	60cb      	str	r3, [r1, #12]
 80070c4:	e028      	b.n	8007118 <HAL_RCC_OscConfig+0x1c4>
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	da0a      	bge.n	80070e4 <HAL_RCC_OscConfig+0x190>
 80070ce:	4b41      	ldr	r3, [pc, #260]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 80070d0:	68db      	ldr	r3, [r3, #12]
 80070d2:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6a1b      	ldr	r3, [r3, #32]
 80070da:	015b      	lsls	r3, r3, #5
 80070dc:	493d      	ldr	r1, [pc, #244]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 80070de:	4313      	orrs	r3, r2
 80070e0:	60cb      	str	r3, [r1, #12]
 80070e2:	e019      	b.n	8007118 <HAL_RCC_OscConfig+0x1c4>
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070ec:	d30a      	bcc.n	8007104 <HAL_RCC_OscConfig+0x1b0>
 80070ee:	4b39      	ldr	r3, [pc, #228]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 80070f0:	68db      	ldr	r3, [r3, #12]
 80070f2:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6a1b      	ldr	r3, [r3, #32]
 80070fa:	029b      	lsls	r3, r3, #10
 80070fc:	4935      	ldr	r1, [pc, #212]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 80070fe:	4313      	orrs	r3, r2
 8007100:	60cb      	str	r3, [r1, #12]
 8007102:	e009      	b.n	8007118 <HAL_RCC_OscConfig+0x1c4>
 8007104:	4b33      	ldr	r3, [pc, #204]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007106:	68db      	ldr	r3, [r3, #12]
 8007108:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6a1b      	ldr	r3, [r3, #32]
 8007110:	03db      	lsls	r3, r3, #15
 8007112:	4930      	ldr	r1, [pc, #192]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007114:	4313      	orrs	r3, r2
 8007116:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800711a:	2b00      	cmp	r3, #0
 800711c:	d10a      	bne.n	8007134 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007122:	4618      	mov	r0, r3
 8007124:	f001 f900 	bl	8008328 <RCC_SetFlashLatencyFromMSIRange>
 8007128:	4603      	mov	r3, r0
 800712a:	2b00      	cmp	r3, #0
 800712c:	d002      	beq.n	8007134 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 800712e:	2301      	movs	r3, #1
 8007130:	f000 bde5 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8007134:	f001 f8de 	bl	80082f4 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8007138:	4b27      	ldr	r3, [pc, #156]	@ (80071d8 <HAL_RCC_OscConfig+0x284>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4618      	mov	r0, r3
 800713e:	f7fc fff5 	bl	800412c <HAL_InitTick>
 8007142:	4603      	mov	r3, r0
 8007144:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8007148:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800714c:	2b00      	cmp	r3, #0
 800714e:	f000 808a 	beq.w	8007266 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8007152:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007156:	f000 bdd2 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	69db      	ldr	r3, [r3, #28]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d066      	beq.n	8007230 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8007162:	4b1c      	ldr	r3, [pc, #112]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	4a1b      	ldr	r2, [pc, #108]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007168:	f043 0301 	orr.w	r3, r3, #1
 800716c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800716e:	f7fd f867 	bl	8004240 <HAL_GetTick>
 8007172:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8007174:	e009      	b.n	800718a <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007176:	f7fd f863 	bl	8004240 <HAL_GetTick>
 800717a:	4602      	mov	r2, r0
 800717c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800717e:	1ad3      	subs	r3, r2, r3
 8007180:	2b02      	cmp	r3, #2
 8007182:	d902      	bls.n	800718a <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8007184:	2303      	movs	r3, #3
 8007186:	f000 bdba 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800718a:	4b12      	ldr	r3, [pc, #72]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f003 0304 	and.w	r3, r3, #4
 8007192:	2b00      	cmp	r3, #0
 8007194:	d0ef      	beq.n	8007176 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8007196:	4b0f      	ldr	r3, [pc, #60]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007198:	689b      	ldr	r3, [r3, #8]
 800719a:	4a0e      	ldr	r2, [pc, #56]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 800719c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80071a0:	6093      	str	r3, [r2, #8]
 80071a2:	4b0c      	ldr	r3, [pc, #48]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 80071a4:	689b      	ldr	r3, [r3, #8]
 80071a6:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071ae:	4909      	ldr	r1, [pc, #36]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 80071b0:	4313      	orrs	r3, r2
 80071b2:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071b8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80071bc:	d30e      	bcc.n	80071dc <HAL_RCC_OscConfig+0x288>
 80071be:	4b05      	ldr	r3, [pc, #20]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 80071c0:	68db      	ldr	r3, [r3, #12]
 80071c2:	f023 021f 	bic.w	r2, r3, #31
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6a1b      	ldr	r3, [r3, #32]
 80071ca:	4902      	ldr	r1, [pc, #8]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 80071cc:	4313      	orrs	r3, r2
 80071ce:	60cb      	str	r3, [r1, #12]
 80071d0:	e04a      	b.n	8007268 <HAL_RCC_OscConfig+0x314>
 80071d2:	bf00      	nop
 80071d4:	46020c00 	.word	0x46020c00
 80071d8:	20000104 	.word	0x20000104
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	da0a      	bge.n	80071fa <HAL_RCC_OscConfig+0x2a6>
 80071e4:	4b98      	ldr	r3, [pc, #608]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80071e6:	68db      	ldr	r3, [r3, #12]
 80071e8:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6a1b      	ldr	r3, [r3, #32]
 80071f0:	015b      	lsls	r3, r3, #5
 80071f2:	4995      	ldr	r1, [pc, #596]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80071f4:	4313      	orrs	r3, r2
 80071f6:	60cb      	str	r3, [r1, #12]
 80071f8:	e036      	b.n	8007268 <HAL_RCC_OscConfig+0x314>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007202:	d30a      	bcc.n	800721a <HAL_RCC_OscConfig+0x2c6>
 8007204:	4b90      	ldr	r3, [pc, #576]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007206:	68db      	ldr	r3, [r3, #12]
 8007208:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	6a1b      	ldr	r3, [r3, #32]
 8007210:	029b      	lsls	r3, r3, #10
 8007212:	498d      	ldr	r1, [pc, #564]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007214:	4313      	orrs	r3, r2
 8007216:	60cb      	str	r3, [r1, #12]
 8007218:	e026      	b.n	8007268 <HAL_RCC_OscConfig+0x314>
 800721a:	4b8b      	ldr	r3, [pc, #556]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 800721c:	68db      	ldr	r3, [r3, #12]
 800721e:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6a1b      	ldr	r3, [r3, #32]
 8007226:	03db      	lsls	r3, r3, #15
 8007228:	4987      	ldr	r1, [pc, #540]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 800722a:	4313      	orrs	r3, r2
 800722c:	60cb      	str	r3, [r1, #12]
 800722e:	e01b      	b.n	8007268 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8007230:	4b85      	ldr	r3, [pc, #532]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	4a84      	ldr	r2, [pc, #528]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007236:	f023 0301 	bic.w	r3, r3, #1
 800723a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800723c:	f7fd f800 	bl	8004240 <HAL_GetTick>
 8007240:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8007242:	e009      	b.n	8007258 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007244:	f7fc fffc 	bl	8004240 <HAL_GetTick>
 8007248:	4602      	mov	r2, r0
 800724a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800724c:	1ad3      	subs	r3, r2, r3
 800724e:	2b02      	cmp	r3, #2
 8007250:	d902      	bls.n	8007258 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8007252:	2303      	movs	r3, #3
 8007254:	f000 bd53 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8007258:	4b7b      	ldr	r3, [pc, #492]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f003 0304 	and.w	r3, r3, #4
 8007260:	2b00      	cmp	r3, #0
 8007262:	d1ef      	bne.n	8007244 <HAL_RCC_OscConfig+0x2f0>
 8007264:	e000      	b.n	8007268 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8007266:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f003 0301 	and.w	r3, r3, #1
 8007270:	2b00      	cmp	r3, #0
 8007272:	f000 808b 	beq.w	800738c <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8007276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007278:	2b08      	cmp	r3, #8
 800727a:	d005      	beq.n	8007288 <HAL_RCC_OscConfig+0x334>
 800727c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800727e:	2b0c      	cmp	r3, #12
 8007280:	d109      	bne.n	8007296 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007282:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007284:	2b03      	cmp	r3, #3
 8007286:	d106      	bne.n	8007296 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	685b      	ldr	r3, [r3, #4]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d17d      	bne.n	800738c <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8007290:	2301      	movs	r3, #1
 8007292:	f000 bd34 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	685b      	ldr	r3, [r3, #4]
 800729a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800729e:	d106      	bne.n	80072ae <HAL_RCC_OscConfig+0x35a>
 80072a0:	4b69      	ldr	r3, [pc, #420]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4a68      	ldr	r2, [pc, #416]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80072a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072aa:	6013      	str	r3, [r2, #0]
 80072ac:	e041      	b.n	8007332 <HAL_RCC_OscConfig+0x3de>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80072b6:	d112      	bne.n	80072de <HAL_RCC_OscConfig+0x38a>
 80072b8:	4b63      	ldr	r3, [pc, #396]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a62      	ldr	r2, [pc, #392]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80072be:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80072c2:	6013      	str	r3, [r2, #0]
 80072c4:	4b60      	ldr	r3, [pc, #384]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a5f      	ldr	r2, [pc, #380]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80072ca:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80072ce:	6013      	str	r3, [r2, #0]
 80072d0:	4b5d      	ldr	r3, [pc, #372]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	4a5c      	ldr	r2, [pc, #368]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80072d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072da:	6013      	str	r3, [r2, #0]
 80072dc:	e029      	b.n	8007332 <HAL_RCC_OscConfig+0x3de>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	685b      	ldr	r3, [r3, #4]
 80072e2:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80072e6:	d112      	bne.n	800730e <HAL_RCC_OscConfig+0x3ba>
 80072e8:	4b57      	ldr	r3, [pc, #348]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	4a56      	ldr	r2, [pc, #344]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80072ee:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80072f2:	6013      	str	r3, [r2, #0]
 80072f4:	4b54      	ldr	r3, [pc, #336]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	4a53      	ldr	r2, [pc, #332]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80072fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80072fe:	6013      	str	r3, [r2, #0]
 8007300:	4b51      	ldr	r3, [pc, #324]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4a50      	ldr	r2, [pc, #320]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007306:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800730a:	6013      	str	r3, [r2, #0]
 800730c:	e011      	b.n	8007332 <HAL_RCC_OscConfig+0x3de>
 800730e:	4b4e      	ldr	r3, [pc, #312]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4a4d      	ldr	r2, [pc, #308]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007314:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007318:	6013      	str	r3, [r2, #0]
 800731a:	4b4b      	ldr	r3, [pc, #300]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a4a      	ldr	r2, [pc, #296]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007320:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007324:	6013      	str	r3, [r2, #0]
 8007326:	4b48      	ldr	r3, [pc, #288]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4a47      	ldr	r2, [pc, #284]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 800732c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007330:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	685b      	ldr	r3, [r3, #4]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d014      	beq.n	8007364 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 800733a:	f7fc ff81 	bl	8004240 <HAL_GetTick>
 800733e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007340:	e009      	b.n	8007356 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007342:	f7fc ff7d 	bl	8004240 <HAL_GetTick>
 8007346:	4602      	mov	r2, r0
 8007348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800734a:	1ad3      	subs	r3, r2, r3
 800734c:	2b64      	cmp	r3, #100	@ 0x64
 800734e:	d902      	bls.n	8007356 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8007350:	2303      	movs	r3, #3
 8007352:	f000 bcd4 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007356:	4b3c      	ldr	r3, [pc, #240]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800735e:	2b00      	cmp	r3, #0
 8007360:	d0ef      	beq.n	8007342 <HAL_RCC_OscConfig+0x3ee>
 8007362:	e013      	b.n	800738c <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8007364:	f7fc ff6c 	bl	8004240 <HAL_GetTick>
 8007368:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800736a:	e009      	b.n	8007380 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800736c:	f7fc ff68 	bl	8004240 <HAL_GetTick>
 8007370:	4602      	mov	r2, r0
 8007372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007374:	1ad3      	subs	r3, r2, r3
 8007376:	2b64      	cmp	r3, #100	@ 0x64
 8007378:	d902      	bls.n	8007380 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800737a:	2303      	movs	r3, #3
 800737c:	f000 bcbf 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007380:	4b31      	ldr	r3, [pc, #196]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007388:	2b00      	cmp	r3, #0
 800738a:	d1ef      	bne.n	800736c <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f003 0302 	and.w	r3, r3, #2
 8007394:	2b00      	cmp	r3, #0
 8007396:	d05f      	beq.n	8007458 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8007398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800739a:	2b04      	cmp	r3, #4
 800739c:	d005      	beq.n	80073aa <HAL_RCC_OscConfig+0x456>
 800739e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073a0:	2b0c      	cmp	r3, #12
 80073a2:	d114      	bne.n	80073ce <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80073a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073a6:	2b02      	cmp	r3, #2
 80073a8:	d111      	bne.n	80073ce <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	68db      	ldr	r3, [r3, #12]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d102      	bne.n	80073b8 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 80073b2:	2301      	movs	r3, #1
 80073b4:	f000 bca3 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80073b8:	4b23      	ldr	r3, [pc, #140]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80073ba:	691b      	ldr	r3, [r3, #16]
 80073bc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	691b      	ldr	r3, [r3, #16]
 80073c4:	041b      	lsls	r3, r3, #16
 80073c6:	4920      	ldr	r1, [pc, #128]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80073c8:	4313      	orrs	r3, r2
 80073ca:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80073cc:	e044      	b.n	8007458 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	68db      	ldr	r3, [r3, #12]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d024      	beq.n	8007420 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 80073d6:	4b1c      	ldr	r3, [pc, #112]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4a1b      	ldr	r2, [pc, #108]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80073dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80073e0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80073e2:	f7fc ff2d 	bl	8004240 <HAL_GetTick>
 80073e6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80073e8:	e009      	b.n	80073fe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80073ea:	f7fc ff29 	bl	8004240 <HAL_GetTick>
 80073ee:	4602      	mov	r2, r0
 80073f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073f2:	1ad3      	subs	r3, r2, r3
 80073f4:	2b02      	cmp	r3, #2
 80073f6:	d902      	bls.n	80073fe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80073f8:	2303      	movs	r3, #3
 80073fa:	f000 bc80 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80073fe:	4b12      	ldr	r3, [pc, #72]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007406:	2b00      	cmp	r3, #0
 8007408:	d0ef      	beq.n	80073ea <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800740a:	4b0f      	ldr	r3, [pc, #60]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 800740c:	691b      	ldr	r3, [r3, #16]
 800740e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	691b      	ldr	r3, [r3, #16]
 8007416:	041b      	lsls	r3, r3, #16
 8007418:	490b      	ldr	r1, [pc, #44]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 800741a:	4313      	orrs	r3, r2
 800741c:	610b      	str	r3, [r1, #16]
 800741e:	e01b      	b.n	8007458 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8007420:	4b09      	ldr	r3, [pc, #36]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	4a08      	ldr	r2, [pc, #32]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007426:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800742a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800742c:	f7fc ff08 	bl	8004240 <HAL_GetTick>
 8007430:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007432:	e00b      	b.n	800744c <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007434:	f7fc ff04 	bl	8004240 <HAL_GetTick>
 8007438:	4602      	mov	r2, r0
 800743a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800743c:	1ad3      	subs	r3, r2, r3
 800743e:	2b02      	cmp	r3, #2
 8007440:	d904      	bls.n	800744c <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8007442:	2303      	movs	r3, #3
 8007444:	f000 bc5b 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
 8007448:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800744c:	4baf      	ldr	r3, [pc, #700]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007454:	2b00      	cmp	r3, #0
 8007456:	d1ed      	bne.n	8007434 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f003 0308 	and.w	r3, r3, #8
 8007460:	2b00      	cmp	r3, #0
 8007462:	f000 80c8 	beq.w	80075f6 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8007466:	2300      	movs	r3, #0
 8007468:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800746c:	4ba7      	ldr	r3, [pc, #668]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 800746e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007472:	f003 0304 	and.w	r3, r3, #4
 8007476:	2b00      	cmp	r3, #0
 8007478:	d111      	bne.n	800749e <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800747a:	4ba4      	ldr	r3, [pc, #656]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 800747c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007480:	4aa2      	ldr	r2, [pc, #648]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 8007482:	f043 0304 	orr.w	r3, r3, #4
 8007486:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800748a:	4ba0      	ldr	r3, [pc, #640]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 800748c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007490:	f003 0304 	and.w	r3, r3, #4
 8007494:	617b      	str	r3, [r7, #20]
 8007496:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8007498:	2301      	movs	r3, #1
 800749a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800749e:	4b9c      	ldr	r3, [pc, #624]	@ (8007710 <HAL_RCC_OscConfig+0x7bc>)
 80074a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074a2:	f003 0301 	and.w	r3, r3, #1
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d119      	bne.n	80074de <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80074aa:	4b99      	ldr	r3, [pc, #612]	@ (8007710 <HAL_RCC_OscConfig+0x7bc>)
 80074ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074ae:	4a98      	ldr	r2, [pc, #608]	@ (8007710 <HAL_RCC_OscConfig+0x7bc>)
 80074b0:	f043 0301 	orr.w	r3, r3, #1
 80074b4:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80074b6:	f7fc fec3 	bl	8004240 <HAL_GetTick>
 80074ba:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80074bc:	e009      	b.n	80074d2 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80074be:	f7fc febf 	bl	8004240 <HAL_GetTick>
 80074c2:	4602      	mov	r2, r0
 80074c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074c6:	1ad3      	subs	r3, r2, r3
 80074c8:	2b02      	cmp	r3, #2
 80074ca:	d902      	bls.n	80074d2 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 80074cc:	2303      	movs	r3, #3
 80074ce:	f000 bc16 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80074d2:	4b8f      	ldr	r3, [pc, #572]	@ (8007710 <HAL_RCC_OscConfig+0x7bc>)
 80074d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074d6:	f003 0301 	and.w	r3, r3, #1
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d0ef      	beq.n	80074be <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	695b      	ldr	r3, [r3, #20]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d05f      	beq.n	80075a6 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 80074e6:	4b89      	ldr	r3, [pc, #548]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80074e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80074ec:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	699a      	ldr	r2, [r3, #24]
 80074f2:	6a3b      	ldr	r3, [r7, #32]
 80074f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074f8:	429a      	cmp	r2, r3
 80074fa:	d037      	beq.n	800756c <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80074fc:	6a3b      	ldr	r3, [r7, #32]
 80074fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007502:	2b00      	cmp	r3, #0
 8007504:	d006      	beq.n	8007514 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8007506:	6a3b      	ldr	r3, [r7, #32]
 8007508:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 800750c:	2b00      	cmp	r3, #0
 800750e:	d101      	bne.n	8007514 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8007510:	2301      	movs	r3, #1
 8007512:	e3f4      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8007514:	6a3b      	ldr	r3, [r7, #32]
 8007516:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800751a:	2b00      	cmp	r3, #0
 800751c:	d01b      	beq.n	8007556 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 800751e:	4b7b      	ldr	r3, [pc, #492]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 8007520:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007524:	4a79      	ldr	r2, [pc, #484]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 8007526:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800752a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 800752e:	f7fc fe87 	bl	8004240 <HAL_GetTick>
 8007532:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007534:	e008      	b.n	8007548 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007536:	f7fc fe83 	bl	8004240 <HAL_GetTick>
 800753a:	4602      	mov	r2, r0
 800753c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800753e:	1ad3      	subs	r3, r2, r3
 8007540:	2b05      	cmp	r3, #5
 8007542:	d901      	bls.n	8007548 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8007544:	2303      	movs	r3, #3
 8007546:	e3da      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007548:	4b70      	ldr	r3, [pc, #448]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 800754a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800754e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007552:	2b00      	cmp	r3, #0
 8007554:	d1ef      	bne.n	8007536 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8007556:	4b6d      	ldr	r3, [pc, #436]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 8007558:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800755c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	699b      	ldr	r3, [r3, #24]
 8007564:	4969      	ldr	r1, [pc, #420]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 8007566:	4313      	orrs	r3, r2
 8007568:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 800756c:	4b67      	ldr	r3, [pc, #412]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 800756e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007572:	4a66      	ldr	r2, [pc, #408]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 8007574:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007578:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 800757c:	f7fc fe60 	bl	8004240 <HAL_GetTick>
 8007580:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8007582:	e008      	b.n	8007596 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007584:	f7fc fe5c 	bl	8004240 <HAL_GetTick>
 8007588:	4602      	mov	r2, r0
 800758a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800758c:	1ad3      	subs	r3, r2, r3
 800758e:	2b05      	cmp	r3, #5
 8007590:	d901      	bls.n	8007596 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8007592:	2303      	movs	r3, #3
 8007594:	e3b3      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8007596:	4b5d      	ldr	r3, [pc, #372]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 8007598:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800759c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d0ef      	beq.n	8007584 <HAL_RCC_OscConfig+0x630>
 80075a4:	e01b      	b.n	80075de <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 80075a6:	4b59      	ldr	r3, [pc, #356]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80075a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80075ac:	4a57      	ldr	r2, [pc, #348]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80075ae:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80075b2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80075b6:	f7fc fe43 	bl	8004240 <HAL_GetTick>
 80075ba:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80075bc:	e008      	b.n	80075d0 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80075be:	f7fc fe3f 	bl	8004240 <HAL_GetTick>
 80075c2:	4602      	mov	r2, r0
 80075c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075c6:	1ad3      	subs	r3, r2, r3
 80075c8:	2b05      	cmp	r3, #5
 80075ca:	d901      	bls.n	80075d0 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 80075cc:	2303      	movs	r3, #3
 80075ce:	e396      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80075d0:	4b4e      	ldr	r3, [pc, #312]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80075d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80075d6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d1ef      	bne.n	80075be <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80075de:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80075e2:	2b01      	cmp	r3, #1
 80075e4:	d107      	bne.n	80075f6 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80075e6:	4b49      	ldr	r3, [pc, #292]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80075e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075ec:	4a47      	ldr	r2, [pc, #284]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80075ee:	f023 0304 	bic.w	r3, r3, #4
 80075f2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f003 0304 	and.w	r3, r3, #4
 80075fe:	2b00      	cmp	r3, #0
 8007600:	f000 8111 	beq.w	8007826 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8007604:	2300      	movs	r3, #0
 8007606:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800760a:	4b40      	ldr	r3, [pc, #256]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 800760c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007610:	f003 0304 	and.w	r3, r3, #4
 8007614:	2b00      	cmp	r3, #0
 8007616:	d111      	bne.n	800763c <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007618:	4b3c      	ldr	r3, [pc, #240]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 800761a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800761e:	4a3b      	ldr	r2, [pc, #236]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 8007620:	f043 0304 	orr.w	r3, r3, #4
 8007624:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007628:	4b38      	ldr	r3, [pc, #224]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 800762a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800762e:	f003 0304 	and.w	r3, r3, #4
 8007632:	613b      	str	r3, [r7, #16]
 8007634:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8007636:	2301      	movs	r3, #1
 8007638:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800763c:	4b34      	ldr	r3, [pc, #208]	@ (8007710 <HAL_RCC_OscConfig+0x7bc>)
 800763e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007640:	f003 0301 	and.w	r3, r3, #1
 8007644:	2b00      	cmp	r3, #0
 8007646:	d118      	bne.n	800767a <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8007648:	4b31      	ldr	r3, [pc, #196]	@ (8007710 <HAL_RCC_OscConfig+0x7bc>)
 800764a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800764c:	4a30      	ldr	r2, [pc, #192]	@ (8007710 <HAL_RCC_OscConfig+0x7bc>)
 800764e:	f043 0301 	orr.w	r3, r3, #1
 8007652:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007654:	f7fc fdf4 	bl	8004240 <HAL_GetTick>
 8007658:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800765a:	e008      	b.n	800766e <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800765c:	f7fc fdf0 	bl	8004240 <HAL_GetTick>
 8007660:	4602      	mov	r2, r0
 8007662:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007664:	1ad3      	subs	r3, r2, r3
 8007666:	2b02      	cmp	r3, #2
 8007668:	d901      	bls.n	800766e <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 800766a:	2303      	movs	r3, #3
 800766c:	e347      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800766e:	4b28      	ldr	r3, [pc, #160]	@ (8007710 <HAL_RCC_OscConfig+0x7bc>)
 8007670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007672:	f003 0301 	and.w	r3, r3, #1
 8007676:	2b00      	cmp	r3, #0
 8007678:	d0f0      	beq.n	800765c <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	689b      	ldr	r3, [r3, #8]
 800767e:	f003 0301 	and.w	r3, r3, #1
 8007682:	2b00      	cmp	r3, #0
 8007684:	d01f      	beq.n	80076c6 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	689b      	ldr	r3, [r3, #8]
 800768a:	f003 0304 	and.w	r3, r3, #4
 800768e:	2b00      	cmp	r3, #0
 8007690:	d010      	beq.n	80076b4 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8007692:	4b1e      	ldr	r3, [pc, #120]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 8007694:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007698:	4a1c      	ldr	r2, [pc, #112]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 800769a:	f043 0304 	orr.w	r3, r3, #4
 800769e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80076a2:	4b1a      	ldr	r3, [pc, #104]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80076a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80076a8:	4a18      	ldr	r2, [pc, #96]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80076aa:	f043 0301 	orr.w	r3, r3, #1
 80076ae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80076b2:	e018      	b.n	80076e6 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80076b4:	4b15      	ldr	r3, [pc, #84]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80076b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80076ba:	4a14      	ldr	r2, [pc, #80]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80076bc:	f043 0301 	orr.w	r3, r3, #1
 80076c0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80076c4:	e00f      	b.n	80076e6 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80076c6:	4b11      	ldr	r3, [pc, #68]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80076c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80076cc:	4a0f      	ldr	r2, [pc, #60]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80076ce:	f023 0301 	bic.w	r3, r3, #1
 80076d2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80076d6:	4b0d      	ldr	r3, [pc, #52]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80076d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80076dc:	4a0b      	ldr	r2, [pc, #44]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80076de:	f023 0304 	bic.w	r3, r3, #4
 80076e2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	689b      	ldr	r3, [r3, #8]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d057      	beq.n	800779e <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 80076ee:	f7fc fda7 	bl	8004240 <HAL_GetTick>
 80076f2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80076f4:	e00e      	b.n	8007714 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80076f6:	f7fc fda3 	bl	8004240 <HAL_GetTick>
 80076fa:	4602      	mov	r2, r0
 80076fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076fe:	1ad3      	subs	r3, r2, r3
 8007700:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007704:	4293      	cmp	r3, r2
 8007706:	d905      	bls.n	8007714 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8007708:	2303      	movs	r3, #3
 800770a:	e2f8      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
 800770c:	46020c00 	.word	0x46020c00
 8007710:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007714:	4b9c      	ldr	r3, [pc, #624]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007716:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800771a:	f003 0302 	and.w	r3, r3, #2
 800771e:	2b00      	cmp	r3, #0
 8007720:	d0e9      	beq.n	80076f6 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	689b      	ldr	r3, [r3, #8]
 8007726:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800772a:	2b00      	cmp	r3, #0
 800772c:	d01b      	beq.n	8007766 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800772e:	4b96      	ldr	r3, [pc, #600]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007730:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007734:	4a94      	ldr	r2, [pc, #592]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007736:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800773a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800773e:	e00a      	b.n	8007756 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007740:	f7fc fd7e 	bl	8004240 <HAL_GetTick>
 8007744:	4602      	mov	r2, r0
 8007746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007748:	1ad3      	subs	r3, r2, r3
 800774a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800774e:	4293      	cmp	r3, r2
 8007750:	d901      	bls.n	8007756 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8007752:	2303      	movs	r3, #3
 8007754:	e2d3      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8007756:	4b8c      	ldr	r3, [pc, #560]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007758:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800775c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007760:	2b00      	cmp	r3, #0
 8007762:	d0ed      	beq.n	8007740 <HAL_RCC_OscConfig+0x7ec>
 8007764:	e053      	b.n	800780e <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8007766:	4b88      	ldr	r3, [pc, #544]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007768:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800776c:	4a86      	ldr	r2, [pc, #536]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 800776e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007772:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8007776:	e00a      	b.n	800778e <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007778:	f7fc fd62 	bl	8004240 <HAL_GetTick>
 800777c:	4602      	mov	r2, r0
 800777e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007780:	1ad3      	subs	r3, r2, r3
 8007782:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007786:	4293      	cmp	r3, r2
 8007788:	d901      	bls.n	800778e <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 800778a:	2303      	movs	r3, #3
 800778c:	e2b7      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800778e:	4b7e      	ldr	r3, [pc, #504]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007790:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007794:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007798:	2b00      	cmp	r3, #0
 800779a:	d1ed      	bne.n	8007778 <HAL_RCC_OscConfig+0x824>
 800779c:	e037      	b.n	800780e <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 800779e:	f7fc fd4f 	bl	8004240 <HAL_GetTick>
 80077a2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80077a4:	e00a      	b.n	80077bc <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80077a6:	f7fc fd4b 	bl	8004240 <HAL_GetTick>
 80077aa:	4602      	mov	r2, r0
 80077ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077ae:	1ad3      	subs	r3, r2, r3
 80077b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80077b4:	4293      	cmp	r3, r2
 80077b6:	d901      	bls.n	80077bc <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 80077b8:	2303      	movs	r3, #3
 80077ba:	e2a0      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80077bc:	4b72      	ldr	r3, [pc, #456]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 80077be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80077c2:	f003 0302 	and.w	r3, r3, #2
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d1ed      	bne.n	80077a6 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80077ca:	4b6f      	ldr	r3, [pc, #444]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 80077cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80077d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d01a      	beq.n	800780e <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80077d8:	4b6b      	ldr	r3, [pc, #428]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 80077da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80077de:	4a6a      	ldr	r2, [pc, #424]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 80077e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80077e4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80077e8:	e00a      	b.n	8007800 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80077ea:	f7fc fd29 	bl	8004240 <HAL_GetTick>
 80077ee:	4602      	mov	r2, r0
 80077f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077f2:	1ad3      	subs	r3, r2, r3
 80077f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80077f8:	4293      	cmp	r3, r2
 80077fa:	d901      	bls.n	8007800 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 80077fc:	2303      	movs	r3, #3
 80077fe:	e27e      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8007800:	4b61      	ldr	r3, [pc, #388]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007802:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007806:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800780a:	2b00      	cmp	r3, #0
 800780c:	d1ed      	bne.n	80077ea <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800780e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8007812:	2b01      	cmp	r3, #1
 8007814:	d107      	bne.n	8007826 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007816:	4b5c      	ldr	r3, [pc, #368]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007818:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800781c:	4a5a      	ldr	r2, [pc, #360]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 800781e:	f023 0304 	bic.w	r3, r3, #4
 8007822:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f003 0320 	and.w	r3, r3, #32
 800782e:	2b00      	cmp	r3, #0
 8007830:	d036      	beq.n	80078a0 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007836:	2b00      	cmp	r3, #0
 8007838:	d019      	beq.n	800786e <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800783a:	4b53      	ldr	r3, [pc, #332]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	4a52      	ldr	r2, [pc, #328]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007840:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007844:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8007846:	f7fc fcfb 	bl	8004240 <HAL_GetTick>
 800784a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800784c:	e008      	b.n	8007860 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800784e:	f7fc fcf7 	bl	8004240 <HAL_GetTick>
 8007852:	4602      	mov	r2, r0
 8007854:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007856:	1ad3      	subs	r3, r2, r3
 8007858:	2b02      	cmp	r3, #2
 800785a:	d901      	bls.n	8007860 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 800785c:	2303      	movs	r3, #3
 800785e:	e24e      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8007860:	4b49      	ldr	r3, [pc, #292]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007868:	2b00      	cmp	r3, #0
 800786a:	d0f0      	beq.n	800784e <HAL_RCC_OscConfig+0x8fa>
 800786c:	e018      	b.n	80078a0 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 800786e:	4b46      	ldr	r3, [pc, #280]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	4a45      	ldr	r2, [pc, #276]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007874:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007878:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800787a:	f7fc fce1 	bl	8004240 <HAL_GetTick>
 800787e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8007880:	e008      	b.n	8007894 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007882:	f7fc fcdd 	bl	8004240 <HAL_GetTick>
 8007886:	4602      	mov	r2, r0
 8007888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800788a:	1ad3      	subs	r3, r2, r3
 800788c:	2b02      	cmp	r3, #2
 800788e:	d901      	bls.n	8007894 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8007890:	2303      	movs	r3, #3
 8007892:	e234      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8007894:	4b3c      	ldr	r3, [pc, #240]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800789c:	2b00      	cmp	r3, #0
 800789e:	d1f0      	bne.n	8007882 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d036      	beq.n	800791a <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d019      	beq.n	80078e8 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 80078b4:	4b34      	ldr	r3, [pc, #208]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4a33      	ldr	r2, [pc, #204]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 80078ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80078be:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80078c0:	f7fc fcbe 	bl	8004240 <HAL_GetTick>
 80078c4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80078c6:	e008      	b.n	80078da <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80078c8:	f7fc fcba 	bl	8004240 <HAL_GetTick>
 80078cc:	4602      	mov	r2, r0
 80078ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078d0:	1ad3      	subs	r3, r2, r3
 80078d2:	2b02      	cmp	r3, #2
 80078d4:	d901      	bls.n	80078da <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 80078d6:	2303      	movs	r3, #3
 80078d8:	e211      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80078da:	4b2b      	ldr	r3, [pc, #172]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d0f0      	beq.n	80078c8 <HAL_RCC_OscConfig+0x974>
 80078e6:	e018      	b.n	800791a <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 80078e8:	4b27      	ldr	r3, [pc, #156]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	4a26      	ldr	r2, [pc, #152]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 80078ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80078f2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80078f4:	f7fc fca4 	bl	8004240 <HAL_GetTick>
 80078f8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80078fa:	e008      	b.n	800790e <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80078fc:	f7fc fca0 	bl	8004240 <HAL_GetTick>
 8007900:	4602      	mov	r2, r0
 8007902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007904:	1ad3      	subs	r3, r2, r3
 8007906:	2b02      	cmp	r3, #2
 8007908:	d901      	bls.n	800790e <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 800790a:	2303      	movs	r3, #3
 800790c:	e1f7      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800790e:	4b1e      	ldr	r3, [pc, #120]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007916:	2b00      	cmp	r3, #0
 8007918:	d1f0      	bne.n	80078fc <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007922:	2b00      	cmp	r3, #0
 8007924:	d07f      	beq.n	8007a26 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800792a:	2b00      	cmp	r3, #0
 800792c:	d062      	beq.n	80079f4 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 800792e:	4b16      	ldr	r3, [pc, #88]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007930:	689b      	ldr	r3, [r3, #8]
 8007932:	4a15      	ldr	r2, [pc, #84]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007934:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007938:	6093      	str	r3, [r2, #8]
 800793a:	4b13      	ldr	r3, [pc, #76]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 800793c:	689b      	ldr	r3, [r3, #8]
 800793e:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007946:	4910      	ldr	r1, [pc, #64]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007948:	4313      	orrs	r3, r2
 800794a:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007950:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007954:	d309      	bcc.n	800796a <HAL_RCC_OscConfig+0xa16>
 8007956:	4b0c      	ldr	r3, [pc, #48]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007958:	68db      	ldr	r3, [r3, #12]
 800795a:	f023 021f 	bic.w	r2, r3, #31
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6a1b      	ldr	r3, [r3, #32]
 8007962:	4909      	ldr	r1, [pc, #36]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007964:	4313      	orrs	r3, r2
 8007966:	60cb      	str	r3, [r1, #12]
 8007968:	e02a      	b.n	80079c0 <HAL_RCC_OscConfig+0xa6c>
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800796e:	2b00      	cmp	r3, #0
 8007970:	da0c      	bge.n	800798c <HAL_RCC_OscConfig+0xa38>
 8007972:	4b05      	ldr	r3, [pc, #20]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007974:	68db      	ldr	r3, [r3, #12]
 8007976:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6a1b      	ldr	r3, [r3, #32]
 800797e:	015b      	lsls	r3, r3, #5
 8007980:	4901      	ldr	r1, [pc, #4]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007982:	4313      	orrs	r3, r2
 8007984:	60cb      	str	r3, [r1, #12]
 8007986:	e01b      	b.n	80079c0 <HAL_RCC_OscConfig+0xa6c>
 8007988:	46020c00 	.word	0x46020c00
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007990:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007994:	d30a      	bcc.n	80079ac <HAL_RCC_OscConfig+0xa58>
 8007996:	4ba1      	ldr	r3, [pc, #644]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007998:	68db      	ldr	r3, [r3, #12]
 800799a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6a1b      	ldr	r3, [r3, #32]
 80079a2:	029b      	lsls	r3, r3, #10
 80079a4:	499d      	ldr	r1, [pc, #628]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 80079a6:	4313      	orrs	r3, r2
 80079a8:	60cb      	str	r3, [r1, #12]
 80079aa:	e009      	b.n	80079c0 <HAL_RCC_OscConfig+0xa6c>
 80079ac:	4b9b      	ldr	r3, [pc, #620]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 80079ae:	68db      	ldr	r3, [r3, #12]
 80079b0:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6a1b      	ldr	r3, [r3, #32]
 80079b8:	03db      	lsls	r3, r3, #15
 80079ba:	4998      	ldr	r1, [pc, #608]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 80079bc:	4313      	orrs	r3, r2
 80079be:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 80079c0:	4b96      	ldr	r3, [pc, #600]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	4a95      	ldr	r2, [pc, #596]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 80079c6:	f043 0310 	orr.w	r3, r3, #16
 80079ca:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80079cc:	f7fc fc38 	bl	8004240 <HAL_GetTick>
 80079d0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80079d2:	e008      	b.n	80079e6 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80079d4:	f7fc fc34 	bl	8004240 <HAL_GetTick>
 80079d8:	4602      	mov	r2, r0
 80079da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079dc:	1ad3      	subs	r3, r2, r3
 80079de:	2b02      	cmp	r3, #2
 80079e0:	d901      	bls.n	80079e6 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 80079e2:	2303      	movs	r3, #3
 80079e4:	e18b      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80079e6:	4b8d      	ldr	r3, [pc, #564]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f003 0320 	and.w	r3, r3, #32
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d0f0      	beq.n	80079d4 <HAL_RCC_OscConfig+0xa80>
 80079f2:	e018      	b.n	8007a26 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 80079f4:	4b89      	ldr	r3, [pc, #548]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4a88      	ldr	r2, [pc, #544]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 80079fa:	f023 0310 	bic.w	r3, r3, #16
 80079fe:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8007a00:	f7fc fc1e 	bl	8004240 <HAL_GetTick>
 8007a04:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8007a06:	e008      	b.n	8007a1a <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8007a08:	f7fc fc1a 	bl	8004240 <HAL_GetTick>
 8007a0c:	4602      	mov	r2, r0
 8007a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a10:	1ad3      	subs	r3, r2, r3
 8007a12:	2b02      	cmp	r3, #2
 8007a14:	d901      	bls.n	8007a1a <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8007a16:	2303      	movs	r3, #3
 8007a18:	e171      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8007a1a:	4b80      	ldr	r3, [pc, #512]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f003 0320 	and.w	r3, r3, #32
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d1f0      	bne.n	8007a08 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	f000 8166 	beq.w	8007cfc <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8007a30:	2300      	movs	r3, #0
 8007a32:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007a36:	4b79      	ldr	r3, [pc, #484]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007a38:	69db      	ldr	r3, [r3, #28]
 8007a3a:	f003 030c 	and.w	r3, r3, #12
 8007a3e:	2b0c      	cmp	r3, #12
 8007a40:	f000 80f2 	beq.w	8007c28 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a48:	2b02      	cmp	r3, #2
 8007a4a:	f040 80c5 	bne.w	8007bd8 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8007a4e:	4b73      	ldr	r3, [pc, #460]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	4a72      	ldr	r2, [pc, #456]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007a54:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007a58:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007a5a:	f7fc fbf1 	bl	8004240 <HAL_GetTick>
 8007a5e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007a60:	e008      	b.n	8007a74 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a62:	f7fc fbed 	bl	8004240 <HAL_GetTick>
 8007a66:	4602      	mov	r2, r0
 8007a68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a6a:	1ad3      	subs	r3, r2, r3
 8007a6c:	2b02      	cmp	r3, #2
 8007a6e:	d901      	bls.n	8007a74 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8007a70:	2303      	movs	r3, #3
 8007a72:	e144      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007a74:	4b69      	ldr	r3, [pc, #420]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d1f0      	bne.n	8007a62 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007a80:	4b66      	ldr	r3, [pc, #408]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007a82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007a86:	f003 0304 	and.w	r3, r3, #4
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d111      	bne.n	8007ab2 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8007a8e:	4b63      	ldr	r3, [pc, #396]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007a90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007a94:	4a61      	ldr	r2, [pc, #388]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007a96:	f043 0304 	orr.w	r3, r3, #4
 8007a9a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007a9e:	4b5f      	ldr	r3, [pc, #380]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007aa0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007aa4:	f003 0304 	and.w	r3, r3, #4
 8007aa8:	60fb      	str	r3, [r7, #12]
 8007aaa:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8007aac:	2301      	movs	r3, #1
 8007aae:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8007ab2:	4b5b      	ldr	r3, [pc, #364]	@ (8007c20 <HAL_RCC_OscConfig+0xccc>)
 8007ab4:	68db      	ldr	r3, [r3, #12]
 8007ab6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007aba:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007abe:	d102      	bne.n	8007ac6 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8007ac6:	4b56      	ldr	r3, [pc, #344]	@ (8007c20 <HAL_RCC_OscConfig+0xccc>)
 8007ac8:	68db      	ldr	r3, [r3, #12]
 8007aca:	4a55      	ldr	r2, [pc, #340]	@ (8007c20 <HAL_RCC_OscConfig+0xccc>)
 8007acc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007ad0:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8007ad2:	4b52      	ldr	r3, [pc, #328]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007ad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ad6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007ada:	f023 0303 	bic.w	r3, r3, #3
 8007ade:	687a      	ldr	r2, [r7, #4]
 8007ae0:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8007ae2:	687a      	ldr	r2, [r7, #4]
 8007ae4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8007ae6:	3a01      	subs	r2, #1
 8007ae8:	0212      	lsls	r2, r2, #8
 8007aea:	4311      	orrs	r1, r2
 8007aec:	687a      	ldr	r2, [r7, #4]
 8007aee:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8007af0:	430a      	orrs	r2, r1
 8007af2:	494a      	ldr	r1, [pc, #296]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007af4:	4313      	orrs	r3, r2
 8007af6:	628b      	str	r3, [r1, #40]	@ 0x28
 8007af8:	4b48      	ldr	r3, [pc, #288]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007afa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007afc:	4b49      	ldr	r3, [pc, #292]	@ (8007c24 <HAL_RCC_OscConfig+0xcd0>)
 8007afe:	4013      	ands	r3, r2
 8007b00:	687a      	ldr	r2, [r7, #4]
 8007b02:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007b04:	3a01      	subs	r2, #1
 8007b06:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8007b0a:	687a      	ldr	r2, [r7, #4]
 8007b0c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007b0e:	3a01      	subs	r2, #1
 8007b10:	0252      	lsls	r2, r2, #9
 8007b12:	b292      	uxth	r2, r2
 8007b14:	4311      	orrs	r1, r2
 8007b16:	687a      	ldr	r2, [r7, #4]
 8007b18:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007b1a:	3a01      	subs	r2, #1
 8007b1c:	0412      	lsls	r2, r2, #16
 8007b1e:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8007b22:	4311      	orrs	r1, r2
 8007b24:	687a      	ldr	r2, [r7, #4]
 8007b26:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007b28:	3a01      	subs	r2, #1
 8007b2a:	0612      	lsls	r2, r2, #24
 8007b2c:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8007b30:	430a      	orrs	r2, r1
 8007b32:	493a      	ldr	r1, [pc, #232]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007b34:	4313      	orrs	r3, r2
 8007b36:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8007b38:	4b38      	ldr	r3, [pc, #224]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b3c:	4a37      	ldr	r2, [pc, #220]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007b3e:	f023 0310 	bic.w	r3, r3, #16
 8007b42:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b48:	4a34      	ldr	r2, [pc, #208]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007b4a:	00db      	lsls	r3, r3, #3
 8007b4c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8007b4e:	4b33      	ldr	r3, [pc, #204]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007b50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b52:	4a32      	ldr	r2, [pc, #200]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007b54:	f043 0310 	orr.w	r3, r3, #16
 8007b58:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8007b5a:	4b30      	ldr	r3, [pc, #192]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007b5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b5e:	f023 020c 	bic.w	r2, r3, #12
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b66:	492d      	ldr	r1, [pc, #180]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007b68:	4313      	orrs	r3, r2
 8007b6a:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8007b6c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007b70:	2b01      	cmp	r3, #1
 8007b72:	d105      	bne.n	8007b80 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8007b74:	4b2a      	ldr	r3, [pc, #168]	@ (8007c20 <HAL_RCC_OscConfig+0xccc>)
 8007b76:	68db      	ldr	r3, [r3, #12]
 8007b78:	4a29      	ldr	r2, [pc, #164]	@ (8007c20 <HAL_RCC_OscConfig+0xccc>)
 8007b7a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007b7e:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8007b80:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8007b84:	2b01      	cmp	r3, #1
 8007b86:	d107      	bne.n	8007b98 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8007b88:	4b24      	ldr	r3, [pc, #144]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007b8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b8e:	4a23      	ldr	r2, [pc, #140]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007b90:	f023 0304 	bic.w	r3, r3, #4
 8007b94:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8007b98:	4b20      	ldr	r3, [pc, #128]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	4a1f      	ldr	r2, [pc, #124]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007b9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007ba2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007ba4:	f7fc fb4c 	bl	8004240 <HAL_GetTick>
 8007ba8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007baa:	e008      	b.n	8007bbe <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007bac:	f7fc fb48 	bl	8004240 <HAL_GetTick>
 8007bb0:	4602      	mov	r2, r0
 8007bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bb4:	1ad3      	subs	r3, r2, r3
 8007bb6:	2b02      	cmp	r3, #2
 8007bb8:	d901      	bls.n	8007bbe <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8007bba:	2303      	movs	r3, #3
 8007bbc:	e09f      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007bbe:	4b17      	ldr	r3, [pc, #92]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d0f0      	beq.n	8007bac <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007bca:	4b14      	ldr	r3, [pc, #80]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bce:	4a13      	ldr	r2, [pc, #76]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007bd0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007bd4:	6293      	str	r3, [r2, #40]	@ 0x28
 8007bd6:	e091      	b.n	8007cfc <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8007bd8:	4b10      	ldr	r3, [pc, #64]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	4a0f      	ldr	r2, [pc, #60]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007bde:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007be2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007be4:	f7fc fb2c 	bl	8004240 <HAL_GetTick>
 8007be8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007bea:	e008      	b.n	8007bfe <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007bec:	f7fc fb28 	bl	8004240 <HAL_GetTick>
 8007bf0:	4602      	mov	r2, r0
 8007bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bf4:	1ad3      	subs	r3, r2, r3
 8007bf6:	2b02      	cmp	r3, #2
 8007bf8:	d901      	bls.n	8007bfe <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8007bfa:	2303      	movs	r3, #3
 8007bfc:	e07f      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007bfe:	4b07      	ldr	r3, [pc, #28]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d1f0      	bne.n	8007bec <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8007c0a:	4b04      	ldr	r3, [pc, #16]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c0e:	4a03      	ldr	r2, [pc, #12]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007c10:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8007c14:	f023 0303 	bic.w	r3, r3, #3
 8007c18:	6293      	str	r3, [r2, #40]	@ 0x28
 8007c1a:	e06f      	b.n	8007cfc <HAL_RCC_OscConfig+0xda8>
 8007c1c:	46020c00 	.word	0x46020c00
 8007c20:	46020800 	.word	0x46020800
 8007c24:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8007c28:	4b37      	ldr	r3, [pc, #220]	@ (8007d08 <HAL_RCC_OscConfig+0xdb4>)
 8007c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c2c:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007c2e:	4b36      	ldr	r3, [pc, #216]	@ (8007d08 <HAL_RCC_OscConfig+0xdb4>)
 8007c30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c32:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c38:	2b01      	cmp	r3, #1
 8007c3a:	d039      	beq.n	8007cb0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8007c3c:	69fb      	ldr	r3, [r7, #28]
 8007c3e:	f003 0203 	and.w	r2, r3, #3
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007c46:	429a      	cmp	r2, r3
 8007c48:	d132      	bne.n	8007cb0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8007c4a:	69fb      	ldr	r3, [r7, #28]
 8007c4c:	0a1b      	lsrs	r3, r3, #8
 8007c4e:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c56:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8007c58:	429a      	cmp	r2, r3
 8007c5a:	d129      	bne.n	8007cb0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8007c5c:	69fb      	ldr	r3, [r7, #28]
 8007c5e:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8007c66:	429a      	cmp	r2, r3
 8007c68:	d122      	bne.n	8007cb0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007c6a:	69bb      	ldr	r3, [r7, #24]
 8007c6c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c74:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8007c76:	429a      	cmp	r2, r3
 8007c78:	d11a      	bne.n	8007cb0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8007c7a:	69bb      	ldr	r3, [r7, #24]
 8007c7c:	0a5b      	lsrs	r3, r3, #9
 8007c7e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c86:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007c88:	429a      	cmp	r2, r3
 8007c8a:	d111      	bne.n	8007cb0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8007c8c:	69bb      	ldr	r3, [r7, #24]
 8007c8e:	0c1b      	lsrs	r3, r3, #16
 8007c90:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c98:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007c9a:	429a      	cmp	r2, r3
 8007c9c:	d108      	bne.n	8007cb0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8007c9e:	69bb      	ldr	r3, [r7, #24]
 8007ca0:	0e1b      	lsrs	r3, r3, #24
 8007ca2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007caa:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007cac:	429a      	cmp	r2, r3
 8007cae:	d001      	beq.n	8007cb4 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	e024      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8007cb4:	4b14      	ldr	r3, [pc, #80]	@ (8007d08 <HAL_RCC_OscConfig+0xdb4>)
 8007cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cb8:	08db      	lsrs	r3, r3, #3
 8007cba:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8007cc2:	429a      	cmp	r2, r3
 8007cc4:	d01a      	beq.n	8007cfc <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8007cc6:	4b10      	ldr	r3, [pc, #64]	@ (8007d08 <HAL_RCC_OscConfig+0xdb4>)
 8007cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cca:	4a0f      	ldr	r2, [pc, #60]	@ (8007d08 <HAL_RCC_OscConfig+0xdb4>)
 8007ccc:	f023 0310 	bic.w	r3, r3, #16
 8007cd0:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cd2:	f7fc fab5 	bl	8004240 <HAL_GetTick>
 8007cd6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8007cd8:	bf00      	nop
 8007cda:	f7fc fab1 	bl	8004240 <HAL_GetTick>
 8007cde:	4602      	mov	r2, r0
 8007ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ce2:	4293      	cmp	r3, r2
 8007ce4:	d0f9      	beq.n	8007cda <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007cea:	4a07      	ldr	r2, [pc, #28]	@ (8007d08 <HAL_RCC_OscConfig+0xdb4>)
 8007cec:	00db      	lsls	r3, r3, #3
 8007cee:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8007cf0:	4b05      	ldr	r3, [pc, #20]	@ (8007d08 <HAL_RCC_OscConfig+0xdb4>)
 8007cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cf4:	4a04      	ldr	r2, [pc, #16]	@ (8007d08 <HAL_RCC_OscConfig+0xdb4>)
 8007cf6:	f043 0310 	orr.w	r3, r3, #16
 8007cfa:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8007cfc:	2300      	movs	r3, #0
}
 8007cfe:	4618      	mov	r0, r3
 8007d00:	3738      	adds	r7, #56	@ 0x38
 8007d02:	46bd      	mov	sp, r7
 8007d04:	bd80      	pop	{r7, pc}
 8007d06:	bf00      	nop
 8007d08:	46020c00 	.word	0x46020c00

08007d0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b086      	sub	sp, #24
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
 8007d14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d101      	bne.n	8007d20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	e1d9      	b.n	80080d4 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007d20:	4b9b      	ldr	r3, [pc, #620]	@ (8007f90 <HAL_RCC_ClockConfig+0x284>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f003 030f 	and.w	r3, r3, #15
 8007d28:	683a      	ldr	r2, [r7, #0]
 8007d2a:	429a      	cmp	r2, r3
 8007d2c:	d910      	bls.n	8007d50 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d2e:	4b98      	ldr	r3, [pc, #608]	@ (8007f90 <HAL_RCC_ClockConfig+0x284>)
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f023 020f 	bic.w	r2, r3, #15
 8007d36:	4996      	ldr	r1, [pc, #600]	@ (8007f90 <HAL_RCC_ClockConfig+0x284>)
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	4313      	orrs	r3, r2
 8007d3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d3e:	4b94      	ldr	r3, [pc, #592]	@ (8007f90 <HAL_RCC_ClockConfig+0x284>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f003 030f 	and.w	r3, r3, #15
 8007d46:	683a      	ldr	r2, [r7, #0]
 8007d48:	429a      	cmp	r2, r3
 8007d4a:	d001      	beq.n	8007d50 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	e1c1      	b.n	80080d4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f003 0310 	and.w	r3, r3, #16
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d010      	beq.n	8007d7e <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	695a      	ldr	r2, [r3, #20]
 8007d60:	4b8c      	ldr	r3, [pc, #560]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d64:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d908      	bls.n	8007d7e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8007d6c:	4b89      	ldr	r3, [pc, #548]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d70:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	695b      	ldr	r3, [r3, #20]
 8007d78:	4986      	ldr	r1, [pc, #536]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007d7a:	4313      	orrs	r3, r2
 8007d7c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	f003 0308 	and.w	r3, r3, #8
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d012      	beq.n	8007db0 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	691a      	ldr	r2, [r3, #16]
 8007d8e:	4b81      	ldr	r3, [pc, #516]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007d90:	6a1b      	ldr	r3, [r3, #32]
 8007d92:	091b      	lsrs	r3, r3, #4
 8007d94:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007d98:	429a      	cmp	r2, r3
 8007d9a:	d909      	bls.n	8007db0 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8007d9c:	4b7d      	ldr	r3, [pc, #500]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007d9e:	6a1b      	ldr	r3, [r3, #32]
 8007da0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	691b      	ldr	r3, [r3, #16]
 8007da8:	011b      	lsls	r3, r3, #4
 8007daa:	497a      	ldr	r1, [pc, #488]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007dac:	4313      	orrs	r3, r2
 8007dae:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f003 0304 	and.w	r3, r3, #4
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d010      	beq.n	8007dde <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	68da      	ldr	r2, [r3, #12]
 8007dc0:	4b74      	ldr	r3, [pc, #464]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007dc2:	6a1b      	ldr	r3, [r3, #32]
 8007dc4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007dc8:	429a      	cmp	r2, r3
 8007dca:	d908      	bls.n	8007dde <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8007dcc:	4b71      	ldr	r3, [pc, #452]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007dce:	6a1b      	ldr	r3, [r3, #32]
 8007dd0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	68db      	ldr	r3, [r3, #12]
 8007dd8:	496e      	ldr	r1, [pc, #440]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f003 0302 	and.w	r3, r3, #2
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d010      	beq.n	8007e0c <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	689a      	ldr	r2, [r3, #8]
 8007dee:	4b69      	ldr	r3, [pc, #420]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007df0:	6a1b      	ldr	r3, [r3, #32]
 8007df2:	f003 030f 	and.w	r3, r3, #15
 8007df6:	429a      	cmp	r2, r3
 8007df8:	d908      	bls.n	8007e0c <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8007dfa:	4b66      	ldr	r3, [pc, #408]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007dfc:	6a1b      	ldr	r3, [r3, #32]
 8007dfe:	f023 020f 	bic.w	r2, r3, #15
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	689b      	ldr	r3, [r3, #8]
 8007e06:	4963      	ldr	r1, [pc, #396]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007e08:	4313      	orrs	r3, r2
 8007e0a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f003 0301 	and.w	r3, r3, #1
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	f000 80d2 	beq.w	8007fbe <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	685b      	ldr	r3, [r3, #4]
 8007e22:	2b03      	cmp	r3, #3
 8007e24:	d143      	bne.n	8007eae <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007e26:	4b5b      	ldr	r3, [pc, #364]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007e28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e2c:	f003 0304 	and.w	r3, r3, #4
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d110      	bne.n	8007e56 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8007e34:	4b57      	ldr	r3, [pc, #348]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007e36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e3a:	4a56      	ldr	r2, [pc, #344]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007e3c:	f043 0304 	orr.w	r3, r3, #4
 8007e40:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007e44:	4b53      	ldr	r3, [pc, #332]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007e46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e4a:	f003 0304 	and.w	r3, r3, #4
 8007e4e:	60bb      	str	r3, [r7, #8]
 8007e50:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8007e52:	2301      	movs	r3, #1
 8007e54:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8007e56:	f7fc f9f3 	bl	8004240 <HAL_GetTick>
 8007e5a:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8007e5c:	4b4e      	ldr	r3, [pc, #312]	@ (8007f98 <HAL_RCC_ClockConfig+0x28c>)
 8007e5e:	68db      	ldr	r3, [r3, #12]
 8007e60:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d00f      	beq.n	8007e88 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8007e68:	e008      	b.n	8007e7c <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8007e6a:	f7fc f9e9 	bl	8004240 <HAL_GetTick>
 8007e6e:	4602      	mov	r2, r0
 8007e70:	693b      	ldr	r3, [r7, #16]
 8007e72:	1ad3      	subs	r3, r2, r3
 8007e74:	2b02      	cmp	r3, #2
 8007e76:	d901      	bls.n	8007e7c <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8007e78:	2303      	movs	r3, #3
 8007e7a:	e12b      	b.n	80080d4 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8007e7c:	4b46      	ldr	r3, [pc, #280]	@ (8007f98 <HAL_RCC_ClockConfig+0x28c>)
 8007e7e:	68db      	ldr	r3, [r3, #12]
 8007e80:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d0f0      	beq.n	8007e6a <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8007e88:	7dfb      	ldrb	r3, [r7, #23]
 8007e8a:	2b01      	cmp	r3, #1
 8007e8c:	d107      	bne.n	8007e9e <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8007e8e:	4b41      	ldr	r3, [pc, #260]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007e90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e94:	4a3f      	ldr	r2, [pc, #252]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007e96:	f023 0304 	bic.w	r3, r3, #4
 8007e9a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007e9e:	4b3d      	ldr	r3, [pc, #244]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d121      	bne.n	8007eee <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8007eaa:	2301      	movs	r3, #1
 8007eac:	e112      	b.n	80080d4 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	685b      	ldr	r3, [r3, #4]
 8007eb2:	2b02      	cmp	r3, #2
 8007eb4:	d107      	bne.n	8007ec6 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007eb6:	4b37      	ldr	r3, [pc, #220]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d115      	bne.n	8007eee <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	e106      	b.n	80080d4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	685b      	ldr	r3, [r3, #4]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d107      	bne.n	8007ede <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8007ece:	4b31      	ldr	r3, [pc, #196]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f003 0304 	and.w	r3, r3, #4
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d109      	bne.n	8007eee <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8007eda:	2301      	movs	r3, #1
 8007edc:	e0fa      	b.n	80080d4 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007ede:	4b2d      	ldr	r3, [pc, #180]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d101      	bne.n	8007eee <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8007eea:	2301      	movs	r3, #1
 8007eec:	e0f2      	b.n	80080d4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8007eee:	4b29      	ldr	r3, [pc, #164]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007ef0:	69db      	ldr	r3, [r3, #28]
 8007ef2:	f023 0203 	bic.w	r2, r3, #3
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	685b      	ldr	r3, [r3, #4]
 8007efa:	4926      	ldr	r1, [pc, #152]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007efc:	4313      	orrs	r3, r2
 8007efe:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8007f00:	f7fc f99e 	bl	8004240 <HAL_GetTick>
 8007f04:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	685b      	ldr	r3, [r3, #4]
 8007f0a:	2b03      	cmp	r3, #3
 8007f0c:	d112      	bne.n	8007f34 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007f0e:	e00a      	b.n	8007f26 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007f10:	f7fc f996 	bl	8004240 <HAL_GetTick>
 8007f14:	4602      	mov	r2, r0
 8007f16:	693b      	ldr	r3, [r7, #16]
 8007f18:	1ad3      	subs	r3, r2, r3
 8007f1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d901      	bls.n	8007f26 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8007f22:	2303      	movs	r3, #3
 8007f24:	e0d6      	b.n	80080d4 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007f26:	4b1b      	ldr	r3, [pc, #108]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007f28:	69db      	ldr	r3, [r3, #28]
 8007f2a:	f003 030c 	and.w	r3, r3, #12
 8007f2e:	2b0c      	cmp	r3, #12
 8007f30:	d1ee      	bne.n	8007f10 <HAL_RCC_ClockConfig+0x204>
 8007f32:	e044      	b.n	8007fbe <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	685b      	ldr	r3, [r3, #4]
 8007f38:	2b02      	cmp	r3, #2
 8007f3a:	d112      	bne.n	8007f62 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007f3c:	e00a      	b.n	8007f54 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007f3e:	f7fc f97f 	bl	8004240 <HAL_GetTick>
 8007f42:	4602      	mov	r2, r0
 8007f44:	693b      	ldr	r3, [r7, #16]
 8007f46:	1ad3      	subs	r3, r2, r3
 8007f48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d901      	bls.n	8007f54 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8007f50:	2303      	movs	r3, #3
 8007f52:	e0bf      	b.n	80080d4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007f54:	4b0f      	ldr	r3, [pc, #60]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007f56:	69db      	ldr	r3, [r3, #28]
 8007f58:	f003 030c 	and.w	r3, r3, #12
 8007f5c:	2b08      	cmp	r3, #8
 8007f5e:	d1ee      	bne.n	8007f3e <HAL_RCC_ClockConfig+0x232>
 8007f60:	e02d      	b.n	8007fbe <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	685b      	ldr	r3, [r3, #4]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d123      	bne.n	8007fb2 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8007f6a:	e00a      	b.n	8007f82 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007f6c:	f7fc f968 	bl	8004240 <HAL_GetTick>
 8007f70:	4602      	mov	r2, r0
 8007f72:	693b      	ldr	r3, [r7, #16]
 8007f74:	1ad3      	subs	r3, r2, r3
 8007f76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d901      	bls.n	8007f82 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8007f7e:	2303      	movs	r3, #3
 8007f80:	e0a8      	b.n	80080d4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8007f82:	4b04      	ldr	r3, [pc, #16]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007f84:	69db      	ldr	r3, [r3, #28]
 8007f86:	f003 030c 	and.w	r3, r3, #12
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d1ee      	bne.n	8007f6c <HAL_RCC_ClockConfig+0x260>
 8007f8e:	e016      	b.n	8007fbe <HAL_RCC_ClockConfig+0x2b2>
 8007f90:	40022000 	.word	0x40022000
 8007f94:	46020c00 	.word	0x46020c00
 8007f98:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007f9c:	f7fc f950 	bl	8004240 <HAL_GetTick>
 8007fa0:	4602      	mov	r2, r0
 8007fa2:	693b      	ldr	r3, [r7, #16]
 8007fa4:	1ad3      	subs	r3, r2, r3
 8007fa6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007faa:	4293      	cmp	r3, r2
 8007fac:	d901      	bls.n	8007fb2 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8007fae:	2303      	movs	r3, #3
 8007fb0:	e090      	b.n	80080d4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8007fb2:	4b4a      	ldr	r3, [pc, #296]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 8007fb4:	69db      	ldr	r3, [r3, #28]
 8007fb6:	f003 030c 	and.w	r3, r3, #12
 8007fba:	2b04      	cmp	r3, #4
 8007fbc:	d1ee      	bne.n	8007f9c <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f003 0302 	and.w	r3, r3, #2
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d010      	beq.n	8007fec <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	689a      	ldr	r2, [r3, #8]
 8007fce:	4b43      	ldr	r3, [pc, #268]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 8007fd0:	6a1b      	ldr	r3, [r3, #32]
 8007fd2:	f003 030f 	and.w	r3, r3, #15
 8007fd6:	429a      	cmp	r2, r3
 8007fd8:	d208      	bcs.n	8007fec <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8007fda:	4b40      	ldr	r3, [pc, #256]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 8007fdc:	6a1b      	ldr	r3, [r3, #32]
 8007fde:	f023 020f 	bic.w	r2, r3, #15
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	689b      	ldr	r3, [r3, #8]
 8007fe6:	493d      	ldr	r1, [pc, #244]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 8007fe8:	4313      	orrs	r3, r2
 8007fea:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007fec:	4b3c      	ldr	r3, [pc, #240]	@ (80080e0 <HAL_RCC_ClockConfig+0x3d4>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f003 030f 	and.w	r3, r3, #15
 8007ff4:	683a      	ldr	r2, [r7, #0]
 8007ff6:	429a      	cmp	r2, r3
 8007ff8:	d210      	bcs.n	800801c <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ffa:	4b39      	ldr	r3, [pc, #228]	@ (80080e0 <HAL_RCC_ClockConfig+0x3d4>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f023 020f 	bic.w	r2, r3, #15
 8008002:	4937      	ldr	r1, [pc, #220]	@ (80080e0 <HAL_RCC_ClockConfig+0x3d4>)
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	4313      	orrs	r3, r2
 8008008:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800800a:	4b35      	ldr	r3, [pc, #212]	@ (80080e0 <HAL_RCC_ClockConfig+0x3d4>)
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f003 030f 	and.w	r3, r3, #15
 8008012:	683a      	ldr	r2, [r7, #0]
 8008014:	429a      	cmp	r2, r3
 8008016:	d001      	beq.n	800801c <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8008018:	2301      	movs	r3, #1
 800801a:	e05b      	b.n	80080d4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f003 0304 	and.w	r3, r3, #4
 8008024:	2b00      	cmp	r3, #0
 8008026:	d010      	beq.n	800804a <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	68da      	ldr	r2, [r3, #12]
 800802c:	4b2b      	ldr	r3, [pc, #172]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 800802e:	6a1b      	ldr	r3, [r3, #32]
 8008030:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008034:	429a      	cmp	r2, r3
 8008036:	d208      	bcs.n	800804a <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8008038:	4b28      	ldr	r3, [pc, #160]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 800803a:	6a1b      	ldr	r3, [r3, #32]
 800803c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	68db      	ldr	r3, [r3, #12]
 8008044:	4925      	ldr	r1, [pc, #148]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 8008046:	4313      	orrs	r3, r2
 8008048:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f003 0308 	and.w	r3, r3, #8
 8008052:	2b00      	cmp	r3, #0
 8008054:	d012      	beq.n	800807c <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	691a      	ldr	r2, [r3, #16]
 800805a:	4b20      	ldr	r3, [pc, #128]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 800805c:	6a1b      	ldr	r3, [r3, #32]
 800805e:	091b      	lsrs	r3, r3, #4
 8008060:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008064:	429a      	cmp	r2, r3
 8008066:	d209      	bcs.n	800807c <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8008068:	4b1c      	ldr	r3, [pc, #112]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 800806a:	6a1b      	ldr	r3, [r3, #32]
 800806c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	691b      	ldr	r3, [r3, #16]
 8008074:	011b      	lsls	r3, r3, #4
 8008076:	4919      	ldr	r1, [pc, #100]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 8008078:	4313      	orrs	r3, r2
 800807a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	f003 0310 	and.w	r3, r3, #16
 8008084:	2b00      	cmp	r3, #0
 8008086:	d010      	beq.n	80080aa <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	695a      	ldr	r2, [r3, #20]
 800808c:	4b13      	ldr	r3, [pc, #76]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 800808e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008090:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008094:	429a      	cmp	r2, r3
 8008096:	d208      	bcs.n	80080aa <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8008098:	4b10      	ldr	r3, [pc, #64]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 800809a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800809c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	695b      	ldr	r3, [r3, #20]
 80080a4:	490d      	ldr	r1, [pc, #52]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 80080a6:	4313      	orrs	r3, r2
 80080a8:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80080aa:	f000 f821 	bl	80080f0 <HAL_RCC_GetSysClockFreq>
 80080ae:	4602      	mov	r2, r0
 80080b0:	4b0a      	ldr	r3, [pc, #40]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 80080b2:	6a1b      	ldr	r3, [r3, #32]
 80080b4:	f003 030f 	and.w	r3, r3, #15
 80080b8:	490a      	ldr	r1, [pc, #40]	@ (80080e4 <HAL_RCC_ClockConfig+0x3d8>)
 80080ba:	5ccb      	ldrb	r3, [r1, r3]
 80080bc:	fa22 f303 	lsr.w	r3, r2, r3
 80080c0:	4a09      	ldr	r2, [pc, #36]	@ (80080e8 <HAL_RCC_ClockConfig+0x3dc>)
 80080c2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80080c4:	4b09      	ldr	r3, [pc, #36]	@ (80080ec <HAL_RCC_ClockConfig+0x3e0>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	4618      	mov	r0, r3
 80080ca:	f7fc f82f 	bl	800412c <HAL_InitTick>
 80080ce:	4603      	mov	r3, r0
 80080d0:	73fb      	strb	r3, [r7, #15]

  return status;
 80080d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	3718      	adds	r7, #24
 80080d8:	46bd      	mov	sp, r7
 80080da:	bd80      	pop	{r7, pc}
 80080dc:	46020c00 	.word	0x46020c00
 80080e0:	40022000 	.word	0x40022000
 80080e4:	0800bf98 	.word	0x0800bf98
 80080e8:	20000100 	.word	0x20000100
 80080ec:	20000104 	.word	0x20000104

080080f0 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80080f0:	b480      	push	{r7}
 80080f2:	b08b      	sub	sp, #44	@ 0x2c
 80080f4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80080f6:	2300      	movs	r3, #0
 80080f8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 80080fa:	2300      	movs	r3, #0
 80080fc:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80080fe:	4b78      	ldr	r3, [pc, #480]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008100:	69db      	ldr	r3, [r3, #28]
 8008102:	f003 030c 	and.w	r3, r3, #12
 8008106:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008108:	4b75      	ldr	r3, [pc, #468]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800810a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800810c:	f003 0303 	and.w	r3, r3, #3
 8008110:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8008112:	69bb      	ldr	r3, [r7, #24]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d005      	beq.n	8008124 <HAL_RCC_GetSysClockFreq+0x34>
 8008118:	69bb      	ldr	r3, [r7, #24]
 800811a:	2b0c      	cmp	r3, #12
 800811c:	d121      	bne.n	8008162 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800811e:	697b      	ldr	r3, [r7, #20]
 8008120:	2b01      	cmp	r3, #1
 8008122:	d11e      	bne.n	8008162 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8008124:	4b6e      	ldr	r3, [pc, #440]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008126:	689b      	ldr	r3, [r3, #8]
 8008128:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800812c:	2b00      	cmp	r3, #0
 800812e:	d107      	bne.n	8008140 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8008130:	4b6b      	ldr	r3, [pc, #428]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008132:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008136:	0b1b      	lsrs	r3, r3, #12
 8008138:	f003 030f 	and.w	r3, r3, #15
 800813c:	627b      	str	r3, [r7, #36]	@ 0x24
 800813e:	e005      	b.n	800814c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8008140:	4b67      	ldr	r3, [pc, #412]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008142:	689b      	ldr	r3, [r3, #8]
 8008144:	0f1b      	lsrs	r3, r3, #28
 8008146:	f003 030f 	and.w	r3, r3, #15
 800814a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800814c:	4a65      	ldr	r2, [pc, #404]	@ (80082e4 <HAL_RCC_GetSysClockFreq+0x1f4>)
 800814e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008150:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008154:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8008156:	69bb      	ldr	r3, [r7, #24]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d110      	bne.n	800817e <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800815c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800815e:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8008160:	e00d      	b.n	800817e <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008162:	4b5f      	ldr	r3, [pc, #380]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008164:	69db      	ldr	r3, [r3, #28]
 8008166:	f003 030c 	and.w	r3, r3, #12
 800816a:	2b04      	cmp	r3, #4
 800816c:	d102      	bne.n	8008174 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800816e:	4b5e      	ldr	r3, [pc, #376]	@ (80082e8 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8008170:	623b      	str	r3, [r7, #32]
 8008172:	e004      	b.n	800817e <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008174:	69bb      	ldr	r3, [r7, #24]
 8008176:	2b08      	cmp	r3, #8
 8008178:	d101      	bne.n	800817e <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800817a:	4b5b      	ldr	r3, [pc, #364]	@ (80082e8 <HAL_RCC_GetSysClockFreq+0x1f8>)
 800817c:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800817e:	69bb      	ldr	r3, [r7, #24]
 8008180:	2b0c      	cmp	r3, #12
 8008182:	f040 80a5 	bne.w	80082d0 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8008186:	4b56      	ldr	r3, [pc, #344]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008188:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800818a:	f003 0303 	and.w	r3, r3, #3
 800818e:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8008190:	4b53      	ldr	r3, [pc, #332]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008194:	0a1b      	lsrs	r3, r3, #8
 8008196:	f003 030f 	and.w	r3, r3, #15
 800819a:	3301      	adds	r3, #1
 800819c:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800819e:	4b50      	ldr	r3, [pc, #320]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80081a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081a2:	091b      	lsrs	r3, r3, #4
 80081a4:	f003 0301 	and.w	r3, r3, #1
 80081a8:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80081aa:	4b4d      	ldr	r3, [pc, #308]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80081ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081ae:	08db      	lsrs	r3, r3, #3
 80081b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80081b4:	68ba      	ldr	r2, [r7, #8]
 80081b6:	fb02 f303 	mul.w	r3, r2, r3
 80081ba:	ee07 3a90 	vmov	s15, r3
 80081be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081c2:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 80081c6:	693b      	ldr	r3, [r7, #16]
 80081c8:	2b02      	cmp	r3, #2
 80081ca:	d003      	beq.n	80081d4 <HAL_RCC_GetSysClockFreq+0xe4>
 80081cc:	693b      	ldr	r3, [r7, #16]
 80081ce:	2b03      	cmp	r3, #3
 80081d0:	d022      	beq.n	8008218 <HAL_RCC_GetSysClockFreq+0x128>
 80081d2:	e043      	b.n	800825c <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	ee07 3a90 	vmov	s15, r3
 80081da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081de:	eddf 6a43 	vldr	s13, [pc, #268]	@ 80082ec <HAL_RCC_GetSysClockFreq+0x1fc>
 80081e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80081e6:	4b3e      	ldr	r3, [pc, #248]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80081e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081ee:	ee07 3a90 	vmov	s15, r3
 80081f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80081f6:	ed97 6a01 	vldr	s12, [r7, #4]
 80081fa:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 80082f0 <HAL_RCC_GetSysClockFreq+0x200>
 80081fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008202:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8008206:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800820a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800820e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008212:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008216:	e046      	b.n	80082a6 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	ee07 3a90 	vmov	s15, r3
 800821e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008222:	eddf 6a32 	vldr	s13, [pc, #200]	@ 80082ec <HAL_RCC_GetSysClockFreq+0x1fc>
 8008226:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800822a:	4b2d      	ldr	r3, [pc, #180]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800822c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800822e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008232:	ee07 3a90 	vmov	s15, r3
 8008236:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800823a:	ed97 6a01 	vldr	s12, [r7, #4]
 800823e:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 80082f0 <HAL_RCC_GetSysClockFreq+0x200>
 8008242:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008246:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800824a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800824e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008252:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008256:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800825a:	e024      	b.n	80082a6 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800825c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800825e:	ee07 3a90 	vmov	s15, r3
 8008262:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	ee07 3a90 	vmov	s15, r3
 800826c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008270:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008274:	4b1a      	ldr	r3, [pc, #104]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008276:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008278:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800827c:	ee07 3a90 	vmov	s15, r3
 8008280:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8008284:	ed97 6a01 	vldr	s12, [r7, #4]
 8008288:	eddf 5a19 	vldr	s11, [pc, #100]	@ 80082f0 <HAL_RCC_GetSysClockFreq+0x200>
 800828c:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008290:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8008294:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008298:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800829c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082a0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80082a4:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 80082a6:	4b0e      	ldr	r3, [pc, #56]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80082a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082aa:	0e1b      	lsrs	r3, r3, #24
 80082ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80082b0:	3301      	adds	r3, #1
 80082b2:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	ee07 3a90 	vmov	s15, r3
 80082ba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80082be:	edd7 6a07 	vldr	s13, [r7, #28]
 80082c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80082c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80082ca:	ee17 3a90 	vmov	r3, s15
 80082ce:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 80082d0:	6a3b      	ldr	r3, [r7, #32]
}
 80082d2:	4618      	mov	r0, r3
 80082d4:	372c      	adds	r7, #44	@ 0x2c
 80082d6:	46bd      	mov	sp, r7
 80082d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082dc:	4770      	bx	lr
 80082de:	bf00      	nop
 80082e0:	46020c00 	.word	0x46020c00
 80082e4:	0800bfa8 	.word	0x0800bfa8
 80082e8:	00f42400 	.word	0x00f42400
 80082ec:	4b742400 	.word	0x4b742400
 80082f0:	46000000 	.word	0x46000000

080082f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80082f8:	f7ff fefa 	bl	80080f0 <HAL_RCC_GetSysClockFreq>
 80082fc:	4602      	mov	r2, r0
 80082fe:	4b07      	ldr	r3, [pc, #28]	@ (800831c <HAL_RCC_GetHCLKFreq+0x28>)
 8008300:	6a1b      	ldr	r3, [r3, #32]
 8008302:	f003 030f 	and.w	r3, r3, #15
 8008306:	4906      	ldr	r1, [pc, #24]	@ (8008320 <HAL_RCC_GetHCLKFreq+0x2c>)
 8008308:	5ccb      	ldrb	r3, [r1, r3]
 800830a:	fa22 f303 	lsr.w	r3, r2, r3
 800830e:	4a05      	ldr	r2, [pc, #20]	@ (8008324 <HAL_RCC_GetHCLKFreq+0x30>)
 8008310:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8008312:	4b04      	ldr	r3, [pc, #16]	@ (8008324 <HAL_RCC_GetHCLKFreq+0x30>)
 8008314:	681b      	ldr	r3, [r3, #0]
}
 8008316:	4618      	mov	r0, r3
 8008318:	bd80      	pop	{r7, pc}
 800831a:	bf00      	nop
 800831c:	46020c00 	.word	0x46020c00
 8008320:	0800bf98 	.word	0x0800bf98
 8008324:	20000100 	.word	0x20000100

08008328 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b086      	sub	sp, #24
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8008330:	4b3e      	ldr	r3, [pc, #248]	@ (800842c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8008332:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008336:	f003 0304 	and.w	r3, r3, #4
 800833a:	2b00      	cmp	r3, #0
 800833c:	d003      	beq.n	8008346 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800833e:	f7fe fdcd 	bl	8006edc <HAL_PWREx_GetVoltageRange>
 8008342:	6178      	str	r0, [r7, #20]
 8008344:	e019      	b.n	800837a <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8008346:	4b39      	ldr	r3, [pc, #228]	@ (800842c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8008348:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800834c:	4a37      	ldr	r2, [pc, #220]	@ (800842c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800834e:	f043 0304 	orr.w	r3, r3, #4
 8008352:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8008356:	4b35      	ldr	r3, [pc, #212]	@ (800842c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8008358:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800835c:	f003 0304 	and.w	r3, r3, #4
 8008360:	60fb      	str	r3, [r7, #12]
 8008362:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8008364:	f7fe fdba 	bl	8006edc <HAL_PWREx_GetVoltageRange>
 8008368:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800836a:	4b30      	ldr	r3, [pc, #192]	@ (800842c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800836c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008370:	4a2e      	ldr	r2, [pc, #184]	@ (800842c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8008372:	f023 0304 	bic.w	r3, r3, #4
 8008376:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 800837a:	697b      	ldr	r3, [r7, #20]
 800837c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008380:	d003      	beq.n	800838a <RCC_SetFlashLatencyFromMSIRange+0x62>
 8008382:	697b      	ldr	r3, [r7, #20]
 8008384:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008388:	d109      	bne.n	800839e <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008390:	d202      	bcs.n	8008398 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8008392:	2301      	movs	r3, #1
 8008394:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8008396:	e033      	b.n	8008400 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8008398:	2300      	movs	r3, #0
 800839a:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800839c:	e030      	b.n	8008400 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80083a4:	d208      	bcs.n	80083b8 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80083a6:	697b      	ldr	r3, [r7, #20]
 80083a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80083ac:	d102      	bne.n	80083b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 80083ae:	2303      	movs	r3, #3
 80083b0:	613b      	str	r3, [r7, #16]
 80083b2:	e025      	b.n	8008400 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 80083b4:	2301      	movs	r3, #1
 80083b6:	e035      	b.n	8008424 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80083be:	d90f      	bls.n	80083e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d109      	bne.n	80083da <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80083cc:	d902      	bls.n	80083d4 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 80083ce:	2300      	movs	r3, #0
 80083d0:	613b      	str	r3, [r7, #16]
 80083d2:	e015      	b.n	8008400 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 80083d4:	2301      	movs	r3, #1
 80083d6:	613b      	str	r3, [r7, #16]
 80083d8:	e012      	b.n	8008400 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 80083da:	2300      	movs	r3, #0
 80083dc:	613b      	str	r3, [r7, #16]
 80083de:	e00f      	b.n	8008400 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80083e6:	d109      	bne.n	80083fc <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80083e8:	697b      	ldr	r3, [r7, #20]
 80083ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80083ee:	d102      	bne.n	80083f6 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 80083f0:	2301      	movs	r3, #1
 80083f2:	613b      	str	r3, [r7, #16]
 80083f4:	e004      	b.n	8008400 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 80083f6:	2302      	movs	r3, #2
 80083f8:	613b      	str	r3, [r7, #16]
 80083fa:	e001      	b.n	8008400 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 80083fc:	2301      	movs	r3, #1
 80083fe:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8008400:	4b0b      	ldr	r3, [pc, #44]	@ (8008430 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f023 020f 	bic.w	r2, r3, #15
 8008408:	4909      	ldr	r1, [pc, #36]	@ (8008430 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800840a:	693b      	ldr	r3, [r7, #16]
 800840c:	4313      	orrs	r3, r2
 800840e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8008410:	4b07      	ldr	r3, [pc, #28]	@ (8008430 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f003 030f 	and.w	r3, r3, #15
 8008418:	693a      	ldr	r2, [r7, #16]
 800841a:	429a      	cmp	r2, r3
 800841c:	d001      	beq.n	8008422 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 800841e:	2301      	movs	r3, #1
 8008420:	e000      	b.n	8008424 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8008422:	2300      	movs	r3, #0
}
 8008424:	4618      	mov	r0, r3
 8008426:	3718      	adds	r7, #24
 8008428:	46bd      	mov	sp, r7
 800842a:	bd80      	pop	{r7, pc}
 800842c:	46020c00 	.word	0x46020c00
 8008430:	40022000 	.word	0x40022000

08008434 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8008434:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008438:	b0c4      	sub	sp, #272	@ 0x110
 800843a:	af00      	add	r7, sp, #0
 800843c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008440:	2300      	movs	r3, #0
 8008442:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008446:	2300      	movs	r3, #0
 8008448:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800844c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008454:	f002 0401 	and.w	r4, r2, #1
 8008458:	2500      	movs	r5, #0
 800845a:	ea54 0305 	orrs.w	r3, r4, r5
 800845e:	d00b      	beq.n	8008478 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8008460:	4bd5      	ldr	r3, [pc, #852]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008462:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008466:	f023 0103 	bic.w	r1, r3, #3
 800846a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800846e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008470:	4ad1      	ldr	r2, [pc, #836]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008472:	430b      	orrs	r3, r1
 8008474:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008478:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800847c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008480:	f002 0802 	and.w	r8, r2, #2
 8008484:	f04f 0900 	mov.w	r9, #0
 8008488:	ea58 0309 	orrs.w	r3, r8, r9
 800848c:	d00b      	beq.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 800848e:	4bca      	ldr	r3, [pc, #808]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008490:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008494:	f023 010c 	bic.w	r1, r3, #12
 8008498:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800849c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800849e:	4ac6      	ldr	r2, [pc, #792]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80084a0:	430b      	orrs	r3, r1
 80084a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80084a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80084aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ae:	f002 0a04 	and.w	sl, r2, #4
 80084b2:	f04f 0b00 	mov.w	fp, #0
 80084b6:	ea5a 030b 	orrs.w	r3, sl, fp
 80084ba:	d00b      	beq.n	80084d4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80084bc:	4bbe      	ldr	r3, [pc, #760]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80084be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80084c2:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80084c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80084ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084cc:	4aba      	ldr	r2, [pc, #744]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80084ce:	430b      	orrs	r3, r1
 80084d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80084d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80084d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084dc:	f002 0308 	and.w	r3, r2, #8
 80084e0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80084e4:	2300      	movs	r3, #0
 80084e6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80084ea:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80084ee:	460b      	mov	r3, r1
 80084f0:	4313      	orrs	r3, r2
 80084f2:	d00b      	beq.n	800850c <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 80084f4:	4bb0      	ldr	r3, [pc, #704]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80084f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80084fa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80084fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008502:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008504:	4aac      	ldr	r2, [pc, #688]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008506:	430b      	orrs	r3, r1
 8008508:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800850c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008514:	f002 0310 	and.w	r3, r2, #16
 8008518:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800851c:	2300      	movs	r3, #0
 800851e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008522:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8008526:	460b      	mov	r3, r1
 8008528:	4313      	orrs	r3, r2
 800852a:	d00b      	beq.n	8008544 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 800852c:	4ba2      	ldr	r3, [pc, #648]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800852e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008532:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008536:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800853a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800853c:	4a9e      	ldr	r2, [pc, #632]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800853e:	430b      	orrs	r3, r1
 8008540:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8008544:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800854c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8008550:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008554:	2300      	movs	r3, #0
 8008556:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800855a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800855e:	460b      	mov	r3, r1
 8008560:	4313      	orrs	r3, r2
 8008562:	d00b      	beq.n	800857c <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8008564:	4b94      	ldr	r3, [pc, #592]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008566:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800856a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800856e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008572:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008574:	4a90      	ldr	r2, [pc, #576]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008576:	430b      	orrs	r3, r1
 8008578:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800857c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008584:	f002 0320 	and.w	r3, r2, #32
 8008588:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800858c:	2300      	movs	r3, #0
 800858e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008592:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008596:	460b      	mov	r3, r1
 8008598:	4313      	orrs	r3, r2
 800859a:	d00b      	beq.n	80085b4 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 800859c:	4b86      	ldr	r3, [pc, #536]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800859e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80085a2:	f023 0107 	bic.w	r1, r3, #7
 80085a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80085aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80085ac:	4a82      	ldr	r2, [pc, #520]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80085ae:	430b      	orrs	r3, r1
 80085b0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80085b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80085b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085bc:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80085c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80085c4:	2300      	movs	r3, #0
 80085c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80085ca:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80085ce:	460b      	mov	r3, r1
 80085d0:	4313      	orrs	r3, r2
 80085d2:	d00b      	beq.n	80085ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80085d4:	4b78      	ldr	r3, [pc, #480]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80085d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80085da:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80085de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80085e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80085e4:	4a74      	ldr	r2, [pc, #464]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80085e6:	430b      	orrs	r3, r1
 80085e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80085ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80085f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085f4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80085f8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80085fc:	2300      	movs	r3, #0
 80085fe:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008602:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8008606:	460b      	mov	r3, r1
 8008608:	4313      	orrs	r3, r2
 800860a:	d00b      	beq.n	8008624 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800860c:	4b6a      	ldr	r3, [pc, #424]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800860e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008612:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008616:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800861a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800861c:	4a66      	ldr	r2, [pc, #408]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800861e:	430b      	orrs	r3, r1
 8008620:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008624:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800862c:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8008630:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008634:	2300      	movs	r3, #0
 8008636:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800863a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800863e:	460b      	mov	r3, r1
 8008640:	4313      	orrs	r3, r2
 8008642:	d00b      	beq.n	800865c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8008644:	4b5c      	ldr	r3, [pc, #368]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008646:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800864a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800864e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008652:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008654:	4a58      	ldr	r2, [pc, #352]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008656:	430b      	orrs	r3, r1
 8008658:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800865c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008664:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8008668:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800866c:	2300      	movs	r3, #0
 800866e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008672:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8008676:	460b      	mov	r3, r1
 8008678:	4313      	orrs	r3, r2
 800867a:	d00b      	beq.n	8008694 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 800867c:	4b4e      	ldr	r3, [pc, #312]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800867e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008682:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8008686:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800868a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800868c:	4a4a      	ldr	r2, [pc, #296]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800868e:	430b      	orrs	r3, r1
 8008690:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(I2C5)
  /*-------------------------- I2C5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C5) == RCC_PERIPHCLK_I2C5)
 8008694:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800869c:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80086a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80086a4:	2300      	movs	r3, #0
 80086a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80086aa:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80086ae:	460b      	mov	r3, r1
 80086b0:	4313      	orrs	r3, r2
 80086b2:	d00b      	beq.n	80086cc <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C5CLKSOURCE(pPeriphClkInit->I2c5ClockSelection));

    /* Configure the I2C5 clock source */
    __HAL_RCC_I2C5_CONFIG(pPeriphClkInit->I2c5ClockSelection);
 80086b4:	4b40      	ldr	r3, [pc, #256]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80086b6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80086ba:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 80086be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80086c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80086c4:	4a3c      	ldr	r2, [pc, #240]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80086c6:	430b      	orrs	r3, r1
 80086c8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* I2C5 */

#if defined(I2C6)
  /*-------------------------- I2C6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C6) == RCC_PERIPHCLK_I2C6)
 80086cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80086d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086d4:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80086d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80086dc:	2300      	movs	r3, #0
 80086de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80086e2:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80086e6:	460b      	mov	r3, r1
 80086e8:	4313      	orrs	r3, r2
 80086ea:	d00c      	beq.n	8008706 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C6CLKSOURCE(pPeriphClkInit->I2c6ClockSelection));

    /* Configure the I2C6 clock source */
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
 80086ec:	4b32      	ldr	r3, [pc, #200]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80086ee:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80086f2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80086f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80086fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086fe:	4a2e      	ldr	r2, [pc, #184]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008700:	430b      	orrs	r3, r1
 8008702:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8008706:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800870a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800870e:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8008712:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008716:	2300      	movs	r3, #0
 8008718:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800871c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8008720:	460b      	mov	r3, r1
 8008722:	4313      	orrs	r3, r2
 8008724:	d00c      	beq.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0x30c>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8008726:	4b24      	ldr	r3, [pc, #144]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008728:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800872c:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8008730:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008734:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008738:	4a1f      	ldr	r2, [pc, #124]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800873a:	430b      	orrs	r3, r1
 800873c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8008740:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008748:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800874c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008750:	2300      	movs	r3, #0
 8008752:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008756:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800875a:	460b      	mov	r3, r1
 800875c:	4313      	orrs	r3, r2
 800875e:	d00c      	beq.n	800877a <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8008760:	4b15      	ldr	r3, [pc, #84]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008762:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008766:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 800876a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800876e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008772:	4a11      	ldr	r2, [pc, #68]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8008774:	430b      	orrs	r3, r1
 8008776:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 800877a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800877e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008782:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8008786:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800878a:	2300      	movs	r3, #0
 800878c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008790:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8008794:	460b      	mov	r3, r1
 8008796:	4313      	orrs	r3, r2
 8008798:	d010      	beq.n	80087bc <HAL_RCCEx_PeriphCLKConfig+0x388>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 800879a:	4b07      	ldr	r3, [pc, #28]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800879c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80087a0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80087a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80087a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80087ac:	4a02      	ldr	r2, [pc, #8]	@ (80087b8 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80087ae:	430b      	orrs	r3, r1
 80087b0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80087b4:	e002      	b.n	80087bc <HAL_RCCEx_PeriphCLKConfig+0x388>
 80087b6:	bf00      	nop
 80087b8:	46020c00 	.word	0x46020c00
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80087bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80087c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087c4:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80087c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80087cc:	2300      	movs	r3, #0
 80087ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80087d2:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80087d6:	460b      	mov	r3, r1
 80087d8:	4313      	orrs	r3, r2
 80087da:	d04c      	beq.n	8008876 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 80087dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80087e0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80087e4:	2b80      	cmp	r3, #128	@ 0x80
 80087e6:	d02d      	beq.n	8008844 <HAL_RCCEx_PeriphCLKConfig+0x410>
 80087e8:	2b80      	cmp	r3, #128	@ 0x80
 80087ea:	d827      	bhi.n	800883c <HAL_RCCEx_PeriphCLKConfig+0x408>
 80087ec:	2b60      	cmp	r3, #96	@ 0x60
 80087ee:	d02b      	beq.n	8008848 <HAL_RCCEx_PeriphCLKConfig+0x414>
 80087f0:	2b60      	cmp	r3, #96	@ 0x60
 80087f2:	d823      	bhi.n	800883c <HAL_RCCEx_PeriphCLKConfig+0x408>
 80087f4:	2b40      	cmp	r3, #64	@ 0x40
 80087f6:	d006      	beq.n	8008806 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
 80087f8:	2b40      	cmp	r3, #64	@ 0x40
 80087fa:	d81f      	bhi.n	800883c <HAL_RCCEx_PeriphCLKConfig+0x408>
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d009      	beq.n	8008814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8008800:	2b20      	cmp	r3, #32
 8008802:	d011      	beq.n	8008828 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 8008804:	e01a      	b.n	800883c <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008806:	4bbe      	ldr	r3, [pc, #760]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800880a:	4abd      	ldr	r2, [pc, #756]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800880c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008810:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8008812:	e01a      	b.n	800884a <HAL_RCCEx_PeriphCLKConfig+0x416>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008814:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008818:	3308      	adds	r3, #8
 800881a:	4618      	mov	r0, r3
 800881c:	f000 fcc6 	bl	80091ac <RCCEx_PLL2_Config>
 8008820:	4603      	mov	r3, r0
 8008822:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8008826:	e010      	b.n	800884a <HAL_RCCEx_PeriphCLKConfig+0x416>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008828:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800882c:	332c      	adds	r3, #44	@ 0x2c
 800882e:	4618      	mov	r0, r3
 8008830:	f000 fd54 	bl	80092dc <RCCEx_PLL3_Config>
 8008834:	4603      	mov	r3, r0
 8008836:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI1 clock source config set later after clock selection check */
        break;
 800883a:	e006      	b.n	800884a <HAL_RCCEx_PeriphCLKConfig+0x416>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800883c:	2301      	movs	r3, #1
 800883e:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8008842:	e002      	b.n	800884a <HAL_RCCEx_PeriphCLKConfig+0x416>
        break;
 8008844:	bf00      	nop
 8008846:	e000      	b.n	800884a <HAL_RCCEx_PeriphCLKConfig+0x416>
        break;
 8008848:	bf00      	nop
    }

    if (ret == HAL_OK)
 800884a:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800884e:	2b00      	cmp	r3, #0
 8008850:	d10d      	bne.n	800886e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8008852:	4bab      	ldr	r3, [pc, #684]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008854:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008858:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 800885c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008860:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008864:	4aa6      	ldr	r2, [pc, #664]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008866:	430b      	orrs	r3, r1
 8008868:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800886c:	e003      	b.n	8008876 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800886e:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8008872:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8008876:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800887a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800887e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8008882:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008886:	2300      	movs	r3, #0
 8008888:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800888c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8008890:	460b      	mov	r3, r1
 8008892:	4313      	orrs	r3, r2
 8008894:	d053      	beq.n	800893e <HAL_RCCEx_PeriphCLKConfig+0x50a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8008896:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800889a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800889e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80088a2:	d033      	beq.n	800890c <HAL_RCCEx_PeriphCLKConfig+0x4d8>
 80088a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80088a8:	d82c      	bhi.n	8008904 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 80088aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80088ae:	d02f      	beq.n	8008910 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
 80088b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80088b4:	d826      	bhi.n	8008904 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 80088b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80088ba:	d008      	beq.n	80088ce <HAL_RCCEx_PeriphCLKConfig+0x49a>
 80088bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80088c0:	d820      	bhi.n	8008904 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d00a      	beq.n	80088dc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80088c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80088ca:	d011      	beq.n	80088f0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80088cc:	e01a      	b.n	8008904 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80088ce:	4b8c      	ldr	r3, [pc, #560]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80088d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088d2:	4a8b      	ldr	r2, [pc, #556]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80088d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80088d8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 80088da:	e01a      	b.n	8008912 <HAL_RCCEx_PeriphCLKConfig+0x4de>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80088dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80088e0:	3308      	adds	r3, #8
 80088e2:	4618      	mov	r0, r3
 80088e4:	f000 fc62 	bl	80091ac <RCCEx_PLL2_Config>
 80088e8:	4603      	mov	r3, r0
 80088ea:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI2 clock source config set later after clock selection check */
        break;
 80088ee:	e010      	b.n	8008912 <HAL_RCCEx_PeriphCLKConfig+0x4de>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80088f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80088f4:	332c      	adds	r3, #44	@ 0x2c
 80088f6:	4618      	mov	r0, r3
 80088f8:	f000 fcf0 	bl	80092dc <RCCEx_PLL3_Config>
 80088fc:	4603      	mov	r3, r0
 80088fe:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8008902:	e006      	b.n	8008912 <HAL_RCCEx_PeriphCLKConfig+0x4de>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008904:	2301      	movs	r3, #1
 8008906:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 800890a:	e002      	b.n	8008912 <HAL_RCCEx_PeriphCLKConfig+0x4de>
        break;
 800890c:	bf00      	nop
 800890e:	e000      	b.n	8008912 <HAL_RCCEx_PeriphCLKConfig+0x4de>
        break;
 8008910:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008912:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8008916:	2b00      	cmp	r3, #0
 8008918:	d10d      	bne.n	8008936 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 800891a:	4b79      	ldr	r3, [pc, #484]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800891c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008920:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8008924:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008928:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800892c:	4a74      	ldr	r2, [pc, #464]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800892e:	430b      	orrs	r3, r1
 8008930:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008934:	e003      	b.n	800893e <HAL_RCCEx_PeriphCLKConfig+0x50a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008936:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800893a:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 800893e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008946:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800894a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800894c:	2300      	movs	r3, #0
 800894e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008950:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8008954:	460b      	mov	r3, r1
 8008956:	4313      	orrs	r3, r2
 8008958:	d046      	beq.n	80089e8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800895a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800895e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008962:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008966:	d028      	beq.n	80089ba <HAL_RCCEx_PeriphCLKConfig+0x586>
 8008968:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800896c:	d821      	bhi.n	80089b2 <HAL_RCCEx_PeriphCLKConfig+0x57e>
 800896e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008972:	d022      	beq.n	80089ba <HAL_RCCEx_PeriphCLKConfig+0x586>
 8008974:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008978:	d81b      	bhi.n	80089b2 <HAL_RCCEx_PeriphCLKConfig+0x57e>
 800897a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800897e:	d01c      	beq.n	80089ba <HAL_RCCEx_PeriphCLKConfig+0x586>
 8008980:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008984:	d815      	bhi.n	80089b2 <HAL_RCCEx_PeriphCLKConfig+0x57e>
 8008986:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800898a:	d008      	beq.n	800899e <HAL_RCCEx_PeriphCLKConfig+0x56a>
 800898c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008990:	d80f      	bhi.n	80089b2 <HAL_RCCEx_PeriphCLKConfig+0x57e>
 8008992:	2b00      	cmp	r3, #0
 8008994:	d011      	beq.n	80089ba <HAL_RCCEx_PeriphCLKConfig+0x586>
 8008996:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800899a:	d00e      	beq.n	80089ba <HAL_RCCEx_PeriphCLKConfig+0x586>
 800899c:	e009      	b.n	80089b2 <HAL_RCCEx_PeriphCLKConfig+0x57e>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800899e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80089a2:	3308      	adds	r3, #8
 80089a4:	4618      	mov	r0, r3
 80089a6:	f000 fc01 	bl	80091ac <RCCEx_PLL2_Config>
 80089aa:	4603      	mov	r3, r0
 80089ac:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 80089b0:	e004      	b.n	80089bc <HAL_RCCEx_PeriphCLKConfig+0x588>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80089b2:	2301      	movs	r3, #1
 80089b4:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 80089b8:	e000      	b.n	80089bc <HAL_RCCEx_PeriphCLKConfig+0x588>
        break;
 80089ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80089bc:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d10d      	bne.n	80089e0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80089c4:	4b4e      	ldr	r3, [pc, #312]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80089c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80089ca:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80089ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80089d2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80089d6:	4a4a      	ldr	r2, [pc, #296]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80089d8:	430b      	orrs	r3, r1
 80089da:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80089de:	e003      	b.n	80089e8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80089e0:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80089e4:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 80089e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80089ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089f0:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80089f4:	673b      	str	r3, [r7, #112]	@ 0x70
 80089f6:	2300      	movs	r3, #0
 80089f8:	677b      	str	r3, [r7, #116]	@ 0x74
 80089fa:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80089fe:	460b      	mov	r3, r1
 8008a00:	4313      	orrs	r3, r2
 8008a02:	d03f      	beq.n	8008a84 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8008a04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008a08:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008a0c:	2b04      	cmp	r3, #4
 8008a0e:	d81e      	bhi.n	8008a4e <HAL_RCCEx_PeriphCLKConfig+0x61a>
 8008a10:	a201      	add	r2, pc, #4	@ (adr r2, 8008a18 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8008a12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a16:	bf00      	nop
 8008a18:	08008a57 	.word	0x08008a57
 8008a1c:	08008a2d 	.word	0x08008a2d
 8008a20:	08008a3b 	.word	0x08008a3b
 8008a24:	08008a57 	.word	0x08008a57
 8008a28:	08008a57 	.word	0x08008a57
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008a2c:	4b34      	ldr	r3, [pc, #208]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008a2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a30:	4a33      	ldr	r2, [pc, #204]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008a32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008a36:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8008a38:	e00e      	b.n	8008a58 <HAL_RCCEx_PeriphCLKConfig+0x624>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008a3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008a3e:	332c      	adds	r3, #44	@ 0x2c
 8008a40:	4618      	mov	r0, r3
 8008a42:	f000 fc4b 	bl	80092dc <RCCEx_PLL3_Config>
 8008a46:	4603      	mov	r3, r0
 8008a48:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8008a4c:	e004      	b.n	8008a58 <HAL_RCCEx_PeriphCLKConfig+0x624>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8008a4e:	2301      	movs	r3, #1
 8008a50:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8008a54:	e000      	b.n	8008a58 <HAL_RCCEx_PeriphCLKConfig+0x624>
        break;
 8008a56:	bf00      	nop
    }
    if (ret == HAL_OK)
 8008a58:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d10d      	bne.n	8008a7c <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8008a60:	4b27      	ldr	r3, [pc, #156]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008a62:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008a66:	f023 0107 	bic.w	r1, r3, #7
 8008a6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008a6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008a72:	4a23      	ldr	r2, [pc, #140]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008a74:	430b      	orrs	r3, r1
 8008a76:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008a7a:	e003      	b.n	8008a84 <HAL_RCCEx_PeriphCLKConfig+0x650>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a7c:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8008a80:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8008a84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a8c:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8008a90:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008a92:	2300      	movs	r3, #0
 8008a94:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008a96:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008a9a:	460b      	mov	r3, r1
 8008a9c:	4313      	orrs	r3, r2
 8008a9e:	d04c      	beq.n	8008b3a <HAL_RCCEx_PeriphCLKConfig+0x706>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8008aa0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008aa4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008aa8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008aac:	d02a      	beq.n	8008b04 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
 8008aae:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008ab2:	d821      	bhi.n	8008af8 <HAL_RCCEx_PeriphCLKConfig+0x6c4>
 8008ab4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008ab8:	d026      	beq.n	8008b08 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
 8008aba:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008abe:	d81b      	bhi.n	8008af8 <HAL_RCCEx_PeriphCLKConfig+0x6c4>
 8008ac0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ac4:	d00e      	beq.n	8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 8008ac6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008aca:	d815      	bhi.n	8008af8 <HAL_RCCEx_PeriphCLKConfig+0x6c4>
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d01d      	beq.n	8008b0c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8008ad0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ad4:	d110      	bne.n	8008af8 <HAL_RCCEx_PeriphCLKConfig+0x6c4>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008ad6:	4b0a      	ldr	r3, [pc, #40]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ada:	4a09      	ldr	r2, [pc, #36]	@ (8008b00 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8008adc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008ae0:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8008ae2:	e014      	b.n	8008b0e <HAL_RCCEx_PeriphCLKConfig+0x6da>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008ae4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ae8:	332c      	adds	r3, #44	@ 0x2c
 8008aea:	4618      	mov	r0, r3
 8008aec:	f000 fbf6 	bl	80092dc <RCCEx_PLL3_Config>
 8008af0:	4603      	mov	r3, r0
 8008af2:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8008af6:	e00a      	b.n	8008b0e <HAL_RCCEx_PeriphCLKConfig+0x6da>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8008af8:	2301      	movs	r3, #1
 8008afa:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8008afe:	e006      	b.n	8008b0e <HAL_RCCEx_PeriphCLKConfig+0x6da>
 8008b00:	46020c00 	.word	0x46020c00
        break;
 8008b04:	bf00      	nop
 8008b06:	e002      	b.n	8008b0e <HAL_RCCEx_PeriphCLKConfig+0x6da>
        break;
 8008b08:	bf00      	nop
 8008b0a:	e000      	b.n	8008b0e <HAL_RCCEx_PeriphCLKConfig+0x6da>
        break;
 8008b0c:	bf00      	nop
    }
    if (ret == HAL_OK)
 8008b0e:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d10d      	bne.n	8008b32 <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8008b16:	4baf      	ldr	r3, [pc, #700]	@ (8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8008b18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008b1c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8008b20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008b24:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008b28:	4aaa      	ldr	r2, [pc, #680]	@ (8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8008b2a:	430b      	orrs	r3, r1
 8008b2c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8008b30:	e003      	b.n	8008b3a <HAL_RCCEx_PeriphCLKConfig+0x706>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b32:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8008b36:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008b3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b42:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8008b46:	663b      	str	r3, [r7, #96]	@ 0x60
 8008b48:	2300      	movs	r3, #0
 8008b4a:	667b      	str	r3, [r7, #100]	@ 0x64
 8008b4c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8008b50:	460b      	mov	r3, r1
 8008b52:	4313      	orrs	r3, r2
 8008b54:	f000 80b5 	beq.w	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x88e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008b58:	2300      	movs	r3, #0
 8008b5a:	f887 3109 	strb.w	r3, [r7, #265]	@ 0x109
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008b5e:	4b9d      	ldr	r3, [pc, #628]	@ (8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8008b60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008b64:	f003 0304 	and.w	r3, r3, #4
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d113      	bne.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0x760>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008b6c:	4b99      	ldr	r3, [pc, #612]	@ (8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8008b6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008b72:	4a98      	ldr	r2, [pc, #608]	@ (8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8008b74:	f043 0304 	orr.w	r3, r3, #4
 8008b78:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8008b7c:	4b95      	ldr	r3, [pc, #596]	@ (8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8008b7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008b82:	f003 0304 	and.w	r3, r3, #4
 8008b86:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8008b8a:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
      pwrclkchanged = SET;
 8008b8e:	2301      	movs	r3, #1
 8008b90:	f887 3109 	strb.w	r3, [r7, #265]	@ 0x109
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8008b94:	4b90      	ldr	r3, [pc, #576]	@ (8008dd8 <HAL_RCCEx_PeriphCLKConfig+0x9a4>)
 8008b96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b98:	4a8f      	ldr	r2, [pc, #572]	@ (8008dd8 <HAL_RCCEx_PeriphCLKConfig+0x9a4>)
 8008b9a:	f043 0301 	orr.w	r3, r3, #1
 8008b9e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008ba0:	f7fb fb4e 	bl	8004240 <HAL_GetTick>
 8008ba4:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8008ba8:	e00b      	b.n	8008bc2 <HAL_RCCEx_PeriphCLKConfig+0x78e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008baa:	f7fb fb49 	bl	8004240 <HAL_GetTick>
 8008bae:	4602      	mov	r2, r0
 8008bb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008bb4:	1ad3      	subs	r3, r2, r3
 8008bb6:	2b02      	cmp	r3, #2
 8008bb8:	d903      	bls.n	8008bc2 <HAL_RCCEx_PeriphCLKConfig+0x78e>
      {
        ret = HAL_TIMEOUT;
 8008bba:	2303      	movs	r3, #3
 8008bbc:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8008bc0:	e005      	b.n	8008bce <HAL_RCCEx_PeriphCLKConfig+0x79a>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8008bc2:	4b85      	ldr	r3, [pc, #532]	@ (8008dd8 <HAL_RCCEx_PeriphCLKConfig+0x9a4>)
 8008bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bc6:	f003 0301 	and.w	r3, r3, #1
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d0ed      	beq.n	8008baa <HAL_RCCEx_PeriphCLKConfig+0x776>
      }
    }

    if (ret == HAL_OK)
 8008bce:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d165      	bne.n	8008ca2 <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008bd6:	4b7f      	ldr	r3, [pc, #508]	@ (8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8008bd8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008bdc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008be0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8008be4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d023      	beq.n	8008c34 <HAL_RCCEx_PeriphCLKConfig+0x800>
 8008bec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008bf0:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8008bf4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	d01b      	beq.n	8008c34 <HAL_RCCEx_PeriphCLKConfig+0x800>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008bfc:	4b75      	ldr	r3, [pc, #468]	@ (8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8008bfe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008c02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c06:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008c0a:	4b72      	ldr	r3, [pc, #456]	@ (8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8008c0c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008c10:	4a70      	ldr	r2, [pc, #448]	@ (8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8008c12:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008c16:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008c1a:	4b6e      	ldr	r3, [pc, #440]	@ (8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8008c1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008c20:	4a6c      	ldr	r2, [pc, #432]	@ (8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8008c22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008c26:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008c2a:	4a6a      	ldr	r2, [pc, #424]	@ (8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8008c2c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008c30:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008c34:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008c38:	f003 0301 	and.w	r3, r3, #1
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d019      	beq.n	8008c74 <HAL_RCCEx_PeriphCLKConfig+0x840>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c40:	f7fb fafe 	bl	8004240 <HAL_GetTick>
 8008c44:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008c48:	e00d      	b.n	8008c66 <HAL_RCCEx_PeriphCLKConfig+0x832>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008c4a:	f7fb faf9 	bl	8004240 <HAL_GetTick>
 8008c4e:	4602      	mov	r2, r0
 8008c50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c54:	1ad2      	subs	r2, r2, r3
 8008c56:	f241 3388 	movw	r3, #5000	@ 0x1388
 8008c5a:	429a      	cmp	r2, r3
 8008c5c:	d903      	bls.n	8008c66 <HAL_RCCEx_PeriphCLKConfig+0x832>
          {
            ret = HAL_TIMEOUT;
 8008c5e:	2303      	movs	r3, #3
 8008c60:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
            break;
 8008c64:	e006      	b.n	8008c74 <HAL_RCCEx_PeriphCLKConfig+0x840>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008c66:	4b5b      	ldr	r3, [pc, #364]	@ (8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8008c68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008c6c:	f003 0302 	and.w	r3, r3, #2
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d0ea      	beq.n	8008c4a <HAL_RCCEx_PeriphCLKConfig+0x816>
          }
        }
      }

      if (ret == HAL_OK)
 8008c74:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d10d      	bne.n	8008c98 <HAL_RCCEx_PeriphCLKConfig+0x864>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8008c7c:	4b55      	ldr	r3, [pc, #340]	@ (8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8008c7e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008c82:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008c86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c8a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8008c8e:	4a51      	ldr	r2, [pc, #324]	@ (8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8008c90:	430b      	orrs	r3, r1
 8008c92:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008c96:	e008      	b.n	8008caa <HAL_RCCEx_PeriphCLKConfig+0x876>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008c98:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8008c9c:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
 8008ca0:	e003      	b.n	8008caa <HAL_RCCEx_PeriphCLKConfig+0x876>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ca2:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8008ca6:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008caa:	f897 3109 	ldrb.w	r3, [r7, #265]	@ 0x109
 8008cae:	2b01      	cmp	r3, #1
 8008cb0:	d107      	bne.n	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x88e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008cb2:	4b48      	ldr	r3, [pc, #288]	@ (8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8008cb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008cb8:	4a46      	ldr	r2, [pc, #280]	@ (8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8008cba:	f023 0304 	bic.w	r3, r3, #4
 8008cbe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8008cc2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cca:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008cce:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008cd4:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008cd8:	460b      	mov	r3, r1
 8008cda:	4313      	orrs	r3, r2
 8008cdc:	d042      	beq.n	8008d64 <HAL_RCCEx_PeriphCLKConfig+0x930>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8008cde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ce2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008ce6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008cea:	d022      	beq.n	8008d32 <HAL_RCCEx_PeriphCLKConfig+0x8fe>
 8008cec:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008cf0:	d81b      	bhi.n	8008d2a <HAL_RCCEx_PeriphCLKConfig+0x8f6>
 8008cf2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008cf6:	d011      	beq.n	8008d1c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
 8008cf8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008cfc:	d815      	bhi.n	8008d2a <HAL_RCCEx_PeriphCLKConfig+0x8f6>
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d019      	beq.n	8008d36 <HAL_RCCEx_PeriphCLKConfig+0x902>
 8008d02:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008d06:	d110      	bne.n	8008d2a <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008d08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d0c:	3308      	adds	r3, #8
 8008d0e:	4618      	mov	r0, r3
 8008d10:	f000 fa4c 	bl	80091ac <RCCEx_PLL2_Config>
 8008d14:	4603      	mov	r3, r0
 8008d16:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8008d1a:	e00d      	b.n	8008d38 <HAL_RCCEx_PeriphCLKConfig+0x904>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008d1c:	4b2d      	ldr	r3, [pc, #180]	@ (8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8008d1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d20:	4a2c      	ldr	r2, [pc, #176]	@ (8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8008d22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008d26:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8008d28:	e006      	b.n	8008d38 <HAL_RCCEx_PeriphCLKConfig+0x904>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8008d30:	e002      	b.n	8008d38 <HAL_RCCEx_PeriphCLKConfig+0x904>
        break;
 8008d32:	bf00      	nop
 8008d34:	e000      	b.n	8008d38 <HAL_RCCEx_PeriphCLKConfig+0x904>
        break;
 8008d36:	bf00      	nop
    }
    if (ret == HAL_OK)
 8008d38:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d10d      	bne.n	8008d5c <HAL_RCCEx_PeriphCLKConfig+0x928>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8008d40:	4b24      	ldr	r3, [pc, #144]	@ (8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8008d42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008d46:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8008d4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d4e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008d52:	4a20      	ldr	r2, [pc, #128]	@ (8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8008d54:	430b      	orrs	r3, r1
 8008d56:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8008d5a:	e003      	b.n	8008d64 <HAL_RCCEx_PeriphCLKConfig+0x930>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d5c:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8008d60:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008d64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d6c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8008d70:	653b      	str	r3, [r7, #80]	@ 0x50
 8008d72:	2300      	movs	r3, #0
 8008d74:	657b      	str	r3, [r7, #84]	@ 0x54
 8008d76:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8008d7a:	460b      	mov	r3, r1
 8008d7c:	4313      	orrs	r3, r2
 8008d7e:	d031      	beq.n	8008de4 <HAL_RCCEx_PeriphCLKConfig+0x9b0>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8008d80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d84:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008d88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d8c:	d00b      	beq.n	8008da6 <HAL_RCCEx_PeriphCLKConfig+0x972>
 8008d8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d92:	d804      	bhi.n	8008d9e <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d008      	beq.n	8008daa <HAL_RCCEx_PeriphCLKConfig+0x976>
 8008d98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d9c:	d007      	beq.n	8008dae <HAL_RCCEx_PeriphCLKConfig+0x97a>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8008d9e:	2301      	movs	r3, #1
 8008da0:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8008da4:	e004      	b.n	8008db0 <HAL_RCCEx_PeriphCLKConfig+0x97c>
        break;
 8008da6:	bf00      	nop
 8008da8:	e002      	b.n	8008db0 <HAL_RCCEx_PeriphCLKConfig+0x97c>
        break;
 8008daa:	bf00      	nop
 8008dac:	e000      	b.n	8008db0 <HAL_RCCEx_PeriphCLKConfig+0x97c>
        break;
 8008dae:	bf00      	nop
    }
    if (ret == HAL_OK)
 8008db0:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d111      	bne.n	8008ddc <HAL_RCCEx_PeriphCLKConfig+0x9a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8008db8:	4b06      	ldr	r3, [pc, #24]	@ (8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8008dba:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008dbe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008dc2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008dc6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008dca:	4a02      	ldr	r2, [pc, #8]	@ (8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8008dcc:	430b      	orrs	r3, r1
 8008dce:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008dd2:	e007      	b.n	8008de4 <HAL_RCCEx_PeriphCLKConfig+0x9b0>
 8008dd4:	46020c00 	.word	0x46020c00
 8008dd8:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ddc:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8008de0:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8008de4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dec:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8008df0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008df2:	2300      	movs	r3, #0
 8008df4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008df6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008dfa:	460b      	mov	r3, r1
 8008dfc:	4313      	orrs	r3, r2
 8008dfe:	d00c      	beq.n	8008e1a <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 8008e00:	4bb2      	ldr	r3, [pc, #712]	@ (80090cc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8008e02:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008e06:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 8008e0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e0e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008e12:	4aae      	ldr	r2, [pc, #696]	@ (80090cc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8008e14:	430b      	orrs	r3, r1
 8008e16:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8008e1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e22:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008e26:	643b      	str	r3, [r7, #64]	@ 0x40
 8008e28:	2300      	movs	r3, #0
 8008e2a:	647b      	str	r3, [r7, #68]	@ 0x44
 8008e2c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008e30:	460b      	mov	r3, r1
 8008e32:	4313      	orrs	r3, r2
 8008e34:	d019      	beq.n	8008e6a <HAL_RCCEx_PeriphCLKConfig+0xa36>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8008e36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e3a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008e3e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008e42:	d105      	bne.n	8008e50 <HAL_RCCEx_PeriphCLKConfig+0xa1c>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008e44:	4ba1      	ldr	r3, [pc, #644]	@ (80090cc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8008e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e48:	4aa0      	ldr	r2, [pc, #640]	@ (80090cc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8008e4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008e4e:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8008e50:	4b9e      	ldr	r3, [pc, #632]	@ (80090cc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8008e52:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008e56:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8008e5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e5e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008e62:	4a9a      	ldr	r2, [pc, #616]	@ (80090cc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8008e64:	430b      	orrs	r3, r1
 8008e66:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8008e6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e72:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008e76:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008e78:	2300      	movs	r3, #0
 8008e7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008e7c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008e80:	460b      	mov	r3, r1
 8008e82:	4313      	orrs	r3, r2
 8008e84:	d00c      	beq.n	8008ea0 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8008e86:	4b91      	ldr	r3, [pc, #580]	@ (80090cc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8008e88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008e8c:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008e90:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e94:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8008e98:	4a8c      	ldr	r2, [pc, #560]	@ (80090cc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8008e9a:	430b      	orrs	r3, r1
 8008e9c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8008ea0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ea8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8008eac:	633b      	str	r3, [r7, #48]	@ 0x30
 8008eae:	2300      	movs	r3, #0
 8008eb0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008eb2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008eb6:	460b      	mov	r3, r1
 8008eb8:	4313      	orrs	r3, r2
 8008eba:	d00c      	beq.n	8008ed6 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8008ebc:	4b83      	ldr	r3, [pc, #524]	@ (80090cc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8008ebe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008ec2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8008ec6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008eca:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8008ece:	4a7f      	ldr	r2, [pc, #508]	@ (80090cc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8008ed0:	430b      	orrs	r3, r1
 8008ed2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8008ed6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ede:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8008ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008ee8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008eec:	460b      	mov	r3, r1
 8008eee:	4313      	orrs	r3, r2
 8008ef0:	d00c      	beq.n	8008f0c <HAL_RCCEx_PeriphCLKConfig+0xad8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8008ef2:	4b76      	ldr	r3, [pc, #472]	@ (80090cc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8008ef4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008ef8:	f023 0218 	bic.w	r2, r3, #24
 8008efc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f00:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8008f04:	4971      	ldr	r1, [pc, #452]	@ (80090cc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8008f06:	4313      	orrs	r3, r2
 8008f08:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8008f0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f14:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8008f18:	623b      	str	r3, [r7, #32]
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f1e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008f22:	460b      	mov	r3, r1
 8008f24:	4313      	orrs	r3, r2
 8008f26:	d032      	beq.n	8008f8e <HAL_RCCEx_PeriphCLKConfig+0xb5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8008f28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f2c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008f30:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008f34:	d105      	bne.n	8008f42 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f36:	4b65      	ldr	r3, [pc, #404]	@ (80090cc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8008f38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f3a:	4a64      	ldr	r2, [pc, #400]	@ (80090cc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8008f3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008f40:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8008f42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f46:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008f4a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008f4e:	d108      	bne.n	8008f62 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008f50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f54:	3308      	adds	r3, #8
 8008f56:	4618      	mov	r0, r3
 8008f58:	f000 f928 	bl	80091ac <RCCEx_PLL2_Config>
 8008f5c:	4603      	mov	r3, r0
 8008f5e:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
    }
    if (ret == HAL_OK)
 8008f62:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d10d      	bne.n	8008f86 <HAL_RCCEx_PeriphCLKConfig+0xb52>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8008f6a:	4b58      	ldr	r3, [pc, #352]	@ (80090cc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8008f6c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008f70:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008f74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f78:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008f7c:	4953      	ldr	r1, [pc, #332]	@ (80090cc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8008f7e:	4313      	orrs	r3, r2
 8008f80:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8008f84:	e003      	b.n	8008f8e <HAL_RCCEx_PeriphCLKConfig+0xb5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f86:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8008f8a:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#if defined(HSPI1)
  /*-------------------------- HSPIx kernel clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSPI) == RCC_PERIPHCLK_HSPI)
 8008f8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f96:	2100      	movs	r1, #0
 8008f98:	61b9      	str	r1, [r7, #24]
 8008f9a:	f003 0301 	and.w	r3, r3, #1
 8008f9e:	61fb      	str	r3, [r7, #28]
 8008fa0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008fa4:	460b      	mov	r3, r1
 8008fa6:	4313      	orrs	r3, r2
 8008fa8:	d04a      	beq.n	8009040 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_HSPICLKSOURCE(pPeriphClkInit->HspiClockSelection));

    switch (pPeriphClkInit->HspiClockSelection)
 8008faa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008fae:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008fb2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008fb6:	d01e      	beq.n	8008ff6 <HAL_RCCEx_PeriphCLKConfig+0xbc2>
 8008fb8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008fbc:	d825      	bhi.n	800900a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
 8008fbe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008fc2:	d00e      	beq.n	8008fe2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
 8008fc4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008fc8:	d81f      	bhi.n	800900a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d021      	beq.n	8009012 <HAL_RCCEx_PeriphCLKConfig+0xbde>
 8008fce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008fd2:	d11a      	bne.n	800900a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
        /* HSPI kernel clock source config set later after clock selection check */
        break;

      case RCC_HSPICLKSOURCE_PLL1:  /* PLL1 is used as clock source for HSPI kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008fd4:	4b3d      	ldr	r3, [pc, #244]	@ (80090cc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8008fd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fd8:	4a3c      	ldr	r2, [pc, #240]	@ (80090cc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8008fda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008fde:	6293      	str	r3, [r2, #40]	@ 0x28
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 8008fe0:	e018      	b.n	8009014 <HAL_RCCEx_PeriphCLKConfig+0xbe0>

      case RCC_HSPICLKSOURCE_PLL2:  /* PLL2 is used as clock source for HSPI kernel clock*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008fe2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008fe6:	3308      	adds	r3, #8
 8008fe8:	4618      	mov	r0, r3
 8008fea:	f000 f8df 	bl	80091ac <RCCEx_PLL2_Config>
 8008fee:	4603      	mov	r3, r0
 8008ff0:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 8008ff4:	e00e      	b.n	8009014 <HAL_RCCEx_PeriphCLKConfig+0xbe0>

      case RCC_HSPICLKSOURCE_PLL3:  /* PLL3 is used as clock source for HSPI kernel clock*/
        /* PLL3 input clock, parameters M, N & R configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008ff6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ffa:	332c      	adds	r3, #44	@ 0x2c
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	f000 f96d 	bl	80092dc <RCCEx_PLL3_Config>
 8009002:	4603      	mov	r3, r0
 8009004:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 8009008:	e004      	b.n	8009014 <HAL_RCCEx_PeriphCLKConfig+0xbe0>

      default:
        ret = HAL_ERROR;
 800900a:	2301      	movs	r3, #1
 800900c:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8009010:	e000      	b.n	8009014 <HAL_RCCEx_PeriphCLKConfig+0xbe0>
        break;
 8009012:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009014:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009018:	2b00      	cmp	r3, #0
 800901a:	d10d      	bne.n	8009038 <HAL_RCCEx_PeriphCLKConfig+0xc04>
    {
      /* Set the source of HSPI kernel clock*/
      __HAL_RCC_HSPI_CONFIG(pPeriphClkInit->HspiClockSelection);
 800901c:	4b2b      	ldr	r3, [pc, #172]	@ (80090cc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 800901e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009022:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009026:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800902a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800902e:	4927      	ldr	r1, [pc, #156]	@ (80090cc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009030:	4313      	orrs	r3, r2
 8009032:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8009036:	e003      	b.n	8009040 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009038:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800903c:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8009040:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009048:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 800904c:	613b      	str	r3, [r7, #16]
 800904e:	2300      	movs	r3, #0
 8009050:	617b      	str	r3, [r7, #20]
 8009052:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8009056:	460b      	mov	r3, r1
 8009058:	4313      	orrs	r3, r2
 800905a:	d03d      	beq.n	80090d8 <HAL_RCCEx_PeriphCLKConfig+0xca4>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 800905c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009060:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009064:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009068:	d00e      	beq.n	8009088 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 800906a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800906e:	d815      	bhi.n	800909c <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8009070:	2b00      	cmp	r3, #0
 8009072:	d017      	beq.n	80090a4 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8009074:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009078:	d110      	bne.n	800909c <HAL_RCCEx_PeriphCLKConfig+0xc68>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800907a:	4b14      	ldr	r3, [pc, #80]	@ (80090cc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 800907c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800907e:	4a13      	ldr	r2, [pc, #76]	@ (80090cc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009080:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009084:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8009086:	e00e      	b.n	80090a6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009088:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800908c:	3308      	adds	r3, #8
 800908e:	4618      	mov	r0, r3
 8009090:	f000 f88c 	bl	80091ac <RCCEx_PLL2_Config>
 8009094:	4603      	mov	r3, r0
 8009096:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 800909a:	e004      	b.n	80090a6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
      default:
        ret = HAL_ERROR;
 800909c:	2301      	movs	r3, #1
 800909e:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 80090a2:	e000      	b.n	80090a6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
        break;
 80090a4:	bf00      	nop
    }
    if (ret == HAL_OK)
 80090a6:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d110      	bne.n	80090d0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 80090ae:	4b07      	ldr	r3, [pc, #28]	@ (80090cc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80090b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80090b4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80090b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80090bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090c0:	4902      	ldr	r1, [pc, #8]	@ (80090cc <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80090c2:	4313      	orrs	r3, r2
 80090c4:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80090c8:	e006      	b.n	80090d8 <HAL_RCCEx_PeriphCLKConfig+0xca4>
 80090ca:	bf00      	nop
 80090cc:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090d0:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80090d4:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 80090d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80090dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090e0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80090e4:	60bb      	str	r3, [r7, #8]
 80090e6:	2300      	movs	r3, #0
 80090e8:	60fb      	str	r3, [r7, #12]
 80090ea:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80090ee:	460b      	mov	r3, r1
 80090f0:	4313      	orrs	r3, r2
 80090f2:	d00c      	beq.n	800910e <HAL_RCCEx_PeriphCLKConfig+0xcda>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 80090f4:	4b2c      	ldr	r3, [pc, #176]	@ (80091a8 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 80090f6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80090fa:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80090fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009102:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8009106:	4928      	ldr	r1, [pc, #160]	@ (80091a8 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 8009108:	4313      	orrs	r3, r2
 800910a:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
#endif /* defined(DSI) */

#if defined(USB_OTG_HS)

  /*-------------------------- USB PHY clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USBPHY) == RCC_PERIPHCLK_USBPHY)
 800910e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009116:	2100      	movs	r1, #0
 8009118:	6039      	str	r1, [r7, #0]
 800911a:	f003 0308 	and.w	r3, r3, #8
 800911e:	607b      	str	r3, [r7, #4]
 8009120:	e9d7 1200 	ldrd	r1, r2, [r7]
 8009124:	460b      	mov	r3, r1
 8009126:	4313      	orrs	r3, r2
 8009128:	d036      	beq.n	8009198 <HAL_RCCEx_PeriphCLKConfig+0xd64>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCLKSOURCE(pPeriphClkInit->UsbPhyClockSelection));

    switch (pPeriphClkInit->UsbPhyClockSelection)
 800912a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800912e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8009132:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8009136:	d00d      	beq.n	8009154 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8009138:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800913c:	d811      	bhi.n	8009162 <HAL_RCCEx_PeriphCLKConfig+0xd2e>
 800913e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009142:	d012      	beq.n	800916a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8009144:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009148:	d80b      	bhi.n	8009162 <HAL_RCCEx_PeriphCLKConfig+0xd2e>
 800914a:	2b00      	cmp	r3, #0
 800914c:	d00d      	beq.n	800916a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800914e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009152:	d106      	bne.n	8009162 <HAL_RCCEx_PeriphCLKConfig+0xd2e>
        break;

      case RCC_USBPHYCLKSOURCE_PLL1:      /* PLL1 P divider clock selected as USB PHY clock */
      case RCC_USBPHYCLKSOURCE_PLL1_DIV2: /* PLL1 P divider clock div 2 selected as USB PHY clock */
        /* Enable P Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009154:	4b14      	ldr	r3, [pc, #80]	@ (80091a8 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 8009156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009158:	4a13      	ldr	r2, [pc, #76]	@ (80091a8 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 800915a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800915e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* USB-PHY clock source config set later after clock selection check */
        break;
 8009160:	e004      	b.n	800916c <HAL_RCCEx_PeriphCLKConfig+0xd38>

      default:
        ret = HAL_ERROR;
 8009162:	2301      	movs	r3, #1
 8009164:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8009168:	e000      	b.n	800916c <HAL_RCCEx_PeriphCLKConfig+0xd38>
        break;
 800916a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800916c:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009170:	2b00      	cmp	r3, #0
 8009172:	d10d      	bne.n	8009190 <HAL_RCCEx_PeriphCLKConfig+0xd5c>
    {
      /* Set the source of USBPHY clock*/
      __HAL_RCC_USBPHY_CONFIG(pPeriphClkInit->UsbPhyClockSelection);
 8009174:	4b0c      	ldr	r3, [pc, #48]	@ (80091a8 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 8009176:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800917a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800917e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009182:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8009186:	4908      	ldr	r1, [pc, #32]	@ (80091a8 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 8009188:	4313      	orrs	r3, r2
 800918a:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800918e:	e003      	b.n	8009198 <HAL_RCCEx_PeriphCLKConfig+0xd64>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009190:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009194:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8009198:	f897 310a 	ldrb.w	r3, [r7, #266]	@ 0x10a
}
 800919c:	4618      	mov	r0, r3
 800919e:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 80091a2:	46bd      	mov	sp, r7
 80091a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80091a8:	46020c00 	.word	0x46020c00

080091ac <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b084      	sub	sp, #16
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 80091b4:	4b47      	ldr	r3, [pc, #284]	@ (80092d4 <RCCEx_PLL2_Config+0x128>)
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	4a46      	ldr	r2, [pc, #280]	@ (80092d4 <RCCEx_PLL2_Config+0x128>)
 80091ba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80091be:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80091c0:	f7fb f83e 	bl	8004240 <HAL_GetTick>
 80091c4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80091c6:	e008      	b.n	80091da <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80091c8:	f7fb f83a 	bl	8004240 <HAL_GetTick>
 80091cc:	4602      	mov	r2, r0
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	1ad3      	subs	r3, r2, r3
 80091d2:	2b02      	cmp	r3, #2
 80091d4:	d901      	bls.n	80091da <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80091d6:	2303      	movs	r3, #3
 80091d8:	e077      	b.n	80092ca <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80091da:	4b3e      	ldr	r3, [pc, #248]	@ (80092d4 <RCCEx_PLL2_Config+0x128>)
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d1f0      	bne.n	80091c8 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 80091e6:	4b3b      	ldr	r3, [pc, #236]	@ (80092d4 <RCCEx_PLL2_Config+0x128>)
 80091e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091ea:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80091ee:	f023 0303 	bic.w	r3, r3, #3
 80091f2:	687a      	ldr	r2, [r7, #4]
 80091f4:	6811      	ldr	r1, [r2, #0]
 80091f6:	687a      	ldr	r2, [r7, #4]
 80091f8:	6852      	ldr	r2, [r2, #4]
 80091fa:	3a01      	subs	r2, #1
 80091fc:	0212      	lsls	r2, r2, #8
 80091fe:	430a      	orrs	r2, r1
 8009200:	4934      	ldr	r1, [pc, #208]	@ (80092d4 <RCCEx_PLL2_Config+0x128>)
 8009202:	4313      	orrs	r3, r2
 8009204:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8009206:	4b33      	ldr	r3, [pc, #204]	@ (80092d4 <RCCEx_PLL2_Config+0x128>)
 8009208:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800920a:	4b33      	ldr	r3, [pc, #204]	@ (80092d8 <RCCEx_PLL2_Config+0x12c>)
 800920c:	4013      	ands	r3, r2
 800920e:	687a      	ldr	r2, [r7, #4]
 8009210:	6892      	ldr	r2, [r2, #8]
 8009212:	3a01      	subs	r2, #1
 8009214:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8009218:	687a      	ldr	r2, [r7, #4]
 800921a:	68d2      	ldr	r2, [r2, #12]
 800921c:	3a01      	subs	r2, #1
 800921e:	0252      	lsls	r2, r2, #9
 8009220:	b292      	uxth	r2, r2
 8009222:	4311      	orrs	r1, r2
 8009224:	687a      	ldr	r2, [r7, #4]
 8009226:	6912      	ldr	r2, [r2, #16]
 8009228:	3a01      	subs	r2, #1
 800922a:	0412      	lsls	r2, r2, #16
 800922c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8009230:	4311      	orrs	r1, r2
 8009232:	687a      	ldr	r2, [r7, #4]
 8009234:	6952      	ldr	r2, [r2, #20]
 8009236:	3a01      	subs	r2, #1
 8009238:	0612      	lsls	r2, r2, #24
 800923a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800923e:	430a      	orrs	r2, r1
 8009240:	4924      	ldr	r1, [pc, #144]	@ (80092d4 <RCCEx_PLL2_Config+0x128>)
 8009242:	4313      	orrs	r3, r2
 8009244:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8009246:	4b23      	ldr	r3, [pc, #140]	@ (80092d4 <RCCEx_PLL2_Config+0x128>)
 8009248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800924a:	f023 020c 	bic.w	r2, r3, #12
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	699b      	ldr	r3, [r3, #24]
 8009252:	4920      	ldr	r1, [pc, #128]	@ (80092d4 <RCCEx_PLL2_Config+0x128>)
 8009254:	4313      	orrs	r3, r2
 8009256:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8009258:	4b1e      	ldr	r3, [pc, #120]	@ (80092d4 <RCCEx_PLL2_Config+0x128>)
 800925a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	6a1b      	ldr	r3, [r3, #32]
 8009260:	491c      	ldr	r1, [pc, #112]	@ (80092d4 <RCCEx_PLL2_Config+0x128>)
 8009262:	4313      	orrs	r3, r2
 8009264:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8009266:	4b1b      	ldr	r3, [pc, #108]	@ (80092d4 <RCCEx_PLL2_Config+0x128>)
 8009268:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800926a:	4a1a      	ldr	r2, [pc, #104]	@ (80092d4 <RCCEx_PLL2_Config+0x128>)
 800926c:	f023 0310 	bic.w	r3, r3, #16
 8009270:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009272:	4b18      	ldr	r3, [pc, #96]	@ (80092d4 <RCCEx_PLL2_Config+0x128>)
 8009274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009276:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800927a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800927e:	687a      	ldr	r2, [r7, #4]
 8009280:	69d2      	ldr	r2, [r2, #28]
 8009282:	00d2      	lsls	r2, r2, #3
 8009284:	4913      	ldr	r1, [pc, #76]	@ (80092d4 <RCCEx_PLL2_Config+0x128>)
 8009286:	4313      	orrs	r3, r2
 8009288:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 800928a:	4b12      	ldr	r3, [pc, #72]	@ (80092d4 <RCCEx_PLL2_Config+0x128>)
 800928c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800928e:	4a11      	ldr	r2, [pc, #68]	@ (80092d4 <RCCEx_PLL2_Config+0x128>)
 8009290:	f043 0310 	orr.w	r3, r3, #16
 8009294:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8009296:	4b0f      	ldr	r3, [pc, #60]	@ (80092d4 <RCCEx_PLL2_Config+0x128>)
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	4a0e      	ldr	r2, [pc, #56]	@ (80092d4 <RCCEx_PLL2_Config+0x128>)
 800929c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80092a0:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80092a2:	f7fa ffcd 	bl	8004240 <HAL_GetTick>
 80092a6:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80092a8:	e008      	b.n	80092bc <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80092aa:	f7fa ffc9 	bl	8004240 <HAL_GetTick>
 80092ae:	4602      	mov	r2, r0
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	1ad3      	subs	r3, r2, r3
 80092b4:	2b02      	cmp	r3, #2
 80092b6:	d901      	bls.n	80092bc <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 80092b8:	2303      	movs	r3, #3
 80092ba:	e006      	b.n	80092ca <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80092bc:	4b05      	ldr	r3, [pc, #20]	@ (80092d4 <RCCEx_PLL2_Config+0x128>)
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d0f0      	beq.n	80092aa <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 80092c8:	2300      	movs	r3, #0

}
 80092ca:	4618      	mov	r0, r3
 80092cc:	3710      	adds	r7, #16
 80092ce:	46bd      	mov	sp, r7
 80092d0:	bd80      	pop	{r7, pc}
 80092d2:	bf00      	nop
 80092d4:	46020c00 	.word	0x46020c00
 80092d8:	80800000 	.word	0x80800000

080092dc <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b084      	sub	sp, #16
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 80092e4:	4b47      	ldr	r3, [pc, #284]	@ (8009404 <RCCEx_PLL3_Config+0x128>)
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	4a46      	ldr	r2, [pc, #280]	@ (8009404 <RCCEx_PLL3_Config+0x128>)
 80092ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80092ee:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80092f0:	f7fa ffa6 	bl	8004240 <HAL_GetTick>
 80092f4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80092f6:	e008      	b.n	800930a <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80092f8:	f7fa ffa2 	bl	8004240 <HAL_GetTick>
 80092fc:	4602      	mov	r2, r0
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	1ad3      	subs	r3, r2, r3
 8009302:	2b02      	cmp	r3, #2
 8009304:	d901      	bls.n	800930a <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8009306:	2303      	movs	r3, #3
 8009308:	e077      	b.n	80093fa <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800930a:	4b3e      	ldr	r3, [pc, #248]	@ (8009404 <RCCEx_PLL3_Config+0x128>)
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009312:	2b00      	cmp	r3, #0
 8009314:	d1f0      	bne.n	80092f8 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8009316:	4b3b      	ldr	r3, [pc, #236]	@ (8009404 <RCCEx_PLL3_Config+0x128>)
 8009318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800931a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800931e:	f023 0303 	bic.w	r3, r3, #3
 8009322:	687a      	ldr	r2, [r7, #4]
 8009324:	6811      	ldr	r1, [r2, #0]
 8009326:	687a      	ldr	r2, [r7, #4]
 8009328:	6852      	ldr	r2, [r2, #4]
 800932a:	3a01      	subs	r2, #1
 800932c:	0212      	lsls	r2, r2, #8
 800932e:	430a      	orrs	r2, r1
 8009330:	4934      	ldr	r1, [pc, #208]	@ (8009404 <RCCEx_PLL3_Config+0x128>)
 8009332:	4313      	orrs	r3, r2
 8009334:	630b      	str	r3, [r1, #48]	@ 0x30
 8009336:	4b33      	ldr	r3, [pc, #204]	@ (8009404 <RCCEx_PLL3_Config+0x128>)
 8009338:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800933a:	4b33      	ldr	r3, [pc, #204]	@ (8009408 <RCCEx_PLL3_Config+0x12c>)
 800933c:	4013      	ands	r3, r2
 800933e:	687a      	ldr	r2, [r7, #4]
 8009340:	6892      	ldr	r2, [r2, #8]
 8009342:	3a01      	subs	r2, #1
 8009344:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8009348:	687a      	ldr	r2, [r7, #4]
 800934a:	68d2      	ldr	r2, [r2, #12]
 800934c:	3a01      	subs	r2, #1
 800934e:	0252      	lsls	r2, r2, #9
 8009350:	b292      	uxth	r2, r2
 8009352:	4311      	orrs	r1, r2
 8009354:	687a      	ldr	r2, [r7, #4]
 8009356:	6912      	ldr	r2, [r2, #16]
 8009358:	3a01      	subs	r2, #1
 800935a:	0412      	lsls	r2, r2, #16
 800935c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8009360:	4311      	orrs	r1, r2
 8009362:	687a      	ldr	r2, [r7, #4]
 8009364:	6952      	ldr	r2, [r2, #20]
 8009366:	3a01      	subs	r2, #1
 8009368:	0612      	lsls	r2, r2, #24
 800936a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800936e:	430a      	orrs	r2, r1
 8009370:	4924      	ldr	r1, [pc, #144]	@ (8009404 <RCCEx_PLL3_Config+0x128>)
 8009372:	4313      	orrs	r3, r2
 8009374:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8009376:	4b23      	ldr	r3, [pc, #140]	@ (8009404 <RCCEx_PLL3_Config+0x128>)
 8009378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800937a:	f023 020c 	bic.w	r2, r3, #12
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	699b      	ldr	r3, [r3, #24]
 8009382:	4920      	ldr	r1, [pc, #128]	@ (8009404 <RCCEx_PLL3_Config+0x128>)
 8009384:	4313      	orrs	r3, r2
 8009386:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8009388:	4b1e      	ldr	r3, [pc, #120]	@ (8009404 <RCCEx_PLL3_Config+0x128>)
 800938a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	6a1b      	ldr	r3, [r3, #32]
 8009390:	491c      	ldr	r1, [pc, #112]	@ (8009404 <RCCEx_PLL3_Config+0x128>)
 8009392:	4313      	orrs	r3, r2
 8009394:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8009396:	4b1b      	ldr	r3, [pc, #108]	@ (8009404 <RCCEx_PLL3_Config+0x128>)
 8009398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800939a:	4a1a      	ldr	r2, [pc, #104]	@ (8009404 <RCCEx_PLL3_Config+0x128>)
 800939c:	f023 0310 	bic.w	r3, r3, #16
 80093a0:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80093a2:	4b18      	ldr	r3, [pc, #96]	@ (8009404 <RCCEx_PLL3_Config+0x128>)
 80093a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80093a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80093aa:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80093ae:	687a      	ldr	r2, [r7, #4]
 80093b0:	69d2      	ldr	r2, [r2, #28]
 80093b2:	00d2      	lsls	r2, r2, #3
 80093b4:	4913      	ldr	r1, [pc, #76]	@ (8009404 <RCCEx_PLL3_Config+0x128>)
 80093b6:	4313      	orrs	r3, r2
 80093b8:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 80093ba:	4b12      	ldr	r3, [pc, #72]	@ (8009404 <RCCEx_PLL3_Config+0x128>)
 80093bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093be:	4a11      	ldr	r2, [pc, #68]	@ (8009404 <RCCEx_PLL3_Config+0x128>)
 80093c0:	f043 0310 	orr.w	r3, r3, #16
 80093c4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 80093c6:	4b0f      	ldr	r3, [pc, #60]	@ (8009404 <RCCEx_PLL3_Config+0x128>)
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	4a0e      	ldr	r2, [pc, #56]	@ (8009404 <RCCEx_PLL3_Config+0x128>)
 80093cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80093d0:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80093d2:	f7fa ff35 	bl	8004240 <HAL_GetTick>
 80093d6:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80093d8:	e008      	b.n	80093ec <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80093da:	f7fa ff31 	bl	8004240 <HAL_GetTick>
 80093de:	4602      	mov	r2, r0
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	1ad3      	subs	r3, r2, r3
 80093e4:	2b02      	cmp	r3, #2
 80093e6:	d901      	bls.n	80093ec <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 80093e8:	2303      	movs	r3, #3
 80093ea:	e006      	b.n	80093fa <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80093ec:	4b05      	ldr	r3, [pc, #20]	@ (8009404 <RCCEx_PLL3_Config+0x128>)
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d0f0      	beq.n	80093da <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 80093f8:	2300      	movs	r3, #0
}
 80093fa:	4618      	mov	r0, r3
 80093fc:	3710      	adds	r7, #16
 80093fe:	46bd      	mov	sp, r7
 8009400:	bd80      	pop	{r7, pc}
 8009402:	bf00      	nop
 8009404:	46020c00 	.word	0x46020c00
 8009408:	80800000 	.word	0x80800000

0800940c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800940c:	b580      	push	{r7, lr}
 800940e:	b084      	sub	sp, #16
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8009414:	2301      	movs	r3, #1
 8009416:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d07b      	beq.n	8009516 <HAL_RTC_Init+0x10a>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8009424:	b2db      	uxtb	r3, r3
 8009426:	2b00      	cmp	r3, #0
 8009428:	d106      	bne.n	8009438 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2200      	movs	r2, #0
 800942e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8009432:	6878      	ldr	r0, [r7, #4]
 8009434:	f7fa fc2e 	bl	8003c94 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2202      	movs	r2, #2
 800943c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8009440:	4b37      	ldr	r3, [pc, #220]	@ (8009520 <HAL_RTC_Init+0x114>)
 8009442:	68db      	ldr	r3, [r3, #12]
 8009444:	f003 0310 	and.w	r3, r3, #16
 8009448:	2b10      	cmp	r3, #16
 800944a:	d05b      	beq.n	8009504 <HAL_RTC_Init+0xf8>
    {
      /* Check that the RTC mode is not 'binary only' */
      if (__HAL_RTC_GET_BINARY_MODE(hrtc) != RTC_BINARY_ONLY)
 800944c:	4b34      	ldr	r3, [pc, #208]	@ (8009520 <HAL_RTC_Init+0x114>)
 800944e:	68db      	ldr	r3, [r3, #12]
 8009450:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009454:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009458:	d051      	beq.n	80094fe <HAL_RTC_Init+0xf2>
      {
        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800945a:	4b31      	ldr	r3, [pc, #196]	@ (8009520 <HAL_RTC_Init+0x114>)
 800945c:	22ca      	movs	r2, #202	@ 0xca
 800945e:	625a      	str	r2, [r3, #36]	@ 0x24
 8009460:	4b2f      	ldr	r3, [pc, #188]	@ (8009520 <HAL_RTC_Init+0x114>)
 8009462:	2253      	movs	r2, #83	@ 0x53
 8009464:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enter Initialization mode */
        status = RTC_EnterInitMode(hrtc);
 8009466:	6878      	ldr	r0, [r7, #4]
 8009468:	f000 f9b0 	bl	80097cc <RTC_EnterInitMode>
 800946c:	4603      	mov	r3, r0
 800946e:	73fb      	strb	r3, [r7, #15]

        if (status == HAL_OK)
 8009470:	7bfb      	ldrb	r3, [r7, #15]
 8009472:	2b00      	cmp	r3, #0
 8009474:	d13f      	bne.n	80094f6 <HAL_RTC_Init+0xea>
        {
          /* Clear RTC_CR FMT, OSEL and POL Bits */
          CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8009476:	4b2a      	ldr	r3, [pc, #168]	@ (8009520 <HAL_RTC_Init+0x114>)
 8009478:	699b      	ldr	r3, [r3, #24]
 800947a:	4a29      	ldr	r2, [pc, #164]	@ (8009520 <HAL_RTC_Init+0x114>)
 800947c:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 8009480:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009484:	6193      	str	r3, [r2, #24]
          /* Set RTC_CR register */
          SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8009486:	4b26      	ldr	r3, [pc, #152]	@ (8009520 <HAL_RTC_Init+0x114>)
 8009488:	699a      	ldr	r2, [r3, #24]
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	6859      	ldr	r1, [r3, #4]
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	691b      	ldr	r3, [r3, #16]
 8009492:	4319      	orrs	r1, r3
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	699b      	ldr	r3, [r3, #24]
 8009498:	430b      	orrs	r3, r1
 800949a:	4921      	ldr	r1, [pc, #132]	@ (8009520 <HAL_RTC_Init+0x114>)
 800949c:	4313      	orrs	r3, r2
 800949e:	618b      	str	r3, [r1, #24]

          /* Configure the RTC PRER */
          WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	68da      	ldr	r2, [r3, #12]
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	689b      	ldr	r3, [r3, #8]
 80094a8:	041b      	lsls	r3, r3, #16
 80094aa:	491d      	ldr	r1, [pc, #116]	@ (8009520 <HAL_RTC_Init+0x114>)
 80094ac:	4313      	orrs	r3, r2
 80094ae:	610b      	str	r3, [r1, #16]

          /* Configure the Binary mode */
          MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 80094b0:	4b1b      	ldr	r3, [pc, #108]	@ (8009520 <HAL_RTC_Init+0x114>)
 80094b2:	68db      	ldr	r3, [r3, #12]
 80094b4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094c0:	430b      	orrs	r3, r1
 80094c2:	4917      	ldr	r1, [pc, #92]	@ (8009520 <HAL_RTC_Init+0x114>)
 80094c4:	4313      	orrs	r3, r2
 80094c6:	60cb      	str	r3, [r1, #12]

          /* Exit Initialization mode */
          status = RTC_ExitInitMode(hrtc);
 80094c8:	6878      	ldr	r0, [r7, #4]
 80094ca:	f000 f9bb 	bl	8009844 <RTC_ExitInitMode>
 80094ce:	4603      	mov	r3, r0
 80094d0:	73fb      	strb	r3, [r7, #15]

          if (status == HAL_OK)
 80094d2:	7bfb      	ldrb	r3, [r7, #15]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d10e      	bne.n	80094f6 <HAL_RTC_Init+0xea>
          {
            MODIFY_REG(RTC->CR, \
 80094d8:	4b11      	ldr	r3, [pc, #68]	@ (8009520 <HAL_RTC_Init+0x114>)
 80094da:	699b      	ldr	r3, [r3, #24]
 80094dc:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	6a19      	ldr	r1, [r3, #32]
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	69db      	ldr	r3, [r3, #28]
 80094e8:	4319      	orrs	r1, r3
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	695b      	ldr	r3, [r3, #20]
 80094ee:	430b      	orrs	r3, r1
 80094f0:	490b      	ldr	r1, [pc, #44]	@ (8009520 <HAL_RTC_Init+0x114>)
 80094f2:	4313      	orrs	r3, r2
 80094f4:	618b      	str	r3, [r1, #24]
                       hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
          }
        }

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80094f6:	4b0a      	ldr	r3, [pc, #40]	@ (8009520 <HAL_RTC_Init+0x114>)
 80094f8:	22ff      	movs	r2, #255	@ 0xff
 80094fa:	625a      	str	r2, [r3, #36]	@ 0x24
 80094fc:	e004      	b.n	8009508 <HAL_RTC_Init+0xfc>
      }
      else
      {
        /* The calendar does not need to be initialized as the 'binary only' mode is selected */
        status = HAL_OK;
 80094fe:	2300      	movs	r3, #0
 8009500:	73fb      	strb	r3, [r7, #15]
 8009502:	e001      	b.n	8009508 <HAL_RTC_Init+0xfc>
      }
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8009504:	2300      	movs	r3, #0
 8009506:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8009508:	7bfb      	ldrb	r3, [r7, #15]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d103      	bne.n	8009516 <HAL_RTC_Init+0x10a>
    {
      /* Change RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2201      	movs	r2, #1
 8009512:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 8009516:	7bfb      	ldrb	r3, [r7, #15]
}
 8009518:	4618      	mov	r0, r3
 800951a:	3710      	adds	r7, #16
 800951c:	46bd      	mov	sp, r7
 800951e:	bd80      	pop	{r7, pc}
 8009520:	46007800 	.word	0x46007800

08009524 <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009524:	b590      	push	{r4, r7, lr}
 8009526:	b087      	sub	sp, #28
 8009528:	af00      	add	r7, sp, #0
 800952a:	60f8      	str	r0, [r7, #12]
 800952c:	60b9      	str	r1, [r7, #8]
 800952e:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_FORMAT(Format));
  }
#endif /* USE_FULL_ASSERT */

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8009536:	2b01      	cmp	r3, #1
 8009538:	d101      	bne.n	800953e <HAL_RTC_SetTime+0x1a>
 800953a:	2302      	movs	r3, #2
 800953c:	e088      	b.n	8009650 <HAL_RTC_SetTime+0x12c>
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	2201      	movs	r2, #1
 8009542:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	2202      	movs	r2, #2
 800954a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800954e:	4b42      	ldr	r3, [pc, #264]	@ (8009658 <HAL_RTC_SetTime+0x134>)
 8009550:	22ca      	movs	r2, #202	@ 0xca
 8009552:	625a      	str	r2, [r3, #36]	@ 0x24
 8009554:	4b40      	ldr	r3, [pc, #256]	@ (8009658 <HAL_RTC_SetTime+0x134>)
 8009556:	2253      	movs	r2, #83	@ 0x53
 8009558:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800955a:	68f8      	ldr	r0, [r7, #12]
 800955c:	f000 f936 	bl	80097cc <RTC_EnterInitMode>
 8009560:	4603      	mov	r3, r0
 8009562:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8009564:	7cfb      	ldrb	r3, [r7, #19]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d163      	bne.n	8009632 <HAL_RTC_SetTime+0x10e>
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 800956a:	4b3b      	ldr	r3, [pc, #236]	@ (8009658 <HAL_RTC_SetTime+0x134>)
 800956c:	68db      	ldr	r3, [r3, #12]
 800956e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009572:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009576:	d057      	beq.n	8009628 <HAL_RTC_SetTime+0x104>
    {
      if (Format == RTC_FORMAT_BIN)
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d125      	bne.n	80095ca <HAL_RTC_SetTime+0xa6>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800957e:	4b36      	ldr	r3, [pc, #216]	@ (8009658 <HAL_RTC_SetTime+0x134>)
 8009580:	699b      	ldr	r3, [r3, #24]
 8009582:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009586:	2b00      	cmp	r3, #0
 8009588:	d102      	bne.n	8009590 <HAL_RTC_SetTime+0x6c>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 800958a:	68bb      	ldr	r3, [r7, #8]
 800958c:	2200      	movs	r2, #0
 800958e:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	781b      	ldrb	r3, [r3, #0]
 8009594:	4618      	mov	r0, r3
 8009596:	f000 f993 	bl	80098c0 <RTC_ByteToBcd2>
 800959a:	4603      	mov	r3, r0
 800959c:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800959e:	68bb      	ldr	r3, [r7, #8]
 80095a0:	785b      	ldrb	r3, [r3, #1]
 80095a2:	4618      	mov	r0, r3
 80095a4:	f000 f98c 	bl	80098c0 <RTC_ByteToBcd2>
 80095a8:	4603      	mov	r3, r0
 80095aa:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80095ac:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80095ae:	68bb      	ldr	r3, [r7, #8]
 80095b0:	789b      	ldrb	r3, [r3, #2]
 80095b2:	4618      	mov	r0, r3
 80095b4:	f000 f984 	bl	80098c0 <RTC_ByteToBcd2>
 80095b8:	4603      	mov	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80095ba:	ea44 0203 	orr.w	r2, r4, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80095be:	68bb      	ldr	r3, [r7, #8]
 80095c0:	78db      	ldrb	r3, [r3, #3]
 80095c2:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80095c4:	4313      	orrs	r3, r2
 80095c6:	617b      	str	r3, [r7, #20]
 80095c8:	e017      	b.n	80095fa <HAL_RTC_SetTime+0xd6>
      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80095ca:	4b23      	ldr	r3, [pc, #140]	@ (8009658 <HAL_RTC_SetTime+0x134>)
 80095cc:	699b      	ldr	r3, [r3, #24]
 80095ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d102      	bne.n	80095dc <HAL_RTC_SetTime+0xb8>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 80095d6:	68bb      	ldr	r3, [r7, #8]
 80095d8:	2200      	movs	r2, #0
 80095da:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80095dc:	68bb      	ldr	r3, [r7, #8]
 80095de:	781b      	ldrb	r3, [r3, #0]
 80095e0:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80095e2:	68bb      	ldr	r3, [r7, #8]
 80095e4:	785b      	ldrb	r3, [r3, #1]
 80095e6:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80095e8:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80095ea:	68ba      	ldr	r2, [r7, #8]
 80095ec:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80095ee:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80095f0:	68bb      	ldr	r3, [r7, #8]
 80095f2:	78db      	ldrb	r3, [r3, #3]
 80095f4:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80095f6:	4313      	orrs	r3, r2
 80095f8:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 80095fa:	4a17      	ldr	r2, [pc, #92]	@ (8009658 <HAL_RTC_SetTime+0x134>)
 80095fc:	697b      	ldr	r3, [r7, #20]
 80095fe:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8009602:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8009606:	6013      	str	r3, [r2, #0]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 8009608:	4b13      	ldr	r3, [pc, #76]	@ (8009658 <HAL_RTC_SetTime+0x134>)
 800960a:	699b      	ldr	r3, [r3, #24]
 800960c:	4a12      	ldr	r2, [pc, #72]	@ (8009658 <HAL_RTC_SetTime+0x134>)
 800960e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009612:	6193      	str	r3, [r2, #24]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 8009614:	4b10      	ldr	r3, [pc, #64]	@ (8009658 <HAL_RTC_SetTime+0x134>)
 8009616:	699a      	ldr	r2, [r3, #24]
 8009618:	68bb      	ldr	r3, [r7, #8]
 800961a:	68d9      	ldr	r1, [r3, #12]
 800961c:	68bb      	ldr	r3, [r7, #8]
 800961e:	691b      	ldr	r3, [r3, #16]
 8009620:	430b      	orrs	r3, r1
 8009622:	490d      	ldr	r1, [pc, #52]	@ (8009658 <HAL_RTC_SetTime+0x134>)
 8009624:	4313      	orrs	r3, r2
 8009626:	618b      	str	r3, [r1, #24]
    }

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8009628:	68f8      	ldr	r0, [r7, #12]
 800962a:	f000 f90b 	bl	8009844 <RTC_ExitInitMode>
 800962e:	4603      	mov	r3, r0
 8009630:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009632:	4b09      	ldr	r3, [pc, #36]	@ (8009658 <HAL_RTC_SetTime+0x134>)
 8009634:	22ff      	movs	r2, #255	@ 0xff
 8009636:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8009638:	7cfb      	ldrb	r3, [r7, #19]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d103      	bne.n	8009646 <HAL_RTC_SetTime+0x122>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	2201      	movs	r2, #1
 8009642:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	2200      	movs	r2, #0
 800964a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return status;
 800964e:	7cfb      	ldrb	r3, [r7, #19]
}
 8009650:	4618      	mov	r0, r3
 8009652:	371c      	adds	r7, #28
 8009654:	46bd      	mov	sp, r7
 8009656:	bd90      	pop	{r4, r7, pc}
 8009658:	46007800 	.word	0x46007800

0800965c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800965c:	b590      	push	{r4, r7, lr}
 800965e:	b087      	sub	sp, #28
 8009660:	af00      	add	r7, sp, #0
 8009662:	60f8      	str	r0, [r7, #12]
 8009664:	60b9      	str	r1, [r7, #8]
 8009666:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800966e:	2b01      	cmp	r3, #1
 8009670:	d101      	bne.n	8009676 <HAL_RTC_SetDate+0x1a>
 8009672:	2302      	movs	r3, #2
 8009674:	e071      	b.n	800975a <HAL_RTC_SetDate+0xfe>
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	2201      	movs	r2, #1
 800967a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	2202      	movs	r2, #2
 8009682:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d10e      	bne.n	80096aa <HAL_RTC_SetDate+0x4e>
 800968c:	68bb      	ldr	r3, [r7, #8]
 800968e:	785b      	ldrb	r3, [r3, #1]
 8009690:	f003 0310 	and.w	r3, r3, #16
 8009694:	2b00      	cmp	r3, #0
 8009696:	d008      	beq.n	80096aa <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8009698:	68bb      	ldr	r3, [r7, #8]
 800969a:	785b      	ldrb	r3, [r3, #1]
 800969c:	f023 0310 	bic.w	r3, r3, #16
 80096a0:	b2db      	uxtb	r3, r3
 80096a2:	330a      	adds	r3, #10
 80096a4:	b2da      	uxtb	r2, r3
 80096a6:	68bb      	ldr	r3, [r7, #8]
 80096a8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d11c      	bne.n	80096ea <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80096b0:	68bb      	ldr	r3, [r7, #8]
 80096b2:	78db      	ldrb	r3, [r3, #3]
 80096b4:	4618      	mov	r0, r3
 80096b6:	f000 f903 	bl	80098c0 <RTC_ByteToBcd2>
 80096ba:	4603      	mov	r3, r0
 80096bc:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80096be:	68bb      	ldr	r3, [r7, #8]
 80096c0:	785b      	ldrb	r3, [r3, #1]
 80096c2:	4618      	mov	r0, r3
 80096c4:	f000 f8fc 	bl	80098c0 <RTC_ByteToBcd2>
 80096c8:	4603      	mov	r3, r0
 80096ca:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80096cc:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 80096ce:	68bb      	ldr	r3, [r7, #8]
 80096d0:	789b      	ldrb	r3, [r3, #2]
 80096d2:	4618      	mov	r0, r3
 80096d4:	f000 f8f4 	bl	80098c0 <RTC_ByteToBcd2>
 80096d8:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80096da:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80096de:	68bb      	ldr	r3, [r7, #8]
 80096e0:	781b      	ldrb	r3, [r3, #0]
 80096e2:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80096e4:	4313      	orrs	r3, r2
 80096e6:	617b      	str	r3, [r7, #20]
 80096e8:	e00e      	b.n	8009708 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80096ea:	68bb      	ldr	r3, [r7, #8]
 80096ec:	78db      	ldrb	r3, [r3, #3]
 80096ee:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80096f0:	68bb      	ldr	r3, [r7, #8]
 80096f2:	785b      	ldrb	r3, [r3, #1]
 80096f4:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80096f6:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 80096f8:	68ba      	ldr	r2, [r7, #8]
 80096fa:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80096fc:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80096fe:	68bb      	ldr	r3, [r7, #8]
 8009700:	781b      	ldrb	r3, [r3, #0]
 8009702:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8009704:	4313      	orrs	r3, r2
 8009706:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009708:	4b16      	ldr	r3, [pc, #88]	@ (8009764 <HAL_RTC_SetDate+0x108>)
 800970a:	22ca      	movs	r2, #202	@ 0xca
 800970c:	625a      	str	r2, [r3, #36]	@ 0x24
 800970e:	4b15      	ldr	r3, [pc, #84]	@ (8009764 <HAL_RTC_SetDate+0x108>)
 8009710:	2253      	movs	r2, #83	@ 0x53
 8009712:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8009714:	68f8      	ldr	r0, [r7, #12]
 8009716:	f000 f859 	bl	80097cc <RTC_EnterInitMode>
 800971a:	4603      	mov	r3, r0
 800971c:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800971e:	7cfb      	ldrb	r3, [r7, #19]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d10b      	bne.n	800973c <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 8009724:	4a0f      	ldr	r2, [pc, #60]	@ (8009764 <HAL_RTC_SetDate+0x108>)
 8009726:	697b      	ldr	r3, [r7, #20]
 8009728:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800972c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009730:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8009732:	68f8      	ldr	r0, [r7, #12]
 8009734:	f000 f886 	bl	8009844 <RTC_ExitInitMode>
 8009738:	4603      	mov	r3, r0
 800973a:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800973c:	4b09      	ldr	r3, [pc, #36]	@ (8009764 <HAL_RTC_SetDate+0x108>)
 800973e:	22ff      	movs	r2, #255	@ 0xff
 8009740:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8009742:	7cfb      	ldrb	r3, [r7, #19]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d103      	bne.n	8009750 <HAL_RTC_SetDate+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	2201      	movs	r2, #1
 800974c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	2200      	movs	r2, #0
 8009754:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return status;
 8009758:	7cfb      	ldrb	r3, [r7, #19]
}
 800975a:	4618      	mov	r0, r3
 800975c:	371c      	adds	r7, #28
 800975e:	46bd      	mov	sp, r7
 8009760:	bd90      	pop	{r4, r7, pc}
 8009762:	bf00      	nop
 8009764:	46007800 	.word	0x46007800

08009768 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b084      	sub	sp, #16
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8009770:	4b15      	ldr	r3, [pc, #84]	@ (80097c8 <HAL_RTC_WaitForSynchro+0x60>)
 8009772:	68db      	ldr	r3, [r3, #12]
 8009774:	4a14      	ldr	r2, [pc, #80]	@ (80097c8 <HAL_RTC_WaitForSynchro+0x60>)
 8009776:	f023 0320 	bic.w	r3, r3, #32
 800977a:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800977c:	f7fa fd60 	bl	8004240 <HAL_GetTick>
 8009780:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8009782:	e013      	b.n	80097ac <HAL_RTC_WaitForSynchro+0x44>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009784:	f7fa fd5c 	bl	8004240 <HAL_GetTick>
 8009788:	4602      	mov	r2, r0
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	1ad3      	subs	r3, r2, r3
 800978e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009792:	d90b      	bls.n	80097ac <HAL_RTC_WaitForSynchro+0x44>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8009794:	4b0c      	ldr	r3, [pc, #48]	@ (80097c8 <HAL_RTC_WaitForSynchro+0x60>)
 8009796:	68db      	ldr	r3, [r3, #12]
 8009798:	f003 0320 	and.w	r3, r3, #32
 800979c:	2b00      	cmp	r3, #0
 800979e:	d10c      	bne.n	80097ba <HAL_RTC_WaitForSynchro+0x52>
      {
        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	2203      	movs	r2, #3
 80097a4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        return HAL_TIMEOUT;
 80097a8:	2303      	movs	r3, #3
 80097aa:	e008      	b.n	80097be <HAL_RTC_WaitForSynchro+0x56>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80097ac:	4b06      	ldr	r3, [pc, #24]	@ (80097c8 <HAL_RTC_WaitForSynchro+0x60>)
 80097ae:	68db      	ldr	r3, [r3, #12]
 80097b0:	f003 0320 	and.w	r3, r3, #32
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d0e5      	beq.n	8009784 <HAL_RTC_WaitForSynchro+0x1c>
 80097b8:	e000      	b.n	80097bc <HAL_RTC_WaitForSynchro+0x54>
      }
      else
      {
        break;
 80097ba:	bf00      	nop
      }
    }
  }

  return HAL_OK;
 80097bc:	2300      	movs	r3, #0
}
 80097be:	4618      	mov	r0, r3
 80097c0:	3710      	adds	r7, #16
 80097c2:	46bd      	mov	sp, r7
 80097c4:	bd80      	pop	{r7, pc}
 80097c6:	bf00      	nop
 80097c8:	46007800 	.word	0x46007800

080097cc <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b084      	sub	sp, #16
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80097d4:	2300      	movs	r3, #0
 80097d6:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 80097d8:	4b19      	ldr	r3, [pc, #100]	@ (8009840 <RTC_EnterInitMode+0x74>)
 80097da:	68db      	ldr	r3, [r3, #12]
 80097dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d128      	bne.n	8009836 <RTC_EnterInitMode+0x6a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80097e4:	4b16      	ldr	r3, [pc, #88]	@ (8009840 <RTC_EnterInitMode+0x74>)
 80097e6:	68db      	ldr	r3, [r3, #12]
 80097e8:	4a15      	ldr	r2, [pc, #84]	@ (8009840 <RTC_EnterInitMode+0x74>)
 80097ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097ee:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 80097f0:	f7fa fd26 	bl	8004240 <HAL_GetTick>
 80097f4:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80097f6:	e013      	b.n	8009820 <RTC_EnterInitMode+0x54>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80097f8:	f7fa fd22 	bl	8004240 <HAL_GetTick>
 80097fc:	4602      	mov	r2, r0
 80097fe:	68bb      	ldr	r3, [r7, #8]
 8009800:	1ad3      	subs	r3, r2, r3
 8009802:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009806:	d90b      	bls.n	8009820 <RTC_EnterInitMode+0x54>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8009808:	4b0d      	ldr	r3, [pc, #52]	@ (8009840 <RTC_EnterInitMode+0x74>)
 800980a:	68db      	ldr	r3, [r3, #12]
 800980c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009810:	2b00      	cmp	r3, #0
 8009812:	d10f      	bne.n	8009834 <RTC_EnterInitMode+0x68>
        {
          status = HAL_TIMEOUT;
 8009814:	2303      	movs	r3, #3
 8009816:	73fb      	strb	r3, [r7, #15]

          /* Change RTC state */
          hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	2203      	movs	r2, #3
 800981c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8009820:	4b07      	ldr	r3, [pc, #28]	@ (8009840 <RTC_EnterInitMode+0x74>)
 8009822:	68db      	ldr	r3, [r3, #12]
 8009824:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009828:	2b00      	cmp	r3, #0
 800982a:	d104      	bne.n	8009836 <RTC_EnterInitMode+0x6a>
 800982c:	7bfb      	ldrb	r3, [r7, #15]
 800982e:	2b03      	cmp	r3, #3
 8009830:	d1e2      	bne.n	80097f8 <RTC_EnterInitMode+0x2c>
 8009832:	e000      	b.n	8009836 <RTC_EnterInitMode+0x6a>
        }
        else
        {
          break;
 8009834:	bf00      	nop
        }
      }
    }
  }

  return status;
 8009836:	7bfb      	ldrb	r3, [r7, #15]
}
 8009838:	4618      	mov	r0, r3
 800983a:	3710      	adds	r7, #16
 800983c:	46bd      	mov	sp, r7
 800983e:	bd80      	pop	{r7, pc}
 8009840:	46007800 	.word	0x46007800

08009844 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8009844:	b580      	push	{r7, lr}
 8009846:	b084      	sub	sp, #16
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800984c:	2300      	movs	r3, #0
 800984e:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8009850:	4b1a      	ldr	r3, [pc, #104]	@ (80098bc <RTC_ExitInitMode+0x78>)
 8009852:	68db      	ldr	r3, [r3, #12]
 8009854:	4a19      	ldr	r2, [pc, #100]	@ (80098bc <RTC_ExitInitMode+0x78>)
 8009856:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800985a:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800985c:	4b17      	ldr	r3, [pc, #92]	@ (80098bc <RTC_ExitInitMode+0x78>)
 800985e:	699b      	ldr	r3, [r3, #24]
 8009860:	f003 0320 	and.w	r3, r3, #32
 8009864:	2b00      	cmp	r3, #0
 8009866:	d10c      	bne.n	8009882 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009868:	6878      	ldr	r0, [r7, #4]
 800986a:	f7ff ff7d 	bl	8009768 <HAL_RTC_WaitForSynchro>
 800986e:	4603      	mov	r3, r0
 8009870:	2b00      	cmp	r3, #0
 8009872:	d01e      	beq.n	80098b2 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	2203      	movs	r2, #3
 8009878:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 800987c:	2303      	movs	r3, #3
 800987e:	73fb      	strb	r3, [r7, #15]
 8009880:	e017      	b.n	80098b2 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8009882:	4b0e      	ldr	r3, [pc, #56]	@ (80098bc <RTC_ExitInitMode+0x78>)
 8009884:	699b      	ldr	r3, [r3, #24]
 8009886:	4a0d      	ldr	r2, [pc, #52]	@ (80098bc <RTC_ExitInitMode+0x78>)
 8009888:	f023 0320 	bic.w	r3, r3, #32
 800988c:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800988e:	6878      	ldr	r0, [r7, #4]
 8009890:	f7ff ff6a 	bl	8009768 <HAL_RTC_WaitForSynchro>
 8009894:	4603      	mov	r3, r0
 8009896:	2b00      	cmp	r3, #0
 8009898:	d005      	beq.n	80098a6 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	2203      	movs	r2, #3
 800989e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 80098a2:	2303      	movs	r3, #3
 80098a4:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80098a6:	4b05      	ldr	r3, [pc, #20]	@ (80098bc <RTC_ExitInitMode+0x78>)
 80098a8:	699b      	ldr	r3, [r3, #24]
 80098aa:	4a04      	ldr	r2, [pc, #16]	@ (80098bc <RTC_ExitInitMode+0x78>)
 80098ac:	f043 0320 	orr.w	r3, r3, #32
 80098b0:	6193      	str	r3, [r2, #24]
  }
  return status;
 80098b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80098b4:	4618      	mov	r0, r3
 80098b6:	3710      	adds	r7, #16
 80098b8:	46bd      	mov	sp, r7
 80098ba:	bd80      	pop	{r7, pc}
 80098bc:	46007800 	.word	0x46007800

080098c0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80098c0:	b480      	push	{r7}
 80098c2:	b085      	sub	sp, #20
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	4603      	mov	r3, r0
 80098c8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80098ca:	2300      	movs	r3, #0
 80098cc:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 80098ce:	79fb      	ldrb	r3, [r7, #7]
 80098d0:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 80098d2:	e005      	b.n	80098e0 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	3301      	adds	r3, #1
 80098d8:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 80098da:	7afb      	ldrb	r3, [r7, #11]
 80098dc:	3b0a      	subs	r3, #10
 80098de:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 80098e0:	7afb      	ldrb	r3, [r7, #11]
 80098e2:	2b09      	cmp	r3, #9
 80098e4:	d8f6      	bhi.n	80098d4 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	b2db      	uxtb	r3, r3
 80098ea:	011b      	lsls	r3, r3, #4
 80098ec:	b2da      	uxtb	r2, r3
 80098ee:	7afb      	ldrb	r3, [r7, #11]
 80098f0:	4313      	orrs	r3, r2
 80098f2:	b2db      	uxtb	r3, r3
}
 80098f4:	4618      	mov	r0, r3
 80098f6:	3714      	adds	r7, #20
 80098f8:	46bd      	mov	sp, r7
 80098fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fe:	4770      	bx	lr

08009900 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8009900:	b480      	push	{r7}
 8009902:	b087      	sub	sp, #28
 8009904:	af00      	add	r7, sp, #0
 8009906:	60f8      	str	r0, [r7, #12]
 8009908:	60b9      	str	r1, [r7, #8]
 800990a:	607a      	str	r2, [r7, #4]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(TAMP->BKP0R);
 800990c:	4b07      	ldr	r3, [pc, #28]	@ (800992c <HAL_RTCEx_BKUPWrite+0x2c>)
 800990e:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8009910:	68bb      	ldr	r3, [r7, #8]
 8009912:	009b      	lsls	r3, r3, #2
 8009914:	697a      	ldr	r2, [r7, #20]
 8009916:	4413      	add	r3, r2
 8009918:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800991a:	697b      	ldr	r3, [r7, #20]
 800991c:	687a      	ldr	r2, [r7, #4]
 800991e:	601a      	str	r2, [r3, #0]
}
 8009920:	bf00      	nop
 8009922:	371c      	adds	r7, #28
 8009924:	46bd      	mov	sp, r7
 8009926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992a:	4770      	bx	lr
 800992c:	46007d00 	.word	0x46007d00

08009930 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8009930:	b480      	push	{r7}
 8009932:	b085      	sub	sp, #20
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
 8009938:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(TAMP->BKP0R);
 800993a:	4b07      	ldr	r3, [pc, #28]	@ (8009958 <HAL_RTCEx_BKUPRead+0x28>)
 800993c:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	009b      	lsls	r3, r3, #2
 8009942:	68fa      	ldr	r2, [r7, #12]
 8009944:	4413      	add	r3, r2
 8009946:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	681b      	ldr	r3, [r3, #0]
}
 800994c:	4618      	mov	r0, r3
 800994e:	3714      	adds	r7, #20
 8009950:	46bd      	mov	sp, r7
 8009952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009956:	4770      	bx	lr
 8009958:	46007d00 	.word	0x46007d00

0800995c <HAL_RTCEx_PrivilegeModeSet>:
  * @param  hrtc RTC handle
  * @param  privilegeState  Privilege state
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RTCEx_PrivilegeModeSet(RTC_HandleTypeDef *hrtc, RTC_PrivilegeStateTypeDef *privilegeState)
{
 800995c:	b480      	push	{r7}
 800995e:	b083      	sub	sp, #12
 8009960:	af00      	add	r7, sp, #0
 8009962:	6078      	str	r0, [r7, #4]
 8009964:	6039      	str	r1, [r7, #0]
  assert_param(IS_RTC_PRIVILEGE_BKUP_ZONE(privilegeState->backupRegisterPrivZone));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone2));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone3));

  /* RTC privilege configuration */
  WRITE_REG(RTC->PRIVCFGR, privilegeState->rtcPrivilegeFull | privilegeState->rtcPrivilegeFeatures);
 8009966:	683b      	ldr	r3, [r7, #0]
 8009968:	681a      	ldr	r2, [r3, #0]
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	685b      	ldr	r3, [r3, #4]
 800996e:	4910      	ldr	r1, [pc, #64]	@ (80099b0 <HAL_RTCEx_PrivilegeModeSet+0x54>)
 8009970:	4313      	orrs	r3, r2
 8009972:	61cb      	str	r3, [r1, #28]

  /* TAMP, Monotonic counter and Backup registers privilege configuration
     Warning : privilegeState->backupRegisterPrivZone is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC
         (TrustZone interrupt controller). The bits are not written. */
  WRITE_REG(TAMP->PRIVCFGR, privilegeState->tampPrivilegeFull | privilegeState->backupRegisterPrivZone | \
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	689a      	ldr	r2, [r3, #8]
 8009978:	683b      	ldr	r3, [r7, #0]
 800997a:	68db      	ldr	r3, [r3, #12]
 800997c:	431a      	orrs	r2, r3
 800997e:	683b      	ldr	r3, [r7, #0]
 8009980:	699b      	ldr	r3, [r3, #24]
 8009982:	490c      	ldr	r1, [pc, #48]	@ (80099b4 <HAL_RTCEx_PrivilegeModeSet+0x58>)
 8009984:	4313      	orrs	r3, r2
 8009986:	624b      	str	r3, [r1, #36]	@ 0x24
  /* Backup register start zone
     Warning : This parameter is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC
         (TrustZone interrupt controller). The bits are not written.
     Warning : Backup register start zones are shared with secure configuration */
  MODIFY_REG(TAMP->SECCFGR,
 8009988:	4b0a      	ldr	r3, [pc, #40]	@ (80099b4 <HAL_RTCEx_PrivilegeModeSet+0x58>)
 800998a:	6a1b      	ldr	r3, [r3, #32]
 800998c:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 8009990:	683b      	ldr	r3, [r7, #0]
 8009992:	6919      	ldr	r1, [r3, #16]
 8009994:	683b      	ldr	r3, [r7, #0]
 8009996:	695b      	ldr	r3, [r3, #20]
 8009998:	041b      	lsls	r3, r3, #16
 800999a:	430b      	orrs	r3, r1
 800999c:	4905      	ldr	r1, [pc, #20]	@ (80099b4 <HAL_RTCEx_PrivilegeModeSet+0x58>)
 800999e:	4313      	orrs	r3, r2
 80099a0:	620b      	str	r3, [r1, #32]
             (TAMP_SECCFGR_BKPRWSEC | TAMP_SECCFGR_BKPWSEC),
             ((privilegeState->backupRegisterStartZone2 << TAMP_SECCFGR_BKPRWSEC_Pos) | \
              (privilegeState->backupRegisterStartZone3 << TAMP_SECCFGR_BKPWSEC_Pos)));

  return HAL_OK;
 80099a2:	2300      	movs	r3, #0
}
 80099a4:	4618      	mov	r0, r3
 80099a6:	370c      	adds	r7, #12
 80099a8:	46bd      	mov	sp, r7
 80099aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ae:	4770      	bx	lr
 80099b0:	46007800 	.word	0x46007800
 80099b4:	46007c00 	.word	0x46007c00

080099b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b082      	sub	sp, #8
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d101      	bne.n	80099ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80099c6:	2301      	movs	r3, #1
 80099c8:	e049      	b.n	8009a5e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80099d0:	b2db      	uxtb	r3, r3
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d106      	bne.n	80099e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	2200      	movs	r2, #0
 80099da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80099de:	6878      	ldr	r0, [r7, #4]
 80099e0:	f7fa f9a4 	bl	8003d2c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2202      	movs	r2, #2
 80099e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681a      	ldr	r2, [r3, #0]
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	3304      	adds	r3, #4
 80099f4:	4619      	mov	r1, r3
 80099f6:	4610      	mov	r0, r2
 80099f8:	f000 f94a 	bl	8009c90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	2201      	movs	r2, #1
 8009a00:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2201      	movs	r2, #1
 8009a08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	2201      	movs	r2, #1
 8009a10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2201      	movs	r2, #1
 8009a18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2201      	movs	r2, #1
 8009a20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	2201      	movs	r2, #1
 8009a28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	2201      	movs	r2, #1
 8009a30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	2201      	movs	r2, #1
 8009a38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2201      	movs	r2, #1
 8009a40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2201      	movs	r2, #1
 8009a48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2201      	movs	r2, #1
 8009a50:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2201      	movs	r2, #1
 8009a58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009a5c:	2300      	movs	r3, #0
}
 8009a5e:	4618      	mov	r0, r3
 8009a60:	3708      	adds	r7, #8
 8009a62:	46bd      	mov	sp, r7
 8009a64:	bd80      	pop	{r7, pc}
	...

08009a68 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009a68:	b580      	push	{r7, lr}
 8009a6a:	b086      	sub	sp, #24
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	60f8      	str	r0, [r7, #12]
 8009a70:	60b9      	str	r1, [r7, #8]
 8009a72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009a74:	2300      	movs	r3, #0
 8009a76:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009a7e:	2b01      	cmp	r3, #1
 8009a80:	d101      	bne.n	8009a86 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009a82:	2302      	movs	r3, #2
 8009a84:	e0ff      	b.n	8009c86 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	2201      	movs	r2, #1
 8009a8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	2b14      	cmp	r3, #20
 8009a92:	f200 80f0 	bhi.w	8009c76 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009a96:	a201      	add	r2, pc, #4	@ (adr r2, 8009a9c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a9c:	08009af1 	.word	0x08009af1
 8009aa0:	08009c77 	.word	0x08009c77
 8009aa4:	08009c77 	.word	0x08009c77
 8009aa8:	08009c77 	.word	0x08009c77
 8009aac:	08009b31 	.word	0x08009b31
 8009ab0:	08009c77 	.word	0x08009c77
 8009ab4:	08009c77 	.word	0x08009c77
 8009ab8:	08009c77 	.word	0x08009c77
 8009abc:	08009b73 	.word	0x08009b73
 8009ac0:	08009c77 	.word	0x08009c77
 8009ac4:	08009c77 	.word	0x08009c77
 8009ac8:	08009c77 	.word	0x08009c77
 8009acc:	08009bb3 	.word	0x08009bb3
 8009ad0:	08009c77 	.word	0x08009c77
 8009ad4:	08009c77 	.word	0x08009c77
 8009ad8:	08009c77 	.word	0x08009c77
 8009adc:	08009bf5 	.word	0x08009bf5
 8009ae0:	08009c77 	.word	0x08009c77
 8009ae4:	08009c77 	.word	0x08009c77
 8009ae8:	08009c77 	.word	0x08009c77
 8009aec:	08009c35 	.word	0x08009c35
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	68b9      	ldr	r1, [r7, #8]
 8009af6:	4618      	mov	r0, r3
 8009af8:	f000 f9ca 	bl	8009e90 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	699a      	ldr	r2, [r3, #24]
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	f042 0208 	orr.w	r2, r2, #8
 8009b0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	699a      	ldr	r2, [r3, #24]
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	f022 0204 	bic.w	r2, r2, #4
 8009b1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	6999      	ldr	r1, [r3, #24]
 8009b22:	68bb      	ldr	r3, [r7, #8]
 8009b24:	691a      	ldr	r2, [r3, #16]
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	430a      	orrs	r2, r1
 8009b2c:	619a      	str	r2, [r3, #24]
      break;
 8009b2e:	e0a5      	b.n	8009c7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	68b9      	ldr	r1, [r7, #8]
 8009b36:	4618      	mov	r0, r3
 8009b38:	f000 fa6e 	bl	800a018 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	699a      	ldr	r2, [r3, #24]
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009b4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	699a      	ldr	r2, [r3, #24]
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009b5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	6999      	ldr	r1, [r3, #24]
 8009b62:	68bb      	ldr	r3, [r7, #8]
 8009b64:	691b      	ldr	r3, [r3, #16]
 8009b66:	021a      	lsls	r2, r3, #8
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	430a      	orrs	r2, r1
 8009b6e:	619a      	str	r2, [r3, #24]
      break;
 8009b70:	e084      	b.n	8009c7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	68b9      	ldr	r1, [r7, #8]
 8009b78:	4618      	mov	r0, r3
 8009b7a:	f000 faff 	bl	800a17c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	69da      	ldr	r2, [r3, #28]
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	f042 0208 	orr.w	r2, r2, #8
 8009b8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	69da      	ldr	r2, [r3, #28]
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	f022 0204 	bic.w	r2, r2, #4
 8009b9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	69d9      	ldr	r1, [r3, #28]
 8009ba4:	68bb      	ldr	r3, [r7, #8]
 8009ba6:	691a      	ldr	r2, [r3, #16]
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	430a      	orrs	r2, r1
 8009bae:	61da      	str	r2, [r3, #28]
      break;
 8009bb0:	e064      	b.n	8009c7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	68b9      	ldr	r1, [r7, #8]
 8009bb8:	4618      	mov	r0, r3
 8009bba:	f000 fb8f 	bl	800a2dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	69da      	ldr	r2, [r3, #28]
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009bcc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	69da      	ldr	r2, [r3, #28]
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009bdc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	69d9      	ldr	r1, [r3, #28]
 8009be4:	68bb      	ldr	r3, [r7, #8]
 8009be6:	691b      	ldr	r3, [r3, #16]
 8009be8:	021a      	lsls	r2, r3, #8
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	430a      	orrs	r2, r1
 8009bf0:	61da      	str	r2, [r3, #28]
      break;
 8009bf2:	e043      	b.n	8009c7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	68b9      	ldr	r1, [r7, #8]
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f000 fc20 	bl	800a440 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	f042 0208 	orr.w	r2, r2, #8
 8009c0e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	f022 0204 	bic.w	r2, r2, #4
 8009c1e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8009c26:	68bb      	ldr	r3, [r7, #8]
 8009c28:	691a      	ldr	r2, [r3, #16]
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	430a      	orrs	r2, r1
 8009c30:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8009c32:	e023      	b.n	8009c7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	68b9      	ldr	r1, [r7, #8]
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	f000 fc82 	bl	800a544 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009c4e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009c5e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8009c66:	68bb      	ldr	r3, [r7, #8]
 8009c68:	691b      	ldr	r3, [r3, #16]
 8009c6a:	021a      	lsls	r2, r3, #8
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	430a      	orrs	r2, r1
 8009c72:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8009c74:	e002      	b.n	8009c7c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009c76:	2301      	movs	r3, #1
 8009c78:	75fb      	strb	r3, [r7, #23]
      break;
 8009c7a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	2200      	movs	r2, #0
 8009c80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009c84:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c86:	4618      	mov	r0, r3
 8009c88:	3718      	adds	r7, #24
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	bd80      	pop	{r7, pc}
 8009c8e:	bf00      	nop

08009c90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009c90:	b480      	push	{r7}
 8009c92:	b085      	sub	sp, #20
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	6078      	str	r0, [r7, #4]
 8009c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	4a6b      	ldr	r2, [pc, #428]	@ (8009e50 <TIM_Base_SetConfig+0x1c0>)
 8009ca4:	4293      	cmp	r3, r2
 8009ca6:	d02b      	beq.n	8009d00 <TIM_Base_SetConfig+0x70>
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	4a6a      	ldr	r2, [pc, #424]	@ (8009e54 <TIM_Base_SetConfig+0x1c4>)
 8009cac:	4293      	cmp	r3, r2
 8009cae:	d027      	beq.n	8009d00 <TIM_Base_SetConfig+0x70>
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009cb6:	d023      	beq.n	8009d00 <TIM_Base_SetConfig+0x70>
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009cbe:	d01f      	beq.n	8009d00 <TIM_Base_SetConfig+0x70>
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	4a65      	ldr	r2, [pc, #404]	@ (8009e58 <TIM_Base_SetConfig+0x1c8>)
 8009cc4:	4293      	cmp	r3, r2
 8009cc6:	d01b      	beq.n	8009d00 <TIM_Base_SetConfig+0x70>
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	4a64      	ldr	r2, [pc, #400]	@ (8009e5c <TIM_Base_SetConfig+0x1cc>)
 8009ccc:	4293      	cmp	r3, r2
 8009cce:	d017      	beq.n	8009d00 <TIM_Base_SetConfig+0x70>
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	4a63      	ldr	r2, [pc, #396]	@ (8009e60 <TIM_Base_SetConfig+0x1d0>)
 8009cd4:	4293      	cmp	r3, r2
 8009cd6:	d013      	beq.n	8009d00 <TIM_Base_SetConfig+0x70>
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	4a62      	ldr	r2, [pc, #392]	@ (8009e64 <TIM_Base_SetConfig+0x1d4>)
 8009cdc:	4293      	cmp	r3, r2
 8009cde:	d00f      	beq.n	8009d00 <TIM_Base_SetConfig+0x70>
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	4a61      	ldr	r2, [pc, #388]	@ (8009e68 <TIM_Base_SetConfig+0x1d8>)
 8009ce4:	4293      	cmp	r3, r2
 8009ce6:	d00b      	beq.n	8009d00 <TIM_Base_SetConfig+0x70>
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	4a60      	ldr	r2, [pc, #384]	@ (8009e6c <TIM_Base_SetConfig+0x1dc>)
 8009cec:	4293      	cmp	r3, r2
 8009cee:	d007      	beq.n	8009d00 <TIM_Base_SetConfig+0x70>
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	4a5f      	ldr	r2, [pc, #380]	@ (8009e70 <TIM_Base_SetConfig+0x1e0>)
 8009cf4:	4293      	cmp	r3, r2
 8009cf6:	d003      	beq.n	8009d00 <TIM_Base_SetConfig+0x70>
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	4a5e      	ldr	r2, [pc, #376]	@ (8009e74 <TIM_Base_SetConfig+0x1e4>)
 8009cfc:	4293      	cmp	r3, r2
 8009cfe:	d108      	bne.n	8009d12 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009d08:	683b      	ldr	r3, [r7, #0]
 8009d0a:	685b      	ldr	r3, [r3, #4]
 8009d0c:	68fa      	ldr	r2, [r7, #12]
 8009d0e:	4313      	orrs	r3, r2
 8009d10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	4a4e      	ldr	r2, [pc, #312]	@ (8009e50 <TIM_Base_SetConfig+0x1c0>)
 8009d16:	4293      	cmp	r3, r2
 8009d18:	d043      	beq.n	8009da2 <TIM_Base_SetConfig+0x112>
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	4a4d      	ldr	r2, [pc, #308]	@ (8009e54 <TIM_Base_SetConfig+0x1c4>)
 8009d1e:	4293      	cmp	r3, r2
 8009d20:	d03f      	beq.n	8009da2 <TIM_Base_SetConfig+0x112>
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d28:	d03b      	beq.n	8009da2 <TIM_Base_SetConfig+0x112>
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009d30:	d037      	beq.n	8009da2 <TIM_Base_SetConfig+0x112>
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	4a48      	ldr	r2, [pc, #288]	@ (8009e58 <TIM_Base_SetConfig+0x1c8>)
 8009d36:	4293      	cmp	r3, r2
 8009d38:	d033      	beq.n	8009da2 <TIM_Base_SetConfig+0x112>
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	4a47      	ldr	r2, [pc, #284]	@ (8009e5c <TIM_Base_SetConfig+0x1cc>)
 8009d3e:	4293      	cmp	r3, r2
 8009d40:	d02f      	beq.n	8009da2 <TIM_Base_SetConfig+0x112>
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	4a46      	ldr	r2, [pc, #280]	@ (8009e60 <TIM_Base_SetConfig+0x1d0>)
 8009d46:	4293      	cmp	r3, r2
 8009d48:	d02b      	beq.n	8009da2 <TIM_Base_SetConfig+0x112>
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	4a45      	ldr	r2, [pc, #276]	@ (8009e64 <TIM_Base_SetConfig+0x1d4>)
 8009d4e:	4293      	cmp	r3, r2
 8009d50:	d027      	beq.n	8009da2 <TIM_Base_SetConfig+0x112>
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	4a44      	ldr	r2, [pc, #272]	@ (8009e68 <TIM_Base_SetConfig+0x1d8>)
 8009d56:	4293      	cmp	r3, r2
 8009d58:	d023      	beq.n	8009da2 <TIM_Base_SetConfig+0x112>
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	4a43      	ldr	r2, [pc, #268]	@ (8009e6c <TIM_Base_SetConfig+0x1dc>)
 8009d5e:	4293      	cmp	r3, r2
 8009d60:	d01f      	beq.n	8009da2 <TIM_Base_SetConfig+0x112>
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	4a42      	ldr	r2, [pc, #264]	@ (8009e70 <TIM_Base_SetConfig+0x1e0>)
 8009d66:	4293      	cmp	r3, r2
 8009d68:	d01b      	beq.n	8009da2 <TIM_Base_SetConfig+0x112>
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	4a41      	ldr	r2, [pc, #260]	@ (8009e74 <TIM_Base_SetConfig+0x1e4>)
 8009d6e:	4293      	cmp	r3, r2
 8009d70:	d017      	beq.n	8009da2 <TIM_Base_SetConfig+0x112>
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	4a40      	ldr	r2, [pc, #256]	@ (8009e78 <TIM_Base_SetConfig+0x1e8>)
 8009d76:	4293      	cmp	r3, r2
 8009d78:	d013      	beq.n	8009da2 <TIM_Base_SetConfig+0x112>
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	4a3f      	ldr	r2, [pc, #252]	@ (8009e7c <TIM_Base_SetConfig+0x1ec>)
 8009d7e:	4293      	cmp	r3, r2
 8009d80:	d00f      	beq.n	8009da2 <TIM_Base_SetConfig+0x112>
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	4a3e      	ldr	r2, [pc, #248]	@ (8009e80 <TIM_Base_SetConfig+0x1f0>)
 8009d86:	4293      	cmp	r3, r2
 8009d88:	d00b      	beq.n	8009da2 <TIM_Base_SetConfig+0x112>
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	4a3d      	ldr	r2, [pc, #244]	@ (8009e84 <TIM_Base_SetConfig+0x1f4>)
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	d007      	beq.n	8009da2 <TIM_Base_SetConfig+0x112>
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	4a3c      	ldr	r2, [pc, #240]	@ (8009e88 <TIM_Base_SetConfig+0x1f8>)
 8009d96:	4293      	cmp	r3, r2
 8009d98:	d003      	beq.n	8009da2 <TIM_Base_SetConfig+0x112>
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	4a3b      	ldr	r2, [pc, #236]	@ (8009e8c <TIM_Base_SetConfig+0x1fc>)
 8009d9e:	4293      	cmp	r3, r2
 8009da0:	d108      	bne.n	8009db4 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009da8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009daa:	683b      	ldr	r3, [r7, #0]
 8009dac:	68db      	ldr	r3, [r3, #12]
 8009dae:	68fa      	ldr	r2, [r7, #12]
 8009db0:	4313      	orrs	r3, r2
 8009db2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	695b      	ldr	r3, [r3, #20]
 8009dbe:	4313      	orrs	r3, r2
 8009dc0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	689a      	ldr	r2, [r3, #8]
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009dca:	683b      	ldr	r3, [r7, #0]
 8009dcc:	681a      	ldr	r2, [r3, #0]
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	4a1e      	ldr	r2, [pc, #120]	@ (8009e50 <TIM_Base_SetConfig+0x1c0>)
 8009dd6:	4293      	cmp	r3, r2
 8009dd8:	d023      	beq.n	8009e22 <TIM_Base_SetConfig+0x192>
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	4a1d      	ldr	r2, [pc, #116]	@ (8009e54 <TIM_Base_SetConfig+0x1c4>)
 8009dde:	4293      	cmp	r3, r2
 8009de0:	d01f      	beq.n	8009e22 <TIM_Base_SetConfig+0x192>
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	4a22      	ldr	r2, [pc, #136]	@ (8009e70 <TIM_Base_SetConfig+0x1e0>)
 8009de6:	4293      	cmp	r3, r2
 8009de8:	d01b      	beq.n	8009e22 <TIM_Base_SetConfig+0x192>
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	4a21      	ldr	r2, [pc, #132]	@ (8009e74 <TIM_Base_SetConfig+0x1e4>)
 8009dee:	4293      	cmp	r3, r2
 8009df0:	d017      	beq.n	8009e22 <TIM_Base_SetConfig+0x192>
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	4a20      	ldr	r2, [pc, #128]	@ (8009e78 <TIM_Base_SetConfig+0x1e8>)
 8009df6:	4293      	cmp	r3, r2
 8009df8:	d013      	beq.n	8009e22 <TIM_Base_SetConfig+0x192>
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	4a1f      	ldr	r2, [pc, #124]	@ (8009e7c <TIM_Base_SetConfig+0x1ec>)
 8009dfe:	4293      	cmp	r3, r2
 8009e00:	d00f      	beq.n	8009e22 <TIM_Base_SetConfig+0x192>
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	4a1e      	ldr	r2, [pc, #120]	@ (8009e80 <TIM_Base_SetConfig+0x1f0>)
 8009e06:	4293      	cmp	r3, r2
 8009e08:	d00b      	beq.n	8009e22 <TIM_Base_SetConfig+0x192>
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	4a1d      	ldr	r2, [pc, #116]	@ (8009e84 <TIM_Base_SetConfig+0x1f4>)
 8009e0e:	4293      	cmp	r3, r2
 8009e10:	d007      	beq.n	8009e22 <TIM_Base_SetConfig+0x192>
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	4a1c      	ldr	r2, [pc, #112]	@ (8009e88 <TIM_Base_SetConfig+0x1f8>)
 8009e16:	4293      	cmp	r3, r2
 8009e18:	d003      	beq.n	8009e22 <TIM_Base_SetConfig+0x192>
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	4a1b      	ldr	r2, [pc, #108]	@ (8009e8c <TIM_Base_SetConfig+0x1fc>)
 8009e1e:	4293      	cmp	r3, r2
 8009e20:	d103      	bne.n	8009e2a <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009e22:	683b      	ldr	r3, [r7, #0]
 8009e24:	691a      	ldr	r2, [r3, #16]
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	f043 0204 	orr.w	r2, r3, #4
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	2201      	movs	r2, #1
 8009e3a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	68fa      	ldr	r2, [r7, #12]
 8009e40:	601a      	str	r2, [r3, #0]
}
 8009e42:	bf00      	nop
 8009e44:	3714      	adds	r7, #20
 8009e46:	46bd      	mov	sp, r7
 8009e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4c:	4770      	bx	lr
 8009e4e:	bf00      	nop
 8009e50:	40012c00 	.word	0x40012c00
 8009e54:	50012c00 	.word	0x50012c00
 8009e58:	40000400 	.word	0x40000400
 8009e5c:	50000400 	.word	0x50000400
 8009e60:	40000800 	.word	0x40000800
 8009e64:	50000800 	.word	0x50000800
 8009e68:	40000c00 	.word	0x40000c00
 8009e6c:	50000c00 	.word	0x50000c00
 8009e70:	40013400 	.word	0x40013400
 8009e74:	50013400 	.word	0x50013400
 8009e78:	40014000 	.word	0x40014000
 8009e7c:	50014000 	.word	0x50014000
 8009e80:	40014400 	.word	0x40014400
 8009e84:	50014400 	.word	0x50014400
 8009e88:	40014800 	.word	0x40014800
 8009e8c:	50014800 	.word	0x50014800

08009e90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009e90:	b480      	push	{r7}
 8009e92:	b087      	sub	sp, #28
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	6078      	str	r0, [r7, #4]
 8009e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	6a1b      	ldr	r3, [r3, #32]
 8009e9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	6a1b      	ldr	r3, [r3, #32]
 8009ea4:	f023 0201 	bic.w	r2, r3, #1
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	685b      	ldr	r3, [r3, #4]
 8009eb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	699b      	ldr	r3, [r3, #24]
 8009eb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009ebe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ec2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	f023 0303 	bic.w	r3, r3, #3
 8009eca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009ecc:	683b      	ldr	r3, [r7, #0]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	68fa      	ldr	r2, [r7, #12]
 8009ed2:	4313      	orrs	r3, r2
 8009ed4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009ed6:	697b      	ldr	r3, [r7, #20]
 8009ed8:	f023 0302 	bic.w	r3, r3, #2
 8009edc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	689b      	ldr	r3, [r3, #8]
 8009ee2:	697a      	ldr	r2, [r7, #20]
 8009ee4:	4313      	orrs	r3, r2
 8009ee6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	4a41      	ldr	r2, [pc, #260]	@ (8009ff0 <TIM_OC1_SetConfig+0x160>)
 8009eec:	4293      	cmp	r3, r2
 8009eee:	d023      	beq.n	8009f38 <TIM_OC1_SetConfig+0xa8>
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	4a40      	ldr	r2, [pc, #256]	@ (8009ff4 <TIM_OC1_SetConfig+0x164>)
 8009ef4:	4293      	cmp	r3, r2
 8009ef6:	d01f      	beq.n	8009f38 <TIM_OC1_SetConfig+0xa8>
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	4a3f      	ldr	r2, [pc, #252]	@ (8009ff8 <TIM_OC1_SetConfig+0x168>)
 8009efc:	4293      	cmp	r3, r2
 8009efe:	d01b      	beq.n	8009f38 <TIM_OC1_SetConfig+0xa8>
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	4a3e      	ldr	r2, [pc, #248]	@ (8009ffc <TIM_OC1_SetConfig+0x16c>)
 8009f04:	4293      	cmp	r3, r2
 8009f06:	d017      	beq.n	8009f38 <TIM_OC1_SetConfig+0xa8>
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	4a3d      	ldr	r2, [pc, #244]	@ (800a000 <TIM_OC1_SetConfig+0x170>)
 8009f0c:	4293      	cmp	r3, r2
 8009f0e:	d013      	beq.n	8009f38 <TIM_OC1_SetConfig+0xa8>
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	4a3c      	ldr	r2, [pc, #240]	@ (800a004 <TIM_OC1_SetConfig+0x174>)
 8009f14:	4293      	cmp	r3, r2
 8009f16:	d00f      	beq.n	8009f38 <TIM_OC1_SetConfig+0xa8>
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	4a3b      	ldr	r2, [pc, #236]	@ (800a008 <TIM_OC1_SetConfig+0x178>)
 8009f1c:	4293      	cmp	r3, r2
 8009f1e:	d00b      	beq.n	8009f38 <TIM_OC1_SetConfig+0xa8>
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	4a3a      	ldr	r2, [pc, #232]	@ (800a00c <TIM_OC1_SetConfig+0x17c>)
 8009f24:	4293      	cmp	r3, r2
 8009f26:	d007      	beq.n	8009f38 <TIM_OC1_SetConfig+0xa8>
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	4a39      	ldr	r2, [pc, #228]	@ (800a010 <TIM_OC1_SetConfig+0x180>)
 8009f2c:	4293      	cmp	r3, r2
 8009f2e:	d003      	beq.n	8009f38 <TIM_OC1_SetConfig+0xa8>
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	4a38      	ldr	r2, [pc, #224]	@ (800a014 <TIM_OC1_SetConfig+0x184>)
 8009f34:	4293      	cmp	r3, r2
 8009f36:	d10e      	bne.n	8009f56 <TIM_OC1_SetConfig+0xc6>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	6a1b      	ldr	r3, [r3, #32]
 8009f3c:	f023 0204 	bic.w	r2, r3, #4
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009f44:	697b      	ldr	r3, [r7, #20]
 8009f46:	f023 0308 	bic.w	r3, r3, #8
 8009f4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	68db      	ldr	r3, [r3, #12]
 8009f50:	697a      	ldr	r2, [r7, #20]
 8009f52:	4313      	orrs	r3, r2
 8009f54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	4a25      	ldr	r2, [pc, #148]	@ (8009ff0 <TIM_OC1_SetConfig+0x160>)
 8009f5a:	4293      	cmp	r3, r2
 8009f5c:	d023      	beq.n	8009fa6 <TIM_OC1_SetConfig+0x116>
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	4a24      	ldr	r2, [pc, #144]	@ (8009ff4 <TIM_OC1_SetConfig+0x164>)
 8009f62:	4293      	cmp	r3, r2
 8009f64:	d01f      	beq.n	8009fa6 <TIM_OC1_SetConfig+0x116>
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	4a23      	ldr	r2, [pc, #140]	@ (8009ff8 <TIM_OC1_SetConfig+0x168>)
 8009f6a:	4293      	cmp	r3, r2
 8009f6c:	d01b      	beq.n	8009fa6 <TIM_OC1_SetConfig+0x116>
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	4a22      	ldr	r2, [pc, #136]	@ (8009ffc <TIM_OC1_SetConfig+0x16c>)
 8009f72:	4293      	cmp	r3, r2
 8009f74:	d017      	beq.n	8009fa6 <TIM_OC1_SetConfig+0x116>
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	4a21      	ldr	r2, [pc, #132]	@ (800a000 <TIM_OC1_SetConfig+0x170>)
 8009f7a:	4293      	cmp	r3, r2
 8009f7c:	d013      	beq.n	8009fa6 <TIM_OC1_SetConfig+0x116>
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	4a20      	ldr	r2, [pc, #128]	@ (800a004 <TIM_OC1_SetConfig+0x174>)
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d00f      	beq.n	8009fa6 <TIM_OC1_SetConfig+0x116>
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	4a1f      	ldr	r2, [pc, #124]	@ (800a008 <TIM_OC1_SetConfig+0x178>)
 8009f8a:	4293      	cmp	r3, r2
 8009f8c:	d00b      	beq.n	8009fa6 <TIM_OC1_SetConfig+0x116>
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	4a1e      	ldr	r2, [pc, #120]	@ (800a00c <TIM_OC1_SetConfig+0x17c>)
 8009f92:	4293      	cmp	r3, r2
 8009f94:	d007      	beq.n	8009fa6 <TIM_OC1_SetConfig+0x116>
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	4a1d      	ldr	r2, [pc, #116]	@ (800a010 <TIM_OC1_SetConfig+0x180>)
 8009f9a:	4293      	cmp	r3, r2
 8009f9c:	d003      	beq.n	8009fa6 <TIM_OC1_SetConfig+0x116>
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	4a1c      	ldr	r2, [pc, #112]	@ (800a014 <TIM_OC1_SetConfig+0x184>)
 8009fa2:	4293      	cmp	r3, r2
 8009fa4:	d111      	bne.n	8009fca <TIM_OC1_SetConfig+0x13a>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009fa6:	693b      	ldr	r3, [r7, #16]
 8009fa8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009fac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009fae:	693b      	ldr	r3, [r7, #16]
 8009fb0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009fb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009fb6:	683b      	ldr	r3, [r7, #0]
 8009fb8:	695b      	ldr	r3, [r3, #20]
 8009fba:	693a      	ldr	r2, [r7, #16]
 8009fbc:	4313      	orrs	r3, r2
 8009fbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	699b      	ldr	r3, [r3, #24]
 8009fc4:	693a      	ldr	r2, [r7, #16]
 8009fc6:	4313      	orrs	r3, r2
 8009fc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	693a      	ldr	r2, [r7, #16]
 8009fce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	68fa      	ldr	r2, [r7, #12]
 8009fd4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009fd6:	683b      	ldr	r3, [r7, #0]
 8009fd8:	685a      	ldr	r2, [r3, #4]
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	697a      	ldr	r2, [r7, #20]
 8009fe2:	621a      	str	r2, [r3, #32]
}
 8009fe4:	bf00      	nop
 8009fe6:	371c      	adds	r7, #28
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fee:	4770      	bx	lr
 8009ff0:	40012c00 	.word	0x40012c00
 8009ff4:	50012c00 	.word	0x50012c00
 8009ff8:	40013400 	.word	0x40013400
 8009ffc:	50013400 	.word	0x50013400
 800a000:	40014000 	.word	0x40014000
 800a004:	50014000 	.word	0x50014000
 800a008:	40014400 	.word	0x40014400
 800a00c:	50014400 	.word	0x50014400
 800a010:	40014800 	.word	0x40014800
 800a014:	50014800 	.word	0x50014800

0800a018 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a018:	b480      	push	{r7}
 800a01a:	b087      	sub	sp, #28
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
 800a020:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	6a1b      	ldr	r3, [r3, #32]
 800a026:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	6a1b      	ldr	r3, [r3, #32]
 800a02c:	f023 0210 	bic.w	r2, r3, #16
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	685b      	ldr	r3, [r3, #4]
 800a038:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	699b      	ldr	r3, [r3, #24]
 800a03e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a046:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a04a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a052:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a054:	683b      	ldr	r3, [r7, #0]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	021b      	lsls	r3, r3, #8
 800a05a:	68fa      	ldr	r2, [r7, #12]
 800a05c:	4313      	orrs	r3, r2
 800a05e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a060:	697b      	ldr	r3, [r7, #20]
 800a062:	f023 0320 	bic.w	r3, r3, #32
 800a066:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a068:	683b      	ldr	r3, [r7, #0]
 800a06a:	689b      	ldr	r3, [r3, #8]
 800a06c:	011b      	lsls	r3, r3, #4
 800a06e:	697a      	ldr	r2, [r7, #20]
 800a070:	4313      	orrs	r3, r2
 800a072:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	4a37      	ldr	r2, [pc, #220]	@ (800a154 <TIM_OC2_SetConfig+0x13c>)
 800a078:	4293      	cmp	r3, r2
 800a07a:	d00b      	beq.n	800a094 <TIM_OC2_SetConfig+0x7c>
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	4a36      	ldr	r2, [pc, #216]	@ (800a158 <TIM_OC2_SetConfig+0x140>)
 800a080:	4293      	cmp	r3, r2
 800a082:	d007      	beq.n	800a094 <TIM_OC2_SetConfig+0x7c>
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	4a35      	ldr	r2, [pc, #212]	@ (800a15c <TIM_OC2_SetConfig+0x144>)
 800a088:	4293      	cmp	r3, r2
 800a08a:	d003      	beq.n	800a094 <TIM_OC2_SetConfig+0x7c>
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	4a34      	ldr	r2, [pc, #208]	@ (800a160 <TIM_OC2_SetConfig+0x148>)
 800a090:	4293      	cmp	r3, r2
 800a092:	d10f      	bne.n	800a0b4 <TIM_OC2_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	6a1b      	ldr	r3, [r3, #32]
 800a098:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a0a0:	697b      	ldr	r3, [r7, #20]
 800a0a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a0a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a0a8:	683b      	ldr	r3, [r7, #0]
 800a0aa:	68db      	ldr	r3, [r3, #12]
 800a0ac:	011b      	lsls	r3, r3, #4
 800a0ae:	697a      	ldr	r2, [r7, #20]
 800a0b0:	4313      	orrs	r3, r2
 800a0b2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	4a27      	ldr	r2, [pc, #156]	@ (800a154 <TIM_OC2_SetConfig+0x13c>)
 800a0b8:	4293      	cmp	r3, r2
 800a0ba:	d023      	beq.n	800a104 <TIM_OC2_SetConfig+0xec>
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	4a26      	ldr	r2, [pc, #152]	@ (800a158 <TIM_OC2_SetConfig+0x140>)
 800a0c0:	4293      	cmp	r3, r2
 800a0c2:	d01f      	beq.n	800a104 <TIM_OC2_SetConfig+0xec>
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	4a25      	ldr	r2, [pc, #148]	@ (800a15c <TIM_OC2_SetConfig+0x144>)
 800a0c8:	4293      	cmp	r3, r2
 800a0ca:	d01b      	beq.n	800a104 <TIM_OC2_SetConfig+0xec>
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	4a24      	ldr	r2, [pc, #144]	@ (800a160 <TIM_OC2_SetConfig+0x148>)
 800a0d0:	4293      	cmp	r3, r2
 800a0d2:	d017      	beq.n	800a104 <TIM_OC2_SetConfig+0xec>
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	4a23      	ldr	r2, [pc, #140]	@ (800a164 <TIM_OC2_SetConfig+0x14c>)
 800a0d8:	4293      	cmp	r3, r2
 800a0da:	d013      	beq.n	800a104 <TIM_OC2_SetConfig+0xec>
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	4a22      	ldr	r2, [pc, #136]	@ (800a168 <TIM_OC2_SetConfig+0x150>)
 800a0e0:	4293      	cmp	r3, r2
 800a0e2:	d00f      	beq.n	800a104 <TIM_OC2_SetConfig+0xec>
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	4a21      	ldr	r2, [pc, #132]	@ (800a16c <TIM_OC2_SetConfig+0x154>)
 800a0e8:	4293      	cmp	r3, r2
 800a0ea:	d00b      	beq.n	800a104 <TIM_OC2_SetConfig+0xec>
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	4a20      	ldr	r2, [pc, #128]	@ (800a170 <TIM_OC2_SetConfig+0x158>)
 800a0f0:	4293      	cmp	r3, r2
 800a0f2:	d007      	beq.n	800a104 <TIM_OC2_SetConfig+0xec>
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	4a1f      	ldr	r2, [pc, #124]	@ (800a174 <TIM_OC2_SetConfig+0x15c>)
 800a0f8:	4293      	cmp	r3, r2
 800a0fa:	d003      	beq.n	800a104 <TIM_OC2_SetConfig+0xec>
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	4a1e      	ldr	r2, [pc, #120]	@ (800a178 <TIM_OC2_SetConfig+0x160>)
 800a100:	4293      	cmp	r3, r2
 800a102:	d113      	bne.n	800a12c <TIM_OC2_SetConfig+0x114>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a104:	693b      	ldr	r3, [r7, #16]
 800a106:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a10a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a10c:	693b      	ldr	r3, [r7, #16]
 800a10e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a112:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	695b      	ldr	r3, [r3, #20]
 800a118:	009b      	lsls	r3, r3, #2
 800a11a:	693a      	ldr	r2, [r7, #16]
 800a11c:	4313      	orrs	r3, r2
 800a11e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a120:	683b      	ldr	r3, [r7, #0]
 800a122:	699b      	ldr	r3, [r3, #24]
 800a124:	009b      	lsls	r3, r3, #2
 800a126:	693a      	ldr	r2, [r7, #16]
 800a128:	4313      	orrs	r3, r2
 800a12a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	693a      	ldr	r2, [r7, #16]
 800a130:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	68fa      	ldr	r2, [r7, #12]
 800a136:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a138:	683b      	ldr	r3, [r7, #0]
 800a13a:	685a      	ldr	r2, [r3, #4]
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	697a      	ldr	r2, [r7, #20]
 800a144:	621a      	str	r2, [r3, #32]
}
 800a146:	bf00      	nop
 800a148:	371c      	adds	r7, #28
 800a14a:	46bd      	mov	sp, r7
 800a14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a150:	4770      	bx	lr
 800a152:	bf00      	nop
 800a154:	40012c00 	.word	0x40012c00
 800a158:	50012c00 	.word	0x50012c00
 800a15c:	40013400 	.word	0x40013400
 800a160:	50013400 	.word	0x50013400
 800a164:	40014000 	.word	0x40014000
 800a168:	50014000 	.word	0x50014000
 800a16c:	40014400 	.word	0x40014400
 800a170:	50014400 	.word	0x50014400
 800a174:	40014800 	.word	0x40014800
 800a178:	50014800 	.word	0x50014800

0800a17c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a17c:	b480      	push	{r7}
 800a17e:	b087      	sub	sp, #28
 800a180:	af00      	add	r7, sp, #0
 800a182:	6078      	str	r0, [r7, #4]
 800a184:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	6a1b      	ldr	r3, [r3, #32]
 800a18a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	6a1b      	ldr	r3, [r3, #32]
 800a190:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	685b      	ldr	r3, [r3, #4]
 800a19c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	69db      	ldr	r3, [r3, #28]
 800a1a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a1aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a1ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	f023 0303 	bic.w	r3, r3, #3
 800a1b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a1b8:	683b      	ldr	r3, [r7, #0]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	68fa      	ldr	r2, [r7, #12]
 800a1be:	4313      	orrs	r3, r2
 800a1c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a1c2:	697b      	ldr	r3, [r7, #20]
 800a1c4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a1c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a1ca:	683b      	ldr	r3, [r7, #0]
 800a1cc:	689b      	ldr	r3, [r3, #8]
 800a1ce:	021b      	lsls	r3, r3, #8
 800a1d0:	697a      	ldr	r2, [r7, #20]
 800a1d2:	4313      	orrs	r3, r2
 800a1d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	4a36      	ldr	r2, [pc, #216]	@ (800a2b4 <TIM_OC3_SetConfig+0x138>)
 800a1da:	4293      	cmp	r3, r2
 800a1dc:	d00b      	beq.n	800a1f6 <TIM_OC3_SetConfig+0x7a>
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	4a35      	ldr	r2, [pc, #212]	@ (800a2b8 <TIM_OC3_SetConfig+0x13c>)
 800a1e2:	4293      	cmp	r3, r2
 800a1e4:	d007      	beq.n	800a1f6 <TIM_OC3_SetConfig+0x7a>
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	4a34      	ldr	r2, [pc, #208]	@ (800a2bc <TIM_OC3_SetConfig+0x140>)
 800a1ea:	4293      	cmp	r3, r2
 800a1ec:	d003      	beq.n	800a1f6 <TIM_OC3_SetConfig+0x7a>
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	4a33      	ldr	r2, [pc, #204]	@ (800a2c0 <TIM_OC3_SetConfig+0x144>)
 800a1f2:	4293      	cmp	r3, r2
 800a1f4:	d10f      	bne.n	800a216 <TIM_OC3_SetConfig+0x9a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	6a1b      	ldr	r3, [r3, #32]
 800a1fa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a202:	697b      	ldr	r3, [r7, #20]
 800a204:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a208:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a20a:	683b      	ldr	r3, [r7, #0]
 800a20c:	68db      	ldr	r3, [r3, #12]
 800a20e:	021b      	lsls	r3, r3, #8
 800a210:	697a      	ldr	r2, [r7, #20]
 800a212:	4313      	orrs	r3, r2
 800a214:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	4a26      	ldr	r2, [pc, #152]	@ (800a2b4 <TIM_OC3_SetConfig+0x138>)
 800a21a:	4293      	cmp	r3, r2
 800a21c:	d023      	beq.n	800a266 <TIM_OC3_SetConfig+0xea>
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	4a25      	ldr	r2, [pc, #148]	@ (800a2b8 <TIM_OC3_SetConfig+0x13c>)
 800a222:	4293      	cmp	r3, r2
 800a224:	d01f      	beq.n	800a266 <TIM_OC3_SetConfig+0xea>
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	4a24      	ldr	r2, [pc, #144]	@ (800a2bc <TIM_OC3_SetConfig+0x140>)
 800a22a:	4293      	cmp	r3, r2
 800a22c:	d01b      	beq.n	800a266 <TIM_OC3_SetConfig+0xea>
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	4a23      	ldr	r2, [pc, #140]	@ (800a2c0 <TIM_OC3_SetConfig+0x144>)
 800a232:	4293      	cmp	r3, r2
 800a234:	d017      	beq.n	800a266 <TIM_OC3_SetConfig+0xea>
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	4a22      	ldr	r2, [pc, #136]	@ (800a2c4 <TIM_OC3_SetConfig+0x148>)
 800a23a:	4293      	cmp	r3, r2
 800a23c:	d013      	beq.n	800a266 <TIM_OC3_SetConfig+0xea>
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	4a21      	ldr	r2, [pc, #132]	@ (800a2c8 <TIM_OC3_SetConfig+0x14c>)
 800a242:	4293      	cmp	r3, r2
 800a244:	d00f      	beq.n	800a266 <TIM_OC3_SetConfig+0xea>
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	4a20      	ldr	r2, [pc, #128]	@ (800a2cc <TIM_OC3_SetConfig+0x150>)
 800a24a:	4293      	cmp	r3, r2
 800a24c:	d00b      	beq.n	800a266 <TIM_OC3_SetConfig+0xea>
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	4a1f      	ldr	r2, [pc, #124]	@ (800a2d0 <TIM_OC3_SetConfig+0x154>)
 800a252:	4293      	cmp	r3, r2
 800a254:	d007      	beq.n	800a266 <TIM_OC3_SetConfig+0xea>
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	4a1e      	ldr	r2, [pc, #120]	@ (800a2d4 <TIM_OC3_SetConfig+0x158>)
 800a25a:	4293      	cmp	r3, r2
 800a25c:	d003      	beq.n	800a266 <TIM_OC3_SetConfig+0xea>
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	4a1d      	ldr	r2, [pc, #116]	@ (800a2d8 <TIM_OC3_SetConfig+0x15c>)
 800a262:	4293      	cmp	r3, r2
 800a264:	d113      	bne.n	800a28e <TIM_OC3_SetConfig+0x112>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a266:	693b      	ldr	r3, [r7, #16]
 800a268:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a26c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a26e:	693b      	ldr	r3, [r7, #16]
 800a270:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a274:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a276:	683b      	ldr	r3, [r7, #0]
 800a278:	695b      	ldr	r3, [r3, #20]
 800a27a:	011b      	lsls	r3, r3, #4
 800a27c:	693a      	ldr	r2, [r7, #16]
 800a27e:	4313      	orrs	r3, r2
 800a280:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a282:	683b      	ldr	r3, [r7, #0]
 800a284:	699b      	ldr	r3, [r3, #24]
 800a286:	011b      	lsls	r3, r3, #4
 800a288:	693a      	ldr	r2, [r7, #16]
 800a28a:	4313      	orrs	r3, r2
 800a28c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	693a      	ldr	r2, [r7, #16]
 800a292:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	68fa      	ldr	r2, [r7, #12]
 800a298:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a29a:	683b      	ldr	r3, [r7, #0]
 800a29c:	685a      	ldr	r2, [r3, #4]
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	697a      	ldr	r2, [r7, #20]
 800a2a6:	621a      	str	r2, [r3, #32]
}
 800a2a8:	bf00      	nop
 800a2aa:	371c      	adds	r7, #28
 800a2ac:	46bd      	mov	sp, r7
 800a2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b2:	4770      	bx	lr
 800a2b4:	40012c00 	.word	0x40012c00
 800a2b8:	50012c00 	.word	0x50012c00
 800a2bc:	40013400 	.word	0x40013400
 800a2c0:	50013400 	.word	0x50013400
 800a2c4:	40014000 	.word	0x40014000
 800a2c8:	50014000 	.word	0x50014000
 800a2cc:	40014400 	.word	0x40014400
 800a2d0:	50014400 	.word	0x50014400
 800a2d4:	40014800 	.word	0x40014800
 800a2d8:	50014800 	.word	0x50014800

0800a2dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a2dc:	b480      	push	{r7}
 800a2de:	b087      	sub	sp, #28
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
 800a2e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	6a1b      	ldr	r3, [r3, #32]
 800a2ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	6a1b      	ldr	r3, [r3, #32]
 800a2f0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	685b      	ldr	r3, [r3, #4]
 800a2fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	69db      	ldr	r3, [r3, #28]
 800a302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a30a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a30e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a316:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a318:	683b      	ldr	r3, [r7, #0]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	021b      	lsls	r3, r3, #8
 800a31e:	68fa      	ldr	r2, [r7, #12]
 800a320:	4313      	orrs	r3, r2
 800a322:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a324:	697b      	ldr	r3, [r7, #20]
 800a326:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a32a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a32c:	683b      	ldr	r3, [r7, #0]
 800a32e:	689b      	ldr	r3, [r3, #8]
 800a330:	031b      	lsls	r3, r3, #12
 800a332:	697a      	ldr	r2, [r7, #20]
 800a334:	4313      	orrs	r3, r2
 800a336:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	4a37      	ldr	r2, [pc, #220]	@ (800a418 <TIM_OC4_SetConfig+0x13c>)
 800a33c:	4293      	cmp	r3, r2
 800a33e:	d00b      	beq.n	800a358 <TIM_OC4_SetConfig+0x7c>
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	4a36      	ldr	r2, [pc, #216]	@ (800a41c <TIM_OC4_SetConfig+0x140>)
 800a344:	4293      	cmp	r3, r2
 800a346:	d007      	beq.n	800a358 <TIM_OC4_SetConfig+0x7c>
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	4a35      	ldr	r2, [pc, #212]	@ (800a420 <TIM_OC4_SetConfig+0x144>)
 800a34c:	4293      	cmp	r3, r2
 800a34e:	d003      	beq.n	800a358 <TIM_OC4_SetConfig+0x7c>
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	4a34      	ldr	r2, [pc, #208]	@ (800a424 <TIM_OC4_SetConfig+0x148>)
 800a354:	4293      	cmp	r3, r2
 800a356:	d10f      	bne.n	800a378 <TIM_OC4_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 4N: Reset the CC4NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC4NE;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	6a1b      	ldr	r3, [r3, #32]
 800a35c:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800a364:	697b      	ldr	r3, [r7, #20]
 800a366:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a36a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800a36c:	683b      	ldr	r3, [r7, #0]
 800a36e:	68db      	ldr	r3, [r3, #12]
 800a370:	031b      	lsls	r3, r3, #12
 800a372:	697a      	ldr	r2, [r7, #20]
 800a374:	4313      	orrs	r3, r2
 800a376:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	4a27      	ldr	r2, [pc, #156]	@ (800a418 <TIM_OC4_SetConfig+0x13c>)
 800a37c:	4293      	cmp	r3, r2
 800a37e:	d023      	beq.n	800a3c8 <TIM_OC4_SetConfig+0xec>
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	4a26      	ldr	r2, [pc, #152]	@ (800a41c <TIM_OC4_SetConfig+0x140>)
 800a384:	4293      	cmp	r3, r2
 800a386:	d01f      	beq.n	800a3c8 <TIM_OC4_SetConfig+0xec>
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	4a25      	ldr	r2, [pc, #148]	@ (800a420 <TIM_OC4_SetConfig+0x144>)
 800a38c:	4293      	cmp	r3, r2
 800a38e:	d01b      	beq.n	800a3c8 <TIM_OC4_SetConfig+0xec>
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	4a24      	ldr	r2, [pc, #144]	@ (800a424 <TIM_OC4_SetConfig+0x148>)
 800a394:	4293      	cmp	r3, r2
 800a396:	d017      	beq.n	800a3c8 <TIM_OC4_SetConfig+0xec>
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	4a23      	ldr	r2, [pc, #140]	@ (800a428 <TIM_OC4_SetConfig+0x14c>)
 800a39c:	4293      	cmp	r3, r2
 800a39e:	d013      	beq.n	800a3c8 <TIM_OC4_SetConfig+0xec>
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	4a22      	ldr	r2, [pc, #136]	@ (800a42c <TIM_OC4_SetConfig+0x150>)
 800a3a4:	4293      	cmp	r3, r2
 800a3a6:	d00f      	beq.n	800a3c8 <TIM_OC4_SetConfig+0xec>
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	4a21      	ldr	r2, [pc, #132]	@ (800a430 <TIM_OC4_SetConfig+0x154>)
 800a3ac:	4293      	cmp	r3, r2
 800a3ae:	d00b      	beq.n	800a3c8 <TIM_OC4_SetConfig+0xec>
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	4a20      	ldr	r2, [pc, #128]	@ (800a434 <TIM_OC4_SetConfig+0x158>)
 800a3b4:	4293      	cmp	r3, r2
 800a3b6:	d007      	beq.n	800a3c8 <TIM_OC4_SetConfig+0xec>
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	4a1f      	ldr	r2, [pc, #124]	@ (800a438 <TIM_OC4_SetConfig+0x15c>)
 800a3bc:	4293      	cmp	r3, r2
 800a3be:	d003      	beq.n	800a3c8 <TIM_OC4_SetConfig+0xec>
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	4a1e      	ldr	r2, [pc, #120]	@ (800a43c <TIM_OC4_SetConfig+0x160>)
 800a3c4:	4293      	cmp	r3, r2
 800a3c6:	d113      	bne.n	800a3f0 <TIM_OC4_SetConfig+0x114>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a3c8:	693b      	ldr	r3, [r7, #16]
 800a3ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a3ce:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800a3d0:	693b      	ldr	r3, [r7, #16]
 800a3d2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a3d6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a3d8:	683b      	ldr	r3, [r7, #0]
 800a3da:	695b      	ldr	r3, [r3, #20]
 800a3dc:	019b      	lsls	r3, r3, #6
 800a3de:	693a      	ldr	r2, [r7, #16]
 800a3e0:	4313      	orrs	r3, r2
 800a3e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800a3e4:	683b      	ldr	r3, [r7, #0]
 800a3e6:	699b      	ldr	r3, [r3, #24]
 800a3e8:	019b      	lsls	r3, r3, #6
 800a3ea:	693a      	ldr	r2, [r7, #16]
 800a3ec:	4313      	orrs	r3, r2
 800a3ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	693a      	ldr	r2, [r7, #16]
 800a3f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	68fa      	ldr	r2, [r7, #12]
 800a3fa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a3fc:	683b      	ldr	r3, [r7, #0]
 800a3fe:	685a      	ldr	r2, [r3, #4]
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	697a      	ldr	r2, [r7, #20]
 800a408:	621a      	str	r2, [r3, #32]
}
 800a40a:	bf00      	nop
 800a40c:	371c      	adds	r7, #28
 800a40e:	46bd      	mov	sp, r7
 800a410:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a414:	4770      	bx	lr
 800a416:	bf00      	nop
 800a418:	40012c00 	.word	0x40012c00
 800a41c:	50012c00 	.word	0x50012c00
 800a420:	40013400 	.word	0x40013400
 800a424:	50013400 	.word	0x50013400
 800a428:	40014000 	.word	0x40014000
 800a42c:	50014000 	.word	0x50014000
 800a430:	40014400 	.word	0x40014400
 800a434:	50014400 	.word	0x50014400
 800a438:	40014800 	.word	0x40014800
 800a43c:	50014800 	.word	0x50014800

0800a440 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a440:	b480      	push	{r7}
 800a442:	b087      	sub	sp, #28
 800a444:	af00      	add	r7, sp, #0
 800a446:	6078      	str	r0, [r7, #4]
 800a448:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	6a1b      	ldr	r3, [r3, #32]
 800a44e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6a1b      	ldr	r3, [r3, #32]
 800a454:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	685b      	ldr	r3, [r3, #4]
 800a460:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a466:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a46e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a472:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	68fa      	ldr	r2, [r7, #12]
 800a47a:	4313      	orrs	r3, r2
 800a47c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a47e:	693b      	ldr	r3, [r7, #16]
 800a480:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a484:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a486:	683b      	ldr	r3, [r7, #0]
 800a488:	689b      	ldr	r3, [r3, #8]
 800a48a:	041b      	lsls	r3, r3, #16
 800a48c:	693a      	ldr	r2, [r7, #16]
 800a48e:	4313      	orrs	r3, r2
 800a490:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	4a21      	ldr	r2, [pc, #132]	@ (800a51c <TIM_OC5_SetConfig+0xdc>)
 800a496:	4293      	cmp	r3, r2
 800a498:	d023      	beq.n	800a4e2 <TIM_OC5_SetConfig+0xa2>
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	4a20      	ldr	r2, [pc, #128]	@ (800a520 <TIM_OC5_SetConfig+0xe0>)
 800a49e:	4293      	cmp	r3, r2
 800a4a0:	d01f      	beq.n	800a4e2 <TIM_OC5_SetConfig+0xa2>
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	4a1f      	ldr	r2, [pc, #124]	@ (800a524 <TIM_OC5_SetConfig+0xe4>)
 800a4a6:	4293      	cmp	r3, r2
 800a4a8:	d01b      	beq.n	800a4e2 <TIM_OC5_SetConfig+0xa2>
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	4a1e      	ldr	r2, [pc, #120]	@ (800a528 <TIM_OC5_SetConfig+0xe8>)
 800a4ae:	4293      	cmp	r3, r2
 800a4b0:	d017      	beq.n	800a4e2 <TIM_OC5_SetConfig+0xa2>
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	4a1d      	ldr	r2, [pc, #116]	@ (800a52c <TIM_OC5_SetConfig+0xec>)
 800a4b6:	4293      	cmp	r3, r2
 800a4b8:	d013      	beq.n	800a4e2 <TIM_OC5_SetConfig+0xa2>
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	4a1c      	ldr	r2, [pc, #112]	@ (800a530 <TIM_OC5_SetConfig+0xf0>)
 800a4be:	4293      	cmp	r3, r2
 800a4c0:	d00f      	beq.n	800a4e2 <TIM_OC5_SetConfig+0xa2>
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	4a1b      	ldr	r2, [pc, #108]	@ (800a534 <TIM_OC5_SetConfig+0xf4>)
 800a4c6:	4293      	cmp	r3, r2
 800a4c8:	d00b      	beq.n	800a4e2 <TIM_OC5_SetConfig+0xa2>
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	4a1a      	ldr	r2, [pc, #104]	@ (800a538 <TIM_OC5_SetConfig+0xf8>)
 800a4ce:	4293      	cmp	r3, r2
 800a4d0:	d007      	beq.n	800a4e2 <TIM_OC5_SetConfig+0xa2>
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	4a19      	ldr	r2, [pc, #100]	@ (800a53c <TIM_OC5_SetConfig+0xfc>)
 800a4d6:	4293      	cmp	r3, r2
 800a4d8:	d003      	beq.n	800a4e2 <TIM_OC5_SetConfig+0xa2>
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	4a18      	ldr	r2, [pc, #96]	@ (800a540 <TIM_OC5_SetConfig+0x100>)
 800a4de:	4293      	cmp	r3, r2
 800a4e0:	d109      	bne.n	800a4f6 <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a4e2:	697b      	ldr	r3, [r7, #20]
 800a4e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a4e8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a4ea:	683b      	ldr	r3, [r7, #0]
 800a4ec:	695b      	ldr	r3, [r3, #20]
 800a4ee:	021b      	lsls	r3, r3, #8
 800a4f0:	697a      	ldr	r2, [r7, #20]
 800a4f2:	4313      	orrs	r3, r2
 800a4f4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	697a      	ldr	r2, [r7, #20]
 800a4fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	68fa      	ldr	r2, [r7, #12]
 800a500:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a502:	683b      	ldr	r3, [r7, #0]
 800a504:	685a      	ldr	r2, [r3, #4]
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	693a      	ldr	r2, [r7, #16]
 800a50e:	621a      	str	r2, [r3, #32]
}
 800a510:	bf00      	nop
 800a512:	371c      	adds	r7, #28
 800a514:	46bd      	mov	sp, r7
 800a516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51a:	4770      	bx	lr
 800a51c:	40012c00 	.word	0x40012c00
 800a520:	50012c00 	.word	0x50012c00
 800a524:	40013400 	.word	0x40013400
 800a528:	50013400 	.word	0x50013400
 800a52c:	40014000 	.word	0x40014000
 800a530:	50014000 	.word	0x50014000
 800a534:	40014400 	.word	0x40014400
 800a538:	50014400 	.word	0x50014400
 800a53c:	40014800 	.word	0x40014800
 800a540:	50014800 	.word	0x50014800

0800a544 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a544:	b480      	push	{r7}
 800a546:	b087      	sub	sp, #28
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
 800a54c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	6a1b      	ldr	r3, [r3, #32]
 800a552:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	6a1b      	ldr	r3, [r3, #32]
 800a558:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	685b      	ldr	r3, [r3, #4]
 800a564:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a56a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a572:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a576:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a578:	683b      	ldr	r3, [r7, #0]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	021b      	lsls	r3, r3, #8
 800a57e:	68fa      	ldr	r2, [r7, #12]
 800a580:	4313      	orrs	r3, r2
 800a582:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a584:	693b      	ldr	r3, [r7, #16]
 800a586:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a58a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a58c:	683b      	ldr	r3, [r7, #0]
 800a58e:	689b      	ldr	r3, [r3, #8]
 800a590:	051b      	lsls	r3, r3, #20
 800a592:	693a      	ldr	r2, [r7, #16]
 800a594:	4313      	orrs	r3, r2
 800a596:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	4a22      	ldr	r2, [pc, #136]	@ (800a624 <TIM_OC6_SetConfig+0xe0>)
 800a59c:	4293      	cmp	r3, r2
 800a59e:	d023      	beq.n	800a5e8 <TIM_OC6_SetConfig+0xa4>
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	4a21      	ldr	r2, [pc, #132]	@ (800a628 <TIM_OC6_SetConfig+0xe4>)
 800a5a4:	4293      	cmp	r3, r2
 800a5a6:	d01f      	beq.n	800a5e8 <TIM_OC6_SetConfig+0xa4>
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	4a20      	ldr	r2, [pc, #128]	@ (800a62c <TIM_OC6_SetConfig+0xe8>)
 800a5ac:	4293      	cmp	r3, r2
 800a5ae:	d01b      	beq.n	800a5e8 <TIM_OC6_SetConfig+0xa4>
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	4a1f      	ldr	r2, [pc, #124]	@ (800a630 <TIM_OC6_SetConfig+0xec>)
 800a5b4:	4293      	cmp	r3, r2
 800a5b6:	d017      	beq.n	800a5e8 <TIM_OC6_SetConfig+0xa4>
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	4a1e      	ldr	r2, [pc, #120]	@ (800a634 <TIM_OC6_SetConfig+0xf0>)
 800a5bc:	4293      	cmp	r3, r2
 800a5be:	d013      	beq.n	800a5e8 <TIM_OC6_SetConfig+0xa4>
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	4a1d      	ldr	r2, [pc, #116]	@ (800a638 <TIM_OC6_SetConfig+0xf4>)
 800a5c4:	4293      	cmp	r3, r2
 800a5c6:	d00f      	beq.n	800a5e8 <TIM_OC6_SetConfig+0xa4>
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	4a1c      	ldr	r2, [pc, #112]	@ (800a63c <TIM_OC6_SetConfig+0xf8>)
 800a5cc:	4293      	cmp	r3, r2
 800a5ce:	d00b      	beq.n	800a5e8 <TIM_OC6_SetConfig+0xa4>
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	4a1b      	ldr	r2, [pc, #108]	@ (800a640 <TIM_OC6_SetConfig+0xfc>)
 800a5d4:	4293      	cmp	r3, r2
 800a5d6:	d007      	beq.n	800a5e8 <TIM_OC6_SetConfig+0xa4>
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	4a1a      	ldr	r2, [pc, #104]	@ (800a644 <TIM_OC6_SetConfig+0x100>)
 800a5dc:	4293      	cmp	r3, r2
 800a5de:	d003      	beq.n	800a5e8 <TIM_OC6_SetConfig+0xa4>
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	4a19      	ldr	r2, [pc, #100]	@ (800a648 <TIM_OC6_SetConfig+0x104>)
 800a5e4:	4293      	cmp	r3, r2
 800a5e6:	d109      	bne.n	800a5fc <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a5e8:	697b      	ldr	r3, [r7, #20]
 800a5ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a5ee:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a5f0:	683b      	ldr	r3, [r7, #0]
 800a5f2:	695b      	ldr	r3, [r3, #20]
 800a5f4:	029b      	lsls	r3, r3, #10
 800a5f6:	697a      	ldr	r2, [r7, #20]
 800a5f8:	4313      	orrs	r3, r2
 800a5fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	697a      	ldr	r2, [r7, #20]
 800a600:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	68fa      	ldr	r2, [r7, #12]
 800a606:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a608:	683b      	ldr	r3, [r7, #0]
 800a60a:	685a      	ldr	r2, [r3, #4]
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	693a      	ldr	r2, [r7, #16]
 800a614:	621a      	str	r2, [r3, #32]
}
 800a616:	bf00      	nop
 800a618:	371c      	adds	r7, #28
 800a61a:	46bd      	mov	sp, r7
 800a61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a620:	4770      	bx	lr
 800a622:	bf00      	nop
 800a624:	40012c00 	.word	0x40012c00
 800a628:	50012c00 	.word	0x50012c00
 800a62c:	40013400 	.word	0x40013400
 800a630:	50013400 	.word	0x50013400
 800a634:	40014000 	.word	0x40014000
 800a638:	50014000 	.word	0x50014000
 800a63c:	40014400 	.word	0x40014400
 800a640:	50014400 	.word	0x50014400
 800a644:	40014800 	.word	0x40014800
 800a648:	50014800 	.word	0x50014800

0800a64c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a64c:	b480      	push	{r7}
 800a64e:	b085      	sub	sp, #20
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
 800a654:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a65c:	2b01      	cmp	r3, #1
 800a65e:	d101      	bne.n	800a664 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a660:	2302      	movs	r3, #2
 800a662:	e097      	b.n	800a794 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	2201      	movs	r2, #1
 800a668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	2202      	movs	r2, #2
 800a670:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	685b      	ldr	r3, [r3, #4]
 800a67a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	689b      	ldr	r3, [r3, #8]
 800a682:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	4a45      	ldr	r2, [pc, #276]	@ (800a7a0 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800a68a:	4293      	cmp	r3, r2
 800a68c:	d00e      	beq.n	800a6ac <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	4a44      	ldr	r2, [pc, #272]	@ (800a7a4 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800a694:	4293      	cmp	r3, r2
 800a696:	d009      	beq.n	800a6ac <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	4a42      	ldr	r2, [pc, #264]	@ (800a7a8 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800a69e:	4293      	cmp	r3, r2
 800a6a0:	d004      	beq.n	800a6ac <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	4a41      	ldr	r2, [pc, #260]	@ (800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800a6a8:	4293      	cmp	r3, r2
 800a6aa:	d108      	bne.n	800a6be <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a6b2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a6b4:	683b      	ldr	r3, [r7, #0]
 800a6b6:	685b      	ldr	r3, [r3, #4]
 800a6b8:	68fa      	ldr	r2, [r7, #12]
 800a6ba:	4313      	orrs	r3, r2
 800a6bc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800a6c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a6c8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a6ca:	683b      	ldr	r3, [r7, #0]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	68fa      	ldr	r2, [r7, #12]
 800a6d0:	4313      	orrs	r3, r2
 800a6d2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	68fa      	ldr	r2, [r7, #12]
 800a6da:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	4a2f      	ldr	r2, [pc, #188]	@ (800a7a0 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800a6e2:	4293      	cmp	r3, r2
 800a6e4:	d040      	beq.n	800a768 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	4a2e      	ldr	r2, [pc, #184]	@ (800a7a4 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800a6ec:	4293      	cmp	r3, r2
 800a6ee:	d03b      	beq.n	800a768 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a6f8:	d036      	beq.n	800a768 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a702:	d031      	beq.n	800a768 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	4a29      	ldr	r2, [pc, #164]	@ (800a7b0 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 800a70a:	4293      	cmp	r3, r2
 800a70c:	d02c      	beq.n	800a768 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	4a28      	ldr	r2, [pc, #160]	@ (800a7b4 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800a714:	4293      	cmp	r3, r2
 800a716:	d027      	beq.n	800a768 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	4a26      	ldr	r2, [pc, #152]	@ (800a7b8 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800a71e:	4293      	cmp	r3, r2
 800a720:	d022      	beq.n	800a768 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	4a25      	ldr	r2, [pc, #148]	@ (800a7bc <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800a728:	4293      	cmp	r3, r2
 800a72a:	d01d      	beq.n	800a768 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	4a23      	ldr	r2, [pc, #140]	@ (800a7c0 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800a732:	4293      	cmp	r3, r2
 800a734:	d018      	beq.n	800a768 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	4a22      	ldr	r2, [pc, #136]	@ (800a7c4 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800a73c:	4293      	cmp	r3, r2
 800a73e:	d013      	beq.n	800a768 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	4a18      	ldr	r2, [pc, #96]	@ (800a7a8 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800a746:	4293      	cmp	r3, r2
 800a748:	d00e      	beq.n	800a768 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	4a17      	ldr	r2, [pc, #92]	@ (800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800a750:	4293      	cmp	r3, r2
 800a752:	d009      	beq.n	800a768 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	4a1b      	ldr	r2, [pc, #108]	@ (800a7c8 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800a75a:	4293      	cmp	r3, r2
 800a75c:	d004      	beq.n	800a768 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	4a1a      	ldr	r2, [pc, #104]	@ (800a7cc <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800a764:	4293      	cmp	r3, r2
 800a766:	d10c      	bne.n	800a782 <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a768:	68bb      	ldr	r3, [r7, #8]
 800a76a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a76e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a770:	683b      	ldr	r3, [r7, #0]
 800a772:	689b      	ldr	r3, [r3, #8]
 800a774:	68ba      	ldr	r2, [r7, #8]
 800a776:	4313      	orrs	r3, r2
 800a778:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	68ba      	ldr	r2, [r7, #8]
 800a780:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	2201      	movs	r2, #1
 800a786:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	2200      	movs	r2, #0
 800a78e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a792:	2300      	movs	r3, #0
}
 800a794:	4618      	mov	r0, r3
 800a796:	3714      	adds	r7, #20
 800a798:	46bd      	mov	sp, r7
 800a79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79e:	4770      	bx	lr
 800a7a0:	40012c00 	.word	0x40012c00
 800a7a4:	50012c00 	.word	0x50012c00
 800a7a8:	40013400 	.word	0x40013400
 800a7ac:	50013400 	.word	0x50013400
 800a7b0:	40000400 	.word	0x40000400
 800a7b4:	50000400 	.word	0x50000400
 800a7b8:	40000800 	.word	0x40000800
 800a7bc:	50000800 	.word	0x50000800
 800a7c0:	40000c00 	.word	0x40000c00
 800a7c4:	50000c00 	.word	0x50000c00
 800a7c8:	40014000 	.word	0x40014000
 800a7cc:	50014000 	.word	0x50014000

0800a7d0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a7d0:	b084      	sub	sp, #16
 800a7d2:	b580      	push	{r7, lr}
 800a7d4:	b084      	sub	sp, #16
 800a7d6:	af00      	add	r7, sp, #0
 800a7d8:	6078      	str	r0, [r7, #4]
 800a7da:	f107 001c 	add.w	r0, r7, #28
 800a7de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
  if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800a7e2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800a7e6:	2b03      	cmp	r3, #3
 800a7e8:	d105      	bne.n	800a7f6 <USB_CoreInit+0x26>
  {
    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS);
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	68db      	ldr	r3, [r3, #12]
 800a7ee:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	60da      	str	r2, [r3, #12]
  }

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800a7f6:	6878      	ldr	r0, [r7, #4]
 800a7f8:	f001 fb30 	bl	800be5c <USB_CoreReset>
 800a7fc:	4603      	mov	r3, r0
 800a7fe:	73fb      	strb	r3, [r7, #15]

  if (cfg.dma_enable == 1U)
 800a800:	7fbb      	ldrb	r3, [r7, #30]
 800a802:	2b01      	cmp	r3, #1
 800a804:	d111      	bne.n	800a82a <USB_CoreInit+0x5a>
  {
    USBx->GAHBCFG &= ~(USB_OTG_GAHBCFG_HBSTLEN);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	689b      	ldr	r3, [r3, #8]
 800a80a:	f023 021e 	bic.w	r2, r3, #30
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_INCR4;
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	689b      	ldr	r3, [r3, #8]
 800a816:	f043 0206 	orr.w	r2, r3, #6
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	689b      	ldr	r3, [r3, #8]
 800a822:	f043 0220 	orr.w	r2, r3, #32
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	609a      	str	r2, [r3, #8]
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
  }
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  return ret;
 800a82a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a82c:	4618      	mov	r0, r3
 800a82e:	3710      	adds	r7, #16
 800a830:	46bd      	mov	sp, r7
 800a832:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a836:	b004      	add	sp, #16
 800a838:	4770      	bx	lr
	...

0800a83c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a83c:	b480      	push	{r7}
 800a83e:	b087      	sub	sp, #28
 800a840:	af00      	add	r7, sp, #0
 800a842:	60f8      	str	r0, [r7, #12]
 800a844:	60b9      	str	r1, [r7, #8]
 800a846:	4613      	mov	r3, r2
 800a848:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800a84a:	79fb      	ldrb	r3, [r7, #7]
 800a84c:	2b02      	cmp	r3, #2
 800a84e:	d165      	bne.n	800a91c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a850:	68bb      	ldr	r3, [r7, #8]
 800a852:	4a41      	ldr	r2, [pc, #260]	@ (800a958 <USB_SetTurnaroundTime+0x11c>)
 800a854:	4293      	cmp	r3, r2
 800a856:	d906      	bls.n	800a866 <USB_SetTurnaroundTime+0x2a>
 800a858:	68bb      	ldr	r3, [r7, #8]
 800a85a:	4a40      	ldr	r2, [pc, #256]	@ (800a95c <USB_SetTurnaroundTime+0x120>)
 800a85c:	4293      	cmp	r3, r2
 800a85e:	d202      	bcs.n	800a866 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a860:	230f      	movs	r3, #15
 800a862:	617b      	str	r3, [r7, #20]
 800a864:	e062      	b.n	800a92c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a866:	68bb      	ldr	r3, [r7, #8]
 800a868:	4a3c      	ldr	r2, [pc, #240]	@ (800a95c <USB_SetTurnaroundTime+0x120>)
 800a86a:	4293      	cmp	r3, r2
 800a86c:	d306      	bcc.n	800a87c <USB_SetTurnaroundTime+0x40>
 800a86e:	68bb      	ldr	r3, [r7, #8]
 800a870:	4a3b      	ldr	r2, [pc, #236]	@ (800a960 <USB_SetTurnaroundTime+0x124>)
 800a872:	4293      	cmp	r3, r2
 800a874:	d202      	bcs.n	800a87c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a876:	230e      	movs	r3, #14
 800a878:	617b      	str	r3, [r7, #20]
 800a87a:	e057      	b.n	800a92c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a87c:	68bb      	ldr	r3, [r7, #8]
 800a87e:	4a38      	ldr	r2, [pc, #224]	@ (800a960 <USB_SetTurnaroundTime+0x124>)
 800a880:	4293      	cmp	r3, r2
 800a882:	d306      	bcc.n	800a892 <USB_SetTurnaroundTime+0x56>
 800a884:	68bb      	ldr	r3, [r7, #8]
 800a886:	4a37      	ldr	r2, [pc, #220]	@ (800a964 <USB_SetTurnaroundTime+0x128>)
 800a888:	4293      	cmp	r3, r2
 800a88a:	d202      	bcs.n	800a892 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a88c:	230d      	movs	r3, #13
 800a88e:	617b      	str	r3, [r7, #20]
 800a890:	e04c      	b.n	800a92c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a892:	68bb      	ldr	r3, [r7, #8]
 800a894:	4a33      	ldr	r2, [pc, #204]	@ (800a964 <USB_SetTurnaroundTime+0x128>)
 800a896:	4293      	cmp	r3, r2
 800a898:	d306      	bcc.n	800a8a8 <USB_SetTurnaroundTime+0x6c>
 800a89a:	68bb      	ldr	r3, [r7, #8]
 800a89c:	4a32      	ldr	r2, [pc, #200]	@ (800a968 <USB_SetTurnaroundTime+0x12c>)
 800a89e:	4293      	cmp	r3, r2
 800a8a0:	d802      	bhi.n	800a8a8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a8a2:	230c      	movs	r3, #12
 800a8a4:	617b      	str	r3, [r7, #20]
 800a8a6:	e041      	b.n	800a92c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a8a8:	68bb      	ldr	r3, [r7, #8]
 800a8aa:	4a2f      	ldr	r2, [pc, #188]	@ (800a968 <USB_SetTurnaroundTime+0x12c>)
 800a8ac:	4293      	cmp	r3, r2
 800a8ae:	d906      	bls.n	800a8be <USB_SetTurnaroundTime+0x82>
 800a8b0:	68bb      	ldr	r3, [r7, #8]
 800a8b2:	4a2e      	ldr	r2, [pc, #184]	@ (800a96c <USB_SetTurnaroundTime+0x130>)
 800a8b4:	4293      	cmp	r3, r2
 800a8b6:	d802      	bhi.n	800a8be <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800a8b8:	230b      	movs	r3, #11
 800a8ba:	617b      	str	r3, [r7, #20]
 800a8bc:	e036      	b.n	800a92c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a8be:	68bb      	ldr	r3, [r7, #8]
 800a8c0:	4a2a      	ldr	r2, [pc, #168]	@ (800a96c <USB_SetTurnaroundTime+0x130>)
 800a8c2:	4293      	cmp	r3, r2
 800a8c4:	d906      	bls.n	800a8d4 <USB_SetTurnaroundTime+0x98>
 800a8c6:	68bb      	ldr	r3, [r7, #8]
 800a8c8:	4a29      	ldr	r2, [pc, #164]	@ (800a970 <USB_SetTurnaroundTime+0x134>)
 800a8ca:	4293      	cmp	r3, r2
 800a8cc:	d802      	bhi.n	800a8d4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800a8ce:	230a      	movs	r3, #10
 800a8d0:	617b      	str	r3, [r7, #20]
 800a8d2:	e02b      	b.n	800a92c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a8d4:	68bb      	ldr	r3, [r7, #8]
 800a8d6:	4a26      	ldr	r2, [pc, #152]	@ (800a970 <USB_SetTurnaroundTime+0x134>)
 800a8d8:	4293      	cmp	r3, r2
 800a8da:	d906      	bls.n	800a8ea <USB_SetTurnaroundTime+0xae>
 800a8dc:	68bb      	ldr	r3, [r7, #8]
 800a8de:	4a25      	ldr	r2, [pc, #148]	@ (800a974 <USB_SetTurnaroundTime+0x138>)
 800a8e0:	4293      	cmp	r3, r2
 800a8e2:	d202      	bcs.n	800a8ea <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800a8e4:	2309      	movs	r3, #9
 800a8e6:	617b      	str	r3, [r7, #20]
 800a8e8:	e020      	b.n	800a92c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a8ea:	68bb      	ldr	r3, [r7, #8]
 800a8ec:	4a21      	ldr	r2, [pc, #132]	@ (800a974 <USB_SetTurnaroundTime+0x138>)
 800a8ee:	4293      	cmp	r3, r2
 800a8f0:	d306      	bcc.n	800a900 <USB_SetTurnaroundTime+0xc4>
 800a8f2:	68bb      	ldr	r3, [r7, #8]
 800a8f4:	4a20      	ldr	r2, [pc, #128]	@ (800a978 <USB_SetTurnaroundTime+0x13c>)
 800a8f6:	4293      	cmp	r3, r2
 800a8f8:	d802      	bhi.n	800a900 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800a8fa:	2308      	movs	r3, #8
 800a8fc:	617b      	str	r3, [r7, #20]
 800a8fe:	e015      	b.n	800a92c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a900:	68bb      	ldr	r3, [r7, #8]
 800a902:	4a1d      	ldr	r2, [pc, #116]	@ (800a978 <USB_SetTurnaroundTime+0x13c>)
 800a904:	4293      	cmp	r3, r2
 800a906:	d906      	bls.n	800a916 <USB_SetTurnaroundTime+0xda>
 800a908:	68bb      	ldr	r3, [r7, #8]
 800a90a:	4a1c      	ldr	r2, [pc, #112]	@ (800a97c <USB_SetTurnaroundTime+0x140>)
 800a90c:	4293      	cmp	r3, r2
 800a90e:	d202      	bcs.n	800a916 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800a910:	2307      	movs	r3, #7
 800a912:	617b      	str	r3, [r7, #20]
 800a914:	e00a      	b.n	800a92c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800a916:	2306      	movs	r3, #6
 800a918:	617b      	str	r3, [r7, #20]
 800a91a:	e007      	b.n	800a92c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800a91c:	79fb      	ldrb	r3, [r7, #7]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d102      	bne.n	800a928 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800a922:	2309      	movs	r3, #9
 800a924:	617b      	str	r3, [r7, #20]
 800a926:	e001      	b.n	800a92c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800a928:	2309      	movs	r3, #9
 800a92a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	68db      	ldr	r3, [r3, #12]
 800a930:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	68da      	ldr	r2, [r3, #12]
 800a93c:	697b      	ldr	r3, [r7, #20]
 800a93e:	029b      	lsls	r3, r3, #10
 800a940:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800a944:	431a      	orrs	r2, r3
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a94a:	2300      	movs	r3, #0
}
 800a94c:	4618      	mov	r0, r3
 800a94e:	371c      	adds	r7, #28
 800a950:	46bd      	mov	sp, r7
 800a952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a956:	4770      	bx	lr
 800a958:	00d8acbf 	.word	0x00d8acbf
 800a95c:	00e4e1c0 	.word	0x00e4e1c0
 800a960:	00f42400 	.word	0x00f42400
 800a964:	01067380 	.word	0x01067380
 800a968:	011a499f 	.word	0x011a499f
 800a96c:	01312cff 	.word	0x01312cff
 800a970:	014ca43f 	.word	0x014ca43f
 800a974:	016e3600 	.word	0x016e3600
 800a978:	01a6ab1f 	.word	0x01a6ab1f
 800a97c:	01e84800 	.word	0x01e84800

0800a980 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a980:	b480      	push	{r7}
 800a982:	b083      	sub	sp, #12
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	689b      	ldr	r3, [r3, #8]
 800a98c:	f043 0201 	orr.w	r2, r3, #1
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a994:	2300      	movs	r3, #0
}
 800a996:	4618      	mov	r0, r3
 800a998:	370c      	adds	r7, #12
 800a99a:	46bd      	mov	sp, r7
 800a99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a0:	4770      	bx	lr

0800a9a2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a9a2:	b480      	push	{r7}
 800a9a4:	b083      	sub	sp, #12
 800a9a6:	af00      	add	r7, sp, #0
 800a9a8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	689b      	ldr	r3, [r3, #8]
 800a9ae:	f023 0201 	bic.w	r2, r3, #1
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a9b6:	2300      	movs	r3, #0
}
 800a9b8:	4618      	mov	r0, r3
 800a9ba:	370c      	adds	r7, #12
 800a9bc:	46bd      	mov	sp, r7
 800a9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c2:	4770      	bx	lr

0800a9c4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	b084      	sub	sp, #16
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	6078      	str	r0, [r7, #4]
 800a9cc:	460b      	mov	r3, r1
 800a9ce:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	68db      	ldr	r3, [r3, #12]
 800a9d8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a9e0:	78fb      	ldrb	r3, [r7, #3]
 800a9e2:	2b01      	cmp	r3, #1
 800a9e4:	d115      	bne.n	800aa12 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	68db      	ldr	r3, [r3, #12]
 800a9ea:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a9f2:	200a      	movs	r0, #10
 800a9f4:	f7f9 fc30 	bl	8004258 <HAL_Delay>
      ms += 10U;
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	330a      	adds	r3, #10
 800a9fc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a9fe:	6878      	ldr	r0, [r7, #4]
 800aa00:	f001 f99d 	bl	800bd3e <USB_GetMode>
 800aa04:	4603      	mov	r3, r0
 800aa06:	2b01      	cmp	r3, #1
 800aa08:	d01e      	beq.n	800aa48 <USB_SetCurrentMode+0x84>
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	2bc7      	cmp	r3, #199	@ 0xc7
 800aa0e:	d9f0      	bls.n	800a9f2 <USB_SetCurrentMode+0x2e>
 800aa10:	e01a      	b.n	800aa48 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800aa12:	78fb      	ldrb	r3, [r7, #3]
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d115      	bne.n	800aa44 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	68db      	ldr	r3, [r3, #12]
 800aa1c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800aa24:	200a      	movs	r0, #10
 800aa26:	f7f9 fc17 	bl	8004258 <HAL_Delay>
      ms += 10U;
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	330a      	adds	r3, #10
 800aa2e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800aa30:	6878      	ldr	r0, [r7, #4]
 800aa32:	f001 f984 	bl	800bd3e <USB_GetMode>
 800aa36:	4603      	mov	r3, r0
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d005      	beq.n	800aa48 <USB_SetCurrentMode+0x84>
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	2bc7      	cmp	r3, #199	@ 0xc7
 800aa40:	d9f0      	bls.n	800aa24 <USB_SetCurrentMode+0x60>
 800aa42:	e001      	b.n	800aa48 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800aa44:	2301      	movs	r3, #1
 800aa46:	e005      	b.n	800aa54 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	2bc8      	cmp	r3, #200	@ 0xc8
 800aa4c:	d101      	bne.n	800aa52 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800aa4e:	2301      	movs	r3, #1
 800aa50:	e000      	b.n	800aa54 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800aa52:	2300      	movs	r3, #0
}
 800aa54:	4618      	mov	r0, r3
 800aa56:	3710      	adds	r7, #16
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	bd80      	pop	{r7, pc}

0800aa5c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800aa5c:	b084      	sub	sp, #16
 800aa5e:	b580      	push	{r7, lr}
 800aa60:	b086      	sub	sp, #24
 800aa62:	af00      	add	r7, sp, #0
 800aa64:	6078      	str	r0, [r7, #4]
 800aa66:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800aa6a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800aa6e:	2300      	movs	r3, #0
 800aa70:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800aa76:	2300      	movs	r3, #0
 800aa78:	613b      	str	r3, [r7, #16]
 800aa7a:	e009      	b.n	800aa90 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800aa7c:	687a      	ldr	r2, [r7, #4]
 800aa7e:	693b      	ldr	r3, [r7, #16]
 800aa80:	3340      	adds	r3, #64	@ 0x40
 800aa82:	009b      	lsls	r3, r3, #2
 800aa84:	4413      	add	r3, r2
 800aa86:	2200      	movs	r2, #0
 800aa88:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800aa8a:	693b      	ldr	r3, [r7, #16]
 800aa8c:	3301      	adds	r3, #1
 800aa8e:	613b      	str	r3, [r7, #16]
 800aa90:	693b      	ldr	r3, [r7, #16]
 800aa92:	2b0e      	cmp	r3, #14
 800aa94:	d9f2      	bls.n	800aa7c <USB_DevInit+0x20>
  }

#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
  /* Disable USB PHY pulldown resistors */
  USBx->GCCFG &= ~USB_OTG_GCCFG_PULLDOWNEN;
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa9a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800aaa2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d11c      	bne.n	800aae4 <USB_DevInit+0x88>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aab0:	685b      	ldr	r3, [r3, #4]
 800aab2:	68fa      	ldr	r2, [r7, #12]
 800aab4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aab8:	f043 0302 	orr.w	r3, r3, #2
 800aabc:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aac2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALEXTOEN;
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aace:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALOVAL;
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aada:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	639a      	str	r2, [r3, #56]	@ 0x38
 800aae2:	e011      	b.n	800ab08 <USB_DevInit+0xac>
  else
  {
#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
    /* B-peripheral session valid override disable */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALEXTOEN;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aae8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALOVAL;
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aaf4:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab00:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ab0e:	461a      	mov	r2, r3
 800ab10:	2300      	movs	r3, #0
 800ab12:	6013      	str	r3, [r2, #0]

#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
  if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800ab14:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800ab18:	2b03      	cmp	r3, #3
 800ab1a:	d10d      	bne.n	800ab38 <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800ab1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d104      	bne.n	800ab2e <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800ab24:	2100      	movs	r1, #0
 800ab26:	6878      	ldr	r0, [r7, #4]
 800ab28:	f000 f968 	bl	800adfc <USB_SetDevSpeed>
 800ab2c:	e008      	b.n	800ab40 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800ab2e:	2101      	movs	r1, #1
 800ab30:	6878      	ldr	r0, [r7, #4]
 800ab32:	f000 f963 	bl	800adfc <USB_SetDevSpeed>
 800ab36:	e003      	b.n	800ab40 <USB_DevInit+0xe4>
  else
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800ab38:	2103      	movs	r1, #3
 800ab3a:	6878      	ldr	r0, [r7, #4]
 800ab3c:	f000 f95e 	bl	800adfc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ab40:	2110      	movs	r1, #16
 800ab42:	6878      	ldr	r0, [r7, #4]
 800ab44:	f000 f8fa 	bl	800ad3c <USB_FlushTxFifo>
 800ab48:	4603      	mov	r3, r0
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d001      	beq.n	800ab52 <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 800ab4e:	2301      	movs	r3, #1
 800ab50:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ab52:	6878      	ldr	r0, [r7, #4]
 800ab54:	f000 f924 	bl	800ada0 <USB_FlushRxFifo>
 800ab58:	4603      	mov	r3, r0
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d001      	beq.n	800ab62 <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 800ab5e:	2301      	movs	r3, #1
 800ab60:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ab68:	461a      	mov	r2, r3
 800ab6a:	2300      	movs	r3, #0
 800ab6c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ab74:	461a      	mov	r2, r3
 800ab76:	2300      	movs	r3, #0
 800ab78:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ab80:	461a      	mov	r2, r3
 800ab82:	2300      	movs	r3, #0
 800ab84:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ab86:	2300      	movs	r3, #0
 800ab88:	613b      	str	r3, [r7, #16]
 800ab8a:	e043      	b.n	800ac14 <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ab8c:	693b      	ldr	r3, [r7, #16]
 800ab8e:	015a      	lsls	r2, r3, #5
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	4413      	add	r3, r2
 800ab94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ab9e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aba2:	d118      	bne.n	800abd6 <USB_DevInit+0x17a>
    {
      if (i == 0U)
 800aba4:	693b      	ldr	r3, [r7, #16]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d10a      	bne.n	800abc0 <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800abaa:	693b      	ldr	r3, [r7, #16]
 800abac:	015a      	lsls	r2, r3, #5
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	4413      	add	r3, r2
 800abb2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800abb6:	461a      	mov	r2, r3
 800abb8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800abbc:	6013      	str	r3, [r2, #0]
 800abbe:	e013      	b.n	800abe8 <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800abc0:	693b      	ldr	r3, [r7, #16]
 800abc2:	015a      	lsls	r2, r3, #5
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	4413      	add	r3, r2
 800abc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800abcc:	461a      	mov	r2, r3
 800abce:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800abd2:	6013      	str	r3, [r2, #0]
 800abd4:	e008      	b.n	800abe8 <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800abd6:	693b      	ldr	r3, [r7, #16]
 800abd8:	015a      	lsls	r2, r3, #5
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	4413      	add	r3, r2
 800abde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800abe2:	461a      	mov	r2, r3
 800abe4:	2300      	movs	r3, #0
 800abe6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800abe8:	693b      	ldr	r3, [r7, #16]
 800abea:	015a      	lsls	r2, r3, #5
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	4413      	add	r3, r2
 800abf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800abf4:	461a      	mov	r2, r3
 800abf6:	2300      	movs	r3, #0
 800abf8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800abfa:	693b      	ldr	r3, [r7, #16]
 800abfc:	015a      	lsls	r2, r3, #5
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	4413      	add	r3, r2
 800ac02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac06:	461a      	mov	r2, r3
 800ac08:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800ac0c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ac0e:	693b      	ldr	r3, [r7, #16]
 800ac10:	3301      	adds	r3, #1
 800ac12:	613b      	str	r3, [r7, #16]
 800ac14:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ac18:	461a      	mov	r2, r3
 800ac1a:	693b      	ldr	r3, [r7, #16]
 800ac1c:	4293      	cmp	r3, r2
 800ac1e:	d3b5      	bcc.n	800ab8c <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ac20:	2300      	movs	r3, #0
 800ac22:	613b      	str	r3, [r7, #16]
 800ac24:	e043      	b.n	800acae <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ac26:	693b      	ldr	r3, [r7, #16]
 800ac28:	015a      	lsls	r2, r3, #5
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	4413      	add	r3, r2
 800ac2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ac38:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ac3c:	d118      	bne.n	800ac70 <USB_DevInit+0x214>
    {
      if (i == 0U)
 800ac3e:	693b      	ldr	r3, [r7, #16]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d10a      	bne.n	800ac5a <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800ac44:	693b      	ldr	r3, [r7, #16]
 800ac46:	015a      	lsls	r2, r3, #5
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	4413      	add	r3, r2
 800ac4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac50:	461a      	mov	r2, r3
 800ac52:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800ac56:	6013      	str	r3, [r2, #0]
 800ac58:	e013      	b.n	800ac82 <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800ac5a:	693b      	ldr	r3, [r7, #16]
 800ac5c:	015a      	lsls	r2, r3, #5
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	4413      	add	r3, r2
 800ac62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac66:	461a      	mov	r2, r3
 800ac68:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800ac6c:	6013      	str	r3, [r2, #0]
 800ac6e:	e008      	b.n	800ac82 <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800ac70:	693b      	ldr	r3, [r7, #16]
 800ac72:	015a      	lsls	r2, r3, #5
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	4413      	add	r3, r2
 800ac78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac7c:	461a      	mov	r2, r3
 800ac7e:	2300      	movs	r3, #0
 800ac80:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800ac82:	693b      	ldr	r3, [r7, #16]
 800ac84:	015a      	lsls	r2, r3, #5
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	4413      	add	r3, r2
 800ac8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac8e:	461a      	mov	r2, r3
 800ac90:	2300      	movs	r3, #0
 800ac92:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800ac94:	693b      	ldr	r3, [r7, #16]
 800ac96:	015a      	lsls	r2, r3, #5
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	4413      	add	r3, r2
 800ac9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aca0:	461a      	mov	r2, r3
 800aca2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800aca6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800aca8:	693b      	ldr	r3, [r7, #16]
 800acaa:	3301      	adds	r3, #1
 800acac:	613b      	str	r3, [r7, #16]
 800acae:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800acb2:	461a      	mov	r2, r3
 800acb4:	693b      	ldr	r3, [r7, #16]
 800acb6:	4293      	cmp	r3, r2
 800acb8:	d3b5      	bcc.n	800ac26 <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800acc0:	691b      	ldr	r3, [r3, #16]
 800acc2:	68fa      	ldr	r2, [r7, #12]
 800acc4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800acc8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800accc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	2200      	movs	r2, #0
 800acd2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800acda:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800acdc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d105      	bne.n	800acf0 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	699b      	ldr	r3, [r3, #24]
 800ace8:	f043 0210 	orr.w	r2, r3, #16
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	699a      	ldr	r2, [r3, #24]
 800acf4:	4b10      	ldr	r3, [pc, #64]	@ (800ad38 <USB_DevInit+0x2dc>)
 800acf6:	4313      	orrs	r3, r2
 800acf8:	687a      	ldr	r2, [r7, #4]
 800acfa:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800acfc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d005      	beq.n	800ad10 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	699b      	ldr	r3, [r3, #24]
 800ad08:	f043 0208 	orr.w	r2, r3, #8
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800ad10:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800ad14:	2b01      	cmp	r3, #1
 800ad16:	d107      	bne.n	800ad28 <USB_DevInit+0x2cc>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	699b      	ldr	r3, [r3, #24]
 800ad1c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ad20:	f043 0304 	orr.w	r3, r3, #4
 800ad24:	687a      	ldr	r2, [r7, #4]
 800ad26:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800ad28:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	3718      	adds	r7, #24
 800ad2e:	46bd      	mov	sp, r7
 800ad30:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ad34:	b004      	add	sp, #16
 800ad36:	4770      	bx	lr
 800ad38:	803c3800 	.word	0x803c3800

0800ad3c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800ad3c:	b480      	push	{r7}
 800ad3e:	b085      	sub	sp, #20
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	6078      	str	r0, [r7, #4]
 800ad44:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800ad46:	2300      	movs	r3, #0
 800ad48:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	3301      	adds	r3, #1
 800ad4e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ad56:	d901      	bls.n	800ad5c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800ad58:	2303      	movs	r3, #3
 800ad5a:	e01b      	b.n	800ad94 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	691b      	ldr	r3, [r3, #16]
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	daf2      	bge.n	800ad4a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800ad64:	2300      	movs	r3, #0
 800ad66:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800ad68:	683b      	ldr	r3, [r7, #0]
 800ad6a:	019b      	lsls	r3, r3, #6
 800ad6c:	f043 0220 	orr.w	r2, r3, #32
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	3301      	adds	r3, #1
 800ad78:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ad80:	d901      	bls.n	800ad86 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800ad82:	2303      	movs	r3, #3
 800ad84:	e006      	b.n	800ad94 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	691b      	ldr	r3, [r3, #16]
 800ad8a:	f003 0320 	and.w	r3, r3, #32
 800ad8e:	2b20      	cmp	r3, #32
 800ad90:	d0f0      	beq.n	800ad74 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800ad92:	2300      	movs	r3, #0
}
 800ad94:	4618      	mov	r0, r3
 800ad96:	3714      	adds	r7, #20
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad9e:	4770      	bx	lr

0800ada0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800ada0:	b480      	push	{r7}
 800ada2:	b085      	sub	sp, #20
 800ada4:	af00      	add	r7, sp, #0
 800ada6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ada8:	2300      	movs	r3, #0
 800adaa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	3301      	adds	r3, #1
 800adb0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800adb8:	d901      	bls.n	800adbe <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800adba:	2303      	movs	r3, #3
 800adbc:	e018      	b.n	800adf0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	691b      	ldr	r3, [r3, #16]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	daf2      	bge.n	800adac <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800adc6:	2300      	movs	r3, #0
 800adc8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	2210      	movs	r2, #16
 800adce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	3301      	adds	r3, #1
 800add4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800addc:	d901      	bls.n	800ade2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800adde:	2303      	movs	r3, #3
 800ade0:	e006      	b.n	800adf0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	691b      	ldr	r3, [r3, #16]
 800ade6:	f003 0310 	and.w	r3, r3, #16
 800adea:	2b10      	cmp	r3, #16
 800adec:	d0f0      	beq.n	800add0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800adee:	2300      	movs	r3, #0
}
 800adf0:	4618      	mov	r0, r3
 800adf2:	3714      	adds	r7, #20
 800adf4:	46bd      	mov	sp, r7
 800adf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adfa:	4770      	bx	lr

0800adfc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800adfc:	b480      	push	{r7}
 800adfe:	b085      	sub	sp, #20
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
 800ae04:	460b      	mov	r3, r1
 800ae06:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ae12:	681a      	ldr	r2, [r3, #0]
 800ae14:	78fb      	ldrb	r3, [r7, #3]
 800ae16:	68f9      	ldr	r1, [r7, #12]
 800ae18:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ae1c:	4313      	orrs	r3, r2
 800ae1e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800ae20:	2300      	movs	r3, #0
}
 800ae22:	4618      	mov	r0, r3
 800ae24:	3714      	adds	r7, #20
 800ae26:	46bd      	mov	sp, r7
 800ae28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae2c:	4770      	bx	lr

0800ae2e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800ae2e:	b480      	push	{r7}
 800ae30:	b087      	sub	sp, #28
 800ae32:	af00      	add	r7, sp, #0
 800ae34:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800ae3a:	693b      	ldr	r3, [r7, #16]
 800ae3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ae40:	689b      	ldr	r3, [r3, #8]
 800ae42:	f003 0306 	and.w	r3, r3, #6
 800ae46:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d102      	bne.n	800ae54 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800ae4e:	2300      	movs	r3, #0
 800ae50:	75fb      	strb	r3, [r7, #23]
 800ae52:	e00a      	b.n	800ae6a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	2b02      	cmp	r3, #2
 800ae58:	d002      	beq.n	800ae60 <USB_GetDevSpeed+0x32>
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	2b06      	cmp	r3, #6
 800ae5e:	d102      	bne.n	800ae66 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800ae60:	2302      	movs	r3, #2
 800ae62:	75fb      	strb	r3, [r7, #23]
 800ae64:	e001      	b.n	800ae6a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800ae66:	230f      	movs	r3, #15
 800ae68:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800ae6a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	371c      	adds	r7, #28
 800ae70:	46bd      	mov	sp, r7
 800ae72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae76:	4770      	bx	lr

0800ae78 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800ae78:	b480      	push	{r7}
 800ae7a:	b085      	sub	sp, #20
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
 800ae80:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ae86:	683b      	ldr	r3, [r7, #0]
 800ae88:	781b      	ldrb	r3, [r3, #0]
 800ae8a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ae8c:	683b      	ldr	r3, [r7, #0]
 800ae8e:	785b      	ldrb	r3, [r3, #1]
 800ae90:	2b01      	cmp	r3, #1
 800ae92:	d13a      	bne.n	800af0a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ae9a:	69da      	ldr	r2, [r3, #28]
 800ae9c:	683b      	ldr	r3, [r7, #0]
 800ae9e:	781b      	ldrb	r3, [r3, #0]
 800aea0:	f003 030f 	and.w	r3, r3, #15
 800aea4:	2101      	movs	r1, #1
 800aea6:	fa01 f303 	lsl.w	r3, r1, r3
 800aeaa:	b29b      	uxth	r3, r3
 800aeac:	68f9      	ldr	r1, [r7, #12]
 800aeae:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800aeb2:	4313      	orrs	r3, r2
 800aeb4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800aeb6:	68bb      	ldr	r3, [r7, #8]
 800aeb8:	015a      	lsls	r2, r3, #5
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	4413      	add	r3, r2
 800aebe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d155      	bne.n	800af78 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800aecc:	68bb      	ldr	r3, [r7, #8]
 800aece:	015a      	lsls	r2, r3, #5
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	4413      	add	r3, r2
 800aed4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aed8:	681a      	ldr	r2, [r3, #0]
 800aeda:	683b      	ldr	r3, [r7, #0]
 800aedc:	689b      	ldr	r3, [r3, #8]
 800aede:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800aee2:	683b      	ldr	r3, [r7, #0]
 800aee4:	791b      	ldrb	r3, [r3, #4]
 800aee6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800aee8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800aeea:	68bb      	ldr	r3, [r7, #8]
 800aeec:	059b      	lsls	r3, r3, #22
 800aeee:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800aef0:	4313      	orrs	r3, r2
 800aef2:	68ba      	ldr	r2, [r7, #8]
 800aef4:	0151      	lsls	r1, r2, #5
 800aef6:	68fa      	ldr	r2, [r7, #12]
 800aef8:	440a      	add	r2, r1
 800aefa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aefe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800af02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800af06:	6013      	str	r3, [r2, #0]
 800af08:	e036      	b.n	800af78 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800af10:	69da      	ldr	r2, [r3, #28]
 800af12:	683b      	ldr	r3, [r7, #0]
 800af14:	781b      	ldrb	r3, [r3, #0]
 800af16:	f003 030f 	and.w	r3, r3, #15
 800af1a:	2101      	movs	r1, #1
 800af1c:	fa01 f303 	lsl.w	r3, r1, r3
 800af20:	041b      	lsls	r3, r3, #16
 800af22:	68f9      	ldr	r1, [r7, #12]
 800af24:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800af28:	4313      	orrs	r3, r2
 800af2a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800af2c:	68bb      	ldr	r3, [r7, #8]
 800af2e:	015a      	lsls	r2, r3, #5
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	4413      	add	r3, r2
 800af34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d11a      	bne.n	800af78 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800af42:	68bb      	ldr	r3, [r7, #8]
 800af44:	015a      	lsls	r2, r3, #5
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	4413      	add	r3, r2
 800af4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af4e:	681a      	ldr	r2, [r3, #0]
 800af50:	683b      	ldr	r3, [r7, #0]
 800af52:	689b      	ldr	r3, [r3, #8]
 800af54:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800af58:	683b      	ldr	r3, [r7, #0]
 800af5a:	791b      	ldrb	r3, [r3, #4]
 800af5c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800af5e:	430b      	orrs	r3, r1
 800af60:	4313      	orrs	r3, r2
 800af62:	68ba      	ldr	r2, [r7, #8]
 800af64:	0151      	lsls	r1, r2, #5
 800af66:	68fa      	ldr	r2, [r7, #12]
 800af68:	440a      	add	r2, r1
 800af6a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800af6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800af72:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800af76:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800af78:	2300      	movs	r3, #0
}
 800af7a:	4618      	mov	r0, r3
 800af7c:	3714      	adds	r7, #20
 800af7e:	46bd      	mov	sp, r7
 800af80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af84:	4770      	bx	lr
	...

0800af88 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800af88:	b480      	push	{r7}
 800af8a:	b085      	sub	sp, #20
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	6078      	str	r0, [r7, #4]
 800af90:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800af96:	683b      	ldr	r3, [r7, #0]
 800af98:	781b      	ldrb	r3, [r3, #0]
 800af9a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800af9c:	683b      	ldr	r3, [r7, #0]
 800af9e:	785b      	ldrb	r3, [r3, #1]
 800afa0:	2b01      	cmp	r3, #1
 800afa2:	d161      	bne.n	800b068 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800afa4:	68bb      	ldr	r3, [r7, #8]
 800afa6:	015a      	lsls	r2, r3, #5
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	4413      	add	r3, r2
 800afac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800afb6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800afba:	d11f      	bne.n	800affc <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800afbc:	68bb      	ldr	r3, [r7, #8]
 800afbe:	015a      	lsls	r2, r3, #5
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	4413      	add	r3, r2
 800afc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	68ba      	ldr	r2, [r7, #8]
 800afcc:	0151      	lsls	r1, r2, #5
 800afce:	68fa      	ldr	r2, [r7, #12]
 800afd0:	440a      	add	r2, r1
 800afd2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800afd6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800afda:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800afdc:	68bb      	ldr	r3, [r7, #8]
 800afde:	015a      	lsls	r2, r3, #5
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	4413      	add	r3, r2
 800afe4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	68ba      	ldr	r2, [r7, #8]
 800afec:	0151      	lsls	r1, r2, #5
 800afee:	68fa      	ldr	r2, [r7, #12]
 800aff0:	440a      	add	r2, r1
 800aff2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aff6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800affa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b002:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b004:	683b      	ldr	r3, [r7, #0]
 800b006:	781b      	ldrb	r3, [r3, #0]
 800b008:	f003 030f 	and.w	r3, r3, #15
 800b00c:	2101      	movs	r1, #1
 800b00e:	fa01 f303 	lsl.w	r3, r1, r3
 800b012:	b29b      	uxth	r3, r3
 800b014:	43db      	mvns	r3, r3
 800b016:	68f9      	ldr	r1, [r7, #12]
 800b018:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b01c:	4013      	ands	r3, r2
 800b01e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b026:	69da      	ldr	r2, [r3, #28]
 800b028:	683b      	ldr	r3, [r7, #0]
 800b02a:	781b      	ldrb	r3, [r3, #0]
 800b02c:	f003 030f 	and.w	r3, r3, #15
 800b030:	2101      	movs	r1, #1
 800b032:	fa01 f303 	lsl.w	r3, r1, r3
 800b036:	b29b      	uxth	r3, r3
 800b038:	43db      	mvns	r3, r3
 800b03a:	68f9      	ldr	r1, [r7, #12]
 800b03c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b040:	4013      	ands	r3, r2
 800b042:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800b044:	68bb      	ldr	r3, [r7, #8]
 800b046:	015a      	lsls	r2, r3, #5
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	4413      	add	r3, r2
 800b04c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b050:	681a      	ldr	r2, [r3, #0]
 800b052:	68bb      	ldr	r3, [r7, #8]
 800b054:	0159      	lsls	r1, r3, #5
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	440b      	add	r3, r1
 800b05a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b05e:	4619      	mov	r1, r3
 800b060:	4b35      	ldr	r3, [pc, #212]	@ (800b138 <USB_DeactivateEndpoint+0x1b0>)
 800b062:	4013      	ands	r3, r2
 800b064:	600b      	str	r3, [r1, #0]
 800b066:	e060      	b.n	800b12a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b068:	68bb      	ldr	r3, [r7, #8]
 800b06a:	015a      	lsls	r2, r3, #5
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	4413      	add	r3, r2
 800b070:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b07a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b07e:	d11f      	bne.n	800b0c0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800b080:	68bb      	ldr	r3, [r7, #8]
 800b082:	015a      	lsls	r2, r3, #5
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	4413      	add	r3, r2
 800b088:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	68ba      	ldr	r2, [r7, #8]
 800b090:	0151      	lsls	r1, r2, #5
 800b092:	68fa      	ldr	r2, [r7, #12]
 800b094:	440a      	add	r2, r1
 800b096:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b09a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b09e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800b0a0:	68bb      	ldr	r3, [r7, #8]
 800b0a2:	015a      	lsls	r2, r3, #5
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	4413      	add	r3, r2
 800b0a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	68ba      	ldr	r2, [r7, #8]
 800b0b0:	0151      	lsls	r1, r2, #5
 800b0b2:	68fa      	ldr	r2, [r7, #12]
 800b0b4:	440a      	add	r2, r1
 800b0b6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b0ba:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b0be:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b0c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b0c8:	683b      	ldr	r3, [r7, #0]
 800b0ca:	781b      	ldrb	r3, [r3, #0]
 800b0cc:	f003 030f 	and.w	r3, r3, #15
 800b0d0:	2101      	movs	r1, #1
 800b0d2:	fa01 f303 	lsl.w	r3, r1, r3
 800b0d6:	041b      	lsls	r3, r3, #16
 800b0d8:	43db      	mvns	r3, r3
 800b0da:	68f9      	ldr	r1, [r7, #12]
 800b0dc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b0e0:	4013      	ands	r3, r2
 800b0e2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b0ea:	69da      	ldr	r2, [r3, #28]
 800b0ec:	683b      	ldr	r3, [r7, #0]
 800b0ee:	781b      	ldrb	r3, [r3, #0]
 800b0f0:	f003 030f 	and.w	r3, r3, #15
 800b0f4:	2101      	movs	r1, #1
 800b0f6:	fa01 f303 	lsl.w	r3, r1, r3
 800b0fa:	041b      	lsls	r3, r3, #16
 800b0fc:	43db      	mvns	r3, r3
 800b0fe:	68f9      	ldr	r1, [r7, #12]
 800b100:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b104:	4013      	ands	r3, r2
 800b106:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800b108:	68bb      	ldr	r3, [r7, #8]
 800b10a:	015a      	lsls	r2, r3, #5
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	4413      	add	r3, r2
 800b110:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b114:	681a      	ldr	r2, [r3, #0]
 800b116:	68bb      	ldr	r3, [r7, #8]
 800b118:	0159      	lsls	r1, r3, #5
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	440b      	add	r3, r1
 800b11e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b122:	4619      	mov	r1, r3
 800b124:	4b05      	ldr	r3, [pc, #20]	@ (800b13c <USB_DeactivateEndpoint+0x1b4>)
 800b126:	4013      	ands	r3, r2
 800b128:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800b12a:	2300      	movs	r3, #0
}
 800b12c:	4618      	mov	r0, r3
 800b12e:	3714      	adds	r7, #20
 800b130:	46bd      	mov	sp, r7
 800b132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b136:	4770      	bx	lr
 800b138:	ec337800 	.word	0xec337800
 800b13c:	eff37800 	.word	0xeff37800

0800b140 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b140:	b580      	push	{r7, lr}
 800b142:	b08a      	sub	sp, #40	@ 0x28
 800b144:	af02      	add	r7, sp, #8
 800b146:	60f8      	str	r0, [r7, #12]
 800b148:	60b9      	str	r1, [r7, #8]
 800b14a:	4613      	mov	r3, r2
 800b14c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800b152:	68bb      	ldr	r3, [r7, #8]
 800b154:	781b      	ldrb	r3, [r3, #0]
 800b156:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b158:	68bb      	ldr	r3, [r7, #8]
 800b15a:	785b      	ldrb	r3, [r3, #1]
 800b15c:	2b01      	cmp	r3, #1
 800b15e:	f040 817f 	bne.w	800b460 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b162:	68bb      	ldr	r3, [r7, #8]
 800b164:	691b      	ldr	r3, [r3, #16]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d132      	bne.n	800b1d0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b16a:	69bb      	ldr	r3, [r7, #24]
 800b16c:	015a      	lsls	r2, r3, #5
 800b16e:	69fb      	ldr	r3, [r7, #28]
 800b170:	4413      	add	r3, r2
 800b172:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b176:	691b      	ldr	r3, [r3, #16]
 800b178:	69ba      	ldr	r2, [r7, #24]
 800b17a:	0151      	lsls	r1, r2, #5
 800b17c:	69fa      	ldr	r2, [r7, #28]
 800b17e:	440a      	add	r2, r1
 800b180:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b184:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800b188:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800b18c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1UL << 19));
 800b18e:	69bb      	ldr	r3, [r7, #24]
 800b190:	015a      	lsls	r2, r3, #5
 800b192:	69fb      	ldr	r3, [r7, #28]
 800b194:	4413      	add	r3, r2
 800b196:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b19a:	691b      	ldr	r3, [r3, #16]
 800b19c:	69ba      	ldr	r2, [r7, #24]
 800b19e:	0151      	lsls	r1, r2, #5
 800b1a0:	69fa      	ldr	r2, [r7, #28]
 800b1a2:	440a      	add	r2, r1
 800b1a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b1a8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b1ac:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b1ae:	69bb      	ldr	r3, [r7, #24]
 800b1b0:	015a      	lsls	r2, r3, #5
 800b1b2:	69fb      	ldr	r3, [r7, #28]
 800b1b4:	4413      	add	r3, r2
 800b1b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b1ba:	691b      	ldr	r3, [r3, #16]
 800b1bc:	69ba      	ldr	r2, [r7, #24]
 800b1be:	0151      	lsls	r1, r2, #5
 800b1c0:	69fa      	ldr	r2, [r7, #28]
 800b1c2:	440a      	add	r2, r1
 800b1c4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b1c8:	0cdb      	lsrs	r3, r3, #19
 800b1ca:	04db      	lsls	r3, r3, #19
 800b1cc:	6113      	str	r3, [r2, #16]
 800b1ce:	e097      	b.n	800b300 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b1d0:	69bb      	ldr	r3, [r7, #24]
 800b1d2:	015a      	lsls	r2, r3, #5
 800b1d4:	69fb      	ldr	r3, [r7, #28]
 800b1d6:	4413      	add	r3, r2
 800b1d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b1dc:	691b      	ldr	r3, [r3, #16]
 800b1de:	69ba      	ldr	r2, [r7, #24]
 800b1e0:	0151      	lsls	r1, r2, #5
 800b1e2:	69fa      	ldr	r2, [r7, #28]
 800b1e4:	440a      	add	r2, r1
 800b1e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b1ea:	0cdb      	lsrs	r3, r3, #19
 800b1ec:	04db      	lsls	r3, r3, #19
 800b1ee:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b1f0:	69bb      	ldr	r3, [r7, #24]
 800b1f2:	015a      	lsls	r2, r3, #5
 800b1f4:	69fb      	ldr	r3, [r7, #28]
 800b1f6:	4413      	add	r3, r2
 800b1f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b1fc:	691b      	ldr	r3, [r3, #16]
 800b1fe:	69ba      	ldr	r2, [r7, #24]
 800b200:	0151      	lsls	r1, r2, #5
 800b202:	69fa      	ldr	r2, [r7, #28]
 800b204:	440a      	add	r2, r1
 800b206:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b20a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800b20e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800b212:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800b214:	69bb      	ldr	r3, [r7, #24]
 800b216:	2b00      	cmp	r3, #0
 800b218:	d11a      	bne.n	800b250 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800b21a:	68bb      	ldr	r3, [r7, #8]
 800b21c:	691a      	ldr	r2, [r3, #16]
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	689b      	ldr	r3, [r3, #8]
 800b222:	429a      	cmp	r2, r3
 800b224:	d903      	bls.n	800b22e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800b226:	68bb      	ldr	r3, [r7, #8]
 800b228:	689a      	ldr	r2, [r3, #8]
 800b22a:	68bb      	ldr	r3, [r7, #8]
 800b22c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1UL << 19));
 800b22e:	69bb      	ldr	r3, [r7, #24]
 800b230:	015a      	lsls	r2, r3, #5
 800b232:	69fb      	ldr	r3, [r7, #28]
 800b234:	4413      	add	r3, r2
 800b236:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b23a:	691b      	ldr	r3, [r3, #16]
 800b23c:	69ba      	ldr	r2, [r7, #24]
 800b23e:	0151      	lsls	r1, r2, #5
 800b240:	69fa      	ldr	r2, [r7, #28]
 800b242:	440a      	add	r2, r1
 800b244:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b248:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b24c:	6113      	str	r3, [r2, #16]
 800b24e:	e044      	b.n	800b2da <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b250:	68bb      	ldr	r3, [r7, #8]
 800b252:	691a      	ldr	r2, [r3, #16]
 800b254:	68bb      	ldr	r3, [r7, #8]
 800b256:	689b      	ldr	r3, [r3, #8]
 800b258:	4413      	add	r3, r2
 800b25a:	1e5a      	subs	r2, r3, #1
 800b25c:	68bb      	ldr	r3, [r7, #8]
 800b25e:	689b      	ldr	r3, [r3, #8]
 800b260:	fbb2 f3f3 	udiv	r3, r2, r3
 800b264:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800b266:	69bb      	ldr	r3, [r7, #24]
 800b268:	015a      	lsls	r2, r3, #5
 800b26a:	69fb      	ldr	r3, [r7, #28]
 800b26c:	4413      	add	r3, r2
 800b26e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b272:	691a      	ldr	r2, [r3, #16]
 800b274:	8afb      	ldrh	r3, [r7, #22]
 800b276:	04d9      	lsls	r1, r3, #19
 800b278:	4ba4      	ldr	r3, [pc, #656]	@ (800b50c <USB_EPStartXfer+0x3cc>)
 800b27a:	400b      	ands	r3, r1
 800b27c:	69b9      	ldr	r1, [r7, #24]
 800b27e:	0148      	lsls	r0, r1, #5
 800b280:	69f9      	ldr	r1, [r7, #28]
 800b282:	4401      	add	r1, r0
 800b284:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800b288:	4313      	orrs	r3, r2
 800b28a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800b28c:	68bb      	ldr	r3, [r7, #8]
 800b28e:	791b      	ldrb	r3, [r3, #4]
 800b290:	2b01      	cmp	r3, #1
 800b292:	d122      	bne.n	800b2da <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800b294:	69bb      	ldr	r3, [r7, #24]
 800b296:	015a      	lsls	r2, r3, #5
 800b298:	69fb      	ldr	r3, [r7, #28]
 800b29a:	4413      	add	r3, r2
 800b29c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b2a0:	691b      	ldr	r3, [r3, #16]
 800b2a2:	69ba      	ldr	r2, [r7, #24]
 800b2a4:	0151      	lsls	r1, r2, #5
 800b2a6:	69fa      	ldr	r2, [r7, #28]
 800b2a8:	440a      	add	r2, r1
 800b2aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b2ae:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800b2b2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800b2b4:	69bb      	ldr	r3, [r7, #24]
 800b2b6:	015a      	lsls	r2, r3, #5
 800b2b8:	69fb      	ldr	r3, [r7, #28]
 800b2ba:	4413      	add	r3, r2
 800b2bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b2c0:	691a      	ldr	r2, [r3, #16]
 800b2c2:	8afb      	ldrh	r3, [r7, #22]
 800b2c4:	075b      	lsls	r3, r3, #29
 800b2c6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800b2ca:	69b9      	ldr	r1, [r7, #24]
 800b2cc:	0148      	lsls	r0, r1, #5
 800b2ce:	69f9      	ldr	r1, [r7, #28]
 800b2d0:	4401      	add	r1, r0
 800b2d2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800b2d6:	4313      	orrs	r3, r2
 800b2d8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b2da:	69bb      	ldr	r3, [r7, #24]
 800b2dc:	015a      	lsls	r2, r3, #5
 800b2de:	69fb      	ldr	r3, [r7, #28]
 800b2e0:	4413      	add	r3, r2
 800b2e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b2e6:	691a      	ldr	r2, [r3, #16]
 800b2e8:	68bb      	ldr	r3, [r7, #8]
 800b2ea:	691b      	ldr	r3, [r3, #16]
 800b2ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b2f0:	69b9      	ldr	r1, [r7, #24]
 800b2f2:	0148      	lsls	r0, r1, #5
 800b2f4:	69f9      	ldr	r1, [r7, #28]
 800b2f6:	4401      	add	r1, r0
 800b2f8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800b2fc:	4313      	orrs	r3, r2
 800b2fe:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b300:	79fb      	ldrb	r3, [r7, #7]
 800b302:	2b01      	cmp	r3, #1
 800b304:	d14b      	bne.n	800b39e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b306:	68bb      	ldr	r3, [r7, #8]
 800b308:	69db      	ldr	r3, [r3, #28]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d009      	beq.n	800b322 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b30e:	69bb      	ldr	r3, [r7, #24]
 800b310:	015a      	lsls	r2, r3, #5
 800b312:	69fb      	ldr	r3, [r7, #28]
 800b314:	4413      	add	r3, r2
 800b316:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b31a:	461a      	mov	r2, r3
 800b31c:	68bb      	ldr	r3, [r7, #8]
 800b31e:	69db      	ldr	r3, [r3, #28]
 800b320:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800b322:	68bb      	ldr	r3, [r7, #8]
 800b324:	791b      	ldrb	r3, [r3, #4]
 800b326:	2b01      	cmp	r3, #1
 800b328:	d128      	bne.n	800b37c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1UL << 8)) == 0U)
 800b32a:	69fb      	ldr	r3, [r7, #28]
 800b32c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b330:	689b      	ldr	r3, [r3, #8]
 800b332:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b336:	2b00      	cmp	r3, #0
 800b338:	d110      	bne.n	800b35c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b33a:	69bb      	ldr	r3, [r7, #24]
 800b33c:	015a      	lsls	r2, r3, #5
 800b33e:	69fb      	ldr	r3, [r7, #28]
 800b340:	4413      	add	r3, r2
 800b342:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	69ba      	ldr	r2, [r7, #24]
 800b34a:	0151      	lsls	r1, r2, #5
 800b34c:	69fa      	ldr	r2, [r7, #28]
 800b34e:	440a      	add	r2, r1
 800b350:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b354:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b358:	6013      	str	r3, [r2, #0]
 800b35a:	e00f      	b.n	800b37c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b35c:	69bb      	ldr	r3, [r7, #24]
 800b35e:	015a      	lsls	r2, r3, #5
 800b360:	69fb      	ldr	r3, [r7, #28]
 800b362:	4413      	add	r3, r2
 800b364:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	69ba      	ldr	r2, [r7, #24]
 800b36c:	0151      	lsls	r1, r2, #5
 800b36e:	69fa      	ldr	r2, [r7, #28]
 800b370:	440a      	add	r2, r1
 800b372:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b376:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b37a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b37c:	69bb      	ldr	r3, [r7, #24]
 800b37e:	015a      	lsls	r2, r3, #5
 800b380:	69fb      	ldr	r3, [r7, #28]
 800b382:	4413      	add	r3, r2
 800b384:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	69ba      	ldr	r2, [r7, #24]
 800b38c:	0151      	lsls	r1, r2, #5
 800b38e:	69fa      	ldr	r2, [r7, #28]
 800b390:	440a      	add	r2, r1
 800b392:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b396:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b39a:	6013      	str	r3, [r2, #0]
 800b39c:	e166      	b.n	800b66c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b39e:	69bb      	ldr	r3, [r7, #24]
 800b3a0:	015a      	lsls	r2, r3, #5
 800b3a2:	69fb      	ldr	r3, [r7, #28]
 800b3a4:	4413      	add	r3, r2
 800b3a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	69ba      	ldr	r2, [r7, #24]
 800b3ae:	0151      	lsls	r1, r2, #5
 800b3b0:	69fa      	ldr	r2, [r7, #28]
 800b3b2:	440a      	add	r2, r1
 800b3b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b3b8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b3bc:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b3be:	68bb      	ldr	r3, [r7, #8]
 800b3c0:	791b      	ldrb	r3, [r3, #4]
 800b3c2:	2b01      	cmp	r3, #1
 800b3c4:	d015      	beq.n	800b3f2 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800b3c6:	68bb      	ldr	r3, [r7, #8]
 800b3c8:	691b      	ldr	r3, [r3, #16]
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	f000 814e 	beq.w	800b66c <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b3d0:	69fb      	ldr	r3, [r7, #28]
 800b3d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b3d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b3d8:	68bb      	ldr	r3, [r7, #8]
 800b3da:	781b      	ldrb	r3, [r3, #0]
 800b3dc:	f003 030f 	and.w	r3, r3, #15
 800b3e0:	2101      	movs	r1, #1
 800b3e2:	fa01 f303 	lsl.w	r3, r1, r3
 800b3e6:	69f9      	ldr	r1, [r7, #28]
 800b3e8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b3ec:	4313      	orrs	r3, r2
 800b3ee:	634b      	str	r3, [r1, #52]	@ 0x34
 800b3f0:	e13c      	b.n	800b66c <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1UL << 8)) == 0U)
 800b3f2:	69fb      	ldr	r3, [r7, #28]
 800b3f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b3f8:	689b      	ldr	r3, [r3, #8]
 800b3fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d110      	bne.n	800b424 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b402:	69bb      	ldr	r3, [r7, #24]
 800b404:	015a      	lsls	r2, r3, #5
 800b406:	69fb      	ldr	r3, [r7, #28]
 800b408:	4413      	add	r3, r2
 800b40a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	69ba      	ldr	r2, [r7, #24]
 800b412:	0151      	lsls	r1, r2, #5
 800b414:	69fa      	ldr	r2, [r7, #28]
 800b416:	440a      	add	r2, r1
 800b418:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b41c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b420:	6013      	str	r3, [r2, #0]
 800b422:	e00f      	b.n	800b444 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b424:	69bb      	ldr	r3, [r7, #24]
 800b426:	015a      	lsls	r2, r3, #5
 800b428:	69fb      	ldr	r3, [r7, #28]
 800b42a:	4413      	add	r3, r2
 800b42c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	69ba      	ldr	r2, [r7, #24]
 800b434:	0151      	lsls	r1, r2, #5
 800b436:	69fa      	ldr	r2, [r7, #28]
 800b438:	440a      	add	r2, r1
 800b43a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b43e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b442:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800b444:	68bb      	ldr	r3, [r7, #8]
 800b446:	68d9      	ldr	r1, [r3, #12]
 800b448:	68bb      	ldr	r3, [r7, #8]
 800b44a:	781a      	ldrb	r2, [r3, #0]
 800b44c:	68bb      	ldr	r3, [r7, #8]
 800b44e:	691b      	ldr	r3, [r3, #16]
 800b450:	b298      	uxth	r0, r3
 800b452:	79fb      	ldrb	r3, [r7, #7]
 800b454:	9300      	str	r3, [sp, #0]
 800b456:	4603      	mov	r3, r0
 800b458:	68f8      	ldr	r0, [r7, #12]
 800b45a:	f000 fadf 	bl	800ba1c <USB_WritePacket>
 800b45e:	e105      	b.n	800b66c <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b460:	69bb      	ldr	r3, [r7, #24]
 800b462:	015a      	lsls	r2, r3, #5
 800b464:	69fb      	ldr	r3, [r7, #28]
 800b466:	4413      	add	r3, r2
 800b468:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b46c:	691b      	ldr	r3, [r3, #16]
 800b46e:	69ba      	ldr	r2, [r7, #24]
 800b470:	0151      	lsls	r1, r2, #5
 800b472:	69fa      	ldr	r2, [r7, #28]
 800b474:	440a      	add	r2, r1
 800b476:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b47a:	0cdb      	lsrs	r3, r3, #19
 800b47c:	04db      	lsls	r3, r3, #19
 800b47e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b480:	69bb      	ldr	r3, [r7, #24]
 800b482:	015a      	lsls	r2, r3, #5
 800b484:	69fb      	ldr	r3, [r7, #28]
 800b486:	4413      	add	r3, r2
 800b488:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b48c:	691b      	ldr	r3, [r3, #16]
 800b48e:	69ba      	ldr	r2, [r7, #24]
 800b490:	0151      	lsls	r1, r2, #5
 800b492:	69fa      	ldr	r2, [r7, #28]
 800b494:	440a      	add	r2, r1
 800b496:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b49a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800b49e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800b4a2:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800b4a4:	69bb      	ldr	r3, [r7, #24]
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d132      	bne.n	800b510 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800b4aa:	68bb      	ldr	r3, [r7, #8]
 800b4ac:	691b      	ldr	r3, [r3, #16]
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d003      	beq.n	800b4ba <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800b4b2:	68bb      	ldr	r3, [r7, #8]
 800b4b4:	689a      	ldr	r2, [r3, #8]
 800b4b6:	68bb      	ldr	r3, [r7, #8]
 800b4b8:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800b4ba:	68bb      	ldr	r3, [r7, #8]
 800b4bc:	689a      	ldr	r2, [r3, #8]
 800b4be:	68bb      	ldr	r3, [r7, #8]
 800b4c0:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800b4c2:	69bb      	ldr	r3, [r7, #24]
 800b4c4:	015a      	lsls	r2, r3, #5
 800b4c6:	69fb      	ldr	r3, [r7, #28]
 800b4c8:	4413      	add	r3, r2
 800b4ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4ce:	691a      	ldr	r2, [r3, #16]
 800b4d0:	68bb      	ldr	r3, [r7, #8]
 800b4d2:	6a1b      	ldr	r3, [r3, #32]
 800b4d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b4d8:	69b9      	ldr	r1, [r7, #24]
 800b4da:	0148      	lsls	r0, r1, #5
 800b4dc:	69f9      	ldr	r1, [r7, #28]
 800b4de:	4401      	add	r1, r0
 800b4e0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b4e4:	4313      	orrs	r3, r2
 800b4e6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1UL << 19));
 800b4e8:	69bb      	ldr	r3, [r7, #24]
 800b4ea:	015a      	lsls	r2, r3, #5
 800b4ec:	69fb      	ldr	r3, [r7, #28]
 800b4ee:	4413      	add	r3, r2
 800b4f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4f4:	691b      	ldr	r3, [r3, #16]
 800b4f6:	69ba      	ldr	r2, [r7, #24]
 800b4f8:	0151      	lsls	r1, r2, #5
 800b4fa:	69fa      	ldr	r2, [r7, #28]
 800b4fc:	440a      	add	r2, r1
 800b4fe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b502:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b506:	6113      	str	r3, [r2, #16]
 800b508:	e062      	b.n	800b5d0 <USB_EPStartXfer+0x490>
 800b50a:	bf00      	nop
 800b50c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800b510:	68bb      	ldr	r3, [r7, #8]
 800b512:	691b      	ldr	r3, [r3, #16]
 800b514:	2b00      	cmp	r3, #0
 800b516:	d123      	bne.n	800b560 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800b518:	69bb      	ldr	r3, [r7, #24]
 800b51a:	015a      	lsls	r2, r3, #5
 800b51c:	69fb      	ldr	r3, [r7, #28]
 800b51e:	4413      	add	r3, r2
 800b520:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b524:	691a      	ldr	r2, [r3, #16]
 800b526:	68bb      	ldr	r3, [r7, #8]
 800b528:	689b      	ldr	r3, [r3, #8]
 800b52a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b52e:	69b9      	ldr	r1, [r7, #24]
 800b530:	0148      	lsls	r0, r1, #5
 800b532:	69f9      	ldr	r1, [r7, #28]
 800b534:	4401      	add	r1, r0
 800b536:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b53a:	4313      	orrs	r3, r2
 800b53c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1UL << 19));
 800b53e:	69bb      	ldr	r3, [r7, #24]
 800b540:	015a      	lsls	r2, r3, #5
 800b542:	69fb      	ldr	r3, [r7, #28]
 800b544:	4413      	add	r3, r2
 800b546:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b54a:	691b      	ldr	r3, [r3, #16]
 800b54c:	69ba      	ldr	r2, [r7, #24]
 800b54e:	0151      	lsls	r1, r2, #5
 800b550:	69fa      	ldr	r2, [r7, #28]
 800b552:	440a      	add	r2, r1
 800b554:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b558:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b55c:	6113      	str	r3, [r2, #16]
 800b55e:	e037      	b.n	800b5d0 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b560:	68bb      	ldr	r3, [r7, #8]
 800b562:	691a      	ldr	r2, [r3, #16]
 800b564:	68bb      	ldr	r3, [r7, #8]
 800b566:	689b      	ldr	r3, [r3, #8]
 800b568:	4413      	add	r3, r2
 800b56a:	1e5a      	subs	r2, r3, #1
 800b56c:	68bb      	ldr	r3, [r7, #8]
 800b56e:	689b      	ldr	r3, [r3, #8]
 800b570:	fbb2 f3f3 	udiv	r3, r2, r3
 800b574:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800b576:	68bb      	ldr	r3, [r7, #8]
 800b578:	689b      	ldr	r3, [r3, #8]
 800b57a:	8afa      	ldrh	r2, [r7, #22]
 800b57c:	fb03 f202 	mul.w	r2, r3, r2
 800b580:	68bb      	ldr	r3, [r7, #8]
 800b582:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b584:	69bb      	ldr	r3, [r7, #24]
 800b586:	015a      	lsls	r2, r3, #5
 800b588:	69fb      	ldr	r3, [r7, #28]
 800b58a:	4413      	add	r3, r2
 800b58c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b590:	691a      	ldr	r2, [r3, #16]
 800b592:	8afb      	ldrh	r3, [r7, #22]
 800b594:	04d9      	lsls	r1, r3, #19
 800b596:	4b38      	ldr	r3, [pc, #224]	@ (800b678 <USB_EPStartXfer+0x538>)
 800b598:	400b      	ands	r3, r1
 800b59a:	69b9      	ldr	r1, [r7, #24]
 800b59c:	0148      	lsls	r0, r1, #5
 800b59e:	69f9      	ldr	r1, [r7, #28]
 800b5a0:	4401      	add	r1, r0
 800b5a2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b5a6:	4313      	orrs	r3, r2
 800b5a8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800b5aa:	69bb      	ldr	r3, [r7, #24]
 800b5ac:	015a      	lsls	r2, r3, #5
 800b5ae:	69fb      	ldr	r3, [r7, #28]
 800b5b0:	4413      	add	r3, r2
 800b5b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b5b6:	691a      	ldr	r2, [r3, #16]
 800b5b8:	68bb      	ldr	r3, [r7, #8]
 800b5ba:	6a1b      	ldr	r3, [r3, #32]
 800b5bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b5c0:	69b9      	ldr	r1, [r7, #24]
 800b5c2:	0148      	lsls	r0, r1, #5
 800b5c4:	69f9      	ldr	r1, [r7, #28]
 800b5c6:	4401      	add	r1, r0
 800b5c8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b5cc:	4313      	orrs	r3, r2
 800b5ce:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800b5d0:	79fb      	ldrb	r3, [r7, #7]
 800b5d2:	2b01      	cmp	r3, #1
 800b5d4:	d10d      	bne.n	800b5f2 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b5d6:	68bb      	ldr	r3, [r7, #8]
 800b5d8:	68db      	ldr	r3, [r3, #12]
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d009      	beq.n	800b5f2 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b5de:	68bb      	ldr	r3, [r7, #8]
 800b5e0:	68d9      	ldr	r1, [r3, #12]
 800b5e2:	69bb      	ldr	r3, [r7, #24]
 800b5e4:	015a      	lsls	r2, r3, #5
 800b5e6:	69fb      	ldr	r3, [r7, #28]
 800b5e8:	4413      	add	r3, r2
 800b5ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b5ee:	460a      	mov	r2, r1
 800b5f0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800b5f2:	68bb      	ldr	r3, [r7, #8]
 800b5f4:	791b      	ldrb	r3, [r3, #4]
 800b5f6:	2b01      	cmp	r3, #1
 800b5f8:	d128      	bne.n	800b64c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1UL << 8)) == 0U)
 800b5fa:	69fb      	ldr	r3, [r7, #28]
 800b5fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b600:	689b      	ldr	r3, [r3, #8]
 800b602:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b606:	2b00      	cmp	r3, #0
 800b608:	d110      	bne.n	800b62c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800b60a:	69bb      	ldr	r3, [r7, #24]
 800b60c:	015a      	lsls	r2, r3, #5
 800b60e:	69fb      	ldr	r3, [r7, #28]
 800b610:	4413      	add	r3, r2
 800b612:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	69ba      	ldr	r2, [r7, #24]
 800b61a:	0151      	lsls	r1, r2, #5
 800b61c:	69fa      	ldr	r2, [r7, #28]
 800b61e:	440a      	add	r2, r1
 800b620:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b624:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b628:	6013      	str	r3, [r2, #0]
 800b62a:	e00f      	b.n	800b64c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b62c:	69bb      	ldr	r3, [r7, #24]
 800b62e:	015a      	lsls	r2, r3, #5
 800b630:	69fb      	ldr	r3, [r7, #28]
 800b632:	4413      	add	r3, r2
 800b634:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	69ba      	ldr	r2, [r7, #24]
 800b63c:	0151      	lsls	r1, r2, #5
 800b63e:	69fa      	ldr	r2, [r7, #28]
 800b640:	440a      	add	r2, r1
 800b642:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b646:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b64a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b64c:	69bb      	ldr	r3, [r7, #24]
 800b64e:	015a      	lsls	r2, r3, #5
 800b650:	69fb      	ldr	r3, [r7, #28]
 800b652:	4413      	add	r3, r2
 800b654:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	69ba      	ldr	r2, [r7, #24]
 800b65c:	0151      	lsls	r1, r2, #5
 800b65e:	69fa      	ldr	r2, [r7, #28]
 800b660:	440a      	add	r2, r1
 800b662:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b666:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b66a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b66c:	2300      	movs	r3, #0
}
 800b66e:	4618      	mov	r0, r3
 800b670:	3720      	adds	r7, #32
 800b672:	46bd      	mov	sp, r7
 800b674:	bd80      	pop	{r7, pc}
 800b676:	bf00      	nop
 800b678:	1ff80000 	.word	0x1ff80000

0800b67c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b67c:	b480      	push	{r7}
 800b67e:	b089      	sub	sp, #36	@ 0x24
 800b680:	af00      	add	r7, sp, #0
 800b682:	6078      	str	r0, [r7, #4]
 800b684:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b686:	2300      	movs	r3, #0
 800b688:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800b68a:	2300      	movs	r3, #0
 800b68c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	61bb      	str	r3, [r7, #24]
  uint32_t dma_enable = (USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) >> 0x5U;
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	689b      	ldr	r3, [r3, #8]
 800b696:	095b      	lsrs	r3, r3, #5
 800b698:	f003 0301 	and.w	r3, r3, #1
 800b69c:	617b      	str	r3, [r7, #20]
  uint32_t RegVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b69e:	683b      	ldr	r3, [r7, #0]
 800b6a0:	785b      	ldrb	r3, [r3, #1]
 800b6a2:	2b01      	cmp	r3, #1
 800b6a4:	d149      	bne.n	800b73a <USB_EPStopXfer+0xbe>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b6a6:	683b      	ldr	r3, [r7, #0]
 800b6a8:	781b      	ldrb	r3, [r3, #0]
 800b6aa:	015a      	lsls	r2, r3, #5
 800b6ac:	69bb      	ldr	r3, [r7, #24]
 800b6ae:	4413      	add	r3, r2
 800b6b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b6ba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b6be:	f040 80d2 	bne.w	800b866 <USB_EPStopXfer+0x1ea>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800b6c2:	683b      	ldr	r3, [r7, #0]
 800b6c4:	781b      	ldrb	r3, [r3, #0]
 800b6c6:	015a      	lsls	r2, r3, #5
 800b6c8:	69bb      	ldr	r3, [r7, #24]
 800b6ca:	4413      	add	r3, r2
 800b6cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	683a      	ldr	r2, [r7, #0]
 800b6d4:	7812      	ldrb	r2, [r2, #0]
 800b6d6:	0151      	lsls	r1, r2, #5
 800b6d8:	69ba      	ldr	r2, [r7, #24]
 800b6da:	440a      	add	r2, r1
 800b6dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b6e0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b6e4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800b6e6:	683b      	ldr	r3, [r7, #0]
 800b6e8:	781b      	ldrb	r3, [r3, #0]
 800b6ea:	015a      	lsls	r2, r3, #5
 800b6ec:	69bb      	ldr	r3, [r7, #24]
 800b6ee:	4413      	add	r3, r2
 800b6f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	683a      	ldr	r2, [r7, #0]
 800b6f8:	7812      	ldrb	r2, [r2, #0]
 800b6fa:	0151      	lsls	r1, r2, #5
 800b6fc:	69ba      	ldr	r2, [r7, #24]
 800b6fe:	440a      	add	r2, r1
 800b700:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b704:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b708:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	3301      	adds	r3, #1
 800b70e:	60fb      	str	r3, [r7, #12]

        if (count > 0xF0000U)
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
 800b716:	d902      	bls.n	800b71e <USB_EPStopXfer+0xa2>
        {
          ret = HAL_ERROR;
 800b718:	2301      	movs	r3, #1
 800b71a:	77fb      	strb	r3, [r7, #31]
          break;
 800b71c:	e0a3      	b.n	800b866 <USB_EPStopXfer+0x1ea>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA);
 800b71e:	683b      	ldr	r3, [r7, #0]
 800b720:	781b      	ldrb	r3, [r3, #0]
 800b722:	015a      	lsls	r2, r3, #5
 800b724:	69bb      	ldr	r3, [r7, #24]
 800b726:	4413      	add	r3, r2
 800b728:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b732:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b736:	d0e8      	beq.n	800b70a <USB_EPStopXfer+0x8e>
 800b738:	e095      	b.n	800b866 <USB_EPStopXfer+0x1ea>
    }
  }
  else /* OUT endpoint */
  {
    USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	699b      	ldr	r3, [r3, #24]
 800b73e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	619a      	str	r2, [r3, #24]

    if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	695b      	ldr	r3, [r3, #20]
 800b74a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d109      	bne.n	800b766 <USB_EPStopXfer+0xea>
    {
      USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800b752:	69bb      	ldr	r3, [r7, #24]
 800b754:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b758:	685b      	ldr	r3, [r3, #4]
 800b75a:	69ba      	ldr	r2, [r7, #24]
 800b75c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b760:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b764:	6053      	str	r3, [r2, #4]
    }

    if (dma_enable == 0U)
 800b766:	697b      	ldr	r3, [r7, #20]
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d112      	bne.n	800b792 <USB_EPStopXfer+0x116>
    {
      do
      {
        count++;
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	3301      	adds	r3, #1
 800b770:	60fb      	str	r3, [r7, #12]

        if (count > 0xF0000U)
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
 800b778:	d902      	bls.n	800b780 <USB_EPStopXfer+0x104>
        {
          ret = HAL_ERROR;
 800b77a:	2301      	movs	r3, #1
 800b77c:	77fb      	strb	r3, [r7, #31]
          break;
 800b77e:	e005      	b.n	800b78c <USB_EPStopXfer+0x110>
        }
      } while (((USBx->GINTSTS & USB_OTG_GINTSTS_RXFLVL) & USB_OTG_GINTSTS_RXFLVL) != USB_OTG_GINTSTS_RXFLVL);
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	695b      	ldr	r3, [r3, #20]
 800b784:	f003 0310 	and.w	r3, r3, #16
 800b788:	2b10      	cmp	r3, #16
 800b78a:	d1ef      	bne.n	800b76c <USB_EPStopXfer+0xf0>

      /* POP the RX status register to generate the NAK Effective interrupt */
      RegVal = USBx->GRXSTSP;
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	6a1b      	ldr	r3, [r3, #32]
 800b790:	613b      	str	r3, [r7, #16]
      UNUSED(RegVal);
    }

    /* Wait for Global NAK effective to be set */
    count = 0U;
 800b792:	2300      	movs	r3, #0
 800b794:	60fb      	str	r3, [r7, #12]

    do
    {
      count++;
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	3301      	adds	r3, #1
 800b79a:	60fb      	str	r3, [r7, #12]

      if (count > 0xF0000U)
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
 800b7a2:	d902      	bls.n	800b7aa <USB_EPStopXfer+0x12e>
      {
        ret = HAL_ERROR;
 800b7a4:	2301      	movs	r3, #1
 800b7a6:	77fb      	strb	r3, [r7, #31]
        break;
 800b7a8:	e005      	b.n	800b7b6 <USB_EPStopXfer+0x13a>
      }
    } while (((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF)
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	695b      	ldr	r3, [r3, #20]
              & USB_OTG_GINTSTS_BOUTNAKEFF) != USB_OTG_GINTSTS_BOUTNAKEFF);
 800b7ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b7b2:	2b80      	cmp	r3, #128	@ 0x80
 800b7b4:	d1ef      	bne.n	800b796 <USB_EPStopXfer+0x11a>

    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800b7b6:	683b      	ldr	r3, [r7, #0]
 800b7b8:	781b      	ldrb	r3, [r3, #0]
 800b7ba:	015a      	lsls	r2, r3, #5
 800b7bc:	69bb      	ldr	r3, [r7, #24]
 800b7be:	4413      	add	r3, r2
 800b7c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	683a      	ldr	r2, [r7, #0]
 800b7c8:	7812      	ldrb	r2, [r2, #0]
 800b7ca:	0151      	lsls	r1, r2, #5
 800b7cc:	69ba      	ldr	r2, [r7, #24]
 800b7ce:	440a      	add	r2, r1
 800b7d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b7d4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b7d8:	6013      	str	r3, [r2, #0]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800b7da:	683b      	ldr	r3, [r7, #0]
 800b7dc:	781b      	ldrb	r3, [r3, #0]
 800b7de:	015a      	lsls	r2, r3, #5
 800b7e0:	69bb      	ldr	r3, [r7, #24]
 800b7e2:	4413      	add	r3, r2
 800b7e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	683a      	ldr	r2, [r7, #0]
 800b7ec:	7812      	ldrb	r2, [r2, #0]
 800b7ee:	0151      	lsls	r1, r2, #5
 800b7f0:	69ba      	ldr	r2, [r7, #24]
 800b7f2:	440a      	add	r2, r1
 800b7f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b7f8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b7fc:	6013      	str	r3, [r2, #0]

    /* Wait for EP disable to take effect */
    count = 0U;
 800b7fe:	2300      	movs	r3, #0
 800b800:	60fb      	str	r3, [r7, #12]

    do
    {
      count++;
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	3301      	adds	r3, #1
 800b806:	60fb      	str	r3, [r7, #12]

      if (count > 0xF0000U)
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
 800b80e:	d902      	bls.n	800b816 <USB_EPStopXfer+0x19a>
      {
        ret = HAL_ERROR;
 800b810:	2301      	movs	r3, #1
 800b812:	77fb      	strb	r3, [r7, #31]
        break;
 800b814:	e00b      	b.n	800b82e <USB_EPStopXfer+0x1b2>
      }
    } while (((USBx_OUTEP(ep->num)->DOEPINT & USB_OTG_DOEPINT_EPDISD)
 800b816:	683b      	ldr	r3, [r7, #0]
 800b818:	781b      	ldrb	r3, [r3, #0]
 800b81a:	015a      	lsls	r2, r3, #5
 800b81c:	69bb      	ldr	r3, [r7, #24]
 800b81e:	4413      	add	r3, r2
 800b820:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b824:	689b      	ldr	r3, [r3, #8]
              & USB_OTG_DOEPINT_EPDISD) != USB_OTG_DOEPINT_EPDISD);
 800b826:	f003 0302 	and.w	r3, r3, #2
 800b82a:	2b02      	cmp	r3, #2
 800b82c:	d1e9      	bne.n	800b802 <USB_EPStopXfer+0x186>

    /* Clear OUT EP disable interrupt */
    USBx_OUTEP(ep->num)->DOEPINT |= USB_OTG_DOEPINT_EPDISD;
 800b82e:	683b      	ldr	r3, [r7, #0]
 800b830:	781b      	ldrb	r3, [r3, #0]
 800b832:	015a      	lsls	r2, r3, #5
 800b834:	69bb      	ldr	r3, [r7, #24]
 800b836:	4413      	add	r3, r2
 800b838:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b83c:	689b      	ldr	r3, [r3, #8]
 800b83e:	683a      	ldr	r2, [r7, #0]
 800b840:	7812      	ldrb	r2, [r2, #0]
 800b842:	0151      	lsls	r1, r2, #5
 800b844:	69ba      	ldr	r2, [r7, #24]
 800b846:	440a      	add	r2, r1
 800b848:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b84c:	f043 0302 	orr.w	r3, r3, #2
 800b850:	6093      	str	r3, [r2, #8]

    /* Clear Global OUT NAK */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800b852:	69bb      	ldr	r3, [r7, #24]
 800b854:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b858:	685b      	ldr	r3, [r3, #4]
 800b85a:	69ba      	ldr	r2, [r7, #24]
 800b85c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b860:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800b864:	6053      	str	r3, [r2, #4]
  }

  return ret;
 800b866:	7ffb      	ldrb	r3, [r7, #31]
}
 800b868:	4618      	mov	r0, r3
 800b86a:	3724      	adds	r7, #36	@ 0x24
 800b86c:	46bd      	mov	sp, r7
 800b86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b872:	4770      	bx	lr

0800b874 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b874:	b480      	push	{r7}
 800b876:	b085      	sub	sp, #20
 800b878:	af00      	add	r7, sp, #0
 800b87a:	6078      	str	r0, [r7, #4]
 800b87c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b882:	683b      	ldr	r3, [r7, #0]
 800b884:	781b      	ldrb	r3, [r3, #0]
 800b886:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b888:	683b      	ldr	r3, [r7, #0]
 800b88a:	785b      	ldrb	r3, [r3, #1]
 800b88c:	2b01      	cmp	r3, #1
 800b88e:	d12c      	bne.n	800b8ea <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b890:	68bb      	ldr	r3, [r7, #8]
 800b892:	015a      	lsls	r2, r3, #5
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	4413      	add	r3, r2
 800b898:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	db12      	blt.n	800b8c8 <USB_EPSetStall+0x54>
 800b8a2:	68bb      	ldr	r3, [r7, #8]
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d00f      	beq.n	800b8c8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b8a8:	68bb      	ldr	r3, [r7, #8]
 800b8aa:	015a      	lsls	r2, r3, #5
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	4413      	add	r3, r2
 800b8b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	68ba      	ldr	r2, [r7, #8]
 800b8b8:	0151      	lsls	r1, r2, #5
 800b8ba:	68fa      	ldr	r2, [r7, #12]
 800b8bc:	440a      	add	r2, r1
 800b8be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b8c2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b8c6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b8c8:	68bb      	ldr	r3, [r7, #8]
 800b8ca:	015a      	lsls	r2, r3, #5
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	4413      	add	r3, r2
 800b8d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	68ba      	ldr	r2, [r7, #8]
 800b8d8:	0151      	lsls	r1, r2, #5
 800b8da:	68fa      	ldr	r2, [r7, #12]
 800b8dc:	440a      	add	r2, r1
 800b8de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b8e2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b8e6:	6013      	str	r3, [r2, #0]
 800b8e8:	e02b      	b.n	800b942 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b8ea:	68bb      	ldr	r3, [r7, #8]
 800b8ec:	015a      	lsls	r2, r3, #5
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	4413      	add	r3, r2
 800b8f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	db12      	blt.n	800b922 <USB_EPSetStall+0xae>
 800b8fc:	68bb      	ldr	r3, [r7, #8]
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d00f      	beq.n	800b922 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b902:	68bb      	ldr	r3, [r7, #8]
 800b904:	015a      	lsls	r2, r3, #5
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	4413      	add	r3, r2
 800b90a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	68ba      	ldr	r2, [r7, #8]
 800b912:	0151      	lsls	r1, r2, #5
 800b914:	68fa      	ldr	r2, [r7, #12]
 800b916:	440a      	add	r2, r1
 800b918:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b91c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b920:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b922:	68bb      	ldr	r3, [r7, #8]
 800b924:	015a      	lsls	r2, r3, #5
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	4413      	add	r3, r2
 800b92a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	68ba      	ldr	r2, [r7, #8]
 800b932:	0151      	lsls	r1, r2, #5
 800b934:	68fa      	ldr	r2, [r7, #12]
 800b936:	440a      	add	r2, r1
 800b938:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b93c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b940:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b942:	2300      	movs	r3, #0
}
 800b944:	4618      	mov	r0, r3
 800b946:	3714      	adds	r7, #20
 800b948:	46bd      	mov	sp, r7
 800b94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b94e:	4770      	bx	lr

0800b950 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b950:	b480      	push	{r7}
 800b952:	b085      	sub	sp, #20
 800b954:	af00      	add	r7, sp, #0
 800b956:	6078      	str	r0, [r7, #4]
 800b958:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b95e:	683b      	ldr	r3, [r7, #0]
 800b960:	781b      	ldrb	r3, [r3, #0]
 800b962:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b964:	683b      	ldr	r3, [r7, #0]
 800b966:	785b      	ldrb	r3, [r3, #1]
 800b968:	2b01      	cmp	r3, #1
 800b96a:	d128      	bne.n	800b9be <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b96c:	68bb      	ldr	r3, [r7, #8]
 800b96e:	015a      	lsls	r2, r3, #5
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	4413      	add	r3, r2
 800b974:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	68ba      	ldr	r2, [r7, #8]
 800b97c:	0151      	lsls	r1, r2, #5
 800b97e:	68fa      	ldr	r2, [r7, #12]
 800b980:	440a      	add	r2, r1
 800b982:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b986:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b98a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b98c:	683b      	ldr	r3, [r7, #0]
 800b98e:	791b      	ldrb	r3, [r3, #4]
 800b990:	2b03      	cmp	r3, #3
 800b992:	d003      	beq.n	800b99c <USB_EPClearStall+0x4c>
 800b994:	683b      	ldr	r3, [r7, #0]
 800b996:	791b      	ldrb	r3, [r3, #4]
 800b998:	2b02      	cmp	r3, #2
 800b99a:	d138      	bne.n	800ba0e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b99c:	68bb      	ldr	r3, [r7, #8]
 800b99e:	015a      	lsls	r2, r3, #5
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	4413      	add	r3, r2
 800b9a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	68ba      	ldr	r2, [r7, #8]
 800b9ac:	0151      	lsls	r1, r2, #5
 800b9ae:	68fa      	ldr	r2, [r7, #12]
 800b9b0:	440a      	add	r2, r1
 800b9b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b9b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b9ba:	6013      	str	r3, [r2, #0]
 800b9bc:	e027      	b.n	800ba0e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b9be:	68bb      	ldr	r3, [r7, #8]
 800b9c0:	015a      	lsls	r2, r3, #5
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	4413      	add	r3, r2
 800b9c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	68ba      	ldr	r2, [r7, #8]
 800b9ce:	0151      	lsls	r1, r2, #5
 800b9d0:	68fa      	ldr	r2, [r7, #12]
 800b9d2:	440a      	add	r2, r1
 800b9d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b9d8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b9dc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b9de:	683b      	ldr	r3, [r7, #0]
 800b9e0:	791b      	ldrb	r3, [r3, #4]
 800b9e2:	2b03      	cmp	r3, #3
 800b9e4:	d003      	beq.n	800b9ee <USB_EPClearStall+0x9e>
 800b9e6:	683b      	ldr	r3, [r7, #0]
 800b9e8:	791b      	ldrb	r3, [r3, #4]
 800b9ea:	2b02      	cmp	r3, #2
 800b9ec:	d10f      	bne.n	800ba0e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b9ee:	68bb      	ldr	r3, [r7, #8]
 800b9f0:	015a      	lsls	r2, r3, #5
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	4413      	add	r3, r2
 800b9f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	68ba      	ldr	r2, [r7, #8]
 800b9fe:	0151      	lsls	r1, r2, #5
 800ba00:	68fa      	ldr	r2, [r7, #12]
 800ba02:	440a      	add	r2, r1
 800ba04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ba08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ba0c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800ba0e:	2300      	movs	r3, #0
}
 800ba10:	4618      	mov	r0, r3
 800ba12:	3714      	adds	r7, #20
 800ba14:	46bd      	mov	sp, r7
 800ba16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba1a:	4770      	bx	lr

0800ba1c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800ba1c:	b480      	push	{r7}
 800ba1e:	b089      	sub	sp, #36	@ 0x24
 800ba20:	af00      	add	r7, sp, #0
 800ba22:	60f8      	str	r0, [r7, #12]
 800ba24:	60b9      	str	r1, [r7, #8]
 800ba26:	4611      	mov	r1, r2
 800ba28:	461a      	mov	r2, r3
 800ba2a:	460b      	mov	r3, r1
 800ba2c:	71fb      	strb	r3, [r7, #7]
 800ba2e:	4613      	mov	r3, r2
 800ba30:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800ba36:	68bb      	ldr	r3, [r7, #8]
 800ba38:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800ba3a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d123      	bne.n	800ba8a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800ba42:	88bb      	ldrh	r3, [r7, #4]
 800ba44:	3303      	adds	r3, #3
 800ba46:	089b      	lsrs	r3, r3, #2
 800ba48:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800ba4a:	2300      	movs	r3, #0
 800ba4c:	61bb      	str	r3, [r7, #24]
 800ba4e:	e018      	b.n	800ba82 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800ba50:	79fb      	ldrb	r3, [r7, #7]
 800ba52:	031a      	lsls	r2, r3, #12
 800ba54:	697b      	ldr	r3, [r7, #20]
 800ba56:	4413      	add	r3, r2
 800ba58:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ba5c:	461a      	mov	r2, r3
 800ba5e:	69fb      	ldr	r3, [r7, #28]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	6013      	str	r3, [r2, #0]
      pSrc++;
 800ba64:	69fb      	ldr	r3, [r7, #28]
 800ba66:	3301      	adds	r3, #1
 800ba68:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ba6a:	69fb      	ldr	r3, [r7, #28]
 800ba6c:	3301      	adds	r3, #1
 800ba6e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ba70:	69fb      	ldr	r3, [r7, #28]
 800ba72:	3301      	adds	r3, #1
 800ba74:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ba76:	69fb      	ldr	r3, [r7, #28]
 800ba78:	3301      	adds	r3, #1
 800ba7a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800ba7c:	69bb      	ldr	r3, [r7, #24]
 800ba7e:	3301      	adds	r3, #1
 800ba80:	61bb      	str	r3, [r7, #24]
 800ba82:	69ba      	ldr	r2, [r7, #24]
 800ba84:	693b      	ldr	r3, [r7, #16]
 800ba86:	429a      	cmp	r2, r3
 800ba88:	d3e2      	bcc.n	800ba50 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800ba8a:	2300      	movs	r3, #0
}
 800ba8c:	4618      	mov	r0, r3
 800ba8e:	3724      	adds	r7, #36	@ 0x24
 800ba90:	46bd      	mov	sp, r7
 800ba92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba96:	4770      	bx	lr

0800ba98 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800ba98:	b480      	push	{r7}
 800ba9a:	b08b      	sub	sp, #44	@ 0x2c
 800ba9c:	af00      	add	r7, sp, #0
 800ba9e:	60f8      	str	r0, [r7, #12]
 800baa0:	60b9      	str	r1, [r7, #8]
 800baa2:	4613      	mov	r3, r2
 800baa4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800baaa:	68bb      	ldr	r3, [r7, #8]
 800baac:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800baae:	88fb      	ldrh	r3, [r7, #6]
 800bab0:	089b      	lsrs	r3, r3, #2
 800bab2:	b29b      	uxth	r3, r3
 800bab4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800bab6:	88fb      	ldrh	r3, [r7, #6]
 800bab8:	f003 0303 	and.w	r3, r3, #3
 800babc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800babe:	2300      	movs	r3, #0
 800bac0:	623b      	str	r3, [r7, #32]
 800bac2:	e014      	b.n	800baee <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800bac4:	69bb      	ldr	r3, [r7, #24]
 800bac6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800baca:	681a      	ldr	r2, [r3, #0]
 800bacc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bace:	601a      	str	r2, [r3, #0]
    pDest++;
 800bad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bad2:	3301      	adds	r3, #1
 800bad4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800bad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bad8:	3301      	adds	r3, #1
 800bada:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800badc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bade:	3301      	adds	r3, #1
 800bae0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800bae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bae4:	3301      	adds	r3, #1
 800bae6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800bae8:	6a3b      	ldr	r3, [r7, #32]
 800baea:	3301      	adds	r3, #1
 800baec:	623b      	str	r3, [r7, #32]
 800baee:	6a3a      	ldr	r2, [r7, #32]
 800baf0:	697b      	ldr	r3, [r7, #20]
 800baf2:	429a      	cmp	r2, r3
 800baf4:	d3e6      	bcc.n	800bac4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800baf6:	8bfb      	ldrh	r3, [r7, #30]
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d01e      	beq.n	800bb3a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800bafc:	2300      	movs	r3, #0
 800bafe:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800bb00:	69bb      	ldr	r3, [r7, #24]
 800bb02:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bb06:	461a      	mov	r2, r3
 800bb08:	f107 0310 	add.w	r3, r7, #16
 800bb0c:	6812      	ldr	r2, [r2, #0]
 800bb0e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800bb10:	693a      	ldr	r2, [r7, #16]
 800bb12:	6a3b      	ldr	r3, [r7, #32]
 800bb14:	b2db      	uxtb	r3, r3
 800bb16:	00db      	lsls	r3, r3, #3
 800bb18:	fa22 f303 	lsr.w	r3, r2, r3
 800bb1c:	b2da      	uxtb	r2, r3
 800bb1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb20:	701a      	strb	r2, [r3, #0]
      i++;
 800bb22:	6a3b      	ldr	r3, [r7, #32]
 800bb24:	3301      	adds	r3, #1
 800bb26:	623b      	str	r3, [r7, #32]
      pDest++;
 800bb28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb2a:	3301      	adds	r3, #1
 800bb2c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800bb2e:	8bfb      	ldrh	r3, [r7, #30]
 800bb30:	3b01      	subs	r3, #1
 800bb32:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800bb34:	8bfb      	ldrh	r3, [r7, #30]
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d1ea      	bne.n	800bb10 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800bb3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800bb3c:	4618      	mov	r0, r3
 800bb3e:	372c      	adds	r7, #44	@ 0x2c
 800bb40:	46bd      	mov	sp, r7
 800bb42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb46:	4770      	bx	lr

0800bb48 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800bb48:	b480      	push	{r7}
 800bb4a:	b085      	sub	sp, #20
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	6078      	str	r0, [r7, #4]
 800bb50:	460b      	mov	r3, r1
 800bb52:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	68fa      	ldr	r2, [r7, #12]
 800bb62:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bb66:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800bb6a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bb72:	681a      	ldr	r2, [r3, #0]
 800bb74:	78fb      	ldrb	r3, [r7, #3]
 800bb76:	011b      	lsls	r3, r3, #4
 800bb78:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800bb7c:	68f9      	ldr	r1, [r7, #12]
 800bb7e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bb82:	4313      	orrs	r3, r2
 800bb84:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800bb86:	2300      	movs	r3, #0
}
 800bb88:	4618      	mov	r0, r3
 800bb8a:	3714      	adds	r7, #20
 800bb8c:	46bd      	mov	sp, r7
 800bb8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb92:	4770      	bx	lr

0800bb94 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800bb94:	b480      	push	{r7}
 800bb96:	b085      	sub	sp, #20
 800bb98:	af00      	add	r7, sp, #0
 800bb9a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	68fa      	ldr	r2, [r7, #12]
 800bbaa:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800bbae:	f023 0303 	bic.w	r3, r3, #3
 800bbb2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bbba:	685b      	ldr	r3, [r3, #4]
 800bbbc:	68fa      	ldr	r2, [r7, #12]
 800bbbe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bbc2:	f023 0302 	bic.w	r3, r3, #2
 800bbc6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800bbc8:	2300      	movs	r3, #0
}
 800bbca:	4618      	mov	r0, r3
 800bbcc:	3714      	adds	r7, #20
 800bbce:	46bd      	mov	sp, r7
 800bbd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd4:	4770      	bx	lr

0800bbd6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800bbd6:	b480      	push	{r7}
 800bbd8:	b085      	sub	sp, #20
 800bbda:	af00      	add	r7, sp, #0
 800bbdc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	68fa      	ldr	r2, [r7, #12]
 800bbec:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800bbf0:	f023 0303 	bic.w	r3, r3, #3
 800bbf4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bbfc:	685b      	ldr	r3, [r3, #4]
 800bbfe:	68fa      	ldr	r2, [r7, #12]
 800bc00:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bc04:	f043 0302 	orr.w	r3, r3, #2
 800bc08:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800bc0a:	2300      	movs	r3, #0
}
 800bc0c:	4618      	mov	r0, r3
 800bc0e:	3714      	adds	r7, #20
 800bc10:	46bd      	mov	sp, r7
 800bc12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc16:	4770      	bx	lr

0800bc18 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800bc18:	b480      	push	{r7}
 800bc1a:	b085      	sub	sp, #20
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	695b      	ldr	r3, [r3, #20]
 800bc24:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	699b      	ldr	r3, [r3, #24]
 800bc2a:	68fa      	ldr	r2, [r7, #12]
 800bc2c:	4013      	ands	r3, r2
 800bc2e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800bc30:	68fb      	ldr	r3, [r7, #12]
}
 800bc32:	4618      	mov	r0, r3
 800bc34:	3714      	adds	r7, #20
 800bc36:	46bd      	mov	sp, r7
 800bc38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc3c:	4770      	bx	lr

0800bc3e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800bc3e:	b480      	push	{r7}
 800bc40:	b085      	sub	sp, #20
 800bc42:	af00      	add	r7, sp, #0
 800bc44:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc50:	699b      	ldr	r3, [r3, #24]
 800bc52:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc5a:	69db      	ldr	r3, [r3, #28]
 800bc5c:	68ba      	ldr	r2, [r7, #8]
 800bc5e:	4013      	ands	r3, r2
 800bc60:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800bc62:	68bb      	ldr	r3, [r7, #8]
 800bc64:	0c1b      	lsrs	r3, r3, #16
}
 800bc66:	4618      	mov	r0, r3
 800bc68:	3714      	adds	r7, #20
 800bc6a:	46bd      	mov	sp, r7
 800bc6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc70:	4770      	bx	lr

0800bc72 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800bc72:	b480      	push	{r7}
 800bc74:	b085      	sub	sp, #20
 800bc76:	af00      	add	r7, sp, #0
 800bc78:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc84:	699b      	ldr	r3, [r3, #24]
 800bc86:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc8e:	69db      	ldr	r3, [r3, #28]
 800bc90:	68ba      	ldr	r2, [r7, #8]
 800bc92:	4013      	ands	r3, r2
 800bc94:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800bc96:	68bb      	ldr	r3, [r7, #8]
 800bc98:	b29b      	uxth	r3, r3
}
 800bc9a:	4618      	mov	r0, r3
 800bc9c:	3714      	adds	r7, #20
 800bc9e:	46bd      	mov	sp, r7
 800bca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bca4:	4770      	bx	lr

0800bca6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800bca6:	b480      	push	{r7}
 800bca8:	b085      	sub	sp, #20
 800bcaa:	af00      	add	r7, sp, #0
 800bcac:	6078      	str	r0, [r7, #4]
 800bcae:	460b      	mov	r3, r1
 800bcb0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800bcb6:	78fb      	ldrb	r3, [r7, #3]
 800bcb8:	015a      	lsls	r2, r3, #5
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	4413      	add	r3, r2
 800bcbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bcc2:	689b      	ldr	r3, [r3, #8]
 800bcc4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bccc:	695b      	ldr	r3, [r3, #20]
 800bcce:	68ba      	ldr	r2, [r7, #8]
 800bcd0:	4013      	ands	r3, r2
 800bcd2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800bcd4:	68bb      	ldr	r3, [r7, #8]
}
 800bcd6:	4618      	mov	r0, r3
 800bcd8:	3714      	adds	r7, #20
 800bcda:	46bd      	mov	sp, r7
 800bcdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce0:	4770      	bx	lr

0800bce2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800bce2:	b480      	push	{r7}
 800bce4:	b087      	sub	sp, #28
 800bce6:	af00      	add	r7, sp, #0
 800bce8:	6078      	str	r0, [r7, #4]
 800bcea:	460b      	mov	r3, r1
 800bcec:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800bcf2:	697b      	ldr	r3, [r7, #20]
 800bcf4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bcf8:	691b      	ldr	r3, [r3, #16]
 800bcfa:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800bcfc:	697b      	ldr	r3, [r7, #20]
 800bcfe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd04:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800bd06:	78fb      	ldrb	r3, [r7, #3]
 800bd08:	f003 030f 	and.w	r3, r3, #15
 800bd0c:	68fa      	ldr	r2, [r7, #12]
 800bd0e:	fa22 f303 	lsr.w	r3, r2, r3
 800bd12:	01db      	lsls	r3, r3, #7
 800bd14:	b2db      	uxtb	r3, r3
 800bd16:	693a      	ldr	r2, [r7, #16]
 800bd18:	4313      	orrs	r3, r2
 800bd1a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800bd1c:	78fb      	ldrb	r3, [r7, #3]
 800bd1e:	015a      	lsls	r2, r3, #5
 800bd20:	697b      	ldr	r3, [r7, #20]
 800bd22:	4413      	add	r3, r2
 800bd24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd28:	689b      	ldr	r3, [r3, #8]
 800bd2a:	693a      	ldr	r2, [r7, #16]
 800bd2c:	4013      	ands	r3, r2
 800bd2e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800bd30:	68bb      	ldr	r3, [r7, #8]
}
 800bd32:	4618      	mov	r0, r3
 800bd34:	371c      	adds	r7, #28
 800bd36:	46bd      	mov	sp, r7
 800bd38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3c:	4770      	bx	lr

0800bd3e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800bd3e:	b480      	push	{r7}
 800bd40:	b083      	sub	sp, #12
 800bd42:	af00      	add	r7, sp, #0
 800bd44:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	695b      	ldr	r3, [r3, #20]
 800bd4a:	f003 0301 	and.w	r3, r3, #1
}
 800bd4e:	4618      	mov	r0, r3
 800bd50:	370c      	adds	r7, #12
 800bd52:	46bd      	mov	sp, r7
 800bd54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd58:	4770      	bx	lr

0800bd5a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800bd5a:	b480      	push	{r7}
 800bd5c:	b085      	sub	sp, #20
 800bd5e:	af00      	add	r7, sp, #0
 800bd60:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	68fa      	ldr	r2, [r7, #12]
 800bd70:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bd74:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800bd78:	f023 0307 	bic.w	r3, r3, #7
 800bd7c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd84:	685b      	ldr	r3, [r3, #4]
 800bd86:	68fa      	ldr	r2, [r7, #12]
 800bd88:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bd8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bd90:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800bd92:	2300      	movs	r3, #0
}
 800bd94:	4618      	mov	r0, r3
 800bd96:	3714      	adds	r7, #20
 800bd98:	46bd      	mov	sp, r7
 800bd9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd9e:	4770      	bx	lr

0800bda0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800bda0:	b480      	push	{r7}
 800bda2:	b087      	sub	sp, #28
 800bda4:	af00      	add	r7, sp, #0
 800bda6:	60f8      	str	r0, [r7, #12]
 800bda8:	460b      	mov	r3, r1
 800bdaa:	607a      	str	r2, [r7, #4]
 800bdac:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bdae:	68fb      	ldr	r3, [r7, #12]
 800bdb0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	333c      	adds	r3, #60	@ 0x3c
 800bdb6:	3304      	adds	r3, #4
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800bdbc:	693b      	ldr	r3, [r7, #16]
 800bdbe:	4a26      	ldr	r2, [pc, #152]	@ (800be58 <USB_EP0_OutStart+0xb8>)
 800bdc0:	4293      	cmp	r3, r2
 800bdc2:	d90a      	bls.n	800bdda <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bdc4:	697b      	ldr	r3, [r7, #20]
 800bdc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bdd0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bdd4:	d101      	bne.n	800bdda <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800bdd6:	2300      	movs	r3, #0
 800bdd8:	e037      	b.n	800be4a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800bdda:	697b      	ldr	r3, [r7, #20]
 800bddc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bde0:	461a      	mov	r2, r3
 800bde2:	2300      	movs	r3, #0
 800bde4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1UL << 19));
 800bde6:	697b      	ldr	r3, [r7, #20]
 800bde8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bdec:	691b      	ldr	r3, [r3, #16]
 800bdee:	697a      	ldr	r2, [r7, #20]
 800bdf0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bdf4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bdf8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800bdfa:	697b      	ldr	r3, [r7, #20]
 800bdfc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be00:	691b      	ldr	r3, [r3, #16]
 800be02:	697a      	ldr	r2, [r7, #20]
 800be04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800be08:	f043 0318 	orr.w	r3, r3, #24
 800be0c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800be0e:	697b      	ldr	r3, [r7, #20]
 800be10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be14:	691b      	ldr	r3, [r3, #16]
 800be16:	697a      	ldr	r2, [r7, #20]
 800be18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800be1c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800be20:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800be22:	7afb      	ldrb	r3, [r7, #11]
 800be24:	2b01      	cmp	r3, #1
 800be26:	d10f      	bne.n	800be48 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800be28:	697b      	ldr	r3, [r7, #20]
 800be2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be2e:	461a      	mov	r2, r3
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800be34:	697b      	ldr	r3, [r7, #20]
 800be36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	697a      	ldr	r2, [r7, #20]
 800be3e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800be42:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800be46:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800be48:	2300      	movs	r3, #0
}
 800be4a:	4618      	mov	r0, r3
 800be4c:	371c      	adds	r7, #28
 800be4e:	46bd      	mov	sp, r7
 800be50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be54:	4770      	bx	lr
 800be56:	bf00      	nop
 800be58:	4f54300a 	.word	0x4f54300a

0800be5c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800be5c:	b480      	push	{r7}
 800be5e:	b085      	sub	sp, #20
 800be60:	af00      	add	r7, sp, #0
 800be62:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800be64:	2300      	movs	r3, #0
 800be66:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	3301      	adds	r3, #1
 800be6c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800be74:	d901      	bls.n	800be7a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800be76:	2303      	movs	r3, #3
 800be78:	e022      	b.n	800bec0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	691b      	ldr	r3, [r3, #16]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	daf2      	bge.n	800be68 <USB_CoreReset+0xc>

  count = 10U;
 800be82:	230a      	movs	r3, #10
 800be84:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800be86:	e002      	b.n	800be8e <USB_CoreReset+0x32>
  {
    count--;
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	3b01      	subs	r3, #1
 800be8c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	2b00      	cmp	r3, #0
 800be92:	d1f9      	bne.n	800be88 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	691b      	ldr	r3, [r3, #16]
 800be98:	f043 0201 	orr.w	r2, r3, #1
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	3301      	adds	r3, #1
 800bea4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800beac:	d901      	bls.n	800beb2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800beae:	2303      	movs	r3, #3
 800beb0:	e006      	b.n	800bec0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	691b      	ldr	r3, [r3, #16]
 800beb6:	f003 0301 	and.w	r3, r3, #1
 800beba:	2b01      	cmp	r3, #1
 800bebc:	d0f0      	beq.n	800bea0 <USB_CoreReset+0x44>

  return HAL_OK;
 800bebe:	2300      	movs	r3, #0
}
 800bec0:	4618      	mov	r0, r3
 800bec2:	3714      	adds	r7, #20
 800bec4:	46bd      	mov	sp, r7
 800bec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beca:	4770      	bx	lr

0800becc <memset>:
 800becc:	4402      	add	r2, r0
 800bece:	4603      	mov	r3, r0
 800bed0:	4293      	cmp	r3, r2
 800bed2:	d100      	bne.n	800bed6 <memset+0xa>
 800bed4:	4770      	bx	lr
 800bed6:	f803 1b01 	strb.w	r1, [r3], #1
 800beda:	e7f9      	b.n	800bed0 <memset+0x4>

0800bedc <__libc_init_array>:
 800bedc:	b570      	push	{r4, r5, r6, lr}
 800bede:	4d0d      	ldr	r5, [pc, #52]	@ (800bf14 <__libc_init_array+0x38>)
 800bee0:	2600      	movs	r6, #0
 800bee2:	4c0d      	ldr	r4, [pc, #52]	@ (800bf18 <__libc_init_array+0x3c>)
 800bee4:	1b64      	subs	r4, r4, r5
 800bee6:	10a4      	asrs	r4, r4, #2
 800bee8:	42a6      	cmp	r6, r4
 800beea:	d109      	bne.n	800bf00 <__libc_init_array+0x24>
 800beec:	4d0b      	ldr	r5, [pc, #44]	@ (800bf1c <__libc_init_array+0x40>)
 800beee:	2600      	movs	r6, #0
 800bef0:	4c0b      	ldr	r4, [pc, #44]	@ (800bf20 <__libc_init_array+0x44>)
 800bef2:	f000 f825 	bl	800bf40 <_init>
 800bef6:	1b64      	subs	r4, r4, r5
 800bef8:	10a4      	asrs	r4, r4, #2
 800befa:	42a6      	cmp	r6, r4
 800befc:	d105      	bne.n	800bf0a <__libc_init_array+0x2e>
 800befe:	bd70      	pop	{r4, r5, r6, pc}
 800bf00:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf04:	3601      	adds	r6, #1
 800bf06:	4798      	blx	r3
 800bf08:	e7ee      	b.n	800bee8 <__libc_init_array+0xc>
 800bf0a:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf0e:	3601      	adds	r6, #1
 800bf10:	4798      	blx	r3
 800bf12:	e7f2      	b.n	800befa <__libc_init_array+0x1e>
 800bf14:	0800c068 	.word	0x0800c068
 800bf18:	0800c068 	.word	0x0800c068
 800bf1c:	0800c068 	.word	0x0800c068
 800bf20:	0800c06c 	.word	0x0800c06c

0800bf24 <memcpy>:
 800bf24:	440a      	add	r2, r1
 800bf26:	1e43      	subs	r3, r0, #1
 800bf28:	4291      	cmp	r1, r2
 800bf2a:	d100      	bne.n	800bf2e <memcpy+0xa>
 800bf2c:	4770      	bx	lr
 800bf2e:	b510      	push	{r4, lr}
 800bf30:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf34:	4291      	cmp	r1, r2
 800bf36:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bf3a:	d1f9      	bne.n	800bf30 <memcpy+0xc>
 800bf3c:	bd10      	pop	{r4, pc}
	...

0800bf40 <_init>:
 800bf40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf42:	bf00      	nop
 800bf44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf46:	bc08      	pop	{r3}
 800bf48:	469e      	mov	lr, r3
 800bf4a:	4770      	bx	lr

0800bf4c <_fini>:
 800bf4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf4e:	bf00      	nop
 800bf50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf52:	bc08      	pop	{r3}
 800bf54:	469e      	mov	lr, r3
 800bf56:	4770      	bx	lr
