// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VysyxSoCFull__Syms.h"


//======================

void VysyxSoCFull::trace(VerilatedVcdC* tfp, int, int) {
    tfp->spTrace()->addInitCb(&traceInit, __VlSymsp);
    traceRegister(tfp->spTrace());
}

void VysyxSoCFull::traceInit(void* userp, VerilatedVcd* tracep, uint32_t code) {
    // Callback from tracep->open()
    VysyxSoCFull__Syms* __restrict vlSymsp = static_cast<VysyxSoCFull__Syms*>(userp);
    if (!vlSymsp->_vm_contextp__->calcUnusedSigs()) {
        VL_FATAL_MT(__FILE__, __LINE__, __FILE__,
                        "Turning on wave traces requires Verilated::traceEverOn(true) call before time 0.");
    }
    vlSymsp->__Vm_baseCode = code;
    tracep->module(vlSymsp->name());
    tracep->scopeEscape(' ');
    VysyxSoCFull::traceInitTop(vlSymsp, tracep);
    tracep->scopeEscape('.');
}

//======================


void VysyxSoCFull::traceInitTop(void* userp, VerilatedVcd* tracep) {
    VysyxSoCFull__Syms* __restrict vlSymsp = static_cast<VysyxSoCFull__Syms*>(userp);
    VysyxSoCFull* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    {
        vlTOPp->traceInitSub0(userp, tracep);
        vlTOPp->traceInitSub1(userp, tracep);
        vlTOPp->traceInitSub2(userp, tracep);
        vlTOPp->traceInitSub3(userp, tracep);
    }
}

void VysyxSoCFull::traceInitSub0(void* userp, VerilatedVcd* tracep) {
    VysyxSoCFull__Syms* __restrict vlSymsp = static_cast<VysyxSoCFull__Syms*>(userp);
    VysyxSoCFull* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+19390,"out", false,-1);
        tracep->declBit(c+19391,"en", false,-1);
        tracep->declBit(c+19392,"test_en", false,-1);
        tracep->declBit(c+19393,"in", false,-1);
        tracep->declBit(c+19394,"clock", false,-1);
        tracep->declBit(c+19395,"reset", false,-1);
        tracep->declBit(c+19390,"EICG_wrapper out", false,-1);
        tracep->declBit(c+19391,"EICG_wrapper en", false,-1);
        tracep->declBit(c+19392,"EICG_wrapper test_en", false,-1);
        tracep->declBit(c+19393,"EICG_wrapper in", false,-1);
        tracep->declBit(c+73,"EICG_wrapper en_latched", false,-1);
        tracep->declBit(c+19394,"TestHarness clock", false,-1);
        tracep->declBit(c+19395,"TestHarness reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut_reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic_reset", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic_intr_from_chipSlave", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic_fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+19396,"TestHarness ldut asic_fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+1117,"TestHarness ldut asic_fpga_io_c2b_send", false,-1);
        tracep->declBus(c+1118,"TestHarness ldut asic_fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic_fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+19397,"TestHarness ldut asic_fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+1119,"TestHarness ldut asic_fpga_io_b2c_send", false,-1);
        tracep->declBus(c+1120,"TestHarness ldut asic_fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+1,"TestHarness ldut asic_spi_clk", false,-1);
        tracep->declBus(c+19431,"TestHarness ldut asic_spi_cs", false,-1, 1,0);
        tracep->declBit(c+19432,"TestHarness ldut asic_spi_mosi", false,-1);
        tracep->declBit(c+17878,"TestHarness ldut asic_spi_miso", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic_uart_rx", false,-1);
        tracep->declBit(c+17015,"TestHarness ldut asic_uart_tx", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga_reset", false,-1);
        tracep->declBit(c+1121,"TestHarness ldut fpga_master_mem_0_awready", false,-1);
        tracep->declBit(c+18414,"TestHarness ldut fpga_master_mem_0_awvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut fpga_master_mem_0_awid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut fpga_master_mem_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut fpga_master_mem_0_awlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut fpga_master_mem_0_awsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut fpga_master_mem_0_awburst", false,-1, 1,0);
        tracep->declBit(c+1123,"TestHarness ldut fpga_master_mem_0_wready", false,-1);
        tracep->declBit(c+18419,"TestHarness ldut fpga_master_mem_0_wvalid", false,-1);
        tracep->declQuad(c+18420,"TestHarness ldut fpga_master_mem_0_wdata", false,-1, 63,0);
        tracep->declBus(c+18422,"TestHarness ldut fpga_master_mem_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+18423,"TestHarness ldut fpga_master_mem_0_wlast", false,-1);
        tracep->declBit(c+1124,"TestHarness ldut fpga_master_mem_0_bready", false,-1);
        tracep->declBit(c+1125,"TestHarness ldut fpga_master_mem_0_bvalid", false,-1);
        tracep->declBus(c+1126,"TestHarness ldut fpga_master_mem_0_bid", false,-1, 3,0);
        tracep->declBus(c+1127,"TestHarness ldut fpga_master_mem_0_bresp", false,-1, 1,0);
        tracep->declBit(c+1128,"TestHarness ldut fpga_master_mem_0_arready", false,-1);
        tracep->declBit(c+18424,"TestHarness ldut fpga_master_mem_0_arvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut fpga_master_mem_0_arid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut fpga_master_mem_0_araddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut fpga_master_mem_0_arlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut fpga_master_mem_0_arsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut fpga_master_mem_0_arburst", false,-1, 1,0);
        tracep->declBit(c+1129,"TestHarness ldut fpga_master_mem_0_rready", false,-1);
        tracep->declBit(c+1130,"TestHarness ldut fpga_master_mem_0_rvalid", false,-1);
        tracep->declBus(c+1131,"TestHarness ldut fpga_master_mem_0_rid", false,-1, 3,0);
        tracep->declQuad(c+1132,"TestHarness ldut fpga_master_mem_0_rdata", false,-1, 63,0);
        tracep->declBus(c+1134,"TestHarness ldut fpga_master_mem_0_rresp", false,-1, 1,0);
        tracep->declBit(c+1135,"TestHarness ldut fpga_master_mem_0_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga_fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+19397,"TestHarness ldut fpga_fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+1119,"TestHarness ldut fpga_fpga_io_c2b_send", false,-1);
        tracep->declBus(c+1120,"TestHarness ldut fpga_fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga_fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+19396,"TestHarness ldut fpga_fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+1117,"TestHarness ldut fpga_fpga_io_b2c_send", false,-1);
        tracep->declBus(c+1118,"TestHarness ldut fpga_fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut mem_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut mem_reset", false,-1);
        tracep->declBit(c+1121,"TestHarness ldut mem_io_axi4_0_awready", false,-1);
        tracep->declBit(c+18414,"TestHarness ldut mem_io_axi4_0_awvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut mem_io_axi4_0_awid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut mem_io_axi4_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut mem_io_axi4_0_awlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut mem_io_axi4_0_awsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut mem_io_axi4_0_awburst", false,-1, 1,0);
        tracep->declBit(c+1123,"TestHarness ldut mem_io_axi4_0_wready", false,-1);
        tracep->declBit(c+18419,"TestHarness ldut mem_io_axi4_0_wvalid", false,-1);
        tracep->declQuad(c+18420,"TestHarness ldut mem_io_axi4_0_wdata", false,-1, 63,0);
        tracep->declBus(c+18422,"TestHarness ldut mem_io_axi4_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+18423,"TestHarness ldut mem_io_axi4_0_wlast", false,-1);
        tracep->declBit(c+1124,"TestHarness ldut mem_io_axi4_0_bready", false,-1);
        tracep->declBit(c+1125,"TestHarness ldut mem_io_axi4_0_bvalid", false,-1);
        tracep->declBus(c+1126,"TestHarness ldut mem_io_axi4_0_bid", false,-1, 3,0);
        tracep->declBus(c+1127,"TestHarness ldut mem_io_axi4_0_bresp", false,-1, 1,0);
        tracep->declBit(c+1128,"TestHarness ldut mem_io_axi4_0_arready", false,-1);
        tracep->declBit(c+18424,"TestHarness ldut mem_io_axi4_0_arvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut mem_io_axi4_0_arid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut mem_io_axi4_0_araddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut mem_io_axi4_0_arlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut mem_io_axi4_0_arsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut mem_io_axi4_0_arburst", false,-1, 1,0);
        tracep->declBit(c+1129,"TestHarness ldut mem_io_axi4_0_rready", false,-1);
        tracep->declBit(c+1130,"TestHarness ldut mem_io_axi4_0_rvalid", false,-1);
        tracep->declBus(c+1131,"TestHarness ldut mem_io_axi4_0_rid", false,-1, 3,0);
        tracep->declQuad(c+1132,"TestHarness ldut mem_io_axi4_0_rdata", false,-1, 63,0);
        tracep->declBus(c+1134,"TestHarness ldut mem_io_axi4_0_rresp", false,-1, 1,0);
        tracep->declBit(c+1135,"TestHarness ldut mem_io_axi4_0_rlast", false,-1);
        tracep->declBit(c+1,"TestHarness ldut spiFlash_clk", false,-1);
        tracep->declBus(c+19431,"TestHarness ldut spiFlash_cs", false,-1, 1,0);
        tracep->declBit(c+19432,"TestHarness ldut spiFlash_mosi", false,-1);
        tracep->declBit(c+17878,"TestHarness ldut spiFlash_miso", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic reset", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic intr_from_chipSlave", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+19396,"TestHarness ldut asic fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+1117,"TestHarness ldut asic fpga_io_c2b_send", false,-1);
        tracep->declBus(c+1118,"TestHarness ldut asic fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+19397,"TestHarness ldut asic fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+1119,"TestHarness ldut asic fpga_io_b2c_send", false,-1);
        tracep->declBus(c+1120,"TestHarness ldut asic fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+1,"TestHarness ldut asic spi_clk", false,-1);
        tracep->declBus(c+19431,"TestHarness ldut asic spi_cs", false,-1, 1,0);
        tracep->declBit(c+19432,"TestHarness ldut asic spi_mosi", false,-1);
        tracep->declBit(c+17878,"TestHarness ldut asic spi_miso", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic uart_rx", false,-1);
        tracep->declBit(c+17015,"TestHarness ldut asic uart_tx", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster_reset", false,-1);
        tracep->declBit(c+1136,"TestHarness ldut asic chipMaster_slave_0_awready", false,-1);
        tracep->declBit(c+74,"TestHarness ldut asic chipMaster_slave_0_awvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic chipMaster_slave_0_awid", false,-1, 3,0);
        tracep->declBus(c+75,"TestHarness ldut asic chipMaster_slave_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic chipMaster_slave_0_awlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic chipMaster_slave_0_awsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic chipMaster_slave_0_awburst", false,-1, 1,0);
        tracep->declBit(c+1137,"TestHarness ldut asic chipMaster_slave_0_wready", false,-1);
        tracep->declBit(c+77,"TestHarness ldut asic chipMaster_slave_0_wvalid", false,-1);
        tracep->declQuad(c+1138,"TestHarness ldut asic chipMaster_slave_0_wdata", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic chipMaster_slave_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+1140,"TestHarness ldut asic chipMaster_slave_0_wlast", false,-1);
        tracep->declBit(c+79,"TestHarness ldut asic chipMaster_slave_0_bready", false,-1);
        tracep->declBit(c+80,"TestHarness ldut asic chipMaster_slave_0_bvalid", false,-1);
        tracep->declBus(c+844,"TestHarness ldut asic chipMaster_slave_0_bid", false,-1, 3,0);
        tracep->declBus(c+845,"TestHarness ldut asic chipMaster_slave_0_bresp", false,-1, 1,0);
        tracep->declBit(c+1141,"TestHarness ldut asic chipMaster_slave_0_arready", false,-1);
        tracep->declBit(c+81,"TestHarness ldut asic chipMaster_slave_0_arvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic chipMaster_slave_0_arid", false,-1, 3,0);
        tracep->declBus(c+75,"TestHarness ldut asic chipMaster_slave_0_araddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic chipMaster_slave_0_arlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic chipMaster_slave_0_arsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic chipMaster_slave_0_arburst", false,-1, 1,0);
        tracep->declBit(c+82,"TestHarness ldut asic chipMaster_slave_0_rready", false,-1);
        tracep->declBit(c+83,"TestHarness ldut asic chipMaster_slave_0_rvalid", false,-1);
        tracep->declBus(c+846,"TestHarness ldut asic chipMaster_slave_0_rid", false,-1, 3,0);
        tracep->declQuad(c+847,"TestHarness ldut asic chipMaster_slave_0_rdata", false,-1, 63,0);
        tracep->declBus(c+849,"TestHarness ldut asic chipMaster_slave_0_rresp", false,-1, 1,0);
        tracep->declBit(c+84,"TestHarness ldut asic chipMaster_slave_0_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster_fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+19396,"TestHarness ldut asic chipMaster_fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+1117,"TestHarness ldut asic chipMaster_fpga_io_c2b_send", false,-1);
        tracep->declBus(c+1118,"TestHarness ldut asic chipMaster_fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster_fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+19397,"TestHarness ldut asic chipMaster_fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+1119,"TestHarness ldut asic chipMaster_fpga_io_b2c_send", false,-1);
        tracep->declBus(c+1120,"TestHarness ldut asic chipMaster_fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic axi4xbar_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic axi4xbar_reset", false,-1);
        tracep->declBit(c+85,"TestHarness ldut asic axi4xbar_auto_in_awready", false,-1);
        tracep->declBit(c+1142,"TestHarness ldut asic axi4xbar_auto_in_awvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic axi4xbar_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+75,"TestHarness ldut asic axi4xbar_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic axi4xbar_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic axi4xbar_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic axi4xbar_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+850,"TestHarness ldut asic axi4xbar_auto_in_wready", false,-1);
        tracep->declBit(c+1143,"TestHarness ldut asic axi4xbar_auto_in_wvalid", false,-1);
        tracep->declQuad(c+1138,"TestHarness ldut asic axi4xbar_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic axi4xbar_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+1140,"TestHarness ldut asic axi4xbar_auto_in_wlast", false,-1);
        tracep->declBit(c+1144,"TestHarness ldut asic axi4xbar_auto_in_bready", false,-1);
        tracep->declBit(c+851,"TestHarness ldut asic axi4xbar_auto_in_bvalid", false,-1);
        tracep->declBus(c+86,"TestHarness ldut asic axi4xbar_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+852,"TestHarness ldut asic axi4xbar_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+87,"TestHarness ldut asic axi4xbar_auto_in_arready", false,-1);
        tracep->declBit(c+1145,"TestHarness ldut asic axi4xbar_auto_in_arvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic axi4xbar_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+75,"TestHarness ldut asic axi4xbar_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic axi4xbar_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic axi4xbar_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic axi4xbar_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+88,"TestHarness ldut asic axi4xbar_auto_in_rready", false,-1);
        tracep->declBit(c+89,"TestHarness ldut asic axi4xbar_auto_in_rvalid", false,-1);
        tracep->declBus(c+90,"TestHarness ldut asic axi4xbar_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+19398,"TestHarness ldut asic axi4xbar_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+853,"TestHarness ldut asic axi4xbar_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"TestHarness ldut asic axi4xbar_auto_in_rlast", false,-1);
        tracep->declBit(c+1146,"TestHarness ldut asic axi4xbar_auto_out_1_awready", false,-1);
        tracep->declBit(c+92,"TestHarness ldut asic axi4xbar_auto_out_1_awvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic axi4xbar_auto_out_1_awid", false,-1, 3,0);
        tracep->declBus(c+93,"TestHarness ldut asic axi4xbar_auto_out_1_awaddr", false,-1, 29,0);
        tracep->declBus(c+19434,"TestHarness ldut asic axi4xbar_auto_out_1_awlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic axi4xbar_auto_out_1_awsize", false,-1, 2,0);
        tracep->declBit(c+1147,"TestHarness ldut asic axi4xbar_auto_out_1_wready", false,-1);
        tracep->declBit(c+94,"TestHarness ldut asic axi4xbar_auto_out_1_wvalid", false,-1);
        tracep->declQuad(c+1138,"TestHarness ldut asic axi4xbar_auto_out_1_wdata", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic axi4xbar_auto_out_1_wstrb", false,-1, 7,0);
        tracep->declBit(c+854,"TestHarness ldut asic axi4xbar_auto_out_1_bready", false,-1);
        tracep->declBit(c+1148,"TestHarness ldut asic axi4xbar_auto_out_1_bvalid", false,-1);
        tracep->declBus(c+1149,"TestHarness ldut asic axi4xbar_auto_out_1_bid", false,-1, 3,0);
        tracep->declBus(c+19431,"TestHarness ldut asic axi4xbar_auto_out_1_bresp", false,-1, 1,0);
        tracep->declBit(c+1150,"TestHarness ldut asic axi4xbar_auto_out_1_arready", false,-1);
        tracep->declBit(c+95,"TestHarness ldut asic axi4xbar_auto_out_1_arvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic axi4xbar_auto_out_1_arid", false,-1, 3,0);
        tracep->declBus(c+93,"TestHarness ldut asic axi4xbar_auto_out_1_araddr", false,-1, 29,0);
        tracep->declBus(c+19434,"TestHarness ldut asic axi4xbar_auto_out_1_arlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic axi4xbar_auto_out_1_arsize", false,-1, 2,0);
        tracep->declBit(c+855,"TestHarness ldut asic axi4xbar_auto_out_1_rready", false,-1);
        tracep->declBit(c+17918,"TestHarness ldut asic axi4xbar_auto_out_1_rvalid", false,-1);
        tracep->declBus(c+1151,"TestHarness ldut asic axi4xbar_auto_out_1_rid", false,-1, 3,0);
        tracep->declQuad(c+19400,"TestHarness ldut asic axi4xbar_auto_out_1_rdata", false,-1, 63,0);
        tracep->declBus(c+19431,"TestHarness ldut asic axi4xbar_auto_out_1_rresp", false,-1, 1,0);
        tracep->declBit(c+1136,"TestHarness ldut asic axi4xbar_auto_out_0_awready", false,-1);
        tracep->declBit(c+74,"TestHarness ldut asic axi4xbar_auto_out_0_awvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic axi4xbar_auto_out_0_awid", false,-1, 3,0);
        tracep->declBus(c+75,"TestHarness ldut asic axi4xbar_auto_out_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic axi4xbar_auto_out_0_awlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic axi4xbar_auto_out_0_awsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic axi4xbar_auto_out_0_awburst", false,-1, 1,0);
        tracep->declBit(c+1137,"TestHarness ldut asic axi4xbar_auto_out_0_wready", false,-1);
        tracep->declBit(c+77,"TestHarness ldut asic axi4xbar_auto_out_0_wvalid", false,-1);
        tracep->declQuad(c+1138,"TestHarness ldut asic axi4xbar_auto_out_0_wdata", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic axi4xbar_auto_out_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+1140,"TestHarness ldut asic axi4xbar_auto_out_0_wlast", false,-1);
        tracep->declBit(c+79,"TestHarness ldut asic axi4xbar_auto_out_0_bready", false,-1);
        tracep->declBit(c+80,"TestHarness ldut asic axi4xbar_auto_out_0_bvalid", false,-1);
        tracep->declBus(c+844,"TestHarness ldut asic axi4xbar_auto_out_0_bid", false,-1, 3,0);
        tracep->declBus(c+845,"TestHarness ldut asic axi4xbar_auto_out_0_bresp", false,-1, 1,0);
        tracep->declBit(c+1141,"TestHarness ldut asic axi4xbar_auto_out_0_arready", false,-1);
        tracep->declBit(c+81,"TestHarness ldut asic axi4xbar_auto_out_0_arvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic axi4xbar_auto_out_0_arid", false,-1, 3,0);
        tracep->declBus(c+75,"TestHarness ldut asic axi4xbar_auto_out_0_araddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic axi4xbar_auto_out_0_arlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic axi4xbar_auto_out_0_arsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic axi4xbar_auto_out_0_arburst", false,-1, 1,0);
        tracep->declBit(c+82,"TestHarness ldut asic axi4xbar_auto_out_0_rready", false,-1);
        tracep->declBit(c+83,"TestHarness ldut asic axi4xbar_auto_out_0_rvalid", false,-1);
        tracep->declBus(c+846,"TestHarness ldut asic axi4xbar_auto_out_0_rid", false,-1, 3,0);
        tracep->declQuad(c+847,"TestHarness ldut asic axi4xbar_auto_out_0_rdata", false,-1, 63,0);
        tracep->declBus(c+849,"TestHarness ldut asic axi4xbar_auto_out_0_rresp", false,-1, 1,0);
        tracep->declBit(c+84,"TestHarness ldut asic axi4xbar_auto_out_0_rlast", false,-1);
        tracep->declBit(c+1152,"TestHarness ldut asic apbxbar_auto_in_psel", false,-1);
        tracep->declBit(c+1153,"TestHarness ldut asic apbxbar_auto_in_penable", false,-1);
        tracep->declBit(c+1154,"TestHarness ldut asic apbxbar_auto_in_pwrite", false,-1);
        tracep->declBus(c+17919,"TestHarness ldut asic apbxbar_auto_in_paddr", false,-1, 29,0);
        tracep->declBus(c+1155,"TestHarness ldut asic apbxbar_auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+1156,"TestHarness ldut asic apbxbar_auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+17920,"TestHarness ldut asic apbxbar_auto_in_pready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic apbxbar_auto_in_pslverr", false,-1);
        tracep->declBus(c+19402,"TestHarness ldut asic apbxbar_auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+17921,"TestHarness ldut asic apbxbar_auto_out_1_psel", false,-1);
        tracep->declBit(c+17922,"TestHarness ldut asic apbxbar_auto_out_1_penable", false,-1);
        tracep->declBit(c+1154,"TestHarness ldut asic apbxbar_auto_out_1_pwrite", false,-1);
        tracep->declBus(c+17923,"TestHarness ldut asic apbxbar_auto_out_1_paddr", false,-1, 28,0);
        tracep->declBus(c+1155,"TestHarness ldut asic apbxbar_auto_out_1_pwdata", false,-1, 31,0);
        tracep->declBus(c+1156,"TestHarness ldut asic apbxbar_auto_out_1_pstrb", false,-1, 3,0);
        tracep->declBit(c+17924,"TestHarness ldut asic apbxbar_auto_out_1_pready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic apbxbar_auto_out_1_pslverr", false,-1);
        tracep->declBus(c+19403,"TestHarness ldut asic apbxbar_auto_out_1_prdata", false,-1, 31,0);
        tracep->declBit(c+17925,"TestHarness ldut asic apbxbar_auto_out_0_psel", false,-1);
        tracep->declBit(c+17926,"TestHarness ldut asic apbxbar_auto_out_0_penable", false,-1);
        tracep->declBit(c+1154,"TestHarness ldut asic apbxbar_auto_out_0_pwrite", false,-1);
        tracep->declBus(c+17919,"TestHarness ldut asic apbxbar_auto_out_0_paddr", false,-1, 29,0);
        tracep->declBus(c+1155,"TestHarness ldut asic apbxbar_auto_out_0_pwdata", false,-1, 31,0);
        tracep->declBus(c+1156,"TestHarness ldut asic apbxbar_auto_out_0_pstrb", false,-1, 3,0);
        tracep->declBit(c+17927,"TestHarness ldut asic apbxbar_auto_out_0_pready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic apbxbar_auto_out_0_pslverr", false,-1);
        tracep->declBus(c+1157,"TestHarness ldut asic apbxbar_auto_out_0_prdata", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu_clock", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu_reset", false,-1);
        tracep->declBit(c+85,"TestHarness ldut asic cpu_auto_master_out_awready", false,-1);
        tracep->declBit(c+1142,"TestHarness ldut asic cpu_auto_master_out_awvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic cpu_auto_master_out_awid", false,-1, 3,0);
        tracep->declBus(c+75,"TestHarness ldut asic cpu_auto_master_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic cpu_auto_master_out_awlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic cpu_auto_master_out_awsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic cpu_auto_master_out_awburst", false,-1, 1,0);
        tracep->declBit(c+850,"TestHarness ldut asic cpu_auto_master_out_wready", false,-1);
        tracep->declBit(c+1143,"TestHarness ldut asic cpu_auto_master_out_wvalid", false,-1);
        tracep->declQuad(c+1138,"TestHarness ldut asic cpu_auto_master_out_wdata", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic cpu_auto_master_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+1140,"TestHarness ldut asic cpu_auto_master_out_wlast", false,-1);
        tracep->declBit(c+1144,"TestHarness ldut asic cpu_auto_master_out_bready", false,-1);
        tracep->declBit(c+851,"TestHarness ldut asic cpu_auto_master_out_bvalid", false,-1);
        tracep->declBus(c+86,"TestHarness ldut asic cpu_auto_master_out_bid", false,-1, 3,0);
        tracep->declBus(c+852,"TestHarness ldut asic cpu_auto_master_out_bresp", false,-1, 1,0);
        tracep->declBit(c+87,"TestHarness ldut asic cpu_auto_master_out_arready", false,-1);
        tracep->declBit(c+1145,"TestHarness ldut asic cpu_auto_master_out_arvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic cpu_auto_master_out_arid", false,-1, 3,0);
        tracep->declBus(c+75,"TestHarness ldut asic cpu_auto_master_out_araddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic cpu_auto_master_out_arlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic cpu_auto_master_out_arsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic cpu_auto_master_out_arburst", false,-1, 1,0);
        tracep->declBit(c+88,"TestHarness ldut asic cpu_auto_master_out_rready", false,-1);
        tracep->declBit(c+89,"TestHarness ldut asic cpu_auto_master_out_rvalid", false,-1);
        tracep->declBus(c+90,"TestHarness ldut asic cpu_auto_master_out_rid", false,-1, 3,0);
        tracep->declQuad(c+19398,"TestHarness ldut asic cpu_auto_master_out_rdata", false,-1, 63,0);
        tracep->declBus(c+853,"TestHarness ldut asic cpu_auto_master_out_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"TestHarness ldut asic cpu_auto_master_out_rlast", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu_interrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic luart_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic luart_reset", false,-1);
        tracep->declBit(c+17921,"TestHarness ldut asic luart_auto_in_psel", false,-1);
        tracep->declBit(c+17922,"TestHarness ldut asic luart_auto_in_penable", false,-1);
        tracep->declBit(c+1154,"TestHarness ldut asic luart_auto_in_pwrite", false,-1);
        tracep->declBus(c+17923,"TestHarness ldut asic luart_auto_in_paddr", false,-1, 28,0);
        tracep->declBus(c+1155,"TestHarness ldut asic luart_auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+1156,"TestHarness ldut asic luart_auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+17924,"TestHarness ldut asic luart_auto_in_pready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic luart_auto_in_pslverr", false,-1);
        tracep->declBus(c+19403,"TestHarness ldut asic luart_auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut asic luart_uart_rx", false,-1);
        tracep->declBit(c+17015,"TestHarness ldut asic luart_uart_tx", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic lspi_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic lspi_reset", false,-1);
        tracep->declBit(c+17925,"TestHarness ldut asic lspi_auto_in_psel", false,-1);
        tracep->declBit(c+17926,"TestHarness ldut asic lspi_auto_in_penable", false,-1);
        tracep->declBit(c+1154,"TestHarness ldut asic lspi_auto_in_pwrite", false,-1);
        tracep->declBus(c+17919,"TestHarness ldut asic lspi_auto_in_paddr", false,-1, 29,0);
        tracep->declBus(c+1155,"TestHarness ldut asic lspi_auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+1156,"TestHarness ldut asic lspi_auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+17927,"TestHarness ldut asic lspi_auto_in_pready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic lspi_auto_in_pslverr", false,-1);
        tracep->declBus(c+1157,"TestHarness ldut asic lspi_auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+1,"TestHarness ldut asic lspi_spi_bundle_clk", false,-1);
        tracep->declBus(c+19431,"TestHarness ldut asic lspi_spi_bundle_cs", false,-1, 1,0);
        tracep->declBit(c+19432,"TestHarness ldut asic lspi_spi_bundle_mosi", false,-1);
        tracep->declBit(c+17878,"TestHarness ldut asic lspi_spi_bundle_miso", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic axi42apb_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic axi42apb_reset", false,-1);
        tracep->declBit(c+1146,"TestHarness ldut asic axi42apb_auto_in_awready", false,-1);
        tracep->declBit(c+92,"TestHarness ldut asic axi42apb_auto_in_awvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic axi42apb_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+93,"TestHarness ldut asic axi42apb_auto_in_awaddr", false,-1, 29,0);
        tracep->declBus(c+19434,"TestHarness ldut asic axi42apb_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic axi42apb_auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+1147,"TestHarness ldut asic axi42apb_auto_in_wready", false,-1);
        tracep->declBit(c+94,"TestHarness ldut asic axi42apb_auto_in_wvalid", false,-1);
        tracep->declQuad(c+1138,"TestHarness ldut asic axi42apb_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic axi42apb_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+854,"TestHarness ldut asic axi42apb_auto_in_bready", false,-1);
        tracep->declBit(c+1148,"TestHarness ldut asic axi42apb_auto_in_bvalid", false,-1);
        tracep->declBus(c+1149,"TestHarness ldut asic axi42apb_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+19431,"TestHarness ldut asic axi42apb_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+1150,"TestHarness ldut asic axi42apb_auto_in_arready", false,-1);
        tracep->declBit(c+95,"TestHarness ldut asic axi42apb_auto_in_arvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic axi42apb_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+93,"TestHarness ldut asic axi42apb_auto_in_araddr", false,-1, 29,0);
        tracep->declBus(c+19434,"TestHarness ldut asic axi42apb_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic axi42apb_auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+855,"TestHarness ldut asic axi42apb_auto_in_rready", false,-1);
        tracep->declBit(c+17918,"TestHarness ldut asic axi42apb_auto_in_rvalid", false,-1);
        tracep->declBus(c+1151,"TestHarness ldut asic axi42apb_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+19400,"TestHarness ldut asic axi42apb_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+19431,"TestHarness ldut asic axi42apb_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+1152,"TestHarness ldut asic axi42apb_auto_out_psel", false,-1);
        tracep->declBit(c+1153,"TestHarness ldut asic axi42apb_auto_out_penable", false,-1);
        tracep->declBit(c+1154,"TestHarness ldut asic axi42apb_auto_out_pwrite", false,-1);
        tracep->declBus(c+17919,"TestHarness ldut asic axi42apb_auto_out_paddr", false,-1, 29,0);
        tracep->declBus(c+1155,"TestHarness ldut asic axi42apb_auto_out_pwdata", false,-1, 31,0);
        tracep->declBus(c+1156,"TestHarness ldut asic axi42apb_auto_out_pstrb", false,-1, 3,0);
        tracep->declBit(c+17920,"TestHarness ldut asic axi42apb_auto_out_pready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic axi42apb_auto_out_pslverr", false,-1);
        tracep->declBus(c+19402,"TestHarness ldut asic axi42apb_auto_out_prdata", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu_reset_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic cpu_reset_chain_io_d", false,-1);
        tracep->declBit(c+1158,"TestHarness ldut asic cpu_reset_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster reset", false,-1);
        tracep->declBit(c+1136,"TestHarness ldut asic chipMaster slave_0_awready", false,-1);
        tracep->declBit(c+74,"TestHarness ldut asic chipMaster slave_0_awvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic chipMaster slave_0_awid", false,-1, 3,0);
        tracep->declBus(c+75,"TestHarness ldut asic chipMaster slave_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic chipMaster slave_0_awlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic chipMaster slave_0_awsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic chipMaster slave_0_awburst", false,-1, 1,0);
        tracep->declBit(c+1137,"TestHarness ldut asic chipMaster slave_0_wready", false,-1);
        tracep->declBit(c+77,"TestHarness ldut asic chipMaster slave_0_wvalid", false,-1);
        tracep->declQuad(c+1138,"TestHarness ldut asic chipMaster slave_0_wdata", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic chipMaster slave_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+1140,"TestHarness ldut asic chipMaster slave_0_wlast", false,-1);
        tracep->declBit(c+79,"TestHarness ldut asic chipMaster slave_0_bready", false,-1);
        tracep->declBit(c+80,"TestHarness ldut asic chipMaster slave_0_bvalid", false,-1);
        tracep->declBus(c+844,"TestHarness ldut asic chipMaster slave_0_bid", false,-1, 3,0);
        tracep->declBus(c+845,"TestHarness ldut asic chipMaster slave_0_bresp", false,-1, 1,0);
        tracep->declBit(c+1141,"TestHarness ldut asic chipMaster slave_0_arready", false,-1);
        tracep->declBit(c+81,"TestHarness ldut asic chipMaster slave_0_arvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic chipMaster slave_0_arid", false,-1, 3,0);
        tracep->declBus(c+75,"TestHarness ldut asic chipMaster slave_0_araddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic chipMaster slave_0_arlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic chipMaster slave_0_arsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic chipMaster slave_0_arburst", false,-1, 1,0);
        tracep->declBit(c+82,"TestHarness ldut asic chipMaster slave_0_rready", false,-1);
        tracep->declBit(c+83,"TestHarness ldut asic chipMaster slave_0_rvalid", false,-1);
        tracep->declBus(c+846,"TestHarness ldut asic chipMaster slave_0_rid", false,-1, 3,0);
        tracep->declQuad(c+847,"TestHarness ldut asic chipMaster slave_0_rdata", false,-1, 63,0);
        tracep->declBus(c+849,"TestHarness ldut asic chipMaster slave_0_rresp", false,-1, 1,0);
        tracep->declBit(c+84,"TestHarness ldut asic chipMaster slave_0_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+19396,"TestHarness ldut asic chipMaster fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+1117,"TestHarness ldut asic chipMaster fpga_io_c2b_send", false,-1);
        tracep->declBus(c+1118,"TestHarness ldut asic chipMaster fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+19397,"TestHarness ldut asic chipMaster fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+1119,"TestHarness ldut asic chipMaster fpga_io_b2c_send", false,-1);
        tracep->declBus(c+1120,"TestHarness ldut asic chipMaster fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster xbar_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster xbar_reset", false,-1);
        tracep->declBit(c+17938,"TestHarness ldut asic chipMaster xbar_auto_in_a_ready", false,-1);
        tracep->declBit(c+17939,"TestHarness ldut asic chipMaster xbar_auto_in_a_valid", false,-1);
        tracep->declBus(c+17940,"TestHarness ldut asic chipMaster xbar_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17941,"TestHarness ldut asic chipMaster xbar_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17942,"TestHarness ldut asic chipMaster xbar_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17943,"TestHarness ldut asic chipMaster xbar_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17944,"TestHarness ldut asic chipMaster xbar_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17945,"TestHarness ldut asic chipMaster xbar_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17946,"TestHarness ldut asic chipMaster xbar_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+1159,"TestHarness ldut asic chipMaster xbar_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster xbar_auto_in_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster xbar_auto_in_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster xbar_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster xbar_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster xbar_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1164,"TestHarness ldut asic chipMaster xbar_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster xbar_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1166,"TestHarness ldut asic chipMaster xbar_auto_in_d_ready", false,-1);
        tracep->declBit(c+1167,"TestHarness ldut asic chipMaster xbar_auto_in_d_valid", false,-1);
        tracep->declBus(c+1168,"TestHarness ldut asic chipMaster xbar_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1169,"TestHarness ldut asic chipMaster xbar_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1170,"TestHarness ldut asic chipMaster xbar_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1171,"TestHarness ldut asic chipMaster xbar_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1172,"TestHarness ldut asic chipMaster xbar_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+19436,"TestHarness ldut asic chipMaster xbar_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+1173,"TestHarness ldut asic chipMaster xbar_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster xbar_auto_in_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster xbar_auto_in_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster xbar_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+1176,"TestHarness ldut asic chipMaster xbar_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+17948,"TestHarness ldut asic chipMaster xbar_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+17940,"TestHarness ldut asic chipMaster xbar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17941,"TestHarness ldut asic chipMaster xbar_auto_out_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17942,"TestHarness ldut asic chipMaster xbar_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17943,"TestHarness ldut asic chipMaster xbar_auto_out_1_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17949,"TestHarness ldut asic chipMaster xbar_auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17945,"TestHarness ldut asic chipMaster xbar_auto_out_1_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+1159,"TestHarness ldut asic chipMaster xbar_auto_out_1_a_bits_corrupt", false,-1);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster xbar_auto_out_1_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster xbar_auto_out_1_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster xbar_auto_out_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster xbar_auto_out_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster xbar_auto_out_1_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1164,"TestHarness ldut asic chipMaster xbar_auto_out_1_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1177,"TestHarness ldut asic chipMaster xbar_auto_out_1_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+1178,"TestHarness ldut asic chipMaster xbar_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+1179,"TestHarness ldut asic chipMaster xbar_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+1180,"TestHarness ldut asic chipMaster xbar_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1181,"TestHarness ldut asic chipMaster xbar_auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1182,"TestHarness ldut asic chipMaster xbar_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1183,"TestHarness ldut asic chipMaster xbar_auto_out_1_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1184,"TestHarness ldut asic chipMaster xbar_auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+1185,"TestHarness ldut asic chipMaster xbar_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+17018,"TestHarness ldut asic chipMaster xbar_auto_out_1_e_valid", false,-1);
        tracep->declBit(c+17950,"TestHarness ldut asic chipMaster xbar_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+17951,"TestHarness ldut asic chipMaster xbar_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+17940,"TestHarness ldut asic chipMaster xbar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17941,"TestHarness ldut asic chipMaster xbar_auto_out_0_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17942,"TestHarness ldut asic chipMaster xbar_auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17943,"TestHarness ldut asic chipMaster xbar_auto_out_0_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17944,"TestHarness ldut asic chipMaster xbar_auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17945,"TestHarness ldut asic chipMaster xbar_auto_out_0_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17946,"TestHarness ldut asic chipMaster xbar_auto_out_0_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+1159,"TestHarness ldut asic chipMaster xbar_auto_out_0_a_bits_corrupt", false,-1);
        tracep->declBit(c+1186,"TestHarness ldut asic chipMaster xbar_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster xbar_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+1187,"TestHarness ldut asic chipMaster xbar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1188,"TestHarness ldut asic chipMaster xbar_auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1189,"TestHarness ldut asic chipMaster xbar_auto_out_0_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1190,"TestHarness ldut asic chipMaster xbar_auto_out_0_d_bits_denied", false,-1);
        tracep->declQuad(c+19436,"TestHarness ldut asic chipMaster xbar_auto_out_0_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+1191,"TestHarness ldut asic chipMaster xbar_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster xbar_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster xbar_1_reset", false,-1);
        tracep->declBit(c+97,"TestHarness ldut asic chipMaster xbar_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+98,"TestHarness ldut asic chipMaster xbar_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster xbar_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster xbar_1_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster xbar_1_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster xbar_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster xbar_1_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+104,"TestHarness ldut asic chipMaster xbar_1_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+105,"TestHarness ldut asic chipMaster xbar_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+106,"TestHarness ldut asic chipMaster xbar_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+107,"TestHarness ldut asic chipMaster xbar_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+108,"TestHarness ldut asic chipMaster xbar_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+109,"TestHarness ldut asic chipMaster xbar_1_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+110,"TestHarness ldut asic chipMaster xbar_1_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+111,"TestHarness ldut asic chipMaster xbar_1_auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+112,"TestHarness ldut asic chipMaster xbar_1_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+113,"TestHarness ldut asic chipMaster xbar_1_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+114,"TestHarness ldut asic chipMaster xbar_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1192,"TestHarness ldut asic chipMaster xbar_1_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+115,"TestHarness ldut asic chipMaster xbar_1_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster xbar_1_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster xbar_1_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster xbar_1_auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+116,"TestHarness ldut asic chipMaster xbar_1_auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster xbar_1_auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+117,"TestHarness ldut asic chipMaster xbar_1_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+1193,"TestHarness ldut asic chipMaster xbar_1_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+1194,"TestHarness ldut asic chipMaster xbar_1_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1195,"TestHarness ldut asic chipMaster xbar_1_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1196,"TestHarness ldut asic chipMaster xbar_1_auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+1197,"TestHarness ldut asic chipMaster xbar_1_auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+1198,"TestHarness ldut asic chipMaster xbar_1_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+118,"TestHarness ldut asic chipMaster xbar_1_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+119,"TestHarness ldut asic chipMaster xbar_1_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster xbar_1_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster xbar_1_auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster xbar_1_auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster xbar_1_auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster xbar_1_auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+104,"TestHarness ldut asic chipMaster xbar_1_auto_out_0_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+120,"TestHarness ldut asic chipMaster xbar_1_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+121,"TestHarness ldut asic chipMaster xbar_1_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+122,"TestHarness ldut asic chipMaster xbar_1_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17952,"TestHarness ldut asic chipMaster xbar_1_auto_out_0_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+123,"TestHarness ldut asic chipMaster xbar_1_auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19404,"TestHarness ldut asic chipMaster xbar_1_auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15894,"TestHarness ldut asic chipMaster xbar_1_auto_out_0_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+124,"TestHarness ldut asic chipMaster xbar_1_auto_out_0_d_bits_denied", false,-1);
        tracep->declBus(c+15895,"TestHarness ldut asic chipMaster xbar_1_auto_out_0_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19405,"TestHarness ldut asic chipMaster xbar_1_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster ferr_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster ferr_reset", false,-1);
        tracep->declBit(c+1192,"TestHarness ldut asic chipMaster ferr_auto_in_a_ready", false,-1);
        tracep->declBit(c+115,"TestHarness ldut asic chipMaster ferr_auto_in_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster ferr_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster ferr_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster ferr_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+116,"TestHarness ldut asic chipMaster ferr_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster ferr_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+117,"TestHarness ldut asic chipMaster ferr_auto_in_d_ready", false,-1);
        tracep->declBit(c+1193,"TestHarness ldut asic chipMaster ferr_auto_in_d_valid", false,-1);
        tracep->declBus(c+1194,"TestHarness ldut asic chipMaster ferr_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1195,"TestHarness ldut asic chipMaster ferr_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1196,"TestHarness ldut asic chipMaster ferr_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+1197,"TestHarness ldut asic chipMaster ferr_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+1198,"TestHarness ldut asic chipMaster ferr_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink_reset", false,-1);
        tracep->declBit(c+17953,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_a_ready", false,-1);
        tracep->declBit(c+17954,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_a_valid", false,-1);
        tracep->declBus(c+1199,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1200,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1201,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1202,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+1203,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1204,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+1205,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+1206,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_c_ready", false,-1);
        tracep->declBit(c+17019,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1207,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1208,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_d_ready", false,-1);
        tracep->declBit(c+1209,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_d_valid", false,-1);
        tracep->declBus(c+1210,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1211,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1212,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1213,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+1214,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_d_bits_denied", false,-1);
        tracep->declBus(c+1215,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+1216,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster chiplink_auto_mbypass_out_e_bits_sink", false,-1);
        tracep->declBit(c+118,"TestHarness ldut asic chipMaster chiplink_auto_sbypass_node_in_in_a_ready", false,-1);
        tracep->declBit(c+119,"TestHarness ldut asic chipMaster chiplink_auto_sbypass_node_in_in_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+104,"TestHarness ldut asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+120,"TestHarness ldut asic chipMaster chiplink_auto_sbypass_node_in_in_d_ready", false,-1);
        tracep->declBit(c+121,"TestHarness ldut asic chipMaster chiplink_auto_sbypass_node_in_in_d_valid", false,-1);
        tracep->declBus(c+122,"TestHarness ldut asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17952,"TestHarness ldut asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+123,"TestHarness ldut asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19404,"TestHarness ldut asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15894,"TestHarness ldut asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+124,"TestHarness ldut asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+15895,"TestHarness ldut asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19405,"TestHarness ldut asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink_auto_io_out_c2b_clk", false,-1);
        tracep->declBit(c+19396,"TestHarness ldut asic chipMaster chiplink_auto_io_out_c2b_rst", false,-1);
        tracep->declBit(c+1117,"TestHarness ldut asic chipMaster chiplink_auto_io_out_c2b_send", false,-1);
        tracep->declBus(c+1118,"TestHarness ldut asic chipMaster chiplink_auto_io_out_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink_auto_io_out_b2c_clk", false,-1);
        tracep->declBit(c+19397,"TestHarness ldut asic chipMaster chiplink_auto_io_out_b2c_rst", false,-1);
        tracep->declBit(c+1119,"TestHarness ldut asic chipMaster chiplink_auto_io_out_b2c_send", false,-1);
        tracep->declBus(c+1120,"TestHarness ldut asic chipMaster chiplink_auto_io_out_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster fixer_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster fixer_reset", false,-1);
        tracep->declBit(c+125,"TestHarness ldut asic chipMaster fixer_auto_in_a_ready", false,-1);
        tracep->declBit(c+126,"TestHarness ldut asic chipMaster fixer_auto_in_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster fixer_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster fixer_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster fixer_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster fixer_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster fixer_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+104,"TestHarness ldut asic chipMaster fixer_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+105,"TestHarness ldut asic chipMaster fixer_auto_in_d_ready", false,-1);
        tracep->declBit(c+106,"TestHarness ldut asic chipMaster fixer_auto_in_d_valid", false,-1);
        tracep->declBus(c+107,"TestHarness ldut asic chipMaster fixer_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+108,"TestHarness ldut asic chipMaster fixer_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+109,"TestHarness ldut asic chipMaster fixer_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+110,"TestHarness ldut asic chipMaster fixer_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+111,"TestHarness ldut asic chipMaster fixer_auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+112,"TestHarness ldut asic chipMaster fixer_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+113,"TestHarness ldut asic chipMaster fixer_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+114,"TestHarness ldut asic chipMaster fixer_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+97,"TestHarness ldut asic chipMaster fixer_auto_out_a_ready", false,-1);
        tracep->declBit(c+98,"TestHarness ldut asic chipMaster fixer_auto_out_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster fixer_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster fixer_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster fixer_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster fixer_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster fixer_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+104,"TestHarness ldut asic chipMaster fixer_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+105,"TestHarness ldut asic chipMaster fixer_auto_out_d_ready", false,-1);
        tracep->declBit(c+106,"TestHarness ldut asic chipMaster fixer_auto_out_d_valid", false,-1);
        tracep->declBus(c+107,"TestHarness ldut asic chipMaster fixer_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+108,"TestHarness ldut asic chipMaster fixer_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+109,"TestHarness ldut asic chipMaster fixer_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+110,"TestHarness ldut asic chipMaster fixer_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+111,"TestHarness ldut asic chipMaster fixer_auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+112,"TestHarness ldut asic chipMaster fixer_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+113,"TestHarness ldut asic chipMaster fixer_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+114,"TestHarness ldut asic chipMaster fixer_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster widget_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster widget_reset", false,-1);
        tracep->declBit(c+127,"TestHarness ldut asic chipMaster widget_auto_in_a_ready", false,-1);
        tracep->declBit(c+128,"TestHarness ldut asic chipMaster widget_auto_in_a_valid", false,-1);
        tracep->declBus(c+129,"TestHarness ldut asic chipMaster widget_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+130,"TestHarness ldut asic chipMaster widget_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+131,"TestHarness ldut asic chipMaster widget_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+132,"TestHarness ldut asic chipMaster widget_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+133,"TestHarness ldut asic chipMaster widget_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+134,"TestHarness ldut asic chipMaster widget_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+136,"TestHarness ldut asic chipMaster widget_auto_in_d_ready", false,-1);
        tracep->declBit(c+137,"TestHarness ldut asic chipMaster widget_auto_in_d_valid", false,-1);
        tracep->declBus(c+107,"TestHarness ldut asic chipMaster widget_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+109,"TestHarness ldut asic chipMaster widget_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+110,"TestHarness ldut asic chipMaster widget_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+112,"TestHarness ldut asic chipMaster widget_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+138,"TestHarness ldut asic chipMaster widget_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+140,"TestHarness ldut asic chipMaster widget_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+125,"TestHarness ldut asic chipMaster widget_auto_out_a_ready", false,-1);
        tracep->declBit(c+126,"TestHarness ldut asic chipMaster widget_auto_out_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster widget_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster widget_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster widget_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster widget_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster widget_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+104,"TestHarness ldut asic chipMaster widget_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+105,"TestHarness ldut asic chipMaster widget_auto_out_d_ready", false,-1);
        tracep->declBit(c+106,"TestHarness ldut asic chipMaster widget_auto_out_d_valid", false,-1);
        tracep->declBus(c+107,"TestHarness ldut asic chipMaster widget_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+108,"TestHarness ldut asic chipMaster widget_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+109,"TestHarness ldut asic chipMaster widget_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+110,"TestHarness ldut asic chipMaster widget_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+111,"TestHarness ldut asic chipMaster widget_auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+112,"TestHarness ldut asic chipMaster widget_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+113,"TestHarness ldut asic chipMaster widget_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+114,"TestHarness ldut asic chipMaster widget_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi42tl_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi42tl_reset", false,-1);
        tracep->declBit(c+141,"TestHarness ldut asic chipMaster axi42tl_auto_in_awready", false,-1);
        tracep->declBit(c+142,"TestHarness ldut asic chipMaster axi42tl_auto_in_awvalid", false,-1);
        tracep->declBit(c+1217,"TestHarness ldut asic chipMaster axi42tl_auto_in_awid", false,-1);
        tracep->declBus(c+143,"TestHarness ldut asic chipMaster axi42tl_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+144,"TestHarness ldut asic chipMaster axi42tl_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+145,"TestHarness ldut asic chipMaster axi42tl_auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+146,"TestHarness ldut asic chipMaster axi42tl_auto_in_wready", false,-1);
        tracep->declBit(c+147,"TestHarness ldut asic chipMaster axi42tl_auto_in_wvalid", false,-1);
        tracep->declQuad(c+1218,"TestHarness ldut asic chipMaster axi42tl_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+856,"TestHarness ldut asic chipMaster axi42tl_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+148,"TestHarness ldut asic chipMaster axi42tl_auto_in_wlast", false,-1);
        tracep->declBit(c+149,"TestHarness ldut asic chipMaster axi42tl_auto_in_bready", false,-1);
        tracep->declBit(c+150,"TestHarness ldut asic chipMaster axi42tl_auto_in_bvalid", false,-1);
        tracep->declBit(c+151,"TestHarness ldut asic chipMaster axi42tl_auto_in_bid", false,-1);
        tracep->declBus(c+152,"TestHarness ldut asic chipMaster axi42tl_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+153,"TestHarness ldut asic chipMaster axi42tl_auto_in_arready", false,-1);
        tracep->declBit(c+154,"TestHarness ldut asic chipMaster axi42tl_auto_in_arvalid", false,-1);
        tracep->declBit(c+1220,"TestHarness ldut asic chipMaster axi42tl_auto_in_arid", false,-1);
        tracep->declBus(c+155,"TestHarness ldut asic chipMaster axi42tl_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+156,"TestHarness ldut asic chipMaster axi42tl_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+157,"TestHarness ldut asic chipMaster axi42tl_auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+82,"TestHarness ldut asic chipMaster axi42tl_auto_in_rready", false,-1);
        tracep->declBit(c+83,"TestHarness ldut asic chipMaster axi42tl_auto_in_rvalid", false,-1);
        tracep->declBit(c+158,"TestHarness ldut asic chipMaster axi42tl_auto_in_rid", false,-1);
        tracep->declQuad(c+847,"TestHarness ldut asic chipMaster axi42tl_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+849,"TestHarness ldut asic chipMaster axi42tl_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+159,"TestHarness ldut asic chipMaster axi42tl_auto_in_rlast", false,-1);
        tracep->declBit(c+127,"TestHarness ldut asic chipMaster axi42tl_auto_out_a_ready", false,-1);
        tracep->declBit(c+128,"TestHarness ldut asic chipMaster axi42tl_auto_out_a_valid", false,-1);
        tracep->declBus(c+129,"TestHarness ldut asic chipMaster axi42tl_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+130,"TestHarness ldut asic chipMaster axi42tl_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+131,"TestHarness ldut asic chipMaster axi42tl_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+132,"TestHarness ldut asic chipMaster axi42tl_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+133,"TestHarness ldut asic chipMaster axi42tl_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+134,"TestHarness ldut asic chipMaster axi42tl_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+136,"TestHarness ldut asic chipMaster axi42tl_auto_out_d_ready", false,-1);
        tracep->declBit(c+137,"TestHarness ldut asic chipMaster axi42tl_auto_out_d_valid", false,-1);
        tracep->declBus(c+107,"TestHarness ldut asic chipMaster axi42tl_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+109,"TestHarness ldut asic chipMaster axi42tl_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+110,"TestHarness ldut asic chipMaster axi42tl_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+112,"TestHarness ldut asic chipMaster axi42tl_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+138,"TestHarness ldut asic chipMaster axi42tl_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+140,"TestHarness ldut asic chipMaster axi42tl_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_reset", false,-1);
        tracep->declBit(c+160,"TestHarness ldut asic chipMaster axi4yank_auto_in_awready", false,-1);
        tracep->declBit(c+161,"TestHarness ldut asic chipMaster axi4yank_auto_in_awvalid", false,-1);
        tracep->declBit(c+1217,"TestHarness ldut asic chipMaster axi4yank_auto_in_awid", false,-1);
        tracep->declBus(c+143,"TestHarness ldut asic chipMaster axi4yank_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+144,"TestHarness ldut asic chipMaster axi4yank_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+145,"TestHarness ldut asic chipMaster axi4yank_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+1221,"TestHarness ldut asic chipMaster axi4yank_auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+162,"TestHarness ldut asic chipMaster axi4yank_auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+146,"TestHarness ldut asic chipMaster axi4yank_auto_in_wready", false,-1);
        tracep->declBit(c+147,"TestHarness ldut asic chipMaster axi4yank_auto_in_wvalid", false,-1);
        tracep->declQuad(c+1218,"TestHarness ldut asic chipMaster axi4yank_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+856,"TestHarness ldut asic chipMaster axi4yank_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+148,"TestHarness ldut asic chipMaster axi4yank_auto_in_wlast", false,-1);
        tracep->declBit(c+149,"TestHarness ldut asic chipMaster axi4yank_auto_in_bready", false,-1);
        tracep->declBit(c+150,"TestHarness ldut asic chipMaster axi4yank_auto_in_bvalid", false,-1);
        tracep->declBit(c+151,"TestHarness ldut asic chipMaster axi4yank_auto_in_bid", false,-1);
        tracep->declBus(c+152,"TestHarness ldut asic chipMaster axi4yank_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+857,"TestHarness ldut asic chipMaster axi4yank_auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+163,"TestHarness ldut asic chipMaster axi4yank_auto_in_becho_real_last", false,-1);
        tracep->declBit(c+164,"TestHarness ldut asic chipMaster axi4yank_auto_in_arready", false,-1);
        tracep->declBit(c+165,"TestHarness ldut asic chipMaster axi4yank_auto_in_arvalid", false,-1);
        tracep->declBit(c+1220,"TestHarness ldut asic chipMaster axi4yank_auto_in_arid", false,-1);
        tracep->declBus(c+155,"TestHarness ldut asic chipMaster axi4yank_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+156,"TestHarness ldut asic chipMaster axi4yank_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+157,"TestHarness ldut asic chipMaster axi4yank_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+1222,"TestHarness ldut asic chipMaster axi4yank_auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+166,"TestHarness ldut asic chipMaster axi4yank_auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+82,"TestHarness ldut asic chipMaster axi4yank_auto_in_rready", false,-1);
        tracep->declBit(c+83,"TestHarness ldut asic chipMaster axi4yank_auto_in_rvalid", false,-1);
        tracep->declBit(c+158,"TestHarness ldut asic chipMaster axi4yank_auto_in_rid", false,-1);
        tracep->declQuad(c+847,"TestHarness ldut asic chipMaster axi4yank_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+849,"TestHarness ldut asic chipMaster axi4yank_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+858,"TestHarness ldut asic chipMaster axi4yank_auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+859,"TestHarness ldut asic chipMaster axi4yank_auto_in_recho_real_last", false,-1);
        tracep->declBit(c+159,"TestHarness ldut asic chipMaster axi4yank_auto_in_rlast", false,-1);
        tracep->declBit(c+141,"TestHarness ldut asic chipMaster axi4yank_auto_out_awready", false,-1);
        tracep->declBit(c+142,"TestHarness ldut asic chipMaster axi4yank_auto_out_awvalid", false,-1);
        tracep->declBit(c+1217,"TestHarness ldut asic chipMaster axi4yank_auto_out_awid", false,-1);
        tracep->declBus(c+143,"TestHarness ldut asic chipMaster axi4yank_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+144,"TestHarness ldut asic chipMaster axi4yank_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+145,"TestHarness ldut asic chipMaster axi4yank_auto_out_awsize", false,-1, 2,0);
        tracep->declBit(c+146,"TestHarness ldut asic chipMaster axi4yank_auto_out_wready", false,-1);
        tracep->declBit(c+147,"TestHarness ldut asic chipMaster axi4yank_auto_out_wvalid", false,-1);
        tracep->declQuad(c+1218,"TestHarness ldut asic chipMaster axi4yank_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+856,"TestHarness ldut asic chipMaster axi4yank_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+148,"TestHarness ldut asic chipMaster axi4yank_auto_out_wlast", false,-1);
        tracep->declBit(c+149,"TestHarness ldut asic chipMaster axi4yank_auto_out_bready", false,-1);
        tracep->declBit(c+150,"TestHarness ldut asic chipMaster axi4yank_auto_out_bvalid", false,-1);
        tracep->declBit(c+151,"TestHarness ldut asic chipMaster axi4yank_auto_out_bid", false,-1);
        tracep->declBus(c+152,"TestHarness ldut asic chipMaster axi4yank_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+153,"TestHarness ldut asic chipMaster axi4yank_auto_out_arready", false,-1);
        tracep->declBit(c+154,"TestHarness ldut asic chipMaster axi4yank_auto_out_arvalid", false,-1);
        tracep->declBit(c+1220,"TestHarness ldut asic chipMaster axi4yank_auto_out_arid", false,-1);
        tracep->declBus(c+155,"TestHarness ldut asic chipMaster axi4yank_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+156,"TestHarness ldut asic chipMaster axi4yank_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+157,"TestHarness ldut asic chipMaster axi4yank_auto_out_arsize", false,-1, 2,0);
        tracep->declBit(c+82,"TestHarness ldut asic chipMaster axi4yank_auto_out_rready", false,-1);
        tracep->declBit(c+83,"TestHarness ldut asic chipMaster axi4yank_auto_out_rvalid", false,-1);
        tracep->declBit(c+158,"TestHarness ldut asic chipMaster axi4yank_auto_out_rid", false,-1);
        tracep->declQuad(c+847,"TestHarness ldut asic chipMaster axi4yank_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+849,"TestHarness ldut asic chipMaster axi4yank_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+159,"TestHarness ldut asic chipMaster axi4yank_auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4frag_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4frag_reset", false,-1);
        tracep->declBit(c+1136,"TestHarness ldut asic chipMaster axi4frag_auto_in_awready", false,-1);
        tracep->declBit(c+74,"TestHarness ldut asic chipMaster axi4frag_auto_in_awvalid", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag_auto_in_awid", false,-1);
        tracep->declBus(c+75,"TestHarness ldut asic chipMaster axi4frag_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic chipMaster axi4frag_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic chipMaster axi4frag_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic chipMaster axi4frag_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+19438,"TestHarness ldut asic chipMaster axi4frag_auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+1137,"TestHarness ldut asic chipMaster axi4frag_auto_in_wready", false,-1);
        tracep->declBit(c+77,"TestHarness ldut asic chipMaster axi4frag_auto_in_wvalid", false,-1);
        tracep->declQuad(c+1138,"TestHarness ldut asic chipMaster axi4frag_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic chipMaster axi4frag_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+1140,"TestHarness ldut asic chipMaster axi4frag_auto_in_wlast", false,-1);
        tracep->declBit(c+79,"TestHarness ldut asic chipMaster axi4frag_auto_in_bready", false,-1);
        tracep->declBit(c+80,"TestHarness ldut asic chipMaster axi4frag_auto_in_bvalid", false,-1);
        tracep->declBit(c+151,"TestHarness ldut asic chipMaster axi4frag_auto_in_bid", false,-1);
        tracep->declBus(c+845,"TestHarness ldut asic chipMaster axi4frag_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+857,"TestHarness ldut asic chipMaster axi4frag_auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+1141,"TestHarness ldut asic chipMaster axi4frag_auto_in_arready", false,-1);
        tracep->declBit(c+81,"TestHarness ldut asic chipMaster axi4frag_auto_in_arvalid", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag_auto_in_arid", false,-1);
        tracep->declBus(c+75,"TestHarness ldut asic chipMaster axi4frag_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic chipMaster axi4frag_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic chipMaster axi4frag_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic chipMaster axi4frag_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+19438,"TestHarness ldut asic chipMaster axi4frag_auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+82,"TestHarness ldut asic chipMaster axi4frag_auto_in_rready", false,-1);
        tracep->declBit(c+83,"TestHarness ldut asic chipMaster axi4frag_auto_in_rvalid", false,-1);
        tracep->declBit(c+158,"TestHarness ldut asic chipMaster axi4frag_auto_in_rid", false,-1);
        tracep->declQuad(c+847,"TestHarness ldut asic chipMaster axi4frag_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+849,"TestHarness ldut asic chipMaster axi4frag_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+858,"TestHarness ldut asic chipMaster axi4frag_auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+84,"TestHarness ldut asic chipMaster axi4frag_auto_in_rlast", false,-1);
        tracep->declBit(c+160,"TestHarness ldut asic chipMaster axi4frag_auto_out_awready", false,-1);
        tracep->declBit(c+161,"TestHarness ldut asic chipMaster axi4frag_auto_out_awvalid", false,-1);
        tracep->declBit(c+1217,"TestHarness ldut asic chipMaster axi4frag_auto_out_awid", false,-1);
        tracep->declBus(c+143,"TestHarness ldut asic chipMaster axi4frag_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+144,"TestHarness ldut asic chipMaster axi4frag_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+145,"TestHarness ldut asic chipMaster axi4frag_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+1221,"TestHarness ldut asic chipMaster axi4frag_auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+162,"TestHarness ldut asic chipMaster axi4frag_auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+146,"TestHarness ldut asic chipMaster axi4frag_auto_out_wready", false,-1);
        tracep->declBit(c+147,"TestHarness ldut asic chipMaster axi4frag_auto_out_wvalid", false,-1);
        tracep->declQuad(c+1218,"TestHarness ldut asic chipMaster axi4frag_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+856,"TestHarness ldut asic chipMaster axi4frag_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+148,"TestHarness ldut asic chipMaster axi4frag_auto_out_wlast", false,-1);
        tracep->declBit(c+149,"TestHarness ldut asic chipMaster axi4frag_auto_out_bready", false,-1);
        tracep->declBit(c+150,"TestHarness ldut asic chipMaster axi4frag_auto_out_bvalid", false,-1);
        tracep->declBit(c+151,"TestHarness ldut asic chipMaster axi4frag_auto_out_bid", false,-1);
        tracep->declBus(c+152,"TestHarness ldut asic chipMaster axi4frag_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+857,"TestHarness ldut asic chipMaster axi4frag_auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+163,"TestHarness ldut asic chipMaster axi4frag_auto_out_becho_real_last", false,-1);
        tracep->declBit(c+164,"TestHarness ldut asic chipMaster axi4frag_auto_out_arready", false,-1);
        tracep->declBit(c+165,"TestHarness ldut asic chipMaster axi4frag_auto_out_arvalid", false,-1);
        tracep->declBit(c+1220,"TestHarness ldut asic chipMaster axi4frag_auto_out_arid", false,-1);
        tracep->declBus(c+155,"TestHarness ldut asic chipMaster axi4frag_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+156,"TestHarness ldut asic chipMaster axi4frag_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+157,"TestHarness ldut asic chipMaster axi4frag_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+1222,"TestHarness ldut asic chipMaster axi4frag_auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+166,"TestHarness ldut asic chipMaster axi4frag_auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+82,"TestHarness ldut asic chipMaster axi4frag_auto_out_rready", false,-1);
        tracep->declBit(c+83,"TestHarness ldut asic chipMaster axi4frag_auto_out_rvalid", false,-1);
        tracep->declBit(c+158,"TestHarness ldut asic chipMaster axi4frag_auto_out_rid", false,-1);
        tracep->declQuad(c+847,"TestHarness ldut asic chipMaster axi4frag_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+849,"TestHarness ldut asic chipMaster axi4frag_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+858,"TestHarness ldut asic chipMaster axi4frag_auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+859,"TestHarness ldut asic chipMaster axi4frag_auto_out_recho_real_last", false,-1);
        tracep->declBit(c+159,"TestHarness ldut asic chipMaster axi4frag_auto_out_rlast", false,-1);
        tracep->declBit(c+1136,"TestHarness ldut asic chipMaster axi4index_auto_in_awready", false,-1);
        tracep->declBit(c+74,"TestHarness ldut asic chipMaster axi4index_auto_in_awvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic chipMaster axi4index_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+75,"TestHarness ldut asic chipMaster axi4index_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic chipMaster axi4index_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic chipMaster axi4index_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic chipMaster axi4index_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+1137,"TestHarness ldut asic chipMaster axi4index_auto_in_wready", false,-1);
        tracep->declBit(c+77,"TestHarness ldut asic chipMaster axi4index_auto_in_wvalid", false,-1);
        tracep->declQuad(c+1138,"TestHarness ldut asic chipMaster axi4index_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic chipMaster axi4index_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+1140,"TestHarness ldut asic chipMaster axi4index_auto_in_wlast", false,-1);
        tracep->declBit(c+79,"TestHarness ldut asic chipMaster axi4index_auto_in_bready", false,-1);
        tracep->declBit(c+80,"TestHarness ldut asic chipMaster axi4index_auto_in_bvalid", false,-1);
        tracep->declBus(c+844,"TestHarness ldut asic chipMaster axi4index_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+845,"TestHarness ldut asic chipMaster axi4index_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+1141,"TestHarness ldut asic chipMaster axi4index_auto_in_arready", false,-1);
        tracep->declBit(c+81,"TestHarness ldut asic chipMaster axi4index_auto_in_arvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic chipMaster axi4index_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+75,"TestHarness ldut asic chipMaster axi4index_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic chipMaster axi4index_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic chipMaster axi4index_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic chipMaster axi4index_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+82,"TestHarness ldut asic chipMaster axi4index_auto_in_rready", false,-1);
        tracep->declBit(c+83,"TestHarness ldut asic chipMaster axi4index_auto_in_rvalid", false,-1);
        tracep->declBus(c+846,"TestHarness ldut asic chipMaster axi4index_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+847,"TestHarness ldut asic chipMaster axi4index_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+849,"TestHarness ldut asic chipMaster axi4index_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+84,"TestHarness ldut asic chipMaster axi4index_auto_in_rlast", false,-1);
        tracep->declBit(c+1136,"TestHarness ldut asic chipMaster axi4index_auto_out_awready", false,-1);
        tracep->declBit(c+74,"TestHarness ldut asic chipMaster axi4index_auto_out_awvalid", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index_auto_out_awid", false,-1);
        tracep->declBus(c+75,"TestHarness ldut asic chipMaster axi4index_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic chipMaster axi4index_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic chipMaster axi4index_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic chipMaster axi4index_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+19438,"TestHarness ldut asic chipMaster axi4index_auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+1137,"TestHarness ldut asic chipMaster axi4index_auto_out_wready", false,-1);
        tracep->declBit(c+77,"TestHarness ldut asic chipMaster axi4index_auto_out_wvalid", false,-1);
        tracep->declQuad(c+1138,"TestHarness ldut asic chipMaster axi4index_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic chipMaster axi4index_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+1140,"TestHarness ldut asic chipMaster axi4index_auto_out_wlast", false,-1);
        tracep->declBit(c+79,"TestHarness ldut asic chipMaster axi4index_auto_out_bready", false,-1);
        tracep->declBit(c+80,"TestHarness ldut asic chipMaster axi4index_auto_out_bvalid", false,-1);
        tracep->declBit(c+151,"TestHarness ldut asic chipMaster axi4index_auto_out_bid", false,-1);
        tracep->declBus(c+845,"TestHarness ldut asic chipMaster axi4index_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+857,"TestHarness ldut asic chipMaster axi4index_auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+1141,"TestHarness ldut asic chipMaster axi4index_auto_out_arready", false,-1);
        tracep->declBit(c+81,"TestHarness ldut asic chipMaster axi4index_auto_out_arvalid", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index_auto_out_arid", false,-1);
        tracep->declBus(c+75,"TestHarness ldut asic chipMaster axi4index_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic chipMaster axi4index_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic chipMaster axi4index_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic chipMaster axi4index_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+19438,"TestHarness ldut asic chipMaster axi4index_auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+82,"TestHarness ldut asic chipMaster axi4index_auto_out_rready", false,-1);
        tracep->declBit(c+83,"TestHarness ldut asic chipMaster axi4index_auto_out_rvalid", false,-1);
        tracep->declBit(c+158,"TestHarness ldut asic chipMaster axi4index_auto_out_rid", false,-1);
        tracep->declQuad(c+847,"TestHarness ldut asic chipMaster axi4index_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+849,"TestHarness ldut asic chipMaster axi4index_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+858,"TestHarness ldut asic chipMaster axi4index_auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+84,"TestHarness ldut asic chipMaster axi4index_auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1_reset", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_awready", false,-1);
        tracep->declBit(c+15896,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_awvalid", false,-1);
        tracep->declBus(c+17955,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+15897,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+15898,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+15899,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+1223,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_wready", false,-1);
        tracep->declBit(c+15902,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_wvalid", false,-1);
        tracep->declQuad(c+15903,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15905,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15906,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_wlast", false,-1);
        tracep->declBit(c+1224,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_bready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_bvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+19431,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+1225,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+1226,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1227,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_arready", false,-1);
        tracep->declBit(c+15907,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_arvalid", false,-1);
        tracep->declBus(c+17955,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+15897,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+15898,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+15899,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+1223,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+1228,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_rready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_rvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+19436,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+19431,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+1229,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+1230,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1231,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1_auto_in_rlast", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_awready", false,-1);
        tracep->declBit(c+15908,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_awvalid", false,-1);
        tracep->declBus(c+17955,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+15897,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+15898,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+15899,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+1223,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_wready", false,-1);
        tracep->declBit(c+15902,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+15903,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15905,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15906,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_wlast", false,-1);
        tracep->declBit(c+1224,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_bready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+19431,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_arready", false,-1);
        tracep->declBit(c+15909,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_arvalid", false,-1);
        tracep->declBus(c+17955,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+15897,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+15898,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+15899,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+1223,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+1228,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_rready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+19436,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+19431,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1_auto_out_rlast", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index_1_auto_in_awready", false,-1);
        tracep->declBit(c+15896,"TestHarness ldut asic chipMaster axi4index_1_auto_in_awvalid", false,-1);
        tracep->declBus(c+17957,"TestHarness ldut asic chipMaster axi4index_1_auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+15897,"TestHarness ldut asic chipMaster axi4index_1_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+15898,"TestHarness ldut asic chipMaster axi4index_1_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+15899,"TestHarness ldut asic chipMaster axi4index_1_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+1223,"TestHarness ldut asic chipMaster axi4index_1_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4index_1_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4index_1_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index_1_auto_in_wready", false,-1);
        tracep->declBit(c+15902,"TestHarness ldut asic chipMaster axi4index_1_auto_in_wvalid", false,-1);
        tracep->declQuad(c+15903,"TestHarness ldut asic chipMaster axi4index_1_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15905,"TestHarness ldut asic chipMaster axi4index_1_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15906,"TestHarness ldut asic chipMaster axi4index_1_auto_in_wlast", false,-1);
        tracep->declBit(c+1224,"TestHarness ldut asic chipMaster axi4index_1_auto_in_bready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index_1_auto_in_bvalid", false,-1);
        tracep->declBus(c+1232,"TestHarness ldut asic chipMaster axi4index_1_auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+19431,"TestHarness ldut asic chipMaster axi4index_1_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+1225,"TestHarness ldut asic chipMaster axi4index_1_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+1226,"TestHarness ldut asic chipMaster axi4index_1_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index_1_auto_in_arready", false,-1);
        tracep->declBit(c+15907,"TestHarness ldut asic chipMaster axi4index_1_auto_in_arvalid", false,-1);
        tracep->declBus(c+17957,"TestHarness ldut asic chipMaster axi4index_1_auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+15897,"TestHarness ldut asic chipMaster axi4index_1_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+15898,"TestHarness ldut asic chipMaster axi4index_1_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+15899,"TestHarness ldut asic chipMaster axi4index_1_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+1223,"TestHarness ldut asic chipMaster axi4index_1_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4index_1_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4index_1_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1228,"TestHarness ldut asic chipMaster axi4index_1_auto_in_rready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index_1_auto_in_rvalid", false,-1);
        tracep->declBus(c+1233,"TestHarness ldut asic chipMaster axi4index_1_auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+19436,"TestHarness ldut asic chipMaster axi4index_1_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+19431,"TestHarness ldut asic chipMaster axi4index_1_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+1229,"TestHarness ldut asic chipMaster axi4index_1_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+1230,"TestHarness ldut asic chipMaster axi4index_1_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index_1_auto_in_rlast", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index_1_auto_out_awready", false,-1);
        tracep->declBit(c+15896,"TestHarness ldut asic chipMaster axi4index_1_auto_out_awvalid", false,-1);
        tracep->declBus(c+17955,"TestHarness ldut asic chipMaster axi4index_1_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+15897,"TestHarness ldut asic chipMaster axi4index_1_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+15898,"TestHarness ldut asic chipMaster axi4index_1_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+15899,"TestHarness ldut asic chipMaster axi4index_1_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+1223,"TestHarness ldut asic chipMaster axi4index_1_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4index_1_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4index_1_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4index_1_auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index_1_auto_out_wready", false,-1);
        tracep->declBit(c+15902,"TestHarness ldut asic chipMaster axi4index_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+15903,"TestHarness ldut asic chipMaster axi4index_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15905,"TestHarness ldut asic chipMaster axi4index_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15906,"TestHarness ldut asic chipMaster axi4index_1_auto_out_wlast", false,-1);
        tracep->declBit(c+1224,"TestHarness ldut asic chipMaster axi4index_1_auto_out_bready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic chipMaster axi4index_1_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+19431,"TestHarness ldut asic chipMaster axi4index_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+1225,"TestHarness ldut asic chipMaster axi4index_1_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+1226,"TestHarness ldut asic chipMaster axi4index_1_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1227,"TestHarness ldut asic chipMaster axi4index_1_auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index_1_auto_out_arready", false,-1);
        tracep->declBit(c+15907,"TestHarness ldut asic chipMaster axi4index_1_auto_out_arvalid", false,-1);
        tracep->declBus(c+17955,"TestHarness ldut asic chipMaster axi4index_1_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+15897,"TestHarness ldut asic chipMaster axi4index_1_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+15898,"TestHarness ldut asic chipMaster axi4index_1_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+15899,"TestHarness ldut asic chipMaster axi4index_1_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+1223,"TestHarness ldut asic chipMaster axi4index_1_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4index_1_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4index_1_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4index_1_auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+1228,"TestHarness ldut asic chipMaster axi4index_1_auto_out_rready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic chipMaster axi4index_1_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+19436,"TestHarness ldut asic chipMaster axi4index_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+19431,"TestHarness ldut asic chipMaster axi4index_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+1229,"TestHarness ldut asic chipMaster axi4index_1_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+1230,"TestHarness ldut asic chipMaster axi4index_1_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1231,"TestHarness ldut asic chipMaster axi4index_1_auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index_1_auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster tl2axi4_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster tl2axi4_reset", false,-1);
        tracep->declBit(c+17950,"TestHarness ldut asic chipMaster tl2axi4_auto_in_a_ready", false,-1);
        tracep->declBit(c+17951,"TestHarness ldut asic chipMaster tl2axi4_auto_in_a_valid", false,-1);
        tracep->declBus(c+17940,"TestHarness ldut asic chipMaster tl2axi4_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17941,"TestHarness ldut asic chipMaster tl2axi4_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17942,"TestHarness ldut asic chipMaster tl2axi4_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17943,"TestHarness ldut asic chipMaster tl2axi4_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17944,"TestHarness ldut asic chipMaster tl2axi4_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17945,"TestHarness ldut asic chipMaster tl2axi4_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17946,"TestHarness ldut asic chipMaster tl2axi4_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+1159,"TestHarness ldut asic chipMaster tl2axi4_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+1186,"TestHarness ldut asic chipMaster tl2axi4_auto_in_d_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4_auto_in_d_valid", false,-1);
        tracep->declBus(c+1187,"TestHarness ldut asic chipMaster tl2axi4_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1188,"TestHarness ldut asic chipMaster tl2axi4_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1189,"TestHarness ldut asic chipMaster tl2axi4_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1190,"TestHarness ldut asic chipMaster tl2axi4_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+19436,"TestHarness ldut asic chipMaster tl2axi4_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+1191,"TestHarness ldut asic chipMaster tl2axi4_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4_auto_out_awready", false,-1);
        tracep->declBit(c+15896,"TestHarness ldut asic chipMaster tl2axi4_auto_out_awvalid", false,-1);
        tracep->declBus(c+17957,"TestHarness ldut asic chipMaster tl2axi4_auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+15897,"TestHarness ldut asic chipMaster tl2axi4_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+15898,"TestHarness ldut asic chipMaster tl2axi4_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+15899,"TestHarness ldut asic chipMaster tl2axi4_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+1223,"TestHarness ldut asic chipMaster tl2axi4_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster tl2axi4_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster tl2axi4_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4_auto_out_wready", false,-1);
        tracep->declBit(c+15902,"TestHarness ldut asic chipMaster tl2axi4_auto_out_wvalid", false,-1);
        tracep->declQuad(c+15903,"TestHarness ldut asic chipMaster tl2axi4_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15905,"TestHarness ldut asic chipMaster tl2axi4_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15906,"TestHarness ldut asic chipMaster tl2axi4_auto_out_wlast", false,-1);
        tracep->declBit(c+1224,"TestHarness ldut asic chipMaster tl2axi4_auto_out_bready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4_auto_out_bvalid", false,-1);
        tracep->declBus(c+1232,"TestHarness ldut asic chipMaster tl2axi4_auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+19431,"TestHarness ldut asic chipMaster tl2axi4_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+1225,"TestHarness ldut asic chipMaster tl2axi4_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+1226,"TestHarness ldut asic chipMaster tl2axi4_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4_auto_out_arready", false,-1);
        tracep->declBit(c+15907,"TestHarness ldut asic chipMaster tl2axi4_auto_out_arvalid", false,-1);
        tracep->declBus(c+17957,"TestHarness ldut asic chipMaster tl2axi4_auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+15897,"TestHarness ldut asic chipMaster tl2axi4_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+15898,"TestHarness ldut asic chipMaster tl2axi4_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+15899,"TestHarness ldut asic chipMaster tl2axi4_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+1223,"TestHarness ldut asic chipMaster tl2axi4_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster tl2axi4_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster tl2axi4_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1228,"TestHarness ldut asic chipMaster tl2axi4_auto_out_rready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4_auto_out_rvalid", false,-1);
        tracep->declBus(c+1233,"TestHarness ldut asic chipMaster tl2axi4_auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+19436,"TestHarness ldut asic chipMaster tl2axi4_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+19431,"TestHarness ldut asic chipMaster tl2axi4_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+1229,"TestHarness ldut asic chipMaster tl2axi4_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+1230,"TestHarness ldut asic chipMaster tl2axi4_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4_auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster err_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster err_reset", false,-1);
        tracep->declBit(c+1234,"TestHarness ldut asic chipMaster err_auto_in_a_ready", false,-1);
        tracep->declBit(c+17958,"TestHarness ldut asic chipMaster err_auto_in_a_valid", false,-1);
        tracep->declBus(c+17959,"TestHarness ldut asic chipMaster err_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15910,"TestHarness ldut asic chipMaster err_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17960,"TestHarness ldut asic chipMaster err_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17961,"TestHarness ldut asic chipMaster err_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17962,"TestHarness ldut asic chipMaster err_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17963,"TestHarness ldut asic chipMaster err_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+1235,"TestHarness ldut asic chipMaster err_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+1236,"TestHarness ldut asic chipMaster err_auto_in_c_ready", false,-1);
        tracep->declBit(c+17020,"TestHarness ldut asic chipMaster err_auto_in_c_valid", false,-1);
        tracep->declBus(c+1237,"TestHarness ldut asic chipMaster err_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1238,"TestHarness ldut asic chipMaster err_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1239,"TestHarness ldut asic chipMaster err_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1240,"TestHarness ldut asic chipMaster err_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1241,"TestHarness ldut asic chipMaster err_auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+1242,"TestHarness ldut asic chipMaster err_auto_in_d_ready", false,-1);
        tracep->declBit(c+1243,"TestHarness ldut asic chipMaster err_auto_in_d_valid", false,-1);
        tracep->declBus(c+1180,"TestHarness ldut asic chipMaster err_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1181,"TestHarness ldut asic chipMaster err_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1182,"TestHarness ldut asic chipMaster err_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1183,"TestHarness ldut asic chipMaster err_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1184,"TestHarness ldut asic chipMaster err_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+1244,"TestHarness ldut asic chipMaster err_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17018,"TestHarness ldut asic chipMaster err_auto_in_e_valid", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster atomics_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster atomics_reset", false,-1);
        tracep->declBit(c+17964,"TestHarness ldut asic chipMaster atomics_auto_in_a_ready", false,-1);
        tracep->declBit(c+17965,"TestHarness ldut asic chipMaster atomics_auto_in_a_valid", false,-1);
        tracep->declBus(c+1245,"TestHarness ldut asic chipMaster atomics_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1246,"TestHarness ldut asic chipMaster atomics_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1247,"TestHarness ldut asic chipMaster atomics_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1248,"TestHarness ldut asic chipMaster atomics_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+1249,"TestHarness ldut asic chipMaster atomics_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1250,"TestHarness ldut asic chipMaster atomics_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+1251,"TestHarness ldut asic chipMaster atomics_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster atomics_auto_in_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster atomics_auto_in_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster atomics_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster atomics_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster atomics_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1164,"TestHarness ldut asic chipMaster atomics_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster atomics_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1253,"TestHarness ldut asic chipMaster atomics_auto_in_d_ready", false,-1);
        tracep->declBit(c+1254,"TestHarness ldut asic chipMaster atomics_auto_in_d_valid", false,-1);
        tracep->declBus(c+1255,"TestHarness ldut asic chipMaster atomics_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1169,"TestHarness ldut asic chipMaster atomics_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1170,"TestHarness ldut asic chipMaster atomics_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1171,"TestHarness ldut asic chipMaster atomics_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1256,"TestHarness ldut asic chipMaster atomics_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+1257,"TestHarness ldut asic chipMaster atomics_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+1259,"TestHarness ldut asic chipMaster atomics_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster atomics_auto_in_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster atomics_auto_in_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster atomics_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+17938,"TestHarness ldut asic chipMaster atomics_auto_out_a_ready", false,-1);
        tracep->declBit(c+17939,"TestHarness ldut asic chipMaster atomics_auto_out_a_valid", false,-1);
        tracep->declBus(c+17940,"TestHarness ldut asic chipMaster atomics_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17941,"TestHarness ldut asic chipMaster atomics_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17942,"TestHarness ldut asic chipMaster atomics_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17943,"TestHarness ldut asic chipMaster atomics_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17944,"TestHarness ldut asic chipMaster atomics_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17945,"TestHarness ldut asic chipMaster atomics_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17946,"TestHarness ldut asic chipMaster atomics_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+1159,"TestHarness ldut asic chipMaster atomics_auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster atomics_auto_out_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster atomics_auto_out_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster atomics_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster atomics_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster atomics_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1164,"TestHarness ldut asic chipMaster atomics_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster atomics_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1166,"TestHarness ldut asic chipMaster atomics_auto_out_d_ready", false,-1);
        tracep->declBit(c+1167,"TestHarness ldut asic chipMaster atomics_auto_out_d_valid", false,-1);
        tracep->declBus(c+1168,"TestHarness ldut asic chipMaster atomics_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1169,"TestHarness ldut asic chipMaster atomics_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1170,"TestHarness ldut asic chipMaster atomics_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1171,"TestHarness ldut asic chipMaster atomics_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1172,"TestHarness ldut asic chipMaster atomics_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+19436,"TestHarness ldut asic chipMaster atomics_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+1173,"TestHarness ldut asic chipMaster atomics_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster atomics_auto_out_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster atomics_auto_out_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster atomics_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster fixer_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster fixer_1_reset", false,-1);
        tracep->declBit(c+17966,"TestHarness ldut asic chipMaster fixer_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+17967,"TestHarness ldut asic chipMaster fixer_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+1245,"TestHarness ldut asic chipMaster fixer_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1246,"TestHarness ldut asic chipMaster fixer_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1247,"TestHarness ldut asic chipMaster fixer_1_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1248,"TestHarness ldut asic chipMaster fixer_1_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+1249,"TestHarness ldut asic chipMaster fixer_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1250,"TestHarness ldut asic chipMaster fixer_1_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+1251,"TestHarness ldut asic chipMaster fixer_1_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster fixer_1_auto_in_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster fixer_1_auto_in_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster fixer_1_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster fixer_1_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster fixer_1_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1164,"TestHarness ldut asic chipMaster fixer_1_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster fixer_1_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1253,"TestHarness ldut asic chipMaster fixer_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+1254,"TestHarness ldut asic chipMaster fixer_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+1255,"TestHarness ldut asic chipMaster fixer_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1169,"TestHarness ldut asic chipMaster fixer_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1170,"TestHarness ldut asic chipMaster fixer_1_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1171,"TestHarness ldut asic chipMaster fixer_1_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1256,"TestHarness ldut asic chipMaster fixer_1_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+1257,"TestHarness ldut asic chipMaster fixer_1_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+1259,"TestHarness ldut asic chipMaster fixer_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster fixer_1_auto_in_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster fixer_1_auto_in_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster fixer_1_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+17964,"TestHarness ldut asic chipMaster fixer_1_auto_out_a_ready", false,-1);
        tracep->declBit(c+17965,"TestHarness ldut asic chipMaster fixer_1_auto_out_a_valid", false,-1);
        tracep->declBus(c+1245,"TestHarness ldut asic chipMaster fixer_1_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1246,"TestHarness ldut asic chipMaster fixer_1_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1247,"TestHarness ldut asic chipMaster fixer_1_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1248,"TestHarness ldut asic chipMaster fixer_1_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+1249,"TestHarness ldut asic chipMaster fixer_1_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1250,"TestHarness ldut asic chipMaster fixer_1_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+1251,"TestHarness ldut asic chipMaster fixer_1_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster fixer_1_auto_out_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster fixer_1_auto_out_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster fixer_1_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster fixer_1_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster fixer_1_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1164,"TestHarness ldut asic chipMaster fixer_1_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster fixer_1_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1253,"TestHarness ldut asic chipMaster fixer_1_auto_out_d_ready", false,-1);
        tracep->declBit(c+1254,"TestHarness ldut asic chipMaster fixer_1_auto_out_d_valid", false,-1);
        tracep->declBus(c+1255,"TestHarness ldut asic chipMaster fixer_1_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1169,"TestHarness ldut asic chipMaster fixer_1_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1170,"TestHarness ldut asic chipMaster fixer_1_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1171,"TestHarness ldut asic chipMaster fixer_1_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1256,"TestHarness ldut asic chipMaster fixer_1_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+1257,"TestHarness ldut asic chipMaster fixer_1_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+1259,"TestHarness ldut asic chipMaster fixer_1_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster fixer_1_auto_out_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster fixer_1_auto_out_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster fixer_1_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster hints_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster hints_reset", false,-1);
        tracep->declBit(c+17968,"TestHarness ldut asic chipMaster hints_auto_in_a_ready", false,-1);
        tracep->declBit(c+17969,"TestHarness ldut asic chipMaster hints_auto_in_a_valid", false,-1);
        tracep->declBus(c+1199,"TestHarness ldut asic chipMaster hints_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1200,"TestHarness ldut asic chipMaster hints_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1201,"TestHarness ldut asic chipMaster hints_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1202,"TestHarness ldut asic chipMaster hints_auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+1203,"TestHarness ldut asic chipMaster hints_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1260,"TestHarness ldut asic chipMaster hints_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+1251,"TestHarness ldut asic chipMaster hints_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster hints_auto_in_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster hints_auto_in_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster hints_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster hints_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster hints_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1207,"TestHarness ldut asic chipMaster hints_auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster hints_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1253,"TestHarness ldut asic chipMaster hints_auto_in_d_ready", false,-1);
        tracep->declBit(c+1254,"TestHarness ldut asic chipMaster hints_auto_in_d_valid", false,-1);
        tracep->declBus(c+1261,"TestHarness ldut asic chipMaster hints_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1169,"TestHarness ldut asic chipMaster hints_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1170,"TestHarness ldut asic chipMaster hints_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1262,"TestHarness ldut asic chipMaster hints_auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+1256,"TestHarness ldut asic chipMaster hints_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+1257,"TestHarness ldut asic chipMaster hints_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+1259,"TestHarness ldut asic chipMaster hints_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster hints_auto_in_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster hints_auto_in_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster hints_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+17966,"TestHarness ldut asic chipMaster hints_auto_out_a_ready", false,-1);
        tracep->declBit(c+17967,"TestHarness ldut asic chipMaster hints_auto_out_a_valid", false,-1);
        tracep->declBus(c+1245,"TestHarness ldut asic chipMaster hints_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1246,"TestHarness ldut asic chipMaster hints_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1247,"TestHarness ldut asic chipMaster hints_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1248,"TestHarness ldut asic chipMaster hints_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+1249,"TestHarness ldut asic chipMaster hints_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1250,"TestHarness ldut asic chipMaster hints_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+1251,"TestHarness ldut asic chipMaster hints_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster hints_auto_out_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster hints_auto_out_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster hints_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster hints_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster hints_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1164,"TestHarness ldut asic chipMaster hints_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster hints_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1253,"TestHarness ldut asic chipMaster hints_auto_out_d_ready", false,-1);
        tracep->declBit(c+1254,"TestHarness ldut asic chipMaster hints_auto_out_d_valid", false,-1);
        tracep->declBus(c+1255,"TestHarness ldut asic chipMaster hints_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1169,"TestHarness ldut asic chipMaster hints_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1170,"TestHarness ldut asic chipMaster hints_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1171,"TestHarness ldut asic chipMaster hints_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1256,"TestHarness ldut asic chipMaster hints_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+1257,"TestHarness ldut asic chipMaster hints_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+1259,"TestHarness ldut asic chipMaster hints_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster hints_auto_out_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster hints_auto_out_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster hints_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster widget_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster widget_1_reset", false,-1);
        tracep->declBit(c+17953,"TestHarness ldut asic chipMaster widget_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+17954,"TestHarness ldut asic chipMaster widget_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+1199,"TestHarness ldut asic chipMaster widget_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1200,"TestHarness ldut asic chipMaster widget_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1201,"TestHarness ldut asic chipMaster widget_1_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1202,"TestHarness ldut asic chipMaster widget_1_auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+1203,"TestHarness ldut asic chipMaster widget_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1204,"TestHarness ldut asic chipMaster widget_1_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+1205,"TestHarness ldut asic chipMaster widget_1_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+1206,"TestHarness ldut asic chipMaster widget_1_auto_in_c_ready", false,-1);
        tracep->declBit(c+17019,"TestHarness ldut asic chipMaster widget_1_auto_in_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster widget_1_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster widget_1_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster widget_1_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1207,"TestHarness ldut asic chipMaster widget_1_auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster widget_1_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1208,"TestHarness ldut asic chipMaster widget_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+1209,"TestHarness ldut asic chipMaster widget_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+1210,"TestHarness ldut asic chipMaster widget_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1211,"TestHarness ldut asic chipMaster widget_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1212,"TestHarness ldut asic chipMaster widget_1_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1213,"TestHarness ldut asic chipMaster widget_1_auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+1214,"TestHarness ldut asic chipMaster widget_1_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+1215,"TestHarness ldut asic chipMaster widget_1_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+1216,"TestHarness ldut asic chipMaster widget_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster widget_1_auto_in_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster widget_1_auto_in_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster widget_1_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+17968,"TestHarness ldut asic chipMaster widget_1_auto_out_a_ready", false,-1);
        tracep->declBit(c+17969,"TestHarness ldut asic chipMaster widget_1_auto_out_a_valid", false,-1);
        tracep->declBus(c+1199,"TestHarness ldut asic chipMaster widget_1_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1200,"TestHarness ldut asic chipMaster widget_1_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1201,"TestHarness ldut asic chipMaster widget_1_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1202,"TestHarness ldut asic chipMaster widget_1_auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+1203,"TestHarness ldut asic chipMaster widget_1_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1260,"TestHarness ldut asic chipMaster widget_1_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+1251,"TestHarness ldut asic chipMaster widget_1_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster widget_1_auto_out_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster widget_1_auto_out_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster widget_1_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster widget_1_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster widget_1_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1207,"TestHarness ldut asic chipMaster widget_1_auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster widget_1_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1253,"TestHarness ldut asic chipMaster widget_1_auto_out_d_ready", false,-1);
        tracep->declBit(c+1254,"TestHarness ldut asic chipMaster widget_1_auto_out_d_valid", false,-1);
        tracep->declBus(c+1261,"TestHarness ldut asic chipMaster widget_1_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1169,"TestHarness ldut asic chipMaster widget_1_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1170,"TestHarness ldut asic chipMaster widget_1_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1262,"TestHarness ldut asic chipMaster widget_1_auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+1256,"TestHarness ldut asic chipMaster widget_1_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+1257,"TestHarness ldut asic chipMaster widget_1_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+1259,"TestHarness ldut asic chipMaster widget_1_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster widget_1_auto_out_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster widget_1_auto_out_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster widget_1_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster widget_2_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster widget_2_reset", false,-1);
        tracep->declBit(c+1176,"TestHarness ldut asic chipMaster widget_2_auto_in_a_ready", false,-1);
        tracep->declBit(c+17948,"TestHarness ldut asic chipMaster widget_2_auto_in_a_valid", false,-1);
        tracep->declBus(c+17940,"TestHarness ldut asic chipMaster widget_2_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17941,"TestHarness ldut asic chipMaster widget_2_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17942,"TestHarness ldut asic chipMaster widget_2_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17943,"TestHarness ldut asic chipMaster widget_2_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17949,"TestHarness ldut asic chipMaster widget_2_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17945,"TestHarness ldut asic chipMaster widget_2_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+1159,"TestHarness ldut asic chipMaster widget_2_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster widget_2_auto_in_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster widget_2_auto_in_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster widget_2_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster widget_2_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster widget_2_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1164,"TestHarness ldut asic chipMaster widget_2_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1177,"TestHarness ldut asic chipMaster widget_2_auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+1178,"TestHarness ldut asic chipMaster widget_2_auto_in_d_ready", false,-1);
        tracep->declBit(c+1179,"TestHarness ldut asic chipMaster widget_2_auto_in_d_valid", false,-1);
        tracep->declBus(c+1180,"TestHarness ldut asic chipMaster widget_2_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1181,"TestHarness ldut asic chipMaster widget_2_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1182,"TestHarness ldut asic chipMaster widget_2_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1183,"TestHarness ldut asic chipMaster widget_2_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1184,"TestHarness ldut asic chipMaster widget_2_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+1185,"TestHarness ldut asic chipMaster widget_2_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17018,"TestHarness ldut asic chipMaster widget_2_auto_in_e_valid", false,-1);
        tracep->declBit(c+1234,"TestHarness ldut asic chipMaster widget_2_auto_out_a_ready", false,-1);
        tracep->declBit(c+17958,"TestHarness ldut asic chipMaster widget_2_auto_out_a_valid", false,-1);
        tracep->declBus(c+17959,"TestHarness ldut asic chipMaster widget_2_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15910,"TestHarness ldut asic chipMaster widget_2_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17960,"TestHarness ldut asic chipMaster widget_2_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17961,"TestHarness ldut asic chipMaster widget_2_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17962,"TestHarness ldut asic chipMaster widget_2_auto_out_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17963,"TestHarness ldut asic chipMaster widget_2_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+1235,"TestHarness ldut asic chipMaster widget_2_auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+1236,"TestHarness ldut asic chipMaster widget_2_auto_out_c_ready", false,-1);
        tracep->declBit(c+17020,"TestHarness ldut asic chipMaster widget_2_auto_out_c_valid", false,-1);
        tracep->declBus(c+1237,"TestHarness ldut asic chipMaster widget_2_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1238,"TestHarness ldut asic chipMaster widget_2_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1239,"TestHarness ldut asic chipMaster widget_2_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1240,"TestHarness ldut asic chipMaster widget_2_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1241,"TestHarness ldut asic chipMaster widget_2_auto_out_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+1242,"TestHarness ldut asic chipMaster widget_2_auto_out_d_ready", false,-1);
        tracep->declBit(c+1243,"TestHarness ldut asic chipMaster widget_2_auto_out_d_valid", false,-1);
        tracep->declBus(c+1180,"TestHarness ldut asic chipMaster widget_2_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1181,"TestHarness ldut asic chipMaster widget_2_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1182,"TestHarness ldut asic chipMaster widget_2_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1183,"TestHarness ldut asic chipMaster widget_2_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1184,"TestHarness ldut asic chipMaster widget_2_auto_out_d_bits_denied", false,-1);
        tracep->declBit(c+1244,"TestHarness ldut asic chipMaster widget_2_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+17018,"TestHarness ldut asic chipMaster widget_2_auto_out_e_valid", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster xbar clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster xbar reset", false,-1);
        tracep->declBit(c+17938,"TestHarness ldut asic chipMaster xbar auto_in_a_ready", false,-1);
        tracep->declBit(c+17939,"TestHarness ldut asic chipMaster xbar auto_in_a_valid", false,-1);
        tracep->declBus(c+17940,"TestHarness ldut asic chipMaster xbar auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17941,"TestHarness ldut asic chipMaster xbar auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17942,"TestHarness ldut asic chipMaster xbar auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17943,"TestHarness ldut asic chipMaster xbar auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17944,"TestHarness ldut asic chipMaster xbar auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17945,"TestHarness ldut asic chipMaster xbar auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17946,"TestHarness ldut asic chipMaster xbar auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+1159,"TestHarness ldut asic chipMaster xbar auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster xbar auto_in_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster xbar auto_in_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster xbar auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster xbar auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster xbar auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1164,"TestHarness ldut asic chipMaster xbar auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster xbar auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1166,"TestHarness ldut asic chipMaster xbar auto_in_d_ready", false,-1);
        tracep->declBit(c+1167,"TestHarness ldut asic chipMaster xbar auto_in_d_valid", false,-1);
        tracep->declBus(c+1168,"TestHarness ldut asic chipMaster xbar auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1169,"TestHarness ldut asic chipMaster xbar auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1170,"TestHarness ldut asic chipMaster xbar auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1171,"TestHarness ldut asic chipMaster xbar auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1172,"TestHarness ldut asic chipMaster xbar auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+19436,"TestHarness ldut asic chipMaster xbar auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+1173,"TestHarness ldut asic chipMaster xbar auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster xbar auto_in_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster xbar auto_in_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster xbar auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+1176,"TestHarness ldut asic chipMaster xbar auto_out_1_a_ready", false,-1);
        tracep->declBit(c+17948,"TestHarness ldut asic chipMaster xbar auto_out_1_a_valid", false,-1);
        tracep->declBus(c+17940,"TestHarness ldut asic chipMaster xbar auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17941,"TestHarness ldut asic chipMaster xbar auto_out_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17942,"TestHarness ldut asic chipMaster xbar auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17943,"TestHarness ldut asic chipMaster xbar auto_out_1_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17949,"TestHarness ldut asic chipMaster xbar auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17945,"TestHarness ldut asic chipMaster xbar auto_out_1_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+1159,"TestHarness ldut asic chipMaster xbar auto_out_1_a_bits_corrupt", false,-1);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster xbar auto_out_1_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster xbar auto_out_1_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster xbar auto_out_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster xbar auto_out_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster xbar auto_out_1_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1164,"TestHarness ldut asic chipMaster xbar auto_out_1_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1177,"TestHarness ldut asic chipMaster xbar auto_out_1_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+1178,"TestHarness ldut asic chipMaster xbar auto_out_1_d_ready", false,-1);
        tracep->declBit(c+1179,"TestHarness ldut asic chipMaster xbar auto_out_1_d_valid", false,-1);
        tracep->declBus(c+1180,"TestHarness ldut asic chipMaster xbar auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1181,"TestHarness ldut asic chipMaster xbar auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1182,"TestHarness ldut asic chipMaster xbar auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1183,"TestHarness ldut asic chipMaster xbar auto_out_1_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1184,"TestHarness ldut asic chipMaster xbar auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+1185,"TestHarness ldut asic chipMaster xbar auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+17018,"TestHarness ldut asic chipMaster xbar auto_out_1_e_valid", false,-1);
        tracep->declBit(c+17950,"TestHarness ldut asic chipMaster xbar auto_out_0_a_ready", false,-1);
        tracep->declBit(c+17951,"TestHarness ldut asic chipMaster xbar auto_out_0_a_valid", false,-1);
        tracep->declBus(c+17940,"TestHarness ldut asic chipMaster xbar auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17941,"TestHarness ldut asic chipMaster xbar auto_out_0_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17942,"TestHarness ldut asic chipMaster xbar auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17943,"TestHarness ldut asic chipMaster xbar auto_out_0_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17944,"TestHarness ldut asic chipMaster xbar auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17945,"TestHarness ldut asic chipMaster xbar auto_out_0_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17946,"TestHarness ldut asic chipMaster xbar auto_out_0_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+1159,"TestHarness ldut asic chipMaster xbar auto_out_0_a_bits_corrupt", false,-1);
        tracep->declBit(c+1186,"TestHarness ldut asic chipMaster xbar auto_out_0_d_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster xbar auto_out_0_d_valid", false,-1);
        tracep->declBus(c+1187,"TestHarness ldut asic chipMaster xbar auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1188,"TestHarness ldut asic chipMaster xbar auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1189,"TestHarness ldut asic chipMaster xbar auto_out_0_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1190,"TestHarness ldut asic chipMaster xbar auto_out_0_d_bits_denied", false,-1);
        tracep->declQuad(c+19436,"TestHarness ldut asic chipMaster xbar auto_out_0_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+1191,"TestHarness ldut asic chipMaster xbar auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster xbar monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster xbar monitor_reset", false,-1);
        tracep->declBit(c+17970,"TestHarness ldut asic chipMaster xbar monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17939,"TestHarness ldut asic chipMaster xbar monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17940,"TestHarness ldut asic chipMaster xbar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17941,"TestHarness ldut asic chipMaster xbar monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17942,"TestHarness ldut asic chipMaster xbar monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17943,"TestHarness ldut asic chipMaster xbar monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17944,"TestHarness ldut asic chipMaster xbar monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17945,"TestHarness ldut asic chipMaster xbar monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+1159,"TestHarness ldut asic chipMaster xbar monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster xbar monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster xbar monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster xbar monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster xbar monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster xbar monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1164,"TestHarness ldut asic chipMaster xbar monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster xbar monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1166,"TestHarness ldut asic chipMaster xbar monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+1263,"TestHarness ldut asic chipMaster xbar monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+1264,"TestHarness ldut asic chipMaster xbar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1265,"TestHarness ldut asic chipMaster xbar monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1266,"TestHarness ldut asic chipMaster xbar monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1267,"TestHarness ldut asic chipMaster xbar monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1268,"TestHarness ldut asic chipMaster xbar monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1269,"TestHarness ldut asic chipMaster xbar monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster xbar monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster xbar monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster xbar monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+1270,"TestHarness ldut asic chipMaster xbar beatsLeft", false,-1, 2,0);
        tracep->declBit(c+1271,"TestHarness ldut asic chipMaster xbar idle", false,-1);
        tracep->declBus(c+1272,"TestHarness ldut asic chipMaster xbar readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+1273,"TestHarness ldut asic chipMaster xbar readys_mask", false,-1, 1,0);
        tracep->declBus(c+1274,"TestHarness ldut asic chipMaster xbar readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+1275,"TestHarness ldut asic chipMaster xbar readys_filter", false,-1, 3,0);
        tracep->declBus(c+1276,"TestHarness ldut asic chipMaster xbar readys_unready", false,-1, 3,0);
        tracep->declBus(c+1277,"TestHarness ldut asic chipMaster xbar readys_readys", false,-1, 1,0);
        tracep->declBit(c+1278,"TestHarness ldut asic chipMaster xbar readys_0", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster xbar earlyWinner_0", false,-1);
        tracep->declBit(c+1279,"TestHarness ldut asic chipMaster xbar state_0", false,-1);
        tracep->declBit(c+1280,"TestHarness ldut asic chipMaster xbar muxStateEarly_0", false,-1);
        tracep->declBit(c+1281,"TestHarness ldut asic chipMaster xbar readys_1", false,-1);
        tracep->declBit(c+1282,"TestHarness ldut asic chipMaster xbar earlyWinner_1", false,-1);
        tracep->declBit(c+1283,"TestHarness ldut asic chipMaster xbar state_1", false,-1);
        tracep->declBit(c+1284,"TestHarness ldut asic chipMaster xbar muxStateEarly_1", false,-1);
        tracep->declBit(c+17971,"TestHarness ldut asic chipMaster xbar requestAIO_0_0", false,-1);
        tracep->declBit(c+17972,"TestHarness ldut asic chipMaster xbar requestAIO_0_1", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster xbar requestEIO_0_1", false,-1);
        tracep->declBus(c+1285,"TestHarness ldut asic chipMaster xbar beatsDO_decode", false,-1, 2,0);
        tracep->declBit(c+1286,"TestHarness ldut asic chipMaster xbar beatsDO_opdata", false,-1);
        tracep->declBus(c+1287,"TestHarness ldut asic chipMaster xbar beatsDO_0", false,-1, 2,0);
        tracep->declBus(c+1288,"TestHarness ldut asic chipMaster xbar beatsDO_decode_1", false,-1, 2,0);
        tracep->declBit(c+1289,"TestHarness ldut asic chipMaster xbar beatsDO_opdata_1", false,-1);
        tracep->declBus(c+1290,"TestHarness ldut asic chipMaster xbar beatsDO_1", false,-1, 2,0);
        tracep->declBit(c+1291,"TestHarness ldut asic chipMaster xbar latch", false,-1);
        tracep->declBus(c+19438,"TestHarness ldut asic chipMaster xbar maskedBeats_0", false,-1, 2,0);
        tracep->declBus(c+1292,"TestHarness ldut asic chipMaster xbar maskedBeats_1", false,-1, 2,0);
        tracep->declBus(c+1292,"TestHarness ldut asic chipMaster xbar initBeats", false,-1, 2,0);
        tracep->declBit(c+1293,"TestHarness ldut asic chipMaster xbar sink_ACancel_5_earlyValid", false,-1);
        tracep->declBit(c+1294,"TestHarness ldut asic chipMaster xbar allowed_0", false,-1);
        tracep->declBit(c+1295,"TestHarness ldut asic chipMaster xbar allowed_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster xbar monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster xbar monitor reset", false,-1);
        tracep->declBit(c+17970,"TestHarness ldut asic chipMaster xbar monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17939,"TestHarness ldut asic chipMaster xbar monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17940,"TestHarness ldut asic chipMaster xbar monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17941,"TestHarness ldut asic chipMaster xbar monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17942,"TestHarness ldut asic chipMaster xbar monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17943,"TestHarness ldut asic chipMaster xbar monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17944,"TestHarness ldut asic chipMaster xbar monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17945,"TestHarness ldut asic chipMaster xbar monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+1159,"TestHarness ldut asic chipMaster xbar monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster xbar monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster xbar monitor io_in_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster xbar monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster xbar monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster xbar monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1164,"TestHarness ldut asic chipMaster xbar monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster xbar monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1166,"TestHarness ldut asic chipMaster xbar monitor io_in_d_ready", false,-1);
        tracep->declBit(c+1263,"TestHarness ldut asic chipMaster xbar monitor io_in_d_valid", false,-1);
        tracep->declBus(c+1264,"TestHarness ldut asic chipMaster xbar monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1265,"TestHarness ldut asic chipMaster xbar monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1266,"TestHarness ldut asic chipMaster xbar monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1267,"TestHarness ldut asic chipMaster xbar monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1268,"TestHarness ldut asic chipMaster xbar monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1269,"TestHarness ldut asic chipMaster xbar monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster xbar monitor io_in_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster xbar monitor io_in_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster xbar monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+2,"TestHarness ldut asic chipMaster xbar monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+3,"TestHarness ldut asic chipMaster xbar monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+17973,"TestHarness ldut asic chipMaster xbar monitor source_ok", false,-1);
        tracep->declBus(c+17974,"TestHarness ldut asic chipMaster xbar monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+17975,"TestHarness ldut asic chipMaster xbar monitor is_aligned", false,-1);
        tracep->declBus(c+17976,"TestHarness ldut asic chipMaster xbar monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+17977,"TestHarness ldut asic chipMaster xbar monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+17978,"TestHarness ldut asic chipMaster xbar monitor mask_size", false,-1);
        tracep->declBit(c+17979,"TestHarness ldut asic chipMaster xbar monitor mask_bit", false,-1);
        tracep->declBit(c+17980,"TestHarness ldut asic chipMaster xbar monitor mask_nbit", false,-1);
        tracep->declBit(c+17981,"TestHarness ldut asic chipMaster xbar monitor mask_acc", false,-1);
        tracep->declBit(c+17982,"TestHarness ldut asic chipMaster xbar monitor mask_acc_1", false,-1);
        tracep->declBit(c+17983,"TestHarness ldut asic chipMaster xbar monitor mask_size_1", false,-1);
        tracep->declBit(c+17984,"TestHarness ldut asic chipMaster xbar monitor mask_bit_1", false,-1);
        tracep->declBit(c+17985,"TestHarness ldut asic chipMaster xbar monitor mask_nbit_1", false,-1);
        tracep->declBit(c+17986,"TestHarness ldut asic chipMaster xbar monitor mask_eq_2", false,-1);
        tracep->declBit(c+17987,"TestHarness ldut asic chipMaster xbar monitor mask_acc_2", false,-1);
        tracep->declBit(c+17988,"TestHarness ldut asic chipMaster xbar monitor mask_eq_3", false,-1);
        tracep->declBit(c+17989,"TestHarness ldut asic chipMaster xbar monitor mask_acc_3", false,-1);
        tracep->declBit(c+17990,"TestHarness ldut asic chipMaster xbar monitor mask_eq_4", false,-1);
        tracep->declBit(c+17991,"TestHarness ldut asic chipMaster xbar monitor mask_acc_4", false,-1);
        tracep->declBit(c+17992,"TestHarness ldut asic chipMaster xbar monitor mask_eq_5", false,-1);
        tracep->declBit(c+17993,"TestHarness ldut asic chipMaster xbar monitor mask_acc_5", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster xbar monitor mask_size_2", false,-1);
        tracep->declBit(c+17994,"TestHarness ldut asic chipMaster xbar monitor mask_bit_2", false,-1);
        tracep->declBit(c+17995,"TestHarness ldut asic chipMaster xbar monitor mask_nbit_2", false,-1);
        tracep->declBit(c+17996,"TestHarness ldut asic chipMaster xbar monitor mask_eq_6", false,-1);
        tracep->declBit(c+17997,"TestHarness ldut asic chipMaster xbar monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+17998,"TestHarness ldut asic chipMaster xbar monitor mask_eq_7", false,-1);
        tracep->declBit(c+17999,"TestHarness ldut asic chipMaster xbar monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+18000,"TestHarness ldut asic chipMaster xbar monitor mask_eq_8", false,-1);
        tracep->declBit(c+18001,"TestHarness ldut asic chipMaster xbar monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+18002,"TestHarness ldut asic chipMaster xbar monitor mask_eq_9", false,-1);
        tracep->declBit(c+18003,"TestHarness ldut asic chipMaster xbar monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+18004,"TestHarness ldut asic chipMaster xbar monitor mask_eq_10", false,-1);
        tracep->declBit(c+18005,"TestHarness ldut asic chipMaster xbar monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+18006,"TestHarness ldut asic chipMaster xbar monitor mask_eq_11", false,-1);
        tracep->declBit(c+18007,"TestHarness ldut asic chipMaster xbar monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+18008,"TestHarness ldut asic chipMaster xbar monitor mask_eq_12", false,-1);
        tracep->declBit(c+18009,"TestHarness ldut asic chipMaster xbar monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+18010,"TestHarness ldut asic chipMaster xbar monitor mask_eq_13", false,-1);
        tracep->declBit(c+18011,"TestHarness ldut asic chipMaster xbar monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+18012,"TestHarness ldut asic chipMaster xbar monitor mask", false,-1, 7,0);
        tracep->declBit(c+1296,"TestHarness ldut asic chipMaster xbar monitor source_ok_1", false,-1);
        tracep->declBit(c+1297,"TestHarness ldut asic chipMaster xbar monitor source_ok_2", false,-1);
        tracep->declBus(c+1298,"TestHarness ldut asic chipMaster xbar monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+1299,"TestHarness ldut asic chipMaster xbar monitor is_aligned_2", false,-1);
        tracep->declBit(c+1300,"TestHarness ldut asic chipMaster xbar monitor address_ok_1", false,-1);
        tracep->declBit(c+1301,"TestHarness ldut asic chipMaster xbar monitor sink_ok_1", false,-1);
        tracep->declBus(c+18013,"TestHarness ldut asic chipMaster xbar monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+18014,"TestHarness ldut asic chipMaster xbar monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+1302,"TestHarness ldut asic chipMaster xbar monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+1303,"TestHarness ldut asic chipMaster xbar monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+1304,"TestHarness ldut asic chipMaster xbar monitor a_first", false,-1);
        tracep->declBus(c+1305,"TestHarness ldut asic chipMaster xbar monitor opcode", false,-1, 2,0);
        tracep->declBus(c+1306,"TestHarness ldut asic chipMaster xbar monitor param", false,-1, 2,0);
        tracep->declBus(c+1307,"TestHarness ldut asic chipMaster xbar monitor size", false,-1, 2,0);
        tracep->declBus(c+1308,"TestHarness ldut asic chipMaster xbar monitor source", false,-1, 6,0);
        tracep->declBus(c+1309,"TestHarness ldut asic chipMaster xbar monitor address", false,-1, 31,0);
        tracep->declBus(c+1310,"TestHarness ldut asic chipMaster xbar monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+1311,"TestHarness ldut asic chipMaster xbar monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+1312,"TestHarness ldut asic chipMaster xbar monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+1313,"TestHarness ldut asic chipMaster xbar monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+1314,"TestHarness ldut asic chipMaster xbar monitor d_first", false,-1);
        tracep->declBus(c+1315,"TestHarness ldut asic chipMaster xbar monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+1316,"TestHarness ldut asic chipMaster xbar monitor param_1", false,-1, 1,0);
        tracep->declBus(c+1317,"TestHarness ldut asic chipMaster xbar monitor size_1", false,-1, 2,0);
        tracep->declBus(c+1318,"TestHarness ldut asic chipMaster xbar monitor source_1", false,-1, 6,0);
        tracep->declBit(c+1319,"TestHarness ldut asic chipMaster xbar monitor denied", false,-1);
        tracep->declBus(c+1320,"TestHarness ldut asic chipMaster xbar monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+1321,"TestHarness ldut asic chipMaster xbar monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+1322,"TestHarness ldut asic chipMaster xbar monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+1323,"TestHarness ldut asic chipMaster xbar monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+1324,"TestHarness ldut asic chipMaster xbar monitor c_first", false,-1);
        tracep->declBus(c+1325,"TestHarness ldut asic chipMaster xbar monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+1326,"TestHarness ldut asic chipMaster xbar monitor param_3", false,-1, 2,0);
        tracep->declBus(c+1327,"TestHarness ldut asic chipMaster xbar monitor size_3", false,-1, 2,0);
        tracep->declBus(c+1328,"TestHarness ldut asic chipMaster xbar monitor source_3", false,-1, 6,0);
        tracep->declBus(c+1329,"TestHarness ldut asic chipMaster xbar monitor address_2", false,-1, 31,0);
        tracep->declArray(c+1330,"TestHarness ldut asic chipMaster xbar monitor inflight", false,-1, 127,0);
        tracep->declArray(c+1334,"TestHarness ldut asic chipMaster xbar monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+1350,"TestHarness ldut asic chipMaster xbar monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+1366,"TestHarness ldut asic chipMaster xbar monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+1367,"TestHarness ldut asic chipMaster xbar monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+1368,"TestHarness ldut asic chipMaster xbar monitor a_first_1", false,-1);
        tracep->declBus(c+1369,"TestHarness ldut asic chipMaster xbar monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+1370,"TestHarness ldut asic chipMaster xbar monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+1371,"TestHarness ldut asic chipMaster xbar monitor d_first_1", false,-1);
        tracep->declArray(c+18015,"TestHarness ldut asic chipMaster xbar monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15911,"TestHarness ldut asic chipMaster xbar monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15912,"TestHarness ldut asic chipMaster xbar monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15913,"TestHarness ldut asic chipMaster xbar monitor a_set", false,-1, 127,0);
        tracep->declArray(c+1372,"TestHarness ldut asic chipMaster xbar monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+1376,"TestHarness ldut asic chipMaster xbar monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+15917,"TestHarness ldut asic chipMaster xbar monitor same_cycle_resp", false,-1);
        tracep->declBus(c+1380,"TestHarness ldut asic chipMaster xbar monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+1381,"TestHarness ldut asic chipMaster xbar monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+15918,"TestHarness ldut asic chipMaster xbar monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+1382,"TestHarness ldut asic chipMaster xbar monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+15934,"TestHarness ldut asic chipMaster xbar monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+1398,"TestHarness ldut asic chipMaster xbar monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+1399,"TestHarness ldut asic chipMaster xbar monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+1403,"TestHarness ldut asic chipMaster xbar monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+1419,"TestHarness ldut asic chipMaster xbar monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+1420,"TestHarness ldut asic chipMaster xbar monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+1421,"TestHarness ldut asic chipMaster xbar monitor c_first_1", false,-1);
        tracep->declBus(c+1422,"TestHarness ldut asic chipMaster xbar monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+1423,"TestHarness ldut asic chipMaster xbar monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+1424,"TestHarness ldut asic chipMaster xbar monitor d_first_2", false,-1);
        tracep->declArray(c+15397,"TestHarness ldut asic chipMaster xbar monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15401,"TestHarness ldut asic chipMaster xbar monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15402,"TestHarness ldut asic chipMaster xbar monitor c_set", false,-1, 127,0);
        tracep->declArray(c+1425,"TestHarness ldut asic chipMaster xbar monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+1429,"TestHarness ldut asic chipMaster xbar monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+15406,"TestHarness ldut asic chipMaster xbar monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+1433,"TestHarness ldut asic chipMaster xbar monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+1434,"TestHarness ldut asic chipMaster xbar monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+15407,"TestHarness ldut asic chipMaster xbar monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+1450,"TestHarness ldut asic chipMaster xbar monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+1451,"TestHarness ldut asic chipMaster xbar monitor inflight_2", false,-1);
        tracep->declBus(c+1452,"TestHarness ldut asic chipMaster xbar monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+1453,"TestHarness ldut asic chipMaster xbar monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+1454,"TestHarness ldut asic chipMaster xbar monitor d_first_3", false,-1);
        tracep->declBit(c+1455,"TestHarness ldut asic chipMaster xbar monitor d_set", false,-1);
        tracep->declBit(c+15423,"TestHarness ldut asic chipMaster xbar monitor e_clr", false,-1);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster xbar monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster xbar monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster xbar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+2,"TestHarness ldut asic chipMaster xbar monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+2,"TestHarness ldut asic chipMaster xbar monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster xbar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster xbar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster xbar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+3,"TestHarness ldut asic chipMaster xbar monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+3,"TestHarness ldut asic chipMaster xbar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster xbar_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster xbar_1 reset", false,-1);
        tracep->declBit(c+97,"TestHarness ldut asic chipMaster xbar_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+98,"TestHarness ldut asic chipMaster xbar_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster xbar_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster xbar_1 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster xbar_1 auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster xbar_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster xbar_1 auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+104,"TestHarness ldut asic chipMaster xbar_1 auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+105,"TestHarness ldut asic chipMaster xbar_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+106,"TestHarness ldut asic chipMaster xbar_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+107,"TestHarness ldut asic chipMaster xbar_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+108,"TestHarness ldut asic chipMaster xbar_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+109,"TestHarness ldut asic chipMaster xbar_1 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+110,"TestHarness ldut asic chipMaster xbar_1 auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+111,"TestHarness ldut asic chipMaster xbar_1 auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+112,"TestHarness ldut asic chipMaster xbar_1 auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+113,"TestHarness ldut asic chipMaster xbar_1 auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+114,"TestHarness ldut asic chipMaster xbar_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1192,"TestHarness ldut asic chipMaster xbar_1 auto_out_1_a_ready", false,-1);
        tracep->declBit(c+115,"TestHarness ldut asic chipMaster xbar_1 auto_out_1_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster xbar_1 auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster xbar_1 auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster xbar_1 auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+116,"TestHarness ldut asic chipMaster xbar_1 auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster xbar_1 auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+117,"TestHarness ldut asic chipMaster xbar_1 auto_out_1_d_ready", false,-1);
        tracep->declBit(c+1193,"TestHarness ldut asic chipMaster xbar_1 auto_out_1_d_valid", false,-1);
        tracep->declBus(c+1194,"TestHarness ldut asic chipMaster xbar_1 auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1195,"TestHarness ldut asic chipMaster xbar_1 auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1196,"TestHarness ldut asic chipMaster xbar_1 auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+1197,"TestHarness ldut asic chipMaster xbar_1 auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+1198,"TestHarness ldut asic chipMaster xbar_1 auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+118,"TestHarness ldut asic chipMaster xbar_1 auto_out_0_a_ready", false,-1);
        tracep->declBit(c+119,"TestHarness ldut asic chipMaster xbar_1 auto_out_0_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster xbar_1 auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster xbar_1 auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster xbar_1 auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster xbar_1 auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster xbar_1 auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+104,"TestHarness ldut asic chipMaster xbar_1 auto_out_0_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+120,"TestHarness ldut asic chipMaster xbar_1 auto_out_0_d_ready", false,-1);
        tracep->declBit(c+121,"TestHarness ldut asic chipMaster xbar_1 auto_out_0_d_valid", false,-1);
        tracep->declBus(c+122,"TestHarness ldut asic chipMaster xbar_1 auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17952,"TestHarness ldut asic chipMaster xbar_1 auto_out_0_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+123,"TestHarness ldut asic chipMaster xbar_1 auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19404,"TestHarness ldut asic chipMaster xbar_1 auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15894,"TestHarness ldut asic chipMaster xbar_1 auto_out_0_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+124,"TestHarness ldut asic chipMaster xbar_1 auto_out_0_d_bits_denied", false,-1);
        tracep->declBus(c+15895,"TestHarness ldut asic chipMaster xbar_1 auto_out_0_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19405,"TestHarness ldut asic chipMaster xbar_1 auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster xbar_1 monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster xbar_1 monitor_reset", false,-1);
        tracep->declBit(c+167,"TestHarness ldut asic chipMaster xbar_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+98,"TestHarness ldut asic chipMaster xbar_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster xbar_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster xbar_1 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster xbar_1 monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster xbar_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster xbar_1 monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+105,"TestHarness ldut asic chipMaster xbar_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+168,"TestHarness ldut asic chipMaster xbar_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+169,"TestHarness ldut asic chipMaster xbar_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"TestHarness ldut asic chipMaster xbar_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+171,"TestHarness ldut asic chipMaster xbar_1 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+172,"TestHarness ldut asic chipMaster xbar_1 monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+173,"TestHarness ldut asic chipMaster xbar_1 monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+174,"TestHarness ldut asic chipMaster xbar_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+19406,"TestHarness ldut asic chipMaster xbar_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+1456,"TestHarness ldut asic chipMaster xbar_1 beatsLeft", false,-1, 3,0);
        tracep->declBit(c+1457,"TestHarness ldut asic chipMaster xbar_1 idle", false,-1);
        tracep->declBus(c+175,"TestHarness ldut asic chipMaster xbar_1 readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+1458,"TestHarness ldut asic chipMaster xbar_1 readys_mask", false,-1, 1,0);
        tracep->declBus(c+860,"TestHarness ldut asic chipMaster xbar_1 readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+176,"TestHarness ldut asic chipMaster xbar_1 readys_filter", false,-1, 3,0);
        tracep->declBus(c+177,"TestHarness ldut asic chipMaster xbar_1 readys_unready", false,-1, 3,0);
        tracep->declBus(c+178,"TestHarness ldut asic chipMaster xbar_1 readys_readys", false,-1, 1,0);
        tracep->declBit(c+179,"TestHarness ldut asic chipMaster xbar_1 readys_0", false,-1);
        tracep->declBit(c+180,"TestHarness ldut asic chipMaster xbar_1 earlyWinner_0", false,-1);
        tracep->declBit(c+1459,"TestHarness ldut asic chipMaster xbar_1 state_0", false,-1);
        tracep->declBit(c+181,"TestHarness ldut asic chipMaster xbar_1 muxStateEarly_0", false,-1);
        tracep->declBit(c+182,"TestHarness ldut asic chipMaster xbar_1 readys_1", false,-1);
        tracep->declBit(c+183,"TestHarness ldut asic chipMaster xbar_1 earlyWinner_1", false,-1);
        tracep->declBit(c+1460,"TestHarness ldut asic chipMaster xbar_1 state_1", false,-1);
        tracep->declBit(c+184,"TestHarness ldut asic chipMaster xbar_1 muxStateEarly_1", false,-1);
        tracep->declBit(c+185,"TestHarness ldut asic chipMaster xbar_1 requestAIO_0_0", false,-1);
        tracep->declBit(c+186,"TestHarness ldut asic chipMaster xbar_1 requestAIO_0_1", false,-1);
        tracep->declBus(c+187,"TestHarness ldut asic chipMaster xbar_1 beatsDO_decode", false,-1, 3,0);
        tracep->declBit(c+188,"TestHarness ldut asic chipMaster xbar_1 beatsDO_opdata", false,-1);
        tracep->declBus(c+189,"TestHarness ldut asic chipMaster xbar_1 beatsDO_0", false,-1, 3,0);
        tracep->declBus(c+1461,"TestHarness ldut asic chipMaster xbar_1 beatsDO_decode_1", false,-1, 3,0);
        tracep->declBit(c+1462,"TestHarness ldut asic chipMaster xbar_1 beatsDO_opdata_1", false,-1);
        tracep->declBus(c+1463,"TestHarness ldut asic chipMaster xbar_1 beatsDO_1", false,-1, 3,0);
        tracep->declBit(c+190,"TestHarness ldut asic chipMaster xbar_1 latch", false,-1);
        tracep->declBus(c+191,"TestHarness ldut asic chipMaster xbar_1 maskedBeats_0", false,-1, 3,0);
        tracep->declBus(c+861,"TestHarness ldut asic chipMaster xbar_1 maskedBeats_1", false,-1, 3,0);
        tracep->declBus(c+862,"TestHarness ldut asic chipMaster xbar_1 initBeats", false,-1, 3,0);
        tracep->declBit(c+863,"TestHarness ldut asic chipMaster xbar_1 sink_ACancel_5_earlyValid", false,-1);
        tracep->declBit(c+864,"TestHarness ldut asic chipMaster xbar_1 allowed_0", false,-1);
        tracep->declBit(c+865,"TestHarness ldut asic chipMaster xbar_1 allowed_1", false,-1);
        tracep->declBus(c+15950,"TestHarness ldut asic chipMaster xbar_1 out_1_0_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster xbar_1 monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster xbar_1 monitor reset", false,-1);
        tracep->declBit(c+167,"TestHarness ldut asic chipMaster xbar_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+98,"TestHarness ldut asic chipMaster xbar_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster xbar_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster xbar_1 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster xbar_1 monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster xbar_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster xbar_1 monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+105,"TestHarness ldut asic chipMaster xbar_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+168,"TestHarness ldut asic chipMaster xbar_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+169,"TestHarness ldut asic chipMaster xbar_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"TestHarness ldut asic chipMaster xbar_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+171,"TestHarness ldut asic chipMaster xbar_1 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+172,"TestHarness ldut asic chipMaster xbar_1 monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+173,"TestHarness ldut asic chipMaster xbar_1 monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+174,"TestHarness ldut asic chipMaster xbar_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+19406,"TestHarness ldut asic chipMaster xbar_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+4,"TestHarness ldut asic chipMaster xbar_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+5,"TestHarness ldut asic chipMaster xbar_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+192,"TestHarness ldut asic chipMaster xbar_1 monitor source_ok", false,-1);
        tracep->declBus(c+193,"TestHarness ldut asic chipMaster xbar_1 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+194,"TestHarness ldut asic chipMaster xbar_1 monitor is_aligned", false,-1);
        tracep->declBit(c+195,"TestHarness ldut asic chipMaster xbar_1 monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+196,"TestHarness ldut asic chipMaster xbar_1 monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+197,"TestHarness ldut asic chipMaster xbar_1 monitor mask_size", false,-1);
        tracep->declBit(c+198,"TestHarness ldut asic chipMaster xbar_1 monitor mask_bit", false,-1);
        tracep->declBit(c+199,"TestHarness ldut asic chipMaster xbar_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+200,"TestHarness ldut asic chipMaster xbar_1 monitor mask_acc", false,-1);
        tracep->declBit(c+201,"TestHarness ldut asic chipMaster xbar_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster xbar_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+202,"TestHarness ldut asic chipMaster xbar_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+203,"TestHarness ldut asic chipMaster xbar_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+204,"TestHarness ldut asic chipMaster xbar_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+205,"TestHarness ldut asic chipMaster xbar_1 monitor mask_lo_lo", false,-1);
        tracep->declBit(c+206,"TestHarness ldut asic chipMaster xbar_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+207,"TestHarness ldut asic chipMaster xbar_1 monitor mask_lo_hi", false,-1);
        tracep->declBit(c+208,"TestHarness ldut asic chipMaster xbar_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+209,"TestHarness ldut asic chipMaster xbar_1 monitor mask_hi_lo", false,-1);
        tracep->declBit(c+210,"TestHarness ldut asic chipMaster xbar_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+211,"TestHarness ldut asic chipMaster xbar_1 monitor mask_hi_hi", false,-1);
        tracep->declBus(c+212,"TestHarness ldut asic chipMaster xbar_1 monitor mask", false,-1, 3,0);
        tracep->declBit(c+213,"TestHarness ldut asic chipMaster xbar_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+214,"TestHarness ldut asic chipMaster xbar_1 monitor sink_ok", false,-1);
        tracep->declBus(c+215,"TestHarness ldut asic chipMaster xbar_1 monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+216,"TestHarness ldut asic chipMaster xbar_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+1464,"TestHarness ldut asic chipMaster xbar_1 monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+1465,"TestHarness ldut asic chipMaster xbar_1 monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1466,"TestHarness ldut asic chipMaster xbar_1 monitor a_first", false,-1);
        tracep->declBus(c+1467,"TestHarness ldut asic chipMaster xbar_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+1468,"TestHarness ldut asic chipMaster xbar_1 monitor size", false,-1, 2,0);
        tracep->declBus(c+1469,"TestHarness ldut asic chipMaster xbar_1 monitor source", false,-1, 3,0);
        tracep->declBus(c+1470,"TestHarness ldut asic chipMaster xbar_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+217,"TestHarness ldut asic chipMaster xbar_1 monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+218,"TestHarness ldut asic chipMaster xbar_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+1471,"TestHarness ldut asic chipMaster xbar_1 monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+1472,"TestHarness ldut asic chipMaster xbar_1 monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1473,"TestHarness ldut asic chipMaster xbar_1 monitor d_first", false,-1);
        tracep->declBus(c+1474,"TestHarness ldut asic chipMaster xbar_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+1475,"TestHarness ldut asic chipMaster xbar_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+1476,"TestHarness ldut asic chipMaster xbar_1 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+1477,"TestHarness ldut asic chipMaster xbar_1 monitor source_1", false,-1, 3,0);
        tracep->declBus(c+1478,"TestHarness ldut asic chipMaster xbar_1 monitor sink", false,-1, 5,0);
        tracep->declBit(c+1479,"TestHarness ldut asic chipMaster xbar_1 monitor denied", false,-1);
        tracep->declBus(c+1480,"TestHarness ldut asic chipMaster xbar_1 monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+1481,"TestHarness ldut asic chipMaster xbar_1 monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+1483,"TestHarness ldut asic chipMaster xbar_1 monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+1485,"TestHarness ldut asic chipMaster xbar_1 monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1486,"TestHarness ldut asic chipMaster xbar_1 monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1487,"TestHarness ldut asic chipMaster xbar_1 monitor a_first_1", false,-1);
        tracep->declBus(c+1488,"TestHarness ldut asic chipMaster xbar_1 monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1489,"TestHarness ldut asic chipMaster xbar_1 monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1490,"TestHarness ldut asic chipMaster xbar_1 monitor d_first_1", false,-1);
        tracep->declBus(c+866,"TestHarness ldut asic chipMaster xbar_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+867,"TestHarness ldut asic chipMaster xbar_1 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+868,"TestHarness ldut asic chipMaster xbar_1 monitor a_set", false,-1, 15,0);
        tracep->declBus(c+869,"TestHarness ldut asic chipMaster xbar_1 monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+870,"TestHarness ldut asic chipMaster xbar_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+219,"TestHarness ldut asic chipMaster xbar_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+871,"TestHarness ldut asic chipMaster xbar_1 monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+872,"TestHarness ldut asic chipMaster xbar_1 monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+220,"TestHarness ldut asic chipMaster xbar_1 monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+874,"TestHarness ldut asic chipMaster xbar_1 monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+1491,"TestHarness ldut asic chipMaster xbar_1 monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+1492,"TestHarness ldut asic chipMaster xbar_1 monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+1493,"TestHarness ldut asic chipMaster xbar_1 monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+1495,"TestHarness ldut asic chipMaster xbar_1 monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+1496,"TestHarness ldut asic chipMaster xbar_1 monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+1497,"TestHarness ldut asic chipMaster xbar_1 monitor d_first_2", false,-1);
        tracep->declBus(c+876,"TestHarness ldut asic chipMaster xbar_1 monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+877,"TestHarness ldut asic chipMaster xbar_1 monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+878,"TestHarness ldut asic chipMaster xbar_1 monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+1498,"TestHarness ldut asic chipMaster xbar_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster xbar_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster xbar_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster xbar_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+4,"TestHarness ldut asic chipMaster xbar_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+4,"TestHarness ldut asic chipMaster xbar_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster xbar_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster xbar_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster xbar_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+5,"TestHarness ldut asic chipMaster xbar_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+5,"TestHarness ldut asic chipMaster xbar_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster ferr clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster ferr reset", false,-1);
        tracep->declBit(c+1192,"TestHarness ldut asic chipMaster ferr auto_in_a_ready", false,-1);
        tracep->declBit(c+115,"TestHarness ldut asic chipMaster ferr auto_in_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster ferr auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster ferr auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster ferr auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+116,"TestHarness ldut asic chipMaster ferr auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster ferr auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+117,"TestHarness ldut asic chipMaster ferr auto_in_d_ready", false,-1);
        tracep->declBit(c+1193,"TestHarness ldut asic chipMaster ferr auto_in_d_valid", false,-1);
        tracep->declBus(c+1194,"TestHarness ldut asic chipMaster ferr auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1195,"TestHarness ldut asic chipMaster ferr auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1196,"TestHarness ldut asic chipMaster ferr auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+1197,"TestHarness ldut asic chipMaster ferr auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+1198,"TestHarness ldut asic chipMaster ferr auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster ferr monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster ferr monitor_reset", false,-1);
        tracep->declBit(c+1192,"TestHarness ldut asic chipMaster ferr monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+115,"TestHarness ldut asic chipMaster ferr monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster ferr monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster ferr monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster ferr monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+116,"TestHarness ldut asic chipMaster ferr monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster ferr monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+117,"TestHarness ldut asic chipMaster ferr monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+1499,"TestHarness ldut asic chipMaster ferr monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+1500,"TestHarness ldut asic chipMaster ferr monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1501,"TestHarness ldut asic chipMaster ferr monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1502,"TestHarness ldut asic chipMaster ferr monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+1503,"TestHarness ldut asic chipMaster ferr monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1504,"TestHarness ldut asic chipMaster ferr monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster ferr a_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster ferr a_reset", false,-1);
        tracep->declBit(c+1192,"TestHarness ldut asic chipMaster ferr a_io_enq_ready", false,-1);
        tracep->declBit(c+115,"TestHarness ldut asic chipMaster ferr a_io_enq_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster ferr a_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster ferr a_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster ferr a_io_enq_bits_source", false,-1, 3,0);
        tracep->declBit(c+222,"TestHarness ldut asic chipMaster ferr a_io_deq_ready", false,-1);
        tracep->declBit(c+1505,"TestHarness ldut asic chipMaster ferr a_io_deq_valid", false,-1);
        tracep->declBus(c+1506,"TestHarness ldut asic chipMaster ferr a_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1507,"TestHarness ldut asic chipMaster ferr a_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1508,"TestHarness ldut asic chipMaster ferr a_io_deq_bits_source", false,-1, 3,0);
        tracep->declBit(c+1509,"TestHarness ldut asic chipMaster ferr idle", false,-1);
        tracep->declBus(c+1510,"TestHarness ldut asic chipMaster ferr a_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1511,"TestHarness ldut asic chipMaster ferr a_last_beats1_opdata", false,-1);
        tracep->declBus(c+1512,"TestHarness ldut asic chipMaster ferr a_last_beats1", false,-1, 3,0);
        tracep->declBus(c+1513,"TestHarness ldut asic chipMaster ferr a_last_counter", false,-1, 3,0);
        tracep->declBus(c+1514,"TestHarness ldut asic chipMaster ferr a_last_counter1", false,-1, 3,0);
        tracep->declBit(c+1515,"TestHarness ldut asic chipMaster ferr a_last_first", false,-1);
        tracep->declBit(c+1516,"TestHarness ldut asic chipMaster ferr a_last", false,-1);
        tracep->declBus(c+1517,"TestHarness ldut asic chipMaster ferr beatsLeft", false,-1, 3,0);
        tracep->declBit(c+1518,"TestHarness ldut asic chipMaster ferr idle_1", false,-1);
        tracep->declBit(c+1519,"TestHarness ldut asic chipMaster ferr da_valid", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster ferr readys_1", false,-1);
        tracep->declBit(c+1520,"TestHarness ldut asic chipMaster ferr state_1", false,-1);
        tracep->declBit(c+1521,"TestHarness ldut asic chipMaster ferr allowed_1", false,-1);
        tracep->declBit(c+223,"TestHarness ldut asic chipMaster ferr out_1_ready", false,-1);
        tracep->declBus(c+1507,"TestHarness ldut asic chipMaster ferr da_bits_size", false,-1, 2,0);
        tracep->declBus(c+1510,"TestHarness ldut asic chipMaster ferr beats1_decode", false,-1, 3,0);
        tracep->declBus(c+1522,"TestHarness ldut asic chipMaster ferr da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+1523,"TestHarness ldut asic chipMaster ferr beats1_opdata", false,-1);
        tracep->declBus(c+1524,"TestHarness ldut asic chipMaster ferr beats1", false,-1, 3,0);
        tracep->declBus(c+1525,"TestHarness ldut asic chipMaster ferr counter", false,-1, 3,0);
        tracep->declBus(c+1526,"TestHarness ldut asic chipMaster ferr counter1", false,-1, 3,0);
        tracep->declBit(c+1527,"TestHarness ldut asic chipMaster ferr da_first", false,-1);
        tracep->declBit(c+1528,"TestHarness ldut asic chipMaster ferr da_last", false,-1);
        tracep->declBit(c+880,"TestHarness ldut asic chipMaster ferr latch", false,-1);
        tracep->declBit(c+1519,"TestHarness ldut asic chipMaster ferr earlyWinner_1", false,-1);
        tracep->declBit(c+1529,"TestHarness ldut asic chipMaster ferr muxStateEarly_1", false,-1);
        tracep->declBit(c+1530,"TestHarness ldut asic chipMaster ferr sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+1508,"TestHarness ldut asic chipMaster ferr da_bits_source", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster ferr monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster ferr monitor reset", false,-1);
        tracep->declBit(c+1192,"TestHarness ldut asic chipMaster ferr monitor io_in_a_ready", false,-1);
        tracep->declBit(c+115,"TestHarness ldut asic chipMaster ferr monitor io_in_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster ferr monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster ferr monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster ferr monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+116,"TestHarness ldut asic chipMaster ferr monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster ferr monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+117,"TestHarness ldut asic chipMaster ferr monitor io_in_d_ready", false,-1);
        tracep->declBit(c+1499,"TestHarness ldut asic chipMaster ferr monitor io_in_d_valid", false,-1);
        tracep->declBus(c+1500,"TestHarness ldut asic chipMaster ferr monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1501,"TestHarness ldut asic chipMaster ferr monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1502,"TestHarness ldut asic chipMaster ferr monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+1503,"TestHarness ldut asic chipMaster ferr monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1504,"TestHarness ldut asic chipMaster ferr monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+6,"TestHarness ldut asic chipMaster ferr monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+7,"TestHarness ldut asic chipMaster ferr monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+224,"TestHarness ldut asic chipMaster ferr monitor source_ok", false,-1);
        tracep->declBus(c+193,"TestHarness ldut asic chipMaster ferr monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+225,"TestHarness ldut asic chipMaster ferr monitor is_aligned", false,-1);
        tracep->declBit(c+195,"TestHarness ldut asic chipMaster ferr monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+196,"TestHarness ldut asic chipMaster ferr monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+197,"TestHarness ldut asic chipMaster ferr monitor mask_size", false,-1);
        tracep->declBit(c+226,"TestHarness ldut asic chipMaster ferr monitor mask_bit", false,-1);
        tracep->declBit(c+227,"TestHarness ldut asic chipMaster ferr monitor mask_nbit", false,-1);
        tracep->declBit(c+228,"TestHarness ldut asic chipMaster ferr monitor mask_acc", false,-1);
        tracep->declBit(c+229,"TestHarness ldut asic chipMaster ferr monitor mask_acc_1", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster ferr monitor mask_size_1", false,-1);
        tracep->declBit(c+230,"TestHarness ldut asic chipMaster ferr monitor mask_bit_1", false,-1);
        tracep->declBit(c+231,"TestHarness ldut asic chipMaster ferr monitor mask_nbit_1", false,-1);
        tracep->declBit(c+232,"TestHarness ldut asic chipMaster ferr monitor mask_eq_2", false,-1);
        tracep->declBit(c+233,"TestHarness ldut asic chipMaster ferr monitor mask_lo_lo", false,-1);
        tracep->declBit(c+234,"TestHarness ldut asic chipMaster ferr monitor mask_eq_3", false,-1);
        tracep->declBit(c+235,"TestHarness ldut asic chipMaster ferr monitor mask_lo_hi", false,-1);
        tracep->declBit(c+236,"TestHarness ldut asic chipMaster ferr monitor mask_eq_4", false,-1);
        tracep->declBit(c+237,"TestHarness ldut asic chipMaster ferr monitor mask_hi_lo", false,-1);
        tracep->declBit(c+238,"TestHarness ldut asic chipMaster ferr monitor mask_eq_5", false,-1);
        tracep->declBit(c+239,"TestHarness ldut asic chipMaster ferr monitor mask_hi_hi", false,-1);
        tracep->declBus(c+240,"TestHarness ldut asic chipMaster ferr monitor mask", false,-1, 3,0);
        tracep->declBit(c+1531,"TestHarness ldut asic chipMaster ferr monitor source_ok_1", false,-1);
        tracep->declBus(c+215,"TestHarness ldut asic chipMaster ferr monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+216,"TestHarness ldut asic chipMaster ferr monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+1532,"TestHarness ldut asic chipMaster ferr monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+1533,"TestHarness ldut asic chipMaster ferr monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1534,"TestHarness ldut asic chipMaster ferr monitor a_first", false,-1);
        tracep->declBus(c+1535,"TestHarness ldut asic chipMaster ferr monitor opcode", false,-1, 2,0);
        tracep->declBus(c+1536,"TestHarness ldut asic chipMaster ferr monitor size", false,-1, 2,0);
        tracep->declBus(c+1537,"TestHarness ldut asic chipMaster ferr monitor source", false,-1, 3,0);
        tracep->declBus(c+1538,"TestHarness ldut asic chipMaster ferr monitor address", false,-1, 12,0);
        tracep->declBus(c+1539,"TestHarness ldut asic chipMaster ferr monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1540,"TestHarness ldut asic chipMaster ferr monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+1541,"TestHarness ldut asic chipMaster ferr monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+1542,"TestHarness ldut asic chipMaster ferr monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1543,"TestHarness ldut asic chipMaster ferr monitor d_first", false,-1);
        tracep->declBus(c+1544,"TestHarness ldut asic chipMaster ferr monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+1545,"TestHarness ldut asic chipMaster ferr monitor size_1", false,-1, 2,0);
        tracep->declBus(c+1546,"TestHarness ldut asic chipMaster ferr monitor source_1", false,-1, 3,0);
        tracep->declBit(c+1547,"TestHarness ldut asic chipMaster ferr monitor denied", false,-1);
        tracep->declBus(c+1548,"TestHarness ldut asic chipMaster ferr monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+1549,"TestHarness ldut asic chipMaster ferr monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+1551,"TestHarness ldut asic chipMaster ferr monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+1553,"TestHarness ldut asic chipMaster ferr monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1554,"TestHarness ldut asic chipMaster ferr monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1555,"TestHarness ldut asic chipMaster ferr monitor a_first_1", false,-1);
        tracep->declBus(c+1556,"TestHarness ldut asic chipMaster ferr monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1557,"TestHarness ldut asic chipMaster ferr monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1558,"TestHarness ldut asic chipMaster ferr monitor d_first_1", false,-1);
        tracep->declBus(c+241,"TestHarness ldut asic chipMaster ferr monitor a_set_wo_ready", false,-1, 15,0);
        tracep->declBus(c+881,"TestHarness ldut asic chipMaster ferr monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+882,"TestHarness ldut asic chipMaster ferr monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+883,"TestHarness ldut asic chipMaster ferr monitor a_set", false,-1, 15,0);
        tracep->declBus(c+1559,"TestHarness ldut asic chipMaster ferr monitor d_clr_wo_ready", false,-1, 15,0);
        tracep->declBus(c+884,"TestHarness ldut asic chipMaster ferr monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+885,"TestHarness ldut asic chipMaster ferr monitor same_cycle_resp", false,-1);
        tracep->declBus(c+1560,"TestHarness ldut asic chipMaster ferr monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+1561,"TestHarness ldut asic chipMaster ferr monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+886,"TestHarness ldut asic chipMaster ferr monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+242,"TestHarness ldut asic chipMaster ferr monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+888,"TestHarness ldut asic chipMaster ferr monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+1562,"TestHarness ldut asic chipMaster ferr monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+1563,"TestHarness ldut asic chipMaster ferr monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+1564,"TestHarness ldut asic chipMaster ferr monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+1566,"TestHarness ldut asic chipMaster ferr monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+1567,"TestHarness ldut asic chipMaster ferr monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+1568,"TestHarness ldut asic chipMaster ferr monitor d_first_2", false,-1);
        tracep->declBus(c+890,"TestHarness ldut asic chipMaster ferr monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+1569,"TestHarness ldut asic chipMaster ferr monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+891,"TestHarness ldut asic chipMaster ferr monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+1570,"TestHarness ldut asic chipMaster ferr monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster ferr monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster ferr monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster ferr monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+6,"TestHarness ldut asic chipMaster ferr monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+6,"TestHarness ldut asic chipMaster ferr monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster ferr monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster ferr monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster ferr monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+7,"TestHarness ldut asic chipMaster ferr monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+7,"TestHarness ldut asic chipMaster ferr monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster ferr a clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster ferr a reset", false,-1);
        tracep->declBit(c+1192,"TestHarness ldut asic chipMaster ferr a io_enq_ready", false,-1);
        tracep->declBit(c+115,"TestHarness ldut asic chipMaster ferr a io_enq_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster ferr a io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster ferr a io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster ferr a io_enq_bits_source", false,-1, 3,0);
        tracep->declBit(c+222,"TestHarness ldut asic chipMaster ferr a io_deq_ready", false,-1);
        tracep->declBit(c+1505,"TestHarness ldut asic chipMaster ferr a io_deq_valid", false,-1);
        tracep->declBus(c+1506,"TestHarness ldut asic chipMaster ferr a io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1507,"TestHarness ldut asic chipMaster ferr a io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1508,"TestHarness ldut asic chipMaster ferr a io_deq_bits_source", false,-1, 3,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1571+i*1,"TestHarness ldut asic chipMaster ferr a ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+1506,"TestHarness ldut asic chipMaster ferr a ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster ferr a ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster ferr a ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster ferr a ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster ferr a ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+893,"TestHarness ldut asic chipMaster ferr a ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1572+i*1,"TestHarness ldut asic chipMaster ferr a ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+1507,"TestHarness ldut asic chipMaster ferr a ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster ferr a ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster ferr a ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster ferr a ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster ferr a ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+893,"TestHarness ldut asic chipMaster ferr a ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1573+i*1,"TestHarness ldut asic chipMaster ferr a ram_source", true,(i+0), 3,0);}}
        tracep->declBus(c+1508,"TestHarness ldut asic chipMaster ferr a ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster ferr a ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster ferr a ram_source_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster ferr a ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster ferr a ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+893,"TestHarness ldut asic chipMaster ferr a ram_source_MPORT_en", false,-1);
        tracep->declBit(c+1505,"TestHarness ldut asic chipMaster ferr a maybe_full", false,-1);
        tracep->declBit(c+1192,"TestHarness ldut asic chipMaster ferr a empty", false,-1);
        tracep->declBit(c+244,"TestHarness ldut asic chipMaster ferr a do_enq", false,-1);
        tracep->declBit(c+894,"TestHarness ldut asic chipMaster ferr a do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink reset", false,-1);
        tracep->declBit(c+17953,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_a_ready", false,-1);
        tracep->declBit(c+17954,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_a_valid", false,-1);
        tracep->declBus(c+1199,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1200,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1201,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1202,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+1203,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1204,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+1205,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+1206,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_c_ready", false,-1);
        tracep->declBit(c+17019,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1207,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1208,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_d_ready", false,-1);
        tracep->declBit(c+1209,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_d_valid", false,-1);
        tracep->declBus(c+1210,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1211,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1212,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1213,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+1214,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_d_bits_denied", false,-1);
        tracep->declBus(c+1215,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+1216,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster chiplink auto_mbypass_out_e_bits_sink", false,-1);
        tracep->declBit(c+118,"TestHarness ldut asic chipMaster chiplink auto_sbypass_node_in_in_a_ready", false,-1);
        tracep->declBit(c+119,"TestHarness ldut asic chipMaster chiplink auto_sbypass_node_in_in_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+104,"TestHarness ldut asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+120,"TestHarness ldut asic chipMaster chiplink auto_sbypass_node_in_in_d_ready", false,-1);
        tracep->declBit(c+121,"TestHarness ldut asic chipMaster chiplink auto_sbypass_node_in_in_d_valid", false,-1);
        tracep->declBus(c+122,"TestHarness ldut asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17952,"TestHarness ldut asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+123,"TestHarness ldut asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19404,"TestHarness ldut asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15894,"TestHarness ldut asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+124,"TestHarness ldut asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+15895,"TestHarness ldut asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19405,"TestHarness ldut asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink auto_io_out_c2b_clk", false,-1);
        tracep->declBit(c+19396,"TestHarness ldut asic chipMaster chiplink auto_io_out_c2b_rst", false,-1);
        tracep->declBit(c+1117,"TestHarness ldut asic chipMaster chiplink auto_io_out_c2b_send", false,-1);
        tracep->declBus(c+1118,"TestHarness ldut asic chipMaster chiplink auto_io_out_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink auto_io_out_b2c_clk", false,-1);
        tracep->declBit(c+19397,"TestHarness ldut asic chipMaster chiplink auto_io_out_b2c_rst", false,-1);
        tracep->declBit(c+1119,"TestHarness ldut asic chipMaster chiplink auto_io_out_b2c_send", false,-1);
        tracep->declBus(c+1120,"TestHarness ldut asic chipMaster chiplink auto_io_out_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sbypass_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sbypass_reset", false,-1);
        tracep->declBit(c+1574,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_out_out_a_ready", false,-1);
        tracep->declBit(c+245,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_out_out_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+104,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+246,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_out_out_d_ready", false,-1);
        tracep->declBit(c+17021,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_out_out_d_valid", false,-1);
        tracep->declBus(c+1575,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1576,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1577,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1578,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+1579,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+1580,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_denied", false,-1);
        tracep->declBus(c+1581,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+1582,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+118,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_in_in_a_ready", false,-1);
        tracep->declBit(c+119,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_in_in_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+104,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+120,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_in_in_d_ready", false,-1);
        tracep->declBit(c+121,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_in_in_d_valid", false,-1);
        tracep->declBus(c+122,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17952,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+123,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19404,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15894,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+124,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+15895,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19405,"TestHarness ldut asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18019,"TestHarness ldut asic chipMaster chiplink sbypass_io_bypass", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink mbypass_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink mbypass_reset", false,-1);
        tracep->declBit(c+18020,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_a_ready", false,-1);
        tracep->declBit(c+17022,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_a_valid", false,-1);
        tracep->declBus(c+1583,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1584,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1585,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1586,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+1587,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1588,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+1589,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+1590,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_c_ready", false,-1);
        tracep->declBit(c+17023,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_c_valid", false,-1);
        tracep->declBus(c+1591,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1592,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1593,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1594,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+1595,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1596,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_d_ready", false,-1);
        tracep->declBit(c+1597,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_d_valid", false,-1);
        tracep->declBus(c+1210,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1211,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1212,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1213,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+1214,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_d_bits_denied", false,-1);
        tracep->declBus(c+1215,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+1598,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_e_ready", false,-1);
        tracep->declBit(c+17024,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_e_valid", false,-1);
        tracep->declBit(c+1599,"TestHarness ldut asic chipMaster chiplink mbypass_auto_in_1_e_bits_sink", false,-1);
        tracep->declBit(c+17953,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_a_ready", false,-1);
        tracep->declBit(c+17954,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_a_valid", false,-1);
        tracep->declBus(c+1199,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1200,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1201,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1202,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+1203,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1204,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+1205,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+1206,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_c_ready", false,-1);
        tracep->declBit(c+17019,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1207,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1208,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_d_ready", false,-1);
        tracep->declBit(c+1209,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_d_valid", false,-1);
        tracep->declBus(c+1210,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1211,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1212,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1213,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+1214,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+1215,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+1216,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster chiplink mbypass_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+18021,"TestHarness ldut asic chipMaster chiplink mbypass_io_bypass", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink monitor_reset", false,-1);
        tracep->declBit(c+1574,"TestHarness ldut asic chipMaster chiplink monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+245,"TestHarness ldut asic chipMaster chiplink monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster chiplink monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster chiplink monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster chiplink monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster chiplink monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster chiplink monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+246,"TestHarness ldut asic chipMaster chiplink monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+17021,"TestHarness ldut asic chipMaster chiplink monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+1575,"TestHarness ldut asic chipMaster chiplink monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1576,"TestHarness ldut asic chipMaster chiplink monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1577,"TestHarness ldut asic chipMaster chiplink monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1578,"TestHarness ldut asic chipMaster chiplink monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+1579,"TestHarness ldut asic chipMaster chiplink monitor_io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+1580,"TestHarness ldut asic chipMaster chiplink monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1582,"TestHarness ldut asic chipMaster chiplink monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sinkA_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sinkA_reset", false,-1);
        tracep->declBit(c+1574,"TestHarness ldut asic chipMaster chiplink sinkA_io_a_ready", false,-1);
        tracep->declBit(c+245,"TestHarness ldut asic chipMaster chiplink sinkA_io_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster chiplink sinkA_io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster chiplink sinkA_io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster chiplink sinkA_io_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster chiplink sinkA_io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster chiplink sinkA_io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+104,"TestHarness ldut asic chipMaster chiplink sinkA_io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+1600,"TestHarness ldut asic chipMaster chiplink sinkA_io_q_ready", false,-1);
        tracep->declBit(c+247,"TestHarness ldut asic chipMaster chiplink sinkA_io_q_valid", false,-1);
        tracep->declBus(c+248,"TestHarness ldut asic chipMaster chiplink sinkA_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+249,"TestHarness ldut asic chipMaster chiplink sinkA_io_q_bits_last", false,-1);
        tracep->declBus(c+250,"TestHarness ldut asic chipMaster chiplink sinkA_io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sinkB_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sinkB_reset", false,-1);
        tracep->declBit(c+1601,"TestHarness ldut asic chipMaster chiplink sinkB_io_q_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkB_io_q_valid", false,-1);
        tracep->declBus(c+1602,"TestHarness ldut asic chipMaster chiplink sinkB_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+1603,"TestHarness ldut asic chipMaster chiplink sinkB_io_q_bits_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sinkC_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sinkC_reset", false,-1);
        tracep->declBit(c+1604,"TestHarness ldut asic chipMaster chiplink sinkC_io_q_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkC_io_q_valid", false,-1);
        tracep->declBus(c+1605,"TestHarness ldut asic chipMaster chiplink sinkC_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+1606,"TestHarness ldut asic chipMaster chiplink sinkC_io_q_bits_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sinkD_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sinkD_reset", false,-1);
        tracep->declBit(c+1596,"TestHarness ldut asic chipMaster chiplink sinkD_io_d_ready", false,-1);
        tracep->declBit(c+1597,"TestHarness ldut asic chipMaster chiplink sinkD_io_d_valid", false,-1);
        tracep->declBus(c+1210,"TestHarness ldut asic chipMaster chiplink sinkD_io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1211,"TestHarness ldut asic chipMaster chiplink sinkD_io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1212,"TestHarness ldut asic chipMaster chiplink sinkD_io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1213,"TestHarness ldut asic chipMaster chiplink sinkD_io_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+1214,"TestHarness ldut asic chipMaster chiplink sinkD_io_d_bits_denied", false,-1);
        tracep->declBus(c+1215,"TestHarness ldut asic chipMaster chiplink sinkD_io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+1607,"TestHarness ldut asic chipMaster chiplink sinkD_io_q_ready", false,-1);
        tracep->declBit(c+1608,"TestHarness ldut asic chipMaster chiplink sinkD_io_q_valid", false,-1);
        tracep->declBus(c+18022,"TestHarness ldut asic chipMaster chiplink sinkD_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+1609,"TestHarness ldut asic chipMaster chiplink sinkD_io_q_bits_last", false,-1);
        tracep->declBus(c+1610,"TestHarness ldut asic chipMaster chiplink sinkD_io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+1611,"TestHarness ldut asic chipMaster chiplink sinkD_io_a_tlSource_valid", false,-1);
        tracep->declBus(c+1612,"TestHarness ldut asic chipMaster chiplink sinkD_io_a_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15951,"TestHarness ldut asic chipMaster chiplink sinkD_io_a_clSource", false,-1, 15,0);
        tracep->declBit(c+1613,"TestHarness ldut asic chipMaster chiplink sinkD_io_c_tlSource_valid", false,-1);
        tracep->declBus(c+1612,"TestHarness ldut asic chipMaster chiplink sinkD_io_c_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15424,"TestHarness ldut asic chipMaster chiplink sinkD_io_c_clSource", false,-1, 15,0);
        tracep->declBus(c+895,"TestHarness ldut asic chipMaster chiplink sinkE_io_q_bits_data", false,-1, 31,0);
        tracep->declBus(c+896,"TestHarness ldut asic chipMaster chiplink sinkE_io_d_clSink", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA_reset", false,-1);
        tracep->declBit(c+18020,"TestHarness ldut asic chipMaster chiplink sourceA_io_a_ready", false,-1);
        tracep->declBit(c+17022,"TestHarness ldut asic chipMaster chiplink sourceA_io_a_valid", false,-1);
        tracep->declBus(c+1583,"TestHarness ldut asic chipMaster chiplink sourceA_io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1584,"TestHarness ldut asic chipMaster chiplink sourceA_io_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1585,"TestHarness ldut asic chipMaster chiplink sourceA_io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1586,"TestHarness ldut asic chipMaster chiplink sourceA_io_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+1587,"TestHarness ldut asic chipMaster chiplink sourceA_io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1588,"TestHarness ldut asic chipMaster chiplink sourceA_io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+1589,"TestHarness ldut asic chipMaster chiplink sourceA_io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18023,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_ready", false,-1);
        tracep->declBit(c+17025,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_valid", false,-1);
        tracep->declBus(c+1614,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+1611,"TestHarness ldut asic chipMaster chiplink sourceA_io_d_tlSource_valid", false,-1);
        tracep->declBus(c+1612,"TestHarness ldut asic chipMaster chiplink sourceA_io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15951,"TestHarness ldut asic chipMaster chiplink sourceA_io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceB_reset", false,-1);
        tracep->declBit(c+1615,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_ready", false,-1);
        tracep->declBit(c+17026,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_valid", false,-1);
        tracep->declBus(c+1616,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceC_reset", false,-1);
        tracep->declBit(c+1590,"TestHarness ldut asic chipMaster chiplink sourceC_io_c_ready", false,-1);
        tracep->declBit(c+17023,"TestHarness ldut asic chipMaster chiplink sourceC_io_c_valid", false,-1);
        tracep->declBus(c+1591,"TestHarness ldut asic chipMaster chiplink sourceC_io_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1592,"TestHarness ldut asic chipMaster chiplink sourceC_io_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1593,"TestHarness ldut asic chipMaster chiplink sourceC_io_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1594,"TestHarness ldut asic chipMaster chiplink sourceC_io_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+1595,"TestHarness ldut asic chipMaster chiplink sourceC_io_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1617,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_ready", false,-1);
        tracep->declBit(c+17027,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_valid", false,-1);
        tracep->declBus(c+1618,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+1613,"TestHarness ldut asic chipMaster chiplink sourceC_io_d_tlSource_valid", false,-1);
        tracep->declBus(c+1612,"TestHarness ldut asic chipMaster chiplink sourceC_io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15424,"TestHarness ldut asic chipMaster chiplink sourceC_io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceD_reset", false,-1);
        tracep->declBit(c+246,"TestHarness ldut asic chipMaster chiplink sourceD_io_d_ready", false,-1);
        tracep->declBit(c+17021,"TestHarness ldut asic chipMaster chiplink sourceD_io_d_valid", false,-1);
        tracep->declBus(c+1575,"TestHarness ldut asic chipMaster chiplink sourceD_io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1576,"TestHarness ldut asic chipMaster chiplink sourceD_io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1577,"TestHarness ldut asic chipMaster chiplink sourceD_io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1578,"TestHarness ldut asic chipMaster chiplink sourceD_io_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+1579,"TestHarness ldut asic chipMaster chiplink sourceD_io_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+1580,"TestHarness ldut asic chipMaster chiplink sourceD_io_d_bits_denied", false,-1);
        tracep->declBus(c+1581,"TestHarness ldut asic chipMaster chiplink sourceD_io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+1582,"TestHarness ldut asic chipMaster chiplink sourceD_io_d_bits_corrupt", false,-1);
        tracep->declBit(c+251,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_ready", false,-1);
        tracep->declBit(c+17028,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_valid", false,-1);
        tracep->declBus(c+1581,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_bits", false,-1, 31,0);
        tracep->declBus(c+896,"TestHarness ldut asic chipMaster chiplink sourceD_io_e_clSink", false,-1, 15,0);
        tracep->declBit(c+1598,"TestHarness ldut asic chipMaster chiplink sourceE_io_e_ready", false,-1);
        tracep->declBit(c+17024,"TestHarness ldut asic chipMaster chiplink sourceE_io_e_valid", false,-1);
        tracep->declBit(c+1599,"TestHarness ldut asic chipMaster chiplink sourceE_io_e_bits_sink", false,-1);
        tracep->declBit(c+1598,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_ready", false,-1);
        tracep->declBit(c+17024,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_valid", false,-1);
        tracep->declBus(c+1619,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx_reset", false,-1);
        tracep->declBit(c+1119,"TestHarness ldut asic chipMaster chiplink rx_io_b2c_send", false,-1);
        tracep->declBus(c+1120,"TestHarness ldut asic chipMaster chiplink rx_io_b2c_data", false,-1, 31,0);
        tracep->declBus(c+1620,"TestHarness ldut asic chipMaster chiplink rx_io_a_mem_0", false,-1, 31,0);
        tracep->declBus(c+1621,"TestHarness ldut asic chipMaster chiplink rx_io_a_mem_1", false,-1, 31,0);
        tracep->declBus(c+1622,"TestHarness ldut asic chipMaster chiplink rx_io_a_mem_2", false,-1, 31,0);
        tracep->declBus(c+1623,"TestHarness ldut asic chipMaster chiplink rx_io_a_mem_3", false,-1, 31,0);
        tracep->declBus(c+1624,"TestHarness ldut asic chipMaster chiplink rx_io_a_mem_4", false,-1, 31,0);
        tracep->declBus(c+1625,"TestHarness ldut asic chipMaster chiplink rx_io_a_mem_5", false,-1, 31,0);
        tracep->declBus(c+1626,"TestHarness ldut asic chipMaster chiplink rx_io_a_mem_6", false,-1, 31,0);
        tracep->declBus(c+1627,"TestHarness ldut asic chipMaster chiplink rx_io_a_mem_7", false,-1, 31,0);
        tracep->declBus(c+18247,"TestHarness ldut asic chipMaster chiplink rx_io_a_ridx", false,-1, 3,0);
        tracep->declBus(c+17446,"TestHarness ldut asic chipMaster chiplink rx_io_a_widx", false,-1, 3,0);
        tracep->declBit(c+19270,"TestHarness ldut asic chipMaster chiplink rx_io_a_safe_ridx_valid", false,-1);
        tracep->declBit(c+18363,"TestHarness ldut asic chipMaster chiplink rx_io_a_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx_io_a_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx_io_a_safe_sink_reset_n", false,-1);
        tracep->declBus(c+1628,"TestHarness ldut asic chipMaster chiplink rx_io_bmem_0", false,-1, 31,0);
        tracep->declBus(c+1629,"TestHarness ldut asic chipMaster chiplink rx_io_bmem_1", false,-1, 31,0);
        tracep->declBus(c+1630,"TestHarness ldut asic chipMaster chiplink rx_io_bmem_2", false,-1, 31,0);
        tracep->declBus(c+1631,"TestHarness ldut asic chipMaster chiplink rx_io_bmem_3", false,-1, 31,0);
        tracep->declBus(c+1632,"TestHarness ldut asic chipMaster chiplink rx_io_bmem_4", false,-1, 31,0);
        tracep->declBus(c+1633,"TestHarness ldut asic chipMaster chiplink rx_io_bmem_5", false,-1, 31,0);
        tracep->declBus(c+1634,"TestHarness ldut asic chipMaster chiplink rx_io_bmem_6", false,-1, 31,0);
        tracep->declBus(c+1635,"TestHarness ldut asic chipMaster chiplink rx_io_bmem_7", false,-1, 31,0);
        tracep->declBus(c+18248,"TestHarness ldut asic chipMaster chiplink rx_io_bridx", false,-1, 3,0);
        tracep->declBus(c+17447,"TestHarness ldut asic chipMaster chiplink rx_io_bwidx", false,-1, 3,0);
        tracep->declBit(c+19271,"TestHarness ldut asic chipMaster chiplink rx_io_bsafe_ridx_valid", false,-1);
        tracep->declBit(c+18364,"TestHarness ldut asic chipMaster chiplink rx_io_bsafe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx_io_bsafe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx_io_bsafe_sink_reset_n", false,-1);
        tracep->declBus(c+1636,"TestHarness ldut asic chipMaster chiplink rx_io_c_mem_0", false,-1, 31,0);
        tracep->declBus(c+1637,"TestHarness ldut asic chipMaster chiplink rx_io_c_mem_1", false,-1, 31,0);
        tracep->declBus(c+1638,"TestHarness ldut asic chipMaster chiplink rx_io_c_mem_2", false,-1, 31,0);
        tracep->declBus(c+1639,"TestHarness ldut asic chipMaster chiplink rx_io_c_mem_3", false,-1, 31,0);
        tracep->declBus(c+1640,"TestHarness ldut asic chipMaster chiplink rx_io_c_mem_4", false,-1, 31,0);
        tracep->declBus(c+1641,"TestHarness ldut asic chipMaster chiplink rx_io_c_mem_5", false,-1, 31,0);
        tracep->declBus(c+1642,"TestHarness ldut asic chipMaster chiplink rx_io_c_mem_6", false,-1, 31,0);
        tracep->declBus(c+1643,"TestHarness ldut asic chipMaster chiplink rx_io_c_mem_7", false,-1, 31,0);
        tracep->declBus(c+18249,"TestHarness ldut asic chipMaster chiplink rx_io_c_ridx", false,-1, 3,0);
        tracep->declBus(c+17448,"TestHarness ldut asic chipMaster chiplink rx_io_c_widx", false,-1, 3,0);
        tracep->declBit(c+19272,"TestHarness ldut asic chipMaster chiplink rx_io_c_safe_ridx_valid", false,-1);
        tracep->declBit(c+18365,"TestHarness ldut asic chipMaster chiplink rx_io_c_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx_io_c_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx_io_c_safe_sink_reset_n", false,-1);
        tracep->declBus(c+1644,"TestHarness ldut asic chipMaster chiplink rx_io_d_mem_0", false,-1, 31,0);
        tracep->declBus(c+1645,"TestHarness ldut asic chipMaster chiplink rx_io_d_mem_1", false,-1, 31,0);
        tracep->declBus(c+1646,"TestHarness ldut asic chipMaster chiplink rx_io_d_mem_2", false,-1, 31,0);
        tracep->declBus(c+1647,"TestHarness ldut asic chipMaster chiplink rx_io_d_mem_3", false,-1, 31,0);
        tracep->declBus(c+1648,"TestHarness ldut asic chipMaster chiplink rx_io_d_mem_4", false,-1, 31,0);
        tracep->declBus(c+1649,"TestHarness ldut asic chipMaster chiplink rx_io_d_mem_5", false,-1, 31,0);
        tracep->declBus(c+1650,"TestHarness ldut asic chipMaster chiplink rx_io_d_mem_6", false,-1, 31,0);
        tracep->declBus(c+1651,"TestHarness ldut asic chipMaster chiplink rx_io_d_mem_7", false,-1, 31,0);
        tracep->declBus(c+18250,"TestHarness ldut asic chipMaster chiplink rx_io_d_ridx", false,-1, 3,0);
        tracep->declBus(c+17449,"TestHarness ldut asic chipMaster chiplink rx_io_d_widx", false,-1, 3,0);
        tracep->declBit(c+19273,"TestHarness ldut asic chipMaster chiplink rx_io_d_safe_ridx_valid", false,-1);
        tracep->declBit(c+18366,"TestHarness ldut asic chipMaster chiplink rx_io_d_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx_io_d_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx_io_d_safe_sink_reset_n", false,-1);
        tracep->declBus(c+1652,"TestHarness ldut asic chipMaster chiplink rx_io_e_mem_0", false,-1, 31,0);
        tracep->declBus(c+1653,"TestHarness ldut asic chipMaster chiplink rx_io_e_mem_1", false,-1, 31,0);
        tracep->declBus(c+1654,"TestHarness ldut asic chipMaster chiplink rx_io_e_mem_2", false,-1, 31,0);
        tracep->declBus(c+1655,"TestHarness ldut asic chipMaster chiplink rx_io_e_mem_3", false,-1, 31,0);
        tracep->declBus(c+1656,"TestHarness ldut asic chipMaster chiplink rx_io_e_mem_4", false,-1, 31,0);
        tracep->declBus(c+1657,"TestHarness ldut asic chipMaster chiplink rx_io_e_mem_5", false,-1, 31,0);
        tracep->declBus(c+1658,"TestHarness ldut asic chipMaster chiplink rx_io_e_mem_6", false,-1, 31,0);
        tracep->declBus(c+1659,"TestHarness ldut asic chipMaster chiplink rx_io_e_mem_7", false,-1, 31,0);
        tracep->declBus(c+18251,"TestHarness ldut asic chipMaster chiplink rx_io_e_ridx", false,-1, 3,0);
        tracep->declBus(c+17450,"TestHarness ldut asic chipMaster chiplink rx_io_e_widx", false,-1, 3,0);
        tracep->declBit(c+19274,"TestHarness ldut asic chipMaster chiplink rx_io_e_safe_ridx_valid", false,-1);
        tracep->declBit(c+18367,"TestHarness ldut asic chipMaster chiplink rx_io_e_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx_io_e_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx_io_e_safe_sink_reset_n", false,-1);
        tracep->declBus(c+1660,"TestHarness ldut asic chipMaster chiplink rx_io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+1661,"TestHarness ldut asic chipMaster chiplink rx_io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+1662,"TestHarness ldut asic chipMaster chiplink rx_io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+1663,"TestHarness ldut asic chipMaster chiplink rx_io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+1664,"TestHarness ldut asic chipMaster chiplink rx_io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18252,"TestHarness ldut asic chipMaster chiplink rx_io_rxc_ridx", false,-1);
        tracep->declBit(c+17451,"TestHarness ldut asic chipMaster chiplink rx_io_rxc_widx", false,-1);
        tracep->declBit(c+19275,"TestHarness ldut asic chipMaster chiplink rx_io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19366,"TestHarness ldut asic chipMaster chiplink rx_io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx_io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx_io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+1665,"TestHarness ldut asic chipMaster chiplink rx_io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+1666,"TestHarness ldut asic chipMaster chiplink rx_io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+1667,"TestHarness ldut asic chipMaster chiplink rx_io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+1668,"TestHarness ldut asic chipMaster chiplink rx_io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+1669,"TestHarness ldut asic chipMaster chiplink rx_io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18253,"TestHarness ldut asic chipMaster chiplink rx_io_txc_ridx", false,-1);
        tracep->declBit(c+17452,"TestHarness ldut asic chipMaster chiplink rx_io_txc_widx", false,-1);
        tracep->declBit(c+19276,"TestHarness ldut asic chipMaster chiplink rx_io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19367,"TestHarness ldut asic chipMaster chiplink rx_io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx_io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx_io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx_reset_reg_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx_reset_reg_io_clk", false,-1);
        tracep->declBit(c+19397,"TestHarness ldut asic chipMaster chiplink rx_reset_reg_io_rst", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink_reset", false,-1);
        tracep->declBit(c+18023,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+17025,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+1614,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+1620,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+1621,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+1622,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+1623,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+1624,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+1625,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+1626,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+1627,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18247,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17446,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19270,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18363,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink_reset", false,-1);
        tracep->declBit(c+1615,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+17026,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+1616,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+1628,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+1629,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+1630,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+1631,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+1632,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+1633,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+1634,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+1635,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18248,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17447,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19271,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18364,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink_reset", false,-1);
        tracep->declBit(c+1617,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+17027,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+1618,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+1636,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+1637,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+1638,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+1639,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+1640,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+1641,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+1642,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+1643,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18249,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17448,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19272,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18365,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink_reset", false,-1);
        tracep->declBit(c+251,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+17028,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+1581,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+1644,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+1645,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+1646,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+1647,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+1648,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+1649,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+1650,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+1651,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18250,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17449,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19273,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18366,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink_reset", false,-1);
        tracep->declBit(c+1598,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+17024,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+1619,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+1652,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+1653,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+1654,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+1655,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+1656,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+1657,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+1658,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+1659,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18251,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17450,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19274,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18367,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx_reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx_io_c2b_clk", false,-1);
        tracep->declBit(c+19396,"TestHarness ldut asic chipMaster chiplink tx_io_c2b_rst", false,-1);
        tracep->declBit(c+1117,"TestHarness ldut asic chipMaster chiplink tx_io_c2b_send", false,-1);
        tracep->declBus(c+1118,"TestHarness ldut asic chipMaster chiplink tx_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+1600,"TestHarness ldut asic chipMaster chiplink tx_io_sa_ready", false,-1);
        tracep->declBit(c+247,"TestHarness ldut asic chipMaster chiplink tx_io_sa_valid", false,-1);
        tracep->declBus(c+248,"TestHarness ldut asic chipMaster chiplink tx_io_sa_bits_data", false,-1, 31,0);
        tracep->declBit(c+249,"TestHarness ldut asic chipMaster chiplink tx_io_sa_bits_last", false,-1);
        tracep->declBus(c+250,"TestHarness ldut asic chipMaster chiplink tx_io_sa_bits_beats", false,-1, 6,0);
        tracep->declBit(c+1601,"TestHarness ldut asic chipMaster chiplink tx_io_sb_ready", false,-1);
        tracep->declBus(c+1602,"TestHarness ldut asic chipMaster chiplink tx_io_sb_bits_data", false,-1, 31,0);
        tracep->declBit(c+1603,"TestHarness ldut asic chipMaster chiplink tx_io_sb_bits_last", false,-1);
        tracep->declBit(c+1604,"TestHarness ldut asic chipMaster chiplink tx_io_sc_ready", false,-1);
        tracep->declBus(c+1605,"TestHarness ldut asic chipMaster chiplink tx_io_sc_bits_data", false,-1, 31,0);
        tracep->declBit(c+1606,"TestHarness ldut asic chipMaster chiplink tx_io_sc_bits_last", false,-1);
        tracep->declBit(c+1607,"TestHarness ldut asic chipMaster chiplink tx_io_sd_ready", false,-1);
        tracep->declBit(c+1608,"TestHarness ldut asic chipMaster chiplink tx_io_sd_valid", false,-1);
        tracep->declBus(c+18022,"TestHarness ldut asic chipMaster chiplink tx_io_sd_bits_data", false,-1, 31,0);
        tracep->declBit(c+1609,"TestHarness ldut asic chipMaster chiplink tx_io_sd_bits_last", false,-1);
        tracep->declBus(c+1610,"TestHarness ldut asic chipMaster chiplink tx_io_sd_bits_beats", false,-1, 6,0);
        tracep->declBus(c+895,"TestHarness ldut asic chipMaster chiplink tx_io_se_bits_data", false,-1, 31,0);
        tracep->declBus(c+1660,"TestHarness ldut asic chipMaster chiplink tx_io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+1661,"TestHarness ldut asic chipMaster chiplink tx_io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+1662,"TestHarness ldut asic chipMaster chiplink tx_io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+1663,"TestHarness ldut asic chipMaster chiplink tx_io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+1664,"TestHarness ldut asic chipMaster chiplink tx_io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18252,"TestHarness ldut asic chipMaster chiplink tx_io_rxc_ridx", false,-1);
        tracep->declBit(c+17451,"TestHarness ldut asic chipMaster chiplink tx_io_rxc_widx", false,-1);
        tracep->declBit(c+19275,"TestHarness ldut asic chipMaster chiplink tx_io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19366,"TestHarness ldut asic chipMaster chiplink tx_io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink tx_io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink tx_io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+1665,"TestHarness ldut asic chipMaster chiplink tx_io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+1666,"TestHarness ldut asic chipMaster chiplink tx_io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+1667,"TestHarness ldut asic chipMaster chiplink tx_io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+1668,"TestHarness ldut asic chipMaster chiplink tx_io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+1669,"TestHarness ldut asic chipMaster chiplink tx_io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18253,"TestHarness ldut asic chipMaster chiplink tx_io_txc_ridx", false,-1);
        tracep->declBit(c+17452,"TestHarness ldut asic chipMaster chiplink tx_io_txc_widx", false,-1);
        tracep->declBit(c+19276,"TestHarness ldut asic chipMaster chiplink tx_io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19367,"TestHarness ldut asic chipMaster chiplink tx_io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink tx_io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink tx_io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_reset", false,-1);
        tracep->declBit(c+17453,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_io_sync_reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_1_reset", false,-1);
        tracep->declBit(c+17029,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_1_io_sync_reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sbypass clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sbypass reset", false,-1);
        tracep->declBit(c+1574,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_out_out_a_ready", false,-1);
        tracep->declBit(c+245,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_out_out_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_out_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_out_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_out_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_out_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_out_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+104,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_out_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+246,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_out_out_d_ready", false,-1);
        tracep->declBit(c+17021,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_out_out_d_valid", false,-1);
        tracep->declBus(c+1575,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_out_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1576,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_out_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1577,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_out_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1578,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_out_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+1579,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_out_out_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+1580,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_out_out_d_bits_denied", false,-1);
        tracep->declBus(c+1581,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_out_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+1582,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_out_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+118,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_in_in_a_ready", false,-1);
        tracep->declBit(c+119,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_in_in_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+104,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+120,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_in_in_d_ready", false,-1);
        tracep->declBit(c+121,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_in_in_d_valid", false,-1);
        tracep->declBus(c+122,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17952,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+123,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19404,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15894,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+124,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+15895,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19405,"TestHarness ldut asic chipMaster chiplink sbypass auto_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18019,"TestHarness ldut asic chipMaster chiplink sbypass io_bypass", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sbypass bar_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sbypass bar_reset", false,-1);
        tracep->declBit(c+118,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_in_a_ready", false,-1);
        tracep->declBit(c+119,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_in_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+104,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+120,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_in_d_ready", false,-1);
        tracep->declBit(c+121,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_in_d_valid", false,-1);
        tracep->declBus(c+122,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17952,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+123,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19404,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15894,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+124,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+15895,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19405,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1574,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+245,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+104,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+246,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+17021,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+1575,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1576,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1577,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1578,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+1579,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+1580,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_denied", false,-1);
        tracep->declBus(c+1581,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+1582,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+897,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+252,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+253,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+254,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+258,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+259,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+260,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+261,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+262,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+263,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_denied", false,-1);
        tracep->declBit(c+264,"TestHarness ldut asic chipMaster chiplink sbypass bar_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+18019,"TestHarness ldut asic chipMaster chiplink sbypass bar_io_bypass", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sbypass error_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sbypass error_reset", false,-1);
        tracep->declBit(c+897,"TestHarness ldut asic chipMaster chiplink sbypass error_auto_in_a_ready", false,-1);
        tracep->declBit(c+252,"TestHarness ldut asic chipMaster chiplink sbypass error_auto_in_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster chiplink sbypass error_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+253,"TestHarness ldut asic chipMaster chiplink sbypass error_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster chiplink sbypass error_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+254,"TestHarness ldut asic chipMaster chiplink sbypass error_auto_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster chiplink sbypass error_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+258,"TestHarness ldut asic chipMaster chiplink sbypass error_auto_in_d_ready", false,-1);
        tracep->declBit(c+259,"TestHarness ldut asic chipMaster chiplink sbypass error_auto_in_d_valid", false,-1);
        tracep->declBus(c+260,"TestHarness ldut asic chipMaster chiplink sbypass error_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+261,"TestHarness ldut asic chipMaster chiplink sbypass error_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+262,"TestHarness ldut asic chipMaster chiplink sbypass error_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+263,"TestHarness ldut asic chipMaster chiplink sbypass error_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+264,"TestHarness ldut asic chipMaster chiplink sbypass error_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sbypass bar clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sbypass bar reset", false,-1);
        tracep->declBit(c+118,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_in_a_ready", false,-1);
        tracep->declBit(c+119,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_in_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+104,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+120,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_in_d_ready", false,-1);
        tracep->declBit(c+121,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_in_d_valid", false,-1);
        tracep->declBus(c+122,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17952,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+123,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19404,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15894,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+124,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+15895,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19405,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1574,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_1_a_ready", false,-1);
        tracep->declBit(c+245,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_1_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+104,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+246,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_1_d_ready", false,-1);
        tracep->declBit(c+17021,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_1_d_valid", false,-1);
        tracep->declBus(c+1575,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1576,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1577,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1578,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+1579,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_1_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+1580,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_1_d_bits_denied", false,-1);
        tracep->declBus(c+1581,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+1582,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+897,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_0_a_ready", false,-1);
        tracep->declBit(c+252,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_0_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+253,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_0_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+254,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_0_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+258,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_0_d_ready", false,-1);
        tracep->declBit(c+259,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_0_d_valid", false,-1);
        tracep->declBus(c+260,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+261,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+262,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+263,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_0_d_bits_denied", false,-1);
        tracep->declBit(c+264,"TestHarness ldut asic chipMaster chiplink sbypass bar auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+18019,"TestHarness ldut asic chipMaster chiplink sbypass bar io_bypass", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor_reset", false,-1);
        tracep->declBit(c+265,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+119,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+120,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+266,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+267,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18024,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+268,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+269,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18025,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+270,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+19405,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1670,"TestHarness ldut asic chipMaster chiplink sbypass bar in_reset", false,-1);
        tracep->declBit(c+1671,"TestHarness ldut asic chipMaster chiplink sbypass bar bypass_reg", false,-1);
        tracep->declBit(c+18026,"TestHarness ldut asic chipMaster chiplink sbypass bar bypass", false,-1);
        tracep->declBus(c+1672,"TestHarness ldut asic chipMaster chiplink sbypass bar flight", false,-1, 5,0);
        tracep->declBus(c+1673,"TestHarness ldut asic chipMaster chiplink sbypass bar stall_counter", false,-1, 3,0);
        tracep->declBit(c+1674,"TestHarness ldut asic chipMaster chiplink sbypass bar stall_first", false,-1);
        tracep->declBit(c+18027,"TestHarness ldut asic chipMaster chiplink sbypass bar stall", false,-1);
        tracep->declBit(c+19410,"TestHarness ldut asic chipMaster chiplink sbypass bar in_a_ready", false,-1);
        tracep->declBus(c+215,"TestHarness ldut asic chipMaster chiplink sbypass bar beats1_decode", false,-1, 3,0);
        tracep->declBit(c+216,"TestHarness ldut asic chipMaster chiplink sbypass bar beats1_opdata", false,-1);
        tracep->declBus(c+1675,"TestHarness ldut asic chipMaster chiplink sbypass bar counter", false,-1, 3,0);
        tracep->declBus(c+1676,"TestHarness ldut asic chipMaster chiplink sbypass bar counter1", false,-1, 3,0);
        tracep->declBit(c+1677,"TestHarness ldut asic chipMaster chiplink sbypass bar a_first", false,-1);
        tracep->declBit(c+19411,"TestHarness ldut asic chipMaster chiplink sbypass bar in_d_valid", false,-1);
        tracep->declBus(c+271,"TestHarness ldut asic chipMaster chiplink sbypass bar bundleIn_0_d_bits_out_size", false,-1, 2,0);
        tracep->declBus(c+272,"TestHarness ldut asic chipMaster chiplink sbypass bar in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+273,"TestHarness ldut asic chipMaster chiplink sbypass bar beats1_decode_3", false,-1, 3,0);
        tracep->declBus(c+274,"TestHarness ldut asic chipMaster chiplink sbypass bar in_d_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+275,"TestHarness ldut asic chipMaster chiplink sbypass bar beats1_opdata_3", false,-1);
        tracep->declBus(c+276,"TestHarness ldut asic chipMaster chiplink sbypass bar beats1_3", false,-1, 3,0);
        tracep->declBus(c+1678,"TestHarness ldut asic chipMaster chiplink sbypass bar counter_3", false,-1, 3,0);
        tracep->declBus(c+1679,"TestHarness ldut asic chipMaster chiplink sbypass bar counter1_3", false,-1, 3,0);
        tracep->declBit(c+1680,"TestHarness ldut asic chipMaster chiplink sbypass bar d_first", false,-1);
        tracep->declBit(c+898,"TestHarness ldut asic chipMaster chiplink sbypass bar d_last", false,-1);
        tracep->declBit(c+277,"TestHarness ldut asic chipMaster chiplink sbypass bar d_request", false,-1);
        tracep->declBit(c+899,"TestHarness ldut asic chipMaster chiplink sbypass bar inc_hi", false,-1);
        tracep->declBit(c+900,"TestHarness ldut asic chipMaster chiplink sbypass bar inc_lo", false,-1);
        tracep->declBus(c+278,"TestHarness ldut asic chipMaster chiplink sbypass bar inc", false,-1, 1,0);
        tracep->declBit(c+901,"TestHarness ldut asic chipMaster chiplink sbypass bar dec_lo", false,-1);
        tracep->declBus(c+902,"TestHarness ldut asic chipMaster chiplink sbypass bar dec", false,-1, 1,0);
        tracep->declBus(c+279,"TestHarness ldut asic chipMaster chiplink sbypass bar next_flight", false,-1, 5,0);
        tracep->declBus(c+1681,"TestHarness ldut asic chipMaster chiplink sbypass bar stall_counter1", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor reset", false,-1);
        tracep->declBit(c+265,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor io_in_a_ready", false,-1);
        tracep->declBit(c+119,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor io_in_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+120,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor io_in_d_ready", false,-1);
        tracep->declBit(c+266,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor io_in_d_valid", false,-1);
        tracep->declBus(c+267,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18024,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+268,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+269,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18025,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+270,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+19405,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+8,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+9,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+280,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor source_ok", false,-1);
        tracep->declBus(c+193,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+194,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor is_aligned", false,-1);
        tracep->declBit(c+195,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+196,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+197,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor mask_size", false,-1);
        tracep->declBit(c+198,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor mask_bit", false,-1);
        tracep->declBit(c+199,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor mask_nbit", false,-1);
        tracep->declBit(c+281,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor mask_acc", false,-1);
        tracep->declBit(c+282,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor mask_acc_1", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor mask_size_1", false,-1);
        tracep->declBit(c+202,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor mask_bit_1", false,-1);
        tracep->declBit(c+203,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor mask_nbit_1", false,-1);
        tracep->declBit(c+204,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor mask_eq_2", false,-1);
        tracep->declBit(c+283,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor mask_lo_lo", false,-1);
        tracep->declBit(c+206,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor mask_eq_3", false,-1);
        tracep->declBit(c+284,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor mask_lo_hi", false,-1);
        tracep->declBit(c+208,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor mask_eq_4", false,-1);
        tracep->declBit(c+285,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor mask_hi_lo", false,-1);
        tracep->declBit(c+210,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor mask_eq_5", false,-1);
        tracep->declBit(c+286,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor mask_hi_hi", false,-1);
        tracep->declBus(c+287,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor mask", false,-1, 3,0);
        tracep->declBit(c+288,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor source_ok_1", false,-1);
        tracep->declBus(c+215,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+216,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+1682,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+1683,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1684,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor a_first", false,-1);
        tracep->declBus(c+1685,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor opcode", false,-1, 2,0);
        tracep->declBus(c+1686,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor size", false,-1, 2,0);
        tracep->declBus(c+1687,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor source", false,-1, 3,0);
        tracep->declBus(c+1688,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor address", false,-1, 31,0);
        tracep->declBus(c+289,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+290,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+1689,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+1690,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1691,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor d_first", false,-1);
        tracep->declBus(c+1692,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+1693,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor param_1", false,-1, 1,0);
        tracep->declBus(c+1694,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor size_1", false,-1, 2,0);
        tracep->declBus(c+1695,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor source_1", false,-1, 3,0);
        tracep->declBus(c+1696,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor sink", false,-1, 4,0);
        tracep->declBit(c+1697,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor denied", false,-1);
        tracep->declBus(c+1698,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+1699,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+1701,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+1703,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1704,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1705,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor a_first_1", false,-1);
        tracep->declBus(c+1706,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1707,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1708,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor d_first_1", false,-1);
        tracep->declBus(c+903,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+904,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+905,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor a_set", false,-1, 15,0);
        tracep->declBus(c+906,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+907,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor same_cycle_resp", false,-1);
        tracep->declBus(c+291,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+908,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+909,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+292,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+911,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+1709,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+1710,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+1711,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+1713,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+1714,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+1715,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor d_first_2", false,-1);
        tracep->declBus(c+913,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+914,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+915,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+1716,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+8,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+8,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+9,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+9,"TestHarness ldut asic chipMaster chiplink sbypass bar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sbypass error clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sbypass error reset", false,-1);
        tracep->declBit(c+897,"TestHarness ldut asic chipMaster chiplink sbypass error auto_in_a_ready", false,-1);
        tracep->declBit(c+252,"TestHarness ldut asic chipMaster chiplink sbypass error auto_in_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster chiplink sbypass error auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+253,"TestHarness ldut asic chipMaster chiplink sbypass error auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster chiplink sbypass error auto_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+254,"TestHarness ldut asic chipMaster chiplink sbypass error auto_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster chiplink sbypass error auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+258,"TestHarness ldut asic chipMaster chiplink sbypass error auto_in_d_ready", false,-1);
        tracep->declBit(c+259,"TestHarness ldut asic chipMaster chiplink sbypass error auto_in_d_valid", false,-1);
        tracep->declBus(c+260,"TestHarness ldut asic chipMaster chiplink sbypass error auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+261,"TestHarness ldut asic chipMaster chiplink sbypass error auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+262,"TestHarness ldut asic chipMaster chiplink sbypass error auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+263,"TestHarness ldut asic chipMaster chiplink sbypass error auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+264,"TestHarness ldut asic chipMaster chiplink sbypass error auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sbypass error monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sbypass error monitor_reset", false,-1);
        tracep->declBit(c+294,"TestHarness ldut asic chipMaster chiplink sbypass error monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+252,"TestHarness ldut asic chipMaster chiplink sbypass error monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster chiplink sbypass error monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+253,"TestHarness ldut asic chipMaster chiplink sbypass error monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster chiplink sbypass error monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+254,"TestHarness ldut asic chipMaster chiplink sbypass error monitor_io_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster chiplink sbypass error monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+258,"TestHarness ldut asic chipMaster chiplink sbypass error monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+295,"TestHarness ldut asic chipMaster chiplink sbypass error monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+296,"TestHarness ldut asic chipMaster chiplink sbypass error monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+297,"TestHarness ldut asic chipMaster chiplink sbypass error monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+298,"TestHarness ldut asic chipMaster chiplink sbypass error monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+299,"TestHarness ldut asic chipMaster chiplink sbypass error monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+300,"TestHarness ldut asic chipMaster chiplink sbypass error monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1717,"TestHarness ldut asic chipMaster chiplink sbypass error idle", false,-1);
        tracep->declBus(c+1718,"TestHarness ldut asic chipMaster chiplink sbypass error beatsLeft", false,-1, 9,0);
        tracep->declBit(c+1719,"TestHarness ldut asic chipMaster chiplink sbypass error idle_1", false,-1);
        tracep->declBus(c+1720,"TestHarness ldut asic chipMaster chiplink sbypass error a_last_counter", false,-1, 9,0);
        tracep->declBit(c+216,"TestHarness ldut asic chipMaster chiplink sbypass error a_last_beats1_opdata", false,-1);
        tracep->declBus(c+301,"TestHarness ldut asic chipMaster chiplink sbypass error a_last_beats1_decode", false,-1, 9,0);
        tracep->declBus(c+302,"TestHarness ldut asic chipMaster chiplink sbypass error a_last_beats1", false,-1, 9,0);
        tracep->declBit(c+303,"TestHarness ldut asic chipMaster chiplink sbypass error a_last", false,-1);
        tracep->declBit(c+304,"TestHarness ldut asic chipMaster chiplink sbypass error da_valid", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sbypass error readys_1", false,-1);
        tracep->declBit(c+1721,"TestHarness ldut asic chipMaster chiplink sbypass error state_1", false,-1);
        tracep->declBit(c+1722,"TestHarness ldut asic chipMaster chiplink sbypass error allowed_1", false,-1);
        tracep->declBit(c+305,"TestHarness ldut asic chipMaster chiplink sbypass error out_1_ready", false,-1);
        tracep->declBus(c+1723,"TestHarness ldut asic chipMaster chiplink sbypass error counter", false,-1, 9,0);
        tracep->declBus(c+306,"TestHarness ldut asic chipMaster chiplink sbypass error da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+307,"TestHarness ldut asic chipMaster chiplink sbypass error beats1_opdata", false,-1);
        tracep->declBus(c+308,"TestHarness ldut asic chipMaster chiplink sbypass error beats1", false,-1, 9,0);
        tracep->declBit(c+309,"TestHarness ldut asic chipMaster chiplink sbypass error da_last", false,-1);
        tracep->declBit(c+897,"TestHarness ldut asic chipMaster chiplink sbypass error in_a_ready", false,-1);
        tracep->declBus(c+1724,"TestHarness ldut asic chipMaster chiplink sbypass error a_last_counter1", false,-1, 9,0);
        tracep->declBit(c+1725,"TestHarness ldut asic chipMaster chiplink sbypass error a_last_first", false,-1);
        tracep->declBus(c+1726,"TestHarness ldut asic chipMaster chiplink sbypass error counter1", false,-1, 9,0);
        tracep->declBit(c+1727,"TestHarness ldut asic chipMaster chiplink sbypass error da_first", false,-1);
        tracep->declBit(c+917,"TestHarness ldut asic chipMaster chiplink sbypass error latch", false,-1);
        tracep->declBit(c+304,"TestHarness ldut asic chipMaster chiplink sbypass error earlyWinner_1", false,-1);
        tracep->declBit(c+310,"TestHarness ldut asic chipMaster chiplink sbypass error muxStateEarly_1", false,-1);
        tracep->declBit(c+918,"TestHarness ldut asic chipMaster chiplink sbypass error sink_ACancel_earlyValid", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sbypass error monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sbypass error monitor reset", false,-1);
        tracep->declBit(c+294,"TestHarness ldut asic chipMaster chiplink sbypass error monitor io_in_a_ready", false,-1);
        tracep->declBit(c+252,"TestHarness ldut asic chipMaster chiplink sbypass error monitor io_in_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster chiplink sbypass error monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+253,"TestHarness ldut asic chipMaster chiplink sbypass error monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster chiplink sbypass error monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+254,"TestHarness ldut asic chipMaster chiplink sbypass error monitor io_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster chiplink sbypass error monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+258,"TestHarness ldut asic chipMaster chiplink sbypass error monitor io_in_d_ready", false,-1);
        tracep->declBit(c+295,"TestHarness ldut asic chipMaster chiplink sbypass error monitor io_in_d_valid", false,-1);
        tracep->declBus(c+296,"TestHarness ldut asic chipMaster chiplink sbypass error monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+297,"TestHarness ldut asic chipMaster chiplink sbypass error monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+298,"TestHarness ldut asic chipMaster chiplink sbypass error monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+299,"TestHarness ldut asic chipMaster chiplink sbypass error monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+300,"TestHarness ldut asic chipMaster chiplink sbypass error monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+10,"TestHarness ldut asic chipMaster chiplink sbypass error monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+11,"TestHarness ldut asic chipMaster chiplink sbypass error monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+311,"TestHarness ldut asic chipMaster chiplink sbypass error monitor source_ok", false,-1);
        tracep->declBus(c+312,"TestHarness ldut asic chipMaster chiplink sbypass error monitor is_aligned_mask", false,-1, 11,0);
        tracep->declBit(c+313,"TestHarness ldut asic chipMaster chiplink sbypass error monitor is_aligned", false,-1);
        tracep->declBit(c+314,"TestHarness ldut asic chipMaster chiplink sbypass error monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+315,"TestHarness ldut asic chipMaster chiplink sbypass error monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+316,"TestHarness ldut asic chipMaster chiplink sbypass error monitor mask_size", false,-1);
        tracep->declBit(c+317,"TestHarness ldut asic chipMaster chiplink sbypass error monitor mask_bit", false,-1);
        tracep->declBit(c+318,"TestHarness ldut asic chipMaster chiplink sbypass error monitor mask_nbit", false,-1);
        tracep->declBit(c+319,"TestHarness ldut asic chipMaster chiplink sbypass error monitor mask_acc", false,-1);
        tracep->declBit(c+320,"TestHarness ldut asic chipMaster chiplink sbypass error monitor mask_acc_1", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sbypass error monitor mask_size_1", false,-1);
        tracep->declBit(c+321,"TestHarness ldut asic chipMaster chiplink sbypass error monitor mask_bit_1", false,-1);
        tracep->declBit(c+322,"TestHarness ldut asic chipMaster chiplink sbypass error monitor mask_nbit_1", false,-1);
        tracep->declBit(c+323,"TestHarness ldut asic chipMaster chiplink sbypass error monitor mask_eq_2", false,-1);
        tracep->declBit(c+324,"TestHarness ldut asic chipMaster chiplink sbypass error monitor mask_lo_lo", false,-1);
        tracep->declBit(c+325,"TestHarness ldut asic chipMaster chiplink sbypass error monitor mask_eq_3", false,-1);
        tracep->declBit(c+326,"TestHarness ldut asic chipMaster chiplink sbypass error monitor mask_lo_hi", false,-1);
        tracep->declBit(c+327,"TestHarness ldut asic chipMaster chiplink sbypass error monitor mask_eq_4", false,-1);
        tracep->declBit(c+328,"TestHarness ldut asic chipMaster chiplink sbypass error monitor mask_hi_lo", false,-1);
        tracep->declBit(c+329,"TestHarness ldut asic chipMaster chiplink sbypass error monitor mask_eq_5", false,-1);
        tracep->declBit(c+330,"TestHarness ldut asic chipMaster chiplink sbypass error monitor mask_hi_hi", false,-1);
        tracep->declBus(c+331,"TestHarness ldut asic chipMaster chiplink sbypass error monitor mask", false,-1, 3,0);
        tracep->declBit(c+332,"TestHarness ldut asic chipMaster chiplink sbypass error monitor source_ok_1", false,-1);
        tracep->declBus(c+301,"TestHarness ldut asic chipMaster chiplink sbypass error monitor a_first_beats1_decode", false,-1, 9,0);
        tracep->declBit(c+216,"TestHarness ldut asic chipMaster chiplink sbypass error monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+1728,"TestHarness ldut asic chipMaster chiplink sbypass error monitor a_first_counter", false,-1, 9,0);
        tracep->declBus(c+1729,"TestHarness ldut asic chipMaster chiplink sbypass error monitor a_first_counter1", false,-1, 9,0);
        tracep->declBit(c+1730,"TestHarness ldut asic chipMaster chiplink sbypass error monitor a_first", false,-1);
        tracep->declBus(c+1731,"TestHarness ldut asic chipMaster chiplink sbypass error monitor opcode", false,-1, 2,0);
        tracep->declBus(c+1732,"TestHarness ldut asic chipMaster chiplink sbypass error monitor size", false,-1, 3,0);
        tracep->declBus(c+1733,"TestHarness ldut asic chipMaster chiplink sbypass error monitor source", false,-1, 3,0);
        tracep->declArray(c+1734,"TestHarness ldut asic chipMaster chiplink sbypass error monitor address", false,-1, 127,0);
        tracep->declBus(c+333,"TestHarness ldut asic chipMaster chiplink sbypass error monitor d_first_beats1_decode", false,-1, 9,0);
        tracep->declBit(c+334,"TestHarness ldut asic chipMaster chiplink sbypass error monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+1738,"TestHarness ldut asic chipMaster chiplink sbypass error monitor d_first_counter", false,-1, 9,0);
        tracep->declBus(c+1739,"TestHarness ldut asic chipMaster chiplink sbypass error monitor d_first_counter1", false,-1, 9,0);
        tracep->declBit(c+1740,"TestHarness ldut asic chipMaster chiplink sbypass error monitor d_first", false,-1);
        tracep->declBus(c+1741,"TestHarness ldut asic chipMaster chiplink sbypass error monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+1742,"TestHarness ldut asic chipMaster chiplink sbypass error monitor size_1", false,-1, 3,0);
        tracep->declBus(c+1743,"TestHarness ldut asic chipMaster chiplink sbypass error monitor source_1", false,-1, 3,0);
        tracep->declBit(c+1744,"TestHarness ldut asic chipMaster chiplink sbypass error monitor denied", false,-1);
        tracep->declBus(c+1745,"TestHarness ldut asic chipMaster chiplink sbypass error monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+1746,"TestHarness ldut asic chipMaster chiplink sbypass error monitor inflight_opcodes", false,-1, 63,0);
        tracep->declArray(c+1748,"TestHarness ldut asic chipMaster chiplink sbypass error monitor inflight_sizes", false,-1, 127,0);
        tracep->declBus(c+1752,"TestHarness ldut asic chipMaster chiplink sbypass error monitor a_first_counter_1", false,-1, 9,0);
        tracep->declBus(c+1753,"TestHarness ldut asic chipMaster chiplink sbypass error monitor a_first_counter1_1", false,-1, 9,0);
        tracep->declBit(c+1754,"TestHarness ldut asic chipMaster chiplink sbypass error monitor a_first_1", false,-1);
        tracep->declBus(c+1755,"TestHarness ldut asic chipMaster chiplink sbypass error monitor d_first_counter_1", false,-1, 9,0);
        tracep->declBus(c+1756,"TestHarness ldut asic chipMaster chiplink sbypass error monitor d_first_counter1_1", false,-1, 9,0);
        tracep->declBit(c+1757,"TestHarness ldut asic chipMaster chiplink sbypass error monitor d_first_1", false,-1);
        tracep->declBus(c+919,"TestHarness ldut asic chipMaster chiplink sbypass error monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+920,"TestHarness ldut asic chipMaster chiplink sbypass error monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declBus(c+921,"TestHarness ldut asic chipMaster chiplink sbypass error monitor a_set", false,-1, 15,0);
        tracep->declBus(c+922,"TestHarness ldut asic chipMaster chiplink sbypass error monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+923,"TestHarness ldut asic chipMaster chiplink sbypass error monitor same_cycle_resp", false,-1);
        tracep->declBus(c+335,"TestHarness ldut asic chipMaster chiplink sbypass error monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+924,"TestHarness ldut asic chipMaster chiplink sbypass error monitor a_size_lookup", false,-1, 7,0);
        tracep->declQuad(c+925,"TestHarness ldut asic chipMaster chiplink sbypass error monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+927,"TestHarness ldut asic chipMaster chiplink sbypass error monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declArray(c+929,"TestHarness ldut asic chipMaster chiplink sbypass error monitor a_sizes_set", false,-1, 127,0);
        tracep->declArray(c+933,"TestHarness ldut asic chipMaster chiplink sbypass error monitor d_sizes_clr", false,-1, 127,0);
        tracep->declBus(c+1758,"TestHarness ldut asic chipMaster chiplink sbypass error monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+1759,"TestHarness ldut asic chipMaster chiplink sbypass error monitor inflight_1", false,-1, 15,0);
        tracep->declArray(c+1760,"TestHarness ldut asic chipMaster chiplink sbypass error monitor inflight_sizes_1", false,-1, 127,0);
        tracep->declBus(c+1764,"TestHarness ldut asic chipMaster chiplink sbypass error monitor d_first_counter_2", false,-1, 9,0);
        tracep->declBus(c+1765,"TestHarness ldut asic chipMaster chiplink sbypass error monitor d_first_counter1_2", false,-1, 9,0);
        tracep->declBit(c+1766,"TestHarness ldut asic chipMaster chiplink sbypass error monitor d_first_2", false,-1);
        tracep->declBus(c+937,"TestHarness ldut asic chipMaster chiplink sbypass error monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+938,"TestHarness ldut asic chipMaster chiplink sbypass error monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+939,"TestHarness ldut asic chipMaster chiplink sbypass error monitor d_sizes_clr_1", false,-1, 127,0);
        tracep->declBus(c+1767,"TestHarness ldut asic chipMaster chiplink sbypass error monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster chiplink sbypass error monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster chiplink sbypass error monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster chiplink sbypass error monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+10,"TestHarness ldut asic chipMaster chiplink sbypass error monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+10,"TestHarness ldut asic chipMaster chiplink sbypass error monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster chiplink sbypass error monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster chiplink sbypass error monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster chiplink sbypass error monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+11,"TestHarness ldut asic chipMaster chiplink sbypass error monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+11,"TestHarness ldut asic chipMaster chiplink sbypass error monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink mbypass clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink mbypass reset", false,-1);
        tracep->declBit(c+18020,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_a_ready", false,-1);
        tracep->declBit(c+17022,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_a_valid", false,-1);
        tracep->declBus(c+1583,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1584,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1585,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1586,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+1587,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1588,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+1589,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+1590,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_c_ready", false,-1);
        tracep->declBit(c+17023,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_c_valid", false,-1);
        tracep->declBus(c+1591,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1592,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1593,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1594,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+1595,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1596,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_d_ready", false,-1);
        tracep->declBit(c+1597,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_d_valid", false,-1);
        tracep->declBus(c+1210,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1211,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1212,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1213,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+1214,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_d_bits_denied", false,-1);
        tracep->declBus(c+1215,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+1598,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_e_ready", false,-1);
        tracep->declBit(c+17024,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_e_valid", false,-1);
        tracep->declBit(c+1599,"TestHarness ldut asic chipMaster chiplink mbypass auto_in_1_e_bits_sink", false,-1);
        tracep->declBit(c+17953,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_a_ready", false,-1);
        tracep->declBit(c+17954,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_a_valid", false,-1);
        tracep->declBus(c+1199,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1200,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1201,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1202,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+1203,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1204,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+1205,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+1206,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_c_ready", false,-1);
        tracep->declBit(c+17019,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1207,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1208,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_d_ready", false,-1);
        tracep->declBit(c+1209,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_d_valid", false,-1);
        tracep->declBus(c+1210,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1211,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1212,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1213,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+1214,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+1215,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+1216,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster chiplink mbypass auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+18021,"TestHarness ldut asic chipMaster chiplink mbypass io_bypass", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink mbypass monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink mbypass monitor_reset", false,-1);
        tracep->declBit(c+1768,"TestHarness ldut asic chipMaster chiplink mbypass monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+1210,"TestHarness ldut asic chipMaster chiplink mbypass monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1211,"TestHarness ldut asic chipMaster chiplink mbypass monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1212,"TestHarness ldut asic chipMaster chiplink mbypass monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBit(c+1769,"TestHarness ldut asic chipMaster chiplink mbypass monitor_io_in_d_bits_source", false,-1);
        tracep->declBit(c+1214,"TestHarness ldut asic chipMaster chiplink mbypass monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1216,"TestHarness ldut asic chipMaster chiplink mbypass monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_reset", false,-1);
        tracep->declBit(c+18028,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_io_in_a_ready", false,-1);
        tracep->declBit(c+17022,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_io_in_a_valid", false,-1);
        tracep->declBus(c+1583,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1584,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1585,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1586,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+1587,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1588,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+1770,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_io_in_c_ready", false,-1);
        tracep->declBit(c+17023,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_io_in_c_valid", false,-1);
        tracep->declBus(c+1591,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1592,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1593,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1594,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+1595,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1596,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_io_in_d_ready", false,-1);
        tracep->declBit(c+1771,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_io_in_d_valid", false,-1);
        tracep->declBus(c+1210,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1211,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1212,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1213,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+1214,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1216,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1598,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_io_in_e_ready", false,-1);
        tracep->declBit(c+17024,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_io_in_e_valid", false,-1);
        tracep->declBit(c+1599,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+1772,"TestHarness ldut asic chipMaster chiplink mbypass bypass", false,-1);
        tracep->declBus(c+1773,"TestHarness ldut asic chipMaster chiplink mbypass flight", false,-1, 7,0);
        tracep->declBus(c+1774,"TestHarness ldut asic chipMaster chiplink mbypass stall_counter", false,-1, 3,0);
        tracep->declBit(c+1775,"TestHarness ldut asic chipMaster chiplink mbypass stall_first", false,-1);
        tracep->declBit(c+18029,"TestHarness ldut asic chipMaster chiplink mbypass stall", false,-1);
        tracep->declBit(c+19412,"TestHarness ldut asic chipMaster chiplink mbypass out_a_valid", false,-1);
        tracep->declBus(c+1776,"TestHarness ldut asic chipMaster chiplink mbypass out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1777,"TestHarness ldut asic chipMaster chiplink mbypass beats1_decode", false,-1, 3,0);
        tracep->declBus(c+1778,"TestHarness ldut asic chipMaster chiplink mbypass out_a_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+1779,"TestHarness ldut asic chipMaster chiplink mbypass beats1_opdata", false,-1);
        tracep->declBus(c+1780,"TestHarness ldut asic chipMaster chiplink mbypass counter", false,-1, 3,0);
        tracep->declBus(c+1781,"TestHarness ldut asic chipMaster chiplink mbypass counter1", false,-1, 3,0);
        tracep->declBit(c+1782,"TestHarness ldut asic chipMaster chiplink mbypass a_first", false,-1);
        tracep->declBit(c+1783,"TestHarness ldut asic chipMaster chiplink mbypass divertprobes", false,-1);
        tracep->declBit(c+1784,"TestHarness ldut asic chipMaster chiplink mbypass bypass_c", false,-1);
        tracep->declBit(c+15425,"TestHarness ldut asic chipMaster chiplink mbypass out_c_valid", false,-1);
        tracep->declBus(c+1785,"TestHarness ldut asic chipMaster chiplink mbypass out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1786,"TestHarness ldut asic chipMaster chiplink mbypass beats1_decode_2", false,-1, 3,0);
        tracep->declBus(c+1787,"TestHarness ldut asic chipMaster chiplink mbypass out_c_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+1788,"TestHarness ldut asic chipMaster chiplink mbypass beats1_opdata_2", false,-1);
        tracep->declBus(c+1789,"TestHarness ldut asic chipMaster chiplink mbypass beats1_2", false,-1, 3,0);
        tracep->declBus(c+1790,"TestHarness ldut asic chipMaster chiplink mbypass counter_2", false,-1, 3,0);
        tracep->declBus(c+1791,"TestHarness ldut asic chipMaster chiplink mbypass counter1_2", false,-1, 3,0);
        tracep->declBit(c+1792,"TestHarness ldut asic chipMaster chiplink mbypass c_first", false,-1);
        tracep->declBit(c+1793,"TestHarness ldut asic chipMaster chiplink mbypass c_last", false,-1);
        tracep->declBit(c+1794,"TestHarness ldut asic chipMaster chiplink mbypass out_d_ready", false,-1);
        tracep->declBus(c+1795,"TestHarness ldut asic chipMaster chiplink mbypass beats1_decode_3", false,-1, 3,0);
        tracep->declBit(c+1796,"TestHarness ldut asic chipMaster chiplink mbypass beats1_opdata_3", false,-1);
        tracep->declBus(c+1797,"TestHarness ldut asic chipMaster chiplink mbypass beats1_3", false,-1, 3,0);
        tracep->declBus(c+1798,"TestHarness ldut asic chipMaster chiplink mbypass counter_3", false,-1, 3,0);
        tracep->declBus(c+1799,"TestHarness ldut asic chipMaster chiplink mbypass counter1_3", false,-1, 3,0);
        tracep->declBit(c+1800,"TestHarness ldut asic chipMaster chiplink mbypass d_first", false,-1);
        tracep->declBit(c+1801,"TestHarness ldut asic chipMaster chiplink mbypass d_last", false,-1);
        tracep->declBit(c+15426,"TestHarness ldut asic chipMaster chiplink mbypass out_e_valid", false,-1);
        tracep->declBit(c+15427,"TestHarness ldut asic chipMaster chiplink mbypass done_4", false,-1);
        tracep->declBit(c+1802,"TestHarness ldut asic chipMaster chiplink mbypass c_request", false,-1);
        tracep->declBit(c+1803,"TestHarness ldut asic chipMaster chiplink mbypass c_response", false,-1);
        tracep->declBit(c+1804,"TestHarness ldut asic chipMaster chiplink mbypass d_request", false,-1);
        tracep->declBit(c+15952,"TestHarness ldut asic chipMaster chiplink mbypass inc_hi_hi_hi", false,-1);
        tracep->declBit(c+15428,"TestHarness ldut asic chipMaster chiplink mbypass inc_lo_hi", false,-1);
        tracep->declBit(c+1805,"TestHarness ldut asic chipMaster chiplink mbypass inc_hi_hi_lo", false,-1);
        tracep->declBus(c+18030,"TestHarness ldut asic chipMaster chiplink mbypass inc", false,-1, 4,0);
        tracep->declBit(c+15429,"TestHarness ldut asic chipMaster chiplink mbypass dec_lo_hi", false,-1);
        tracep->declBit(c+1806,"TestHarness ldut asic chipMaster chiplink mbypass dec_hi_hi_lo", false,-1);
        tracep->declBus(c+17030,"TestHarness ldut asic chipMaster chiplink mbypass dec", false,-1, 4,0);
        tracep->declBus(c+18031,"TestHarness ldut asic chipMaster chiplink mbypass next_flight", false,-1, 7,0);
        tracep->declBus(c+1807,"TestHarness ldut asic chipMaster chiplink mbypass stall_counter1", false,-1, 3,0);
        tracep->declBit(c+15953,"TestHarness ldut asic chipMaster chiplink mbypass in1_a_ready", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink mbypass monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink mbypass monitor reset", false,-1);
        tracep->declBit(c+1768,"TestHarness ldut asic chipMaster chiplink mbypass monitor io_in_d_valid", false,-1);
        tracep->declBus(c+1210,"TestHarness ldut asic chipMaster chiplink mbypass monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1211,"TestHarness ldut asic chipMaster chiplink mbypass monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1212,"TestHarness ldut asic chipMaster chiplink mbypass monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBit(c+1769,"TestHarness ldut asic chipMaster chiplink mbypass monitor io_in_d_bits_source", false,-1);
        tracep->declBit(c+1214,"TestHarness ldut asic chipMaster chiplink mbypass monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1216,"TestHarness ldut asic chipMaster chiplink mbypass monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+12,"TestHarness ldut asic chipMaster chiplink mbypass monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+13,"TestHarness ldut asic chipMaster chiplink mbypass monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBus(c+1795,"TestHarness ldut asic chipMaster chiplink mbypass monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1796,"TestHarness ldut asic chipMaster chiplink mbypass monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+1808,"TestHarness ldut asic chipMaster chiplink mbypass monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+1809,"TestHarness ldut asic chipMaster chiplink mbypass monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1810,"TestHarness ldut asic chipMaster chiplink mbypass monitor d_first", false,-1);
        tracep->declBus(c+1811,"TestHarness ldut asic chipMaster chiplink mbypass monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+1812,"TestHarness ldut asic chipMaster chiplink mbypass monitor param_1", false,-1, 1,0);
        tracep->declBus(c+1813,"TestHarness ldut asic chipMaster chiplink mbypass monitor size_1", false,-1, 2,0);
        tracep->declBit(c+1814,"TestHarness ldut asic chipMaster chiplink mbypass monitor source_1", false,-1);
        tracep->declBit(c+1815,"TestHarness ldut asic chipMaster chiplink mbypass monitor denied", false,-1);
        tracep->declBus(c+1816,"TestHarness ldut asic chipMaster chiplink mbypass monitor inflight_opcodes", false,-1, 3,0);
        tracep->declBus(c+1817,"TestHarness ldut asic chipMaster chiplink mbypass monitor inflight_sizes", false,-1, 3,0);
        tracep->declBus(c+1818,"TestHarness ldut asic chipMaster chiplink mbypass monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1819,"TestHarness ldut asic chipMaster chiplink mbypass monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1820,"TestHarness ldut asic chipMaster chiplink mbypass monitor d_first_1", false,-1);
        tracep->declBus(c+1821,"TestHarness ldut asic chipMaster chiplink mbypass monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+1822,"TestHarness ldut asic chipMaster chiplink mbypass monitor a_size_lookup", false,-1, 3,0);
        tracep->declBus(c+1823,"TestHarness ldut asic chipMaster chiplink mbypass monitor d_opcodes_clr", false,-1, 3,0);
        tracep->declBus(c+1824,"TestHarness ldut asic chipMaster chiplink mbypass monitor inflight_sizes_1", false,-1, 3,0);
        tracep->declBus(c+1825,"TestHarness ldut asic chipMaster chiplink mbypass monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+1826,"TestHarness ldut asic chipMaster chiplink mbypass monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+1827,"TestHarness ldut asic chipMaster chiplink mbypass monitor d_first_2", false,-1);
        tracep->declBus(c+1828,"TestHarness ldut asic chipMaster chiplink mbypass monitor c_size_lookup", false,-1, 3,0);
        tracep->declBus(c+1829,"TestHarness ldut asic chipMaster chiplink mbypass monitor d_opcodes_clr_1", false,-1, 3,0);
        tracep->declBit(c+1830,"TestHarness ldut asic chipMaster chiplink mbypass monitor inflight_2", false,-1);
        tracep->declBus(c+1831,"TestHarness ldut asic chipMaster chiplink mbypass monitor d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+1832,"TestHarness ldut asic chipMaster chiplink mbypass monitor d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+1833,"TestHarness ldut asic chipMaster chiplink mbypass monitor d_first_3", false,-1);
        tracep->declBit(c+1834,"TestHarness ldut asic chipMaster chiplink mbypass monitor d_set", false,-1);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster chiplink mbypass monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster chiplink mbypass monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster chiplink mbypass monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+12,"TestHarness ldut asic chipMaster chiplink mbypass monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+12,"TestHarness ldut asic chipMaster chiplink mbypass monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster chiplink mbypass monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster chiplink mbypass monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster chiplink mbypass monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+13,"TestHarness ldut asic chipMaster chiplink mbypass monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+13,"TestHarness ldut asic chipMaster chiplink mbypass monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 reset", false,-1);
        tracep->declBit(c+18028,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 io_in_a_ready", false,-1);
        tracep->declBit(c+17022,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 io_in_a_valid", false,-1);
        tracep->declBus(c+1583,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1584,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1585,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1586,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+1587,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1588,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+1770,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 io_in_c_ready", false,-1);
        tracep->declBit(c+17023,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 io_in_c_valid", false,-1);
        tracep->declBus(c+1591,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1592,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1593,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1594,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+1595,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1596,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 io_in_d_ready", false,-1);
        tracep->declBit(c+1771,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 io_in_d_valid", false,-1);
        tracep->declBus(c+1210,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1211,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1212,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1213,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+1214,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1216,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1598,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 io_in_e_ready", false,-1);
        tracep->declBit(c+17024,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 io_in_e_valid", false,-1);
        tracep->declBit(c+1599,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 io_in_e_bits_sink", false,-1);
        tracep->declBus(c+14,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+15,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+1835,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 source_ok", false,-1);
        tracep->declBus(c+1836,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+1837,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 is_aligned", false,-1);
        tracep->declBit(c+1838,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+1839,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+1840,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 mask_size", false,-1);
        tracep->declBit(c+1841,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 mask_bit", false,-1);
        tracep->declBit(c+1842,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 mask_nbit", false,-1);
        tracep->declBit(c+1843,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 mask_acc", false,-1);
        tracep->declBit(c+1844,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 mask_acc_1", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 mask_size_1", false,-1);
        tracep->declBit(c+1845,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 mask_bit_1", false,-1);
        tracep->declBit(c+1846,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 mask_nbit_1", false,-1);
        tracep->declBit(c+1847,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 mask_eq_2", false,-1);
        tracep->declBit(c+1848,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 mask_lo_lo", false,-1);
        tracep->declBit(c+1849,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 mask_eq_3", false,-1);
        tracep->declBit(c+1850,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 mask_lo_hi", false,-1);
        tracep->declBit(c+1851,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 mask_eq_4", false,-1);
        tracep->declBit(c+1852,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 mask_hi_lo", false,-1);
        tracep->declBit(c+1853,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 mask_eq_5", false,-1);
        tracep->declBit(c+1854,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 mask_hi_hi", false,-1);
        tracep->declBus(c+1855,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 mask", false,-1, 3,0);
        tracep->declBit(c+1856,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 source_ok_1", false,-1);
        tracep->declBit(c+1857,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 source_ok_2", false,-1);
        tracep->declBus(c+1858,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+1859,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 is_aligned_2", false,-1);
        tracep->declBit(c+1860,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 address_ok_1", false,-1);
        tracep->declBit(c+1861,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 sink_ok_1", false,-1);
        tracep->declBus(c+1862,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1863,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 a_first_beats1_opdata", false,-1);
        tracep->declBus(c+1864,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 a_first_counter", false,-1, 3,0);
        tracep->declBus(c+1865,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1866,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 a_first", false,-1);
        tracep->declBus(c+1867,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 opcode", false,-1, 2,0);
        tracep->declBus(c+1868,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 param", false,-1, 2,0);
        tracep->declBus(c+1869,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 size", false,-1, 2,0);
        tracep->declBus(c+1870,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 source", false,-1, 5,0);
        tracep->declBus(c+1871,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 address", false,-1, 31,0);
        tracep->declBus(c+1795,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1796,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 d_first_beats1_opdata", false,-1);
        tracep->declBus(c+1872,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 d_first_counter", false,-1, 3,0);
        tracep->declBus(c+1873,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1874,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 d_first", false,-1);
        tracep->declBus(c+1875,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 opcode_1", false,-1, 2,0);
        tracep->declBus(c+1876,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 param_1", false,-1, 1,0);
        tracep->declBus(c+1877,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 size_1", false,-1, 2,0);
        tracep->declBus(c+1878,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 source_1", false,-1, 5,0);
        tracep->declBit(c+1879,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 denied", false,-1);
        tracep->declBus(c+1880,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 c_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1881,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 c_first_beats1_opdata", false,-1);
        tracep->declBus(c+1882,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 c_first_counter", false,-1, 3,0);
        tracep->declBus(c+1883,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 c_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1884,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 c_first", false,-1);
        tracep->declBus(c+1885,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 opcode_3", false,-1, 2,0);
        tracep->declBus(c+1886,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 param_3", false,-1, 2,0);
        tracep->declBus(c+1887,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 size_3", false,-1, 2,0);
        tracep->declBus(c+1888,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 source_3", false,-1, 5,0);
        tracep->declBus(c+1889,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 address_2", false,-1, 31,0);
        tracep->declQuad(c+1890,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 inflight", false,-1, 63,0);
        tracep->declArray(c+1892,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+1900,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 inflight_sizes", false,-1, 255,0);
        tracep->declBus(c+1908,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1909,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1910,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 a_first_1", false,-1);
        tracep->declBus(c+1911,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1912,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1913,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 d_first_1", false,-1);
        tracep->declQuad(c+17031,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+15954,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15955,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 a_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+15956,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 a_set", false,-1, 63,0);
        tracep->declQuad(c+1914,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+1916,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 d_clr", false,-1, 63,0);
        tracep->declBit(c+15430,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 same_cycle_resp", false,-1);
        tracep->declBus(c+1918,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+1919,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+15958,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+1920,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+15966,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 a_sizes_set", false,-1, 255,0);
        tracep->declBus(c+1928,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 watchdog", false,-1, 31,0);
        tracep->declQuad(c+1929,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 inflight_1", false,-1, 63,0);
        tracep->declArray(c+1931,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 inflight_sizes_1", false,-1, 255,0);
        tracep->declBus(c+1939,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 c_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1940,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 c_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1941,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 c_first_1", false,-1);
        tracep->declBus(c+1942,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+1943,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+1944,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 d_first_2", false,-1);
        tracep->declQuad(c+15431,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+15433,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 c_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+15434,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 c_set", false,-1, 63,0);
        tracep->declQuad(c+1945,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+1947,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 d_clr_1", false,-1, 63,0);
        tracep->declBit(c+15436,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 same_cycle_resp_1", false,-1);
        tracep->declBus(c+1949,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+1950,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 d_opcodes_clr_1", false,-1, 255,0);
        tracep->declArray(c+15437,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 c_sizes_set", false,-1, 255,0);
        tracep->declBus(c+1958,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 watchdog_1", false,-1, 31,0);
        tracep->declBit(c+1959,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 inflight_2", false,-1);
        tracep->declBus(c+1960,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+1961,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+1962,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 d_first_3", false,-1);
        tracep->declBit(c+1963,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 d_set", false,-1);
        tracep->declBit(c+15445,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 e_clr", false,-1);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+14,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+14,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+15,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+15,"TestHarness ldut asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink monitor reset", false,-1);
        tracep->declBit(c+1574,"TestHarness ldut asic chipMaster chiplink monitor io_in_a_ready", false,-1);
        tracep->declBit(c+245,"TestHarness ldut asic chipMaster chiplink monitor io_in_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster chiplink monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster chiplink monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster chiplink monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster chiplink monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster chiplink monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+246,"TestHarness ldut asic chipMaster chiplink monitor io_in_d_ready", false,-1);
        tracep->declBit(c+17021,"TestHarness ldut asic chipMaster chiplink monitor io_in_d_valid", false,-1);
        tracep->declBus(c+1575,"TestHarness ldut asic chipMaster chiplink monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1576,"TestHarness ldut asic chipMaster chiplink monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1577,"TestHarness ldut asic chipMaster chiplink monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1578,"TestHarness ldut asic chipMaster chiplink monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+1579,"TestHarness ldut asic chipMaster chiplink monitor io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+1580,"TestHarness ldut asic chipMaster chiplink monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1582,"TestHarness ldut asic chipMaster chiplink monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+16,"TestHarness ldut asic chipMaster chiplink monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+17,"TestHarness ldut asic chipMaster chiplink monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+336,"TestHarness ldut asic chipMaster chiplink monitor source_ok", false,-1);
        tracep->declBus(c+193,"TestHarness ldut asic chipMaster chiplink monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+194,"TestHarness ldut asic chipMaster chiplink monitor is_aligned", false,-1);
        tracep->declBit(c+195,"TestHarness ldut asic chipMaster chiplink monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+196,"TestHarness ldut asic chipMaster chiplink monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+197,"TestHarness ldut asic chipMaster chiplink monitor mask_size", false,-1);
        tracep->declBit(c+198,"TestHarness ldut asic chipMaster chiplink monitor mask_bit", false,-1);
        tracep->declBit(c+199,"TestHarness ldut asic chipMaster chiplink monitor mask_nbit", false,-1);
        tracep->declBit(c+337,"TestHarness ldut asic chipMaster chiplink monitor mask_acc", false,-1);
        tracep->declBit(c+338,"TestHarness ldut asic chipMaster chiplink monitor mask_acc_1", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink monitor mask_size_1", false,-1);
        tracep->declBit(c+202,"TestHarness ldut asic chipMaster chiplink monitor mask_bit_1", false,-1);
        tracep->declBit(c+203,"TestHarness ldut asic chipMaster chiplink monitor mask_nbit_1", false,-1);
        tracep->declBit(c+204,"TestHarness ldut asic chipMaster chiplink monitor mask_eq_2", false,-1);
        tracep->declBit(c+339,"TestHarness ldut asic chipMaster chiplink monitor mask_lo_lo", false,-1);
        tracep->declBit(c+206,"TestHarness ldut asic chipMaster chiplink monitor mask_eq_3", false,-1);
        tracep->declBit(c+340,"TestHarness ldut asic chipMaster chiplink monitor mask_lo_hi", false,-1);
        tracep->declBit(c+208,"TestHarness ldut asic chipMaster chiplink monitor mask_eq_4", false,-1);
        tracep->declBit(c+341,"TestHarness ldut asic chipMaster chiplink monitor mask_hi_lo", false,-1);
        tracep->declBit(c+210,"TestHarness ldut asic chipMaster chiplink monitor mask_eq_5", false,-1);
        tracep->declBit(c+342,"TestHarness ldut asic chipMaster chiplink monitor mask_hi_hi", false,-1);
        tracep->declBus(c+343,"TestHarness ldut asic chipMaster chiplink monitor mask", false,-1, 3,0);
        tracep->declBit(c+1964,"TestHarness ldut asic chipMaster chiplink monitor source_ok_1", false,-1);
        tracep->declBus(c+215,"TestHarness ldut asic chipMaster chiplink monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+216,"TestHarness ldut asic chipMaster chiplink monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+1965,"TestHarness ldut asic chipMaster chiplink monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+1966,"TestHarness ldut asic chipMaster chiplink monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1967,"TestHarness ldut asic chipMaster chiplink monitor a_first", false,-1);
        tracep->declBus(c+1968,"TestHarness ldut asic chipMaster chiplink monitor opcode", false,-1, 2,0);
        tracep->declBus(c+1969,"TestHarness ldut asic chipMaster chiplink monitor size", false,-1, 2,0);
        tracep->declBus(c+1970,"TestHarness ldut asic chipMaster chiplink monitor source", false,-1, 3,0);
        tracep->declBus(c+1971,"TestHarness ldut asic chipMaster chiplink monitor address", false,-1, 31,0);
        tracep->declBus(c+1972,"TestHarness ldut asic chipMaster chiplink monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1973,"TestHarness ldut asic chipMaster chiplink monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+1974,"TestHarness ldut asic chipMaster chiplink monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+1975,"TestHarness ldut asic chipMaster chiplink monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1976,"TestHarness ldut asic chipMaster chiplink monitor d_first", false,-1);
        tracep->declBus(c+1977,"TestHarness ldut asic chipMaster chiplink monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+1978,"TestHarness ldut asic chipMaster chiplink monitor param_1", false,-1, 1,0);
        tracep->declBus(c+1979,"TestHarness ldut asic chipMaster chiplink monitor size_1", false,-1, 2,0);
        tracep->declBus(c+1980,"TestHarness ldut asic chipMaster chiplink monitor source_1", false,-1, 3,0);
        tracep->declBus(c+1981,"TestHarness ldut asic chipMaster chiplink monitor sink", false,-1, 4,0);
        tracep->declBit(c+1982,"TestHarness ldut asic chipMaster chiplink monitor denied", false,-1);
        tracep->declBus(c+1983,"TestHarness ldut asic chipMaster chiplink monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+1984,"TestHarness ldut asic chipMaster chiplink monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+1986,"TestHarness ldut asic chipMaster chiplink monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+1988,"TestHarness ldut asic chipMaster chiplink monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1989,"TestHarness ldut asic chipMaster chiplink monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1990,"TestHarness ldut asic chipMaster chiplink monitor a_first_1", false,-1);
        tracep->declBus(c+1991,"TestHarness ldut asic chipMaster chiplink monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1992,"TestHarness ldut asic chipMaster chiplink monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1993,"TestHarness ldut asic chipMaster chiplink monitor d_first_1", false,-1);
        tracep->declBus(c+344,"TestHarness ldut asic chipMaster chiplink monitor a_set_wo_ready", false,-1, 15,0);
        tracep->declBus(c+943,"TestHarness ldut asic chipMaster chiplink monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+944,"TestHarness ldut asic chipMaster chiplink monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+945,"TestHarness ldut asic chipMaster chiplink monitor a_set", false,-1, 15,0);
        tracep->declBus(c+15446,"TestHarness ldut asic chipMaster chiplink monitor d_clr_wo_ready", false,-1, 15,0);
        tracep->declBus(c+946,"TestHarness ldut asic chipMaster chiplink monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+947,"TestHarness ldut asic chipMaster chiplink monitor same_cycle_resp", false,-1);
        tracep->declBus(c+1994,"TestHarness ldut asic chipMaster chiplink monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+1995,"TestHarness ldut asic chipMaster chiplink monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+948,"TestHarness ldut asic chipMaster chiplink monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+345,"TestHarness ldut asic chipMaster chiplink monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+950,"TestHarness ldut asic chipMaster chiplink monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+1996,"TestHarness ldut asic chipMaster chiplink monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+1997,"TestHarness ldut asic chipMaster chiplink monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+1998,"TestHarness ldut asic chipMaster chiplink monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+2000,"TestHarness ldut asic chipMaster chiplink monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+2001,"TestHarness ldut asic chipMaster chiplink monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+2002,"TestHarness ldut asic chipMaster chiplink monitor d_first_2", false,-1);
        tracep->declBus(c+952,"TestHarness ldut asic chipMaster chiplink monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+2003,"TestHarness ldut asic chipMaster chiplink monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+953,"TestHarness ldut asic chipMaster chiplink monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+2004,"TestHarness ldut asic chipMaster chiplink monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster chiplink monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster chiplink monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster chiplink monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+16,"TestHarness ldut asic chipMaster chiplink monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+16,"TestHarness ldut asic chipMaster chiplink monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster chiplink monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster chiplink monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster chiplink monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+17,"TestHarness ldut asic chipMaster chiplink monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+17,"TestHarness ldut asic chipMaster chiplink monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sinkA clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sinkA reset", false,-1);
        tracep->declBit(c+1574,"TestHarness ldut asic chipMaster chiplink sinkA io_a_ready", false,-1);
        tracep->declBit(c+245,"TestHarness ldut asic chipMaster chiplink sinkA io_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster chiplink sinkA io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster chiplink sinkA io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster chiplink sinkA io_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster chiplink sinkA io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster chiplink sinkA io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+104,"TestHarness ldut asic chipMaster chiplink sinkA io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+1600,"TestHarness ldut asic chipMaster chiplink sinkA io_q_ready", false,-1);
        tracep->declBit(c+247,"TestHarness ldut asic chipMaster chiplink sinkA io_q_valid", false,-1);
        tracep->declBus(c+248,"TestHarness ldut asic chipMaster chiplink sinkA io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+249,"TestHarness ldut asic chipMaster chiplink sinkA io_q_bits_last", false,-1);
        tracep->declBus(c+250,"TestHarness ldut asic chipMaster chiplink sinkA io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sinkA inject_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sinkA inject_reset", false,-1);
        tracep->declBit(c+347,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_last", false,-1);
        tracep->declBit(c+348,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_o_last", false,-1);
        tracep->declBit(c+349,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_ready", false,-1);
        tracep->declBit(c+247,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_valid", false,-1);
        tracep->declBus(c+350,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+2005,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+351,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+352,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_bits_source", false,-1, 3,0);
        tracep->declBus(c+955,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+353,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+354,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+355,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_o_ready", false,-1);
        tracep->declBit(c+247,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_o_valid", false,-1);
        tracep->declBus(c+350,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+2005,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+351,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+352,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_o_bits_source", false,-1, 3,0);
        tracep->declBus(c+955,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+356,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_o_bits_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q_reset", false,-1);
        tracep->declBit(c+1574,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q_io_enq_ready", false,-1);
        tracep->declBit(c+245,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q_io_enq_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+104,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+349,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q_io_deq_ready", false,-1);
        tracep->declBit(c+247,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q_io_deq_valid", false,-1);
        tracep->declBus(c+350,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+2005,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+351,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+352,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+955,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+353,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+354,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBus(c+357,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+358,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_last_beats1_opdata", false,-1);
        tracep->declBus(c+359,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_last_beats1", false,-1, 3,0);
        tracep->declBus(c+2006,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_last_counter", false,-1, 3,0);
        tracep->declBus(c+2007,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_last_counter1", false,-1, 3,0);
        tracep->declBit(c+2008,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_last_first", false,-1);
        tracep->declBit(c+358,"TestHarness ldut asic chipMaster chiplink sinkA a_hasData", false,-1);
        tracep->declBit(c+360,"TestHarness ldut asic chipMaster chiplink sinkA a_partial", false,-1);
        tracep->declBus(c+2009,"TestHarness ldut asic chipMaster chiplink sinkA state", false,-1, 1,0);
        tracep->declBus(c+361,"TestHarness ldut asic chipMaster chiplink sinkA header_hi_hi_hi", false,-1, 15,0);
        tracep->declBus(c+362,"TestHarness ldut asic chipMaster chiplink sinkA header_hi_hi_lo", false,-1, 2,0);
        tracep->declBus(c+363,"TestHarness ldut asic chipMaster chiplink sinkA header_hi_lo", false,-1, 3,0);
        tracep->declBus(c+2005,"TestHarness ldut asic chipMaster chiplink sinkA header_lo_hi_hi", false,-1, 2,0);
        tracep->declBus(c+350,"TestHarness ldut asic chipMaster chiplink sinkA header_lo_hi_lo", false,-1, 2,0);
        tracep->declBus(c+364,"TestHarness ldut asic chipMaster chiplink sinkA header", false,-1, 31,0);
        tracep->declBit(c+365,"TestHarness ldut asic chipMaster chiplink sinkA isLastState", false,-1);
        tracep->declBus(c+351,"TestHarness ldut asic chipMaster chiplink sinkA io_q_bits_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+366,"TestHarness ldut asic chipMaster chiplink sinkA io_q_bits_beats_hi", false,-1, 3,0);
        tracep->declBit(c+367,"TestHarness ldut asic chipMaster chiplink sinkA io_q_bits_beats_lo", false,-1);
        tracep->declBit(c+368,"TestHarness ldut asic chipMaster chiplink sinkA io_q_bits_beats_hi_1", false,-1);
        tracep->declBit(c+369,"TestHarness ldut asic chipMaster chiplink sinkA io_q_bits_beats_lo_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sinkA inject clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sinkA inject reset", false,-1);
        tracep->declBit(c+347,"TestHarness ldut asic chipMaster chiplink sinkA inject io_i_last", false,-1);
        tracep->declBit(c+348,"TestHarness ldut asic chipMaster chiplink sinkA inject io_o_last", false,-1);
        tracep->declBit(c+349,"TestHarness ldut asic chipMaster chiplink sinkA inject io_i_ready", false,-1);
        tracep->declBit(c+247,"TestHarness ldut asic chipMaster chiplink sinkA inject io_i_valid", false,-1);
        tracep->declBus(c+350,"TestHarness ldut asic chipMaster chiplink sinkA inject io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+2005,"TestHarness ldut asic chipMaster chiplink sinkA inject io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+351,"TestHarness ldut asic chipMaster chiplink sinkA inject io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+352,"TestHarness ldut asic chipMaster chiplink sinkA inject io_i_bits_source", false,-1, 3,0);
        tracep->declBus(c+955,"TestHarness ldut asic chipMaster chiplink sinkA inject io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+353,"TestHarness ldut asic chipMaster chiplink sinkA inject io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+354,"TestHarness ldut asic chipMaster chiplink sinkA inject io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+355,"TestHarness ldut asic chipMaster chiplink sinkA inject io_o_ready", false,-1);
        tracep->declBit(c+247,"TestHarness ldut asic chipMaster chiplink sinkA inject io_o_valid", false,-1);
        tracep->declBus(c+350,"TestHarness ldut asic chipMaster chiplink sinkA inject io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+2005,"TestHarness ldut asic chipMaster chiplink sinkA inject io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+351,"TestHarness ldut asic chipMaster chiplink sinkA inject io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+352,"TestHarness ldut asic chipMaster chiplink sinkA inject io_o_bits_source", false,-1, 3,0);
        tracep->declBus(c+955,"TestHarness ldut asic chipMaster chiplink sinkA inject io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+356,"TestHarness ldut asic chipMaster chiplink sinkA inject io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+2010,"TestHarness ldut asic chipMaster chiplink sinkA inject state", false,-1, 3,0);
        tracep->declBus(c+2011,"TestHarness ldut asic chipMaster chiplink sinkA inject shift", false,-1, 31,0);
        tracep->declBit(c+2012,"TestHarness ldut asic chipMaster chiplink sinkA inject full", false,-1);
        tracep->declBit(c+360,"TestHarness ldut asic chipMaster chiplink sinkA inject partial", false,-1);
        tracep->declBit(c+2013,"TestHarness ldut asic chipMaster chiplink sinkA inject last", false,-1);
        tracep->declBus(c+370,"TestHarness ldut asic chipMaster chiplink sinkA inject mixed_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+371,"TestHarness ldut asic chipMaster chiplink sinkA inject mixed_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+372,"TestHarness ldut asic chipMaster chiplink sinkA inject mixed_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+373,"TestHarness ldut asic chipMaster chiplink sinkA inject mixed_hi_hi_hi", false,-1, 7,0);
        tracep->declBit(c+374,"TestHarness ldut asic chipMaster chiplink sinkA inject mixed_lo_lo_lo", false,-1);
        tracep->declBit(c+375,"TestHarness ldut asic chipMaster chiplink sinkA inject mixed_lo_hi_lo", false,-1);
        tracep->declBit(c+376,"TestHarness ldut asic chipMaster chiplink sinkA inject mixed_hi_lo_lo", false,-1);
        tracep->declBit(c+377,"TestHarness ldut asic chipMaster chiplink sinkA inject mixed_hi_hi_lo", false,-1);
        tracep->declQuad(c+378,"TestHarness ldut asic chipMaster chiplink sinkA inject mixed", false,-1, 35,0);
        tracep->declArray(c+380,"TestHarness ldut asic chipMaster chiplink sinkA inject wide", false,-1, 98,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q reset", false,-1);
        tracep->declBit(c+1574,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q io_enq_ready", false,-1);
        tracep->declBit(c+245,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q io_enq_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+104,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+349,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q io_deq_ready", false,-1);
        tracep->declBit(c+247,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q io_deq_valid", false,-1);
        tracep->declBus(c+350,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+2005,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+351,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+352,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+955,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+353,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+354,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_data", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+2014+i*1,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+2015,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+956,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+2016+i*1,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_param", true,(i+0), 2,0);}}
        tracep->declBus(c+2017,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19438,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_param_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+956,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+2018+i*1,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+2019,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+956,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+2020+i*1,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_source", true,(i+0), 3,0);}}
        tracep->declBus(c+2021,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_source_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+956,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+2022+i*1,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_address", true,(i+0), 31,0);}}
        tracep->declBus(c+2023,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_address_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_address_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_address_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_address_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_address_MPORT_mask", false,-1);
        tracep->declBit(c+956,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_address_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+2024+i*1,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_mask", true,(i+0), 3,0);}}
        tracep->declBus(c+2025,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_mask_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_mask_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_mask_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_mask_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_mask_MPORT_mask", false,-1);
        tracep->declBit(c+956,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+2026+i*1,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_data", true,(i+0), 31,0);}}
        tracep->declBus(c+2027,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+104,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_data_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+956,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q ram_data_MPORT_en", false,-1);
        tracep->declBit(c+2028,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q maybe_full", false,-1);
        tracep->declBit(c+1574,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q empty", false,-1);
        tracep->declBit(c+956,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q do_enq", false,-1);
        tracep->declBit(c+957,"TestHarness ldut asic chipMaster chiplink sinkA inject_io_i_q do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sinkB clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sinkB reset", false,-1);
        tracep->declBit(c+1601,"TestHarness ldut asic chipMaster chiplink sinkB io_q_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkB io_q_valid", false,-1);
        tracep->declBus(c+1602,"TestHarness ldut asic chipMaster chiplink sinkB io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+1603,"TestHarness ldut asic chipMaster chiplink sinkB io_q_bits_last", false,-1);
        tracep->declBus(c+2029,"TestHarness ldut asic chipMaster chiplink sinkB state", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sinkC clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sinkC reset", false,-1);
        tracep->declBit(c+1604,"TestHarness ldut asic chipMaster chiplink sinkC io_q_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkC io_q_valid", false,-1);
        tracep->declBus(c+1605,"TestHarness ldut asic chipMaster chiplink sinkC io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+1606,"TestHarness ldut asic chipMaster chiplink sinkC io_q_bits_last", false,-1);
        tracep->declBus(c+2030,"TestHarness ldut asic chipMaster chiplink sinkC state", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sinkD clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sinkD reset", false,-1);
        tracep->declBit(c+1596,"TestHarness ldut asic chipMaster chiplink sinkD io_d_ready", false,-1);
        tracep->declBit(c+1597,"TestHarness ldut asic chipMaster chiplink sinkD io_d_valid", false,-1);
        tracep->declBus(c+1210,"TestHarness ldut asic chipMaster chiplink sinkD io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1211,"TestHarness ldut asic chipMaster chiplink sinkD io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1212,"TestHarness ldut asic chipMaster chiplink sinkD io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1213,"TestHarness ldut asic chipMaster chiplink sinkD io_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+1214,"TestHarness ldut asic chipMaster chiplink sinkD io_d_bits_denied", false,-1);
        tracep->declBus(c+1215,"TestHarness ldut asic chipMaster chiplink sinkD io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+1607,"TestHarness ldut asic chipMaster chiplink sinkD io_q_ready", false,-1);
        tracep->declBit(c+1608,"TestHarness ldut asic chipMaster chiplink sinkD io_q_valid", false,-1);
        tracep->declBus(c+18022,"TestHarness ldut asic chipMaster chiplink sinkD io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+1609,"TestHarness ldut asic chipMaster chiplink sinkD io_q_bits_last", false,-1);
        tracep->declBus(c+1610,"TestHarness ldut asic chipMaster chiplink sinkD io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+1611,"TestHarness ldut asic chipMaster chiplink sinkD io_a_tlSource_valid", false,-1);
        tracep->declBus(c+1612,"TestHarness ldut asic chipMaster chiplink sinkD io_a_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15951,"TestHarness ldut asic chipMaster chiplink sinkD io_a_clSource", false,-1, 15,0);
        tracep->declBit(c+1613,"TestHarness ldut asic chipMaster chiplink sinkD io_c_tlSource_valid", false,-1);
        tracep->declBus(c+1612,"TestHarness ldut asic chipMaster chiplink sinkD io_c_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15424,"TestHarness ldut asic chipMaster chiplink sinkD io_c_clSource", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sinkD d_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sinkD d_reset", false,-1);
        tracep->declBit(c+1596,"TestHarness ldut asic chipMaster chiplink sinkD d_io_enq_ready", false,-1);
        tracep->declBit(c+1597,"TestHarness ldut asic chipMaster chiplink sinkD d_io_enq_valid", false,-1);
        tracep->declBus(c+1210,"TestHarness ldut asic chipMaster chiplink sinkD d_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1211,"TestHarness ldut asic chipMaster chiplink sinkD d_io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+1212,"TestHarness ldut asic chipMaster chiplink sinkD d_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1213,"TestHarness ldut asic chipMaster chiplink sinkD d_io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+1214,"TestHarness ldut asic chipMaster chiplink sinkD d_io_enq_bits_denied", false,-1);
        tracep->declBus(c+1215,"TestHarness ldut asic chipMaster chiplink sinkD d_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2031,"TestHarness ldut asic chipMaster chiplink sinkD d_io_deq_ready", false,-1);
        tracep->declBit(c+1608,"TestHarness ldut asic chipMaster chiplink sinkD d_io_deq_valid", false,-1);
        tracep->declBus(c+2032,"TestHarness ldut asic chipMaster chiplink sinkD d_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+2033,"TestHarness ldut asic chipMaster chiplink sinkD d_io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+2034,"TestHarness ldut asic chipMaster chiplink sinkD d_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1612,"TestHarness ldut asic chipMaster chiplink sinkD d_io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+2035,"TestHarness ldut asic chipMaster chiplink sinkD d_io_deq_bits_sink", false,-1);
        tracep->declBit(c+2036,"TestHarness ldut asic chipMaster chiplink sinkD d_io_deq_bits_denied", false,-1);
        tracep->declBus(c+2037,"TestHarness ldut asic chipMaster chiplink sinkD d_io_deq_bits_data", false,-1, 31,0);
        tracep->declBus(c+2038,"TestHarness ldut asic chipMaster chiplink sinkD state", false,-1, 1,0);
        tracep->declBus(c+2039,"TestHarness ldut asic chipMaster chiplink sinkD d_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+2040,"TestHarness ldut asic chipMaster chiplink sinkD d_last_beats1_opdata", false,-1);
        tracep->declBus(c+2041,"TestHarness ldut asic chipMaster chiplink sinkD d_last_beats1", false,-1, 3,0);
        tracep->declBus(c+2042,"TestHarness ldut asic chipMaster chiplink sinkD d_last_counter", false,-1, 3,0);
        tracep->declBus(c+2043,"TestHarness ldut asic chipMaster chiplink sinkD d_last_counter1", false,-1, 3,0);
        tracep->declBit(c+2044,"TestHarness ldut asic chipMaster chiplink sinkD d_last_first", false,-1);
        tracep->declBit(c+2045,"TestHarness ldut asic chipMaster chiplink sinkD d_last", false,-1);
        tracep->declBit(c+2046,"TestHarness ldut asic chipMaster chiplink sinkD d_grant", false,-1);
        tracep->declBit(c+2047,"TestHarness ldut asic chipMaster chiplink sinkD relack", false,-1);
        tracep->declBus(c+2048,"TestHarness ldut asic chipMaster chiplink sinkD header_hi_hi_lo", false,-1, 2,0);
        tracep->declBus(c+19413,"TestHarness ldut asic chipMaster chiplink sinkD header_hi_hi_hi", false,-1, 15,0);
        tracep->declBus(c+2049,"TestHarness ldut asic chipMaster chiplink sinkD header_hi_lo", false,-1, 3,0);
        tracep->declBus(c+2032,"TestHarness ldut asic chipMaster chiplink sinkD header_lo_hi_lo", false,-1, 2,0);
        tracep->declBus(c+19414,"TestHarness ldut asic chipMaster chiplink sinkD header", false,-1, 31,0);
        tracep->declBit(c+2050,"TestHarness ldut asic chipMaster chiplink sinkD isLastState", false,-1);
        tracep->declBus(c+2034,"TestHarness ldut asic chipMaster chiplink sinkD io_q_bits_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+2051,"TestHarness ldut asic chipMaster chiplink sinkD io_q_bits_beats_hi", false,-1, 3,0);
        tracep->declBit(c+2052,"TestHarness ldut asic chipMaster chiplink sinkD io_q_bits_beats_lo", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sinkD d clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sinkD d reset", false,-1);
        tracep->declBit(c+1596,"TestHarness ldut asic chipMaster chiplink sinkD d io_enq_ready", false,-1);
        tracep->declBit(c+1597,"TestHarness ldut asic chipMaster chiplink sinkD d io_enq_valid", false,-1);
        tracep->declBus(c+1210,"TestHarness ldut asic chipMaster chiplink sinkD d io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1211,"TestHarness ldut asic chipMaster chiplink sinkD d io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+1212,"TestHarness ldut asic chipMaster chiplink sinkD d io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1213,"TestHarness ldut asic chipMaster chiplink sinkD d io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+1214,"TestHarness ldut asic chipMaster chiplink sinkD d io_enq_bits_denied", false,-1);
        tracep->declBus(c+1215,"TestHarness ldut asic chipMaster chiplink sinkD d io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2031,"TestHarness ldut asic chipMaster chiplink sinkD d io_deq_ready", false,-1);
        tracep->declBit(c+1608,"TestHarness ldut asic chipMaster chiplink sinkD d io_deq_valid", false,-1);
        tracep->declBus(c+2032,"TestHarness ldut asic chipMaster chiplink sinkD d io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+2033,"TestHarness ldut asic chipMaster chiplink sinkD d io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+2034,"TestHarness ldut asic chipMaster chiplink sinkD d io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1612,"TestHarness ldut asic chipMaster chiplink sinkD d io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+2035,"TestHarness ldut asic chipMaster chiplink sinkD d io_deq_bits_sink", false,-1);
        tracep->declBit(c+2036,"TestHarness ldut asic chipMaster chiplink sinkD d io_deq_bits_denied", false,-1);
        tracep->declBus(c+2037,"TestHarness ldut asic chipMaster chiplink sinkD d io_deq_bits_data", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+2053+i*1,"TestHarness ldut asic chipMaster chiplink sinkD d ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+2054,"TestHarness ldut asic chipMaster chiplink sinkD d ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkD d ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+1210,"TestHarness ldut asic chipMaster chiplink sinkD d ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkD d ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sinkD d ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+2055,"TestHarness ldut asic chipMaster chiplink sinkD d ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+2056+i*1,"TestHarness ldut asic chipMaster chiplink sinkD d ram_param", true,(i+0), 1,0);}}
        tracep->declBus(c+2057,"TestHarness ldut asic chipMaster chiplink sinkD d ram_param_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkD d ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+1211,"TestHarness ldut asic chipMaster chiplink sinkD d ram_param_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkD d ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sinkD d ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+2055,"TestHarness ldut asic chipMaster chiplink sinkD d ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+2058+i*1,"TestHarness ldut asic chipMaster chiplink sinkD d ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+2059,"TestHarness ldut asic chipMaster chiplink sinkD d ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkD d ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+1212,"TestHarness ldut asic chipMaster chiplink sinkD d ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkD d ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sinkD d ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+2055,"TestHarness ldut asic chipMaster chiplink sinkD d ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+2060+i*1,"TestHarness ldut asic chipMaster chiplink sinkD d ram_source", true,(i+0), 5,0);}}
        tracep->declBus(c+2061,"TestHarness ldut asic chipMaster chiplink sinkD d ram_source_io_deq_bits_MPORT_data", false,-1, 5,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkD d ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+1213,"TestHarness ldut asic chipMaster chiplink sinkD d ram_source_MPORT_data", false,-1, 5,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkD d ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sinkD d ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+2055,"TestHarness ldut asic chipMaster chiplink sinkD d ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+2062+i*1,"TestHarness ldut asic chipMaster chiplink sinkD d ram_sink", true,(i+0));}}
        tracep->declBit(c+2063,"TestHarness ldut asic chipMaster chiplink sinkD d ram_sink_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkD d ram_sink_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkD d ram_sink_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkD d ram_sink_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sinkD d ram_sink_MPORT_mask", false,-1);
        tracep->declBit(c+2055,"TestHarness ldut asic chipMaster chiplink sinkD d ram_sink_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+2064+i*1,"TestHarness ldut asic chipMaster chiplink sinkD d ram_denied", true,(i+0));}}
        tracep->declBit(c+2065,"TestHarness ldut asic chipMaster chiplink sinkD d ram_denied_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkD d ram_denied_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+1214,"TestHarness ldut asic chipMaster chiplink sinkD d ram_denied_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkD d ram_denied_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sinkD d ram_denied_MPORT_mask", false,-1);
        tracep->declBit(c+2055,"TestHarness ldut asic chipMaster chiplink sinkD d ram_denied_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+2066+i*1,"TestHarness ldut asic chipMaster chiplink sinkD d ram_data", true,(i+0), 31,0);}}
        tracep->declBus(c+2067,"TestHarness ldut asic chipMaster chiplink sinkD d ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkD d ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+1215,"TestHarness ldut asic chipMaster chiplink sinkD d ram_data_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink sinkD d ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sinkD d ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+2055,"TestHarness ldut asic chipMaster chiplink sinkD d ram_data_MPORT_en", false,-1);
        tracep->declBit(c+2068,"TestHarness ldut asic chipMaster chiplink sinkD d maybe_full", false,-1);
        tracep->declBit(c+1596,"TestHarness ldut asic chipMaster chiplink sinkD d empty", false,-1);
        tracep->declBit(c+2055,"TestHarness ldut asic chipMaster chiplink sinkD d do_enq", false,-1);
        tracep->declBit(c+2069,"TestHarness ldut asic chipMaster chiplink sinkD d do_deq", false,-1);
        tracep->declBus(c+895,"TestHarness ldut asic chipMaster chiplink sinkE io_q_bits_data", false,-1, 31,0);
        tracep->declBus(c+896,"TestHarness ldut asic chipMaster chiplink sinkE io_d_clSink", false,-1, 15,0);
        tracep->declBus(c+958,"TestHarness ldut asic chipMaster chiplink sinkE header_hi", false,-1, 22,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA reset", false,-1);
        tracep->declBit(c+18020,"TestHarness ldut asic chipMaster chiplink sourceA io_a_ready", false,-1);
        tracep->declBit(c+17022,"TestHarness ldut asic chipMaster chiplink sourceA io_a_valid", false,-1);
        tracep->declBus(c+1583,"TestHarness ldut asic chipMaster chiplink sourceA io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1584,"TestHarness ldut asic chipMaster chiplink sourceA io_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1585,"TestHarness ldut asic chipMaster chiplink sourceA io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1586,"TestHarness ldut asic chipMaster chiplink sourceA io_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+1587,"TestHarness ldut asic chipMaster chiplink sourceA io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1588,"TestHarness ldut asic chipMaster chiplink sourceA io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+1589,"TestHarness ldut asic chipMaster chiplink sourceA io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18023,"TestHarness ldut asic chipMaster chiplink sourceA io_q_ready", false,-1);
        tracep->declBit(c+17025,"TestHarness ldut asic chipMaster chiplink sourceA io_q_valid", false,-1);
        tracep->declBus(c+1614,"TestHarness ldut asic chipMaster chiplink sourceA io_q_bits", false,-1, 31,0);
        tracep->declBit(c+1611,"TestHarness ldut asic chipMaster chiplink sourceA io_d_tlSource_valid", false,-1);
        tracep->declBus(c+1612,"TestHarness ldut asic chipMaster chiplink sourceA io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15951,"TestHarness ldut asic chipMaster chiplink sourceA io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA cams_0_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA cams_0_reset", false,-1);
        tracep->declBit(c+2070,"TestHarness ldut asic chipMaster chiplink sourceA cams_0_io_alloc_ready", false,-1);
        tracep->declBit(c+18032,"TestHarness ldut asic chipMaster chiplink sourceA cams_0_io_alloc_valid", false,-1);
        tracep->declBus(c+2071,"TestHarness ldut asic chipMaster chiplink sourceA cams_0_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+2072,"TestHarness ldut asic chipMaster chiplink sourceA cams_0_io_key", false,-1, 2,0);
        tracep->declBit(c+2073,"TestHarness ldut asic chipMaster chiplink sourceA cams_0_io_free_valid", false,-1);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceA cams_0_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15974,"TestHarness ldut asic chipMaster chiplink sourceA cams_0_io_data", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA cams_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA cams_1_reset", false,-1);
        tracep->declBit(c+2075,"TestHarness ldut asic chipMaster chiplink sourceA cams_1_io_alloc_ready", false,-1);
        tracep->declBit(c+18033,"TestHarness ldut asic chipMaster chiplink sourceA cams_1_io_alloc_valid", false,-1);
        tracep->declBus(c+2076,"TestHarness ldut asic chipMaster chiplink sourceA cams_1_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+2077,"TestHarness ldut asic chipMaster chiplink sourceA cams_1_io_key", false,-1, 2,0);
        tracep->declBit(c+2078,"TestHarness ldut asic chipMaster chiplink sourceA cams_1_io_free_valid", false,-1);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceA cams_1_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15975,"TestHarness ldut asic chipMaster chiplink sourceA cams_1_io_data", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA cams_2_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA cams_2_reset", false,-1);
        tracep->declBit(c+2079,"TestHarness ldut asic chipMaster chiplink sourceA cams_2_io_alloc_ready", false,-1);
        tracep->declBit(c+18034,"TestHarness ldut asic chipMaster chiplink sourceA cams_2_io_alloc_valid", false,-1);
        tracep->declBus(c+2080,"TestHarness ldut asic chipMaster chiplink sourceA cams_2_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+2081,"TestHarness ldut asic chipMaster chiplink sourceA cams_2_io_key", false,-1, 2,0);
        tracep->declBit(c+2082,"TestHarness ldut asic chipMaster chiplink sourceA cams_2_io_free_valid", false,-1);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceA cams_2_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15976,"TestHarness ldut asic chipMaster chiplink sourceA cams_2_io_data", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA cams_3_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA cams_3_reset", false,-1);
        tracep->declBit(c+2083,"TestHarness ldut asic chipMaster chiplink sourceA cams_3_io_alloc_ready", false,-1);
        tracep->declBit(c+18035,"TestHarness ldut asic chipMaster chiplink sourceA cams_3_io_alloc_valid", false,-1);
        tracep->declBus(c+2084,"TestHarness ldut asic chipMaster chiplink sourceA cams_3_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+2085,"TestHarness ldut asic chipMaster chiplink sourceA cams_3_io_key", false,-1, 2,0);
        tracep->declBit(c+2086,"TestHarness ldut asic chipMaster chiplink sourceA cams_3_io_free_valid", false,-1);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceA cams_3_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15977,"TestHarness ldut asic chipMaster chiplink sourceA cams_3_io_data", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA cams_4_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA cams_4_reset", false,-1);
        tracep->declBit(c+2087,"TestHarness ldut asic chipMaster chiplink sourceA cams_4_io_alloc_ready", false,-1);
        tracep->declBit(c+18036,"TestHarness ldut asic chipMaster chiplink sourceA cams_4_io_alloc_valid", false,-1);
        tracep->declBus(c+2088,"TestHarness ldut asic chipMaster chiplink sourceA cams_4_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+2089,"TestHarness ldut asic chipMaster chiplink sourceA cams_4_io_key", false,-1, 2,0);
        tracep->declBit(c+2090,"TestHarness ldut asic chipMaster chiplink sourceA cams_4_io_free_valid", false,-1);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceA cams_4_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15978,"TestHarness ldut asic chipMaster chiplink sourceA cams_4_io_data", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA cams_5_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA cams_5_reset", false,-1);
        tracep->declBit(c+2091,"TestHarness ldut asic chipMaster chiplink sourceA cams_5_io_alloc_ready", false,-1);
        tracep->declBit(c+18037,"TestHarness ldut asic chipMaster chiplink sourceA cams_5_io_alloc_valid", false,-1);
        tracep->declBus(c+2092,"TestHarness ldut asic chipMaster chiplink sourceA cams_5_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+2093,"TestHarness ldut asic chipMaster chiplink sourceA cams_5_io_key", false,-1, 2,0);
        tracep->declBit(c+2094,"TestHarness ldut asic chipMaster chiplink sourceA cams_5_io_free_valid", false,-1);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceA cams_5_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15979,"TestHarness ldut asic chipMaster chiplink sourceA cams_5_io_data", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA cams_6_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA cams_6_reset", false,-1);
        tracep->declBit(c+2095,"TestHarness ldut asic chipMaster chiplink sourceA cams_6_io_alloc_ready", false,-1);
        tracep->declBit(c+18038,"TestHarness ldut asic chipMaster chiplink sourceA cams_6_io_alloc_valid", false,-1);
        tracep->declBus(c+2096,"TestHarness ldut asic chipMaster chiplink sourceA cams_6_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+2097,"TestHarness ldut asic chipMaster chiplink sourceA cams_6_io_key", false,-1, 2,0);
        tracep->declBit(c+2098,"TestHarness ldut asic chipMaster chiplink sourceA cams_6_io_free_valid", false,-1);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceA cams_6_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15980,"TestHarness ldut asic chipMaster chiplink sourceA cams_6_io_data", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA cams_7_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA cams_7_reset", false,-1);
        tracep->declBit(c+2099,"TestHarness ldut asic chipMaster chiplink sourceA cams_7_io_alloc_ready", false,-1);
        tracep->declBit(c+18039,"TestHarness ldut asic chipMaster chiplink sourceA cams_7_io_alloc_valid", false,-1);
        tracep->declBus(c+2100,"TestHarness ldut asic chipMaster chiplink sourceA cams_7_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+2101,"TestHarness ldut asic chipMaster chiplink sourceA cams_7_io_key", false,-1, 2,0);
        tracep->declBit(c+2102,"TestHarness ldut asic chipMaster chiplink sourceA cams_7_io_free_valid", false,-1);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceA cams_7_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15981,"TestHarness ldut asic chipMaster chiplink sourceA cams_7_io_data", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA extract_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA extract_reset", false,-1);
        tracep->declBit(c+2103,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_last", false,-1);
        tracep->declBit(c+18040,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_ready", false,-1);
        tracep->declBit(c+17033,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_valid", false,-1);
        tracep->declBus(c+1583,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1584,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+1585,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+1586,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_source", false,-1, 5,0);
        tracep->declBus(c+1587,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+2104,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+1614,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+18020,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_o_ready", false,-1);
        tracep->declBit(c+17022,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_o_valid", false,-1);
        tracep->declBus(c+1583,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1584,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+1585,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+1586,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_o_bits_source", false,-1, 5,0);
        tracep->declBus(c+1587,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+1588,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_o_bits_mask", false,-1, 3,0);
        tracep->declBus(c+1589,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+2105,"TestHarness ldut asic chipMaster chiplink sourceA state", false,-1, 1,0);
        tracep->declBus(c+2106,"TestHarness ldut asic chipMaster chiplink sourceA opcode", false,-1, 2,0);
        tracep->declBus(c+2107,"TestHarness ldut asic chipMaster chiplink sourceA param", false,-1, 2,0);
        tracep->declBus(c+2108,"TestHarness ldut asic chipMaster chiplink sourceA size", false,-1, 3,0);
        tracep->declBus(c+2109,"TestHarness ldut asic chipMaster chiplink sourceA domain", false,-1, 2,0);
        tracep->declBus(c+2110,"TestHarness ldut asic chipMaster chiplink sourceA source", false,-1, 15,0);
        tracep->declBit(c+2111,"TestHarness ldut asic chipMaster chiplink sourceA enable", false,-1);
        tracep->declBus(c+2112,"TestHarness ldut asic chipMaster chiplink sourceA r_1", false,-1, 2,0);
        tracep->declBus(c+2113,"TestHarness ldut asic chipMaster chiplink sourceA r_2", false,-1, 2,0);
        tracep->declBus(c+2114,"TestHarness ldut asic chipMaster chiplink sourceA r_3", false,-1, 3,0);
        tracep->declBus(c+2115,"TestHarness ldut asic chipMaster chiplink sourceA r_4", false,-1, 2,0);
        tracep->declBus(c+2116,"TestHarness ldut asic chipMaster chiplink sourceA r_5", false,-1, 15,0);
        tracep->declBit(c+2117,"TestHarness ldut asic chipMaster chiplink sourceA q_address0_enable", false,-1);
        tracep->declBus(c+2118,"TestHarness ldut asic chipMaster chiplink sourceA q_address0_r", false,-1, 31,0);
        tracep->declBit(c+2119,"TestHarness ldut asic chipMaster chiplink sourceA q_address1_enable", false,-1);
        tracep->declBus(c+2120,"TestHarness ldut asic chipMaster chiplink sourceA q_address1_r", false,-1, 31,0);
        tracep->declBus(c+2121,"TestHarness ldut asic chipMaster chiplink sourceA q_last_count", false,-1, 4,0);
        tracep->declBus(c+2122,"TestHarness ldut asic chipMaster chiplink sourceA q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+2123,"TestHarness ldut asic chipMaster chiplink sourceA q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+2124,"TestHarness ldut asic chipMaster chiplink sourceA q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+2125,"TestHarness ldut asic chipMaster chiplink sourceA q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+2126,"TestHarness ldut asic chipMaster chiplink sourceA q_last_beats_masks_hi", false,-1);
        tracep->declBit(c+2127,"TestHarness ldut asic chipMaster chiplink sourceA q_last_beats_masks_lo", false,-1);
        tracep->declBus(c+2128,"TestHarness ldut asic chipMaster chiplink sourceA q_last_beats_masks", false,-1, 1,0);
        tracep->declBit(c+2129,"TestHarness ldut asic chipMaster chiplink sourceA q_last_beats_partial", false,-1);
        tracep->declBus(c+2130,"TestHarness ldut asic chipMaster chiplink sourceA q_last_beats_a", false,-1, 4,0);
        tracep->declBit(c+2131,"TestHarness ldut asic chipMaster chiplink sourceA q_last_first", false,-1);
        tracep->declBit(c+2132,"TestHarness ldut asic chipMaster chiplink sourceA q_last", false,-1);
        tracep->declBit(c+2133,"TestHarness ldut asic chipMaster chiplink sourceA q_hasData", false,-1);
        tracep->declBit(c+2134,"TestHarness ldut asic chipMaster chiplink sourceA a_first", false,-1);
        tracep->declQuad(c+2135,"TestHarness ldut asic chipMaster chiplink sourceA q_address", false,-1, 63,0);
        tracep->declBit(c+2137,"TestHarness ldut asic chipMaster chiplink sourceA q_acq", false,-1);
        tracep->declBit(c+2138,"TestHarness ldut asic chipMaster chiplink sourceA exists", false,-1);
        tracep->declBit(c+2139,"TestHarness ldut asic chipMaster chiplink sourceA acquireOk", false,-1);
        tracep->declBit(c+2140,"TestHarness ldut asic chipMaster chiplink sourceA q_legal", false,-1);
        tracep->declBus(c+2141,"TestHarness ldut asic chipMaster chiplink sourceA source_r", false,-1, 2,0);
        tracep->declBus(c+2142,"TestHarness ldut asic chipMaster chiplink sourceA a_sel", false,-1, 7,0);
        tracep->declQuad(c+2143,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_address_hi", false,-1, 51,0);
        tracep->declBus(c+2145,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_address_lo", false,-1, 11,0);
        tracep->declBit(c+2146,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+2147,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+2148,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_mask_size", false,-1);
        tracep->declBit(c+2149,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_mask_bit", false,-1);
        tracep->declBit(c+2150,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_mask_nbit", false,-1);
        tracep->declBit(c+2151,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_mask_acc", false,-1);
        tracep->declBit(c+2152,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_mask_acc_1", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_mask_size_1", false,-1);
        tracep->declBit(c+2153,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_mask_bit_1", false,-1);
        tracep->declBit(c+2154,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_mask_nbit_1", false,-1);
        tracep->declBit(c+2155,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_mask_eq_2", false,-1);
        tracep->declBit(c+2156,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_mask_lo_lo", false,-1);
        tracep->declBit(c+2157,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_mask_eq_3", false,-1);
        tracep->declBit(c+2158,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_mask_lo_hi", false,-1);
        tracep->declBit(c+2159,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_mask_eq_4", false,-1);
        tracep->declBit(c+2160,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_mask_hi_lo", false,-1);
        tracep->declBit(c+2161,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_mask_eq_5", false,-1);
        tracep->declBit(c+2162,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_mask_hi_hi", false,-1);
        tracep->declBus(c+2163,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_mask_lo", false,-1, 1,0);
        tracep->declBus(c+2164,"TestHarness ldut asic chipMaster chiplink sourceA extract_io_i_bits_mask_hi", false,-1, 1,0);
        tracep->declBit(c+2165,"TestHarness ldut asic chipMaster chiplink sourceA stall", false,-1);
        tracep->declBit(c+2166,"TestHarness ldut asic chipMaster chiplink sourceA xmit", false,-1);
        tracep->declBus(c+2048,"TestHarness ldut asic chipMaster chiplink sourceA d_clDomain", false,-1, 2,0);
        tracep->declBus(c+2167,"TestHarness ldut asic chipMaster chiplink sourceA d_sel", false,-1, 7,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 reset", false,-1);
        tracep->declBit(c+2070,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 io_alloc_ready", false,-1);
        tracep->declBit(c+18032,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 io_alloc_valid", false,-1);
        tracep->declBus(c+2071,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+2072,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 io_key", false,-1, 2,0);
        tracep->declBit(c+2073,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 io_free_valid", false,-1);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15974,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+2168+i*1,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 data", true,(i+0), 15,0);}}
        tracep->declBus(c+2176,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+2071,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+2072,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 data_MPORT_mask", false,-1);
        tracep->declBit(c+15982,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 data_MPORT_en", false,-1);
        tracep->declBus(c+2177,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 free", false,-1, 7,0);
        tracep->declBus(c+2178,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 free_sel", false,-1, 8,0);
        tracep->declBus(c+2179,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+2180,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+2181,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 io_key_hi_1", false,-1);
        tracep->declBus(c+2182,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+2183,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+2184,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 io_key_hi_3", false,-1);
        tracep->declBit(c+2185,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 io_key_lo_2", false,-1);
        tracep->declBus(c+2186,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15983,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 bypass", false,-1);
        tracep->declBus(c+15984,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 clr", false,-1, 8,0);
        tracep->declBus(c+2187,"TestHarness ldut asic chipMaster chiplink sourceA cams_0 set", false,-1, 7,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 reset", false,-1);
        tracep->declBit(c+2075,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 io_alloc_ready", false,-1);
        tracep->declBit(c+18033,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 io_alloc_valid", false,-1);
        tracep->declBus(c+2076,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+2077,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 io_key", false,-1, 2,0);
        tracep->declBit(c+2078,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 io_free_valid", false,-1);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15975,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+2188+i*1,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 data", true,(i+0), 15,0);}}
        tracep->declBus(c+2196,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+2076,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+2077,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 data_MPORT_mask", false,-1);
        tracep->declBit(c+15985,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 data_MPORT_en", false,-1);
        tracep->declBus(c+2197,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 free", false,-1, 7,0);
        tracep->declBus(c+2198,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 free_sel", false,-1, 8,0);
        tracep->declBus(c+2199,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+2200,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+2201,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 io_key_hi_1", false,-1);
        tracep->declBus(c+2202,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+2203,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+2204,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 io_key_hi_3", false,-1);
        tracep->declBit(c+2205,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 io_key_lo_2", false,-1);
        tracep->declBus(c+2206,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15986,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 bypass", false,-1);
        tracep->declBus(c+15987,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 clr", false,-1, 8,0);
        tracep->declBus(c+2207,"TestHarness ldut asic chipMaster chiplink sourceA cams_1 set", false,-1, 7,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 reset", false,-1);
        tracep->declBit(c+2079,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 io_alloc_ready", false,-1);
        tracep->declBit(c+18034,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 io_alloc_valid", false,-1);
        tracep->declBus(c+2080,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+2081,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 io_key", false,-1, 2,0);
        tracep->declBit(c+2082,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 io_free_valid", false,-1);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15976,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+2208+i*1,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 data", true,(i+0), 15,0);}}
        tracep->declBus(c+2216,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+2080,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+2081,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 data_MPORT_mask", false,-1);
        tracep->declBit(c+15988,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 data_MPORT_en", false,-1);
        tracep->declBus(c+2217,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 free", false,-1, 7,0);
        tracep->declBus(c+2218,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 free_sel", false,-1, 8,0);
        tracep->declBus(c+2219,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+2220,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+2221,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 io_key_hi_1", false,-1);
        tracep->declBus(c+2222,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+2223,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+2224,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 io_key_hi_3", false,-1);
        tracep->declBit(c+2225,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 io_key_lo_2", false,-1);
        tracep->declBus(c+2226,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15989,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 bypass", false,-1);
        tracep->declBus(c+15990,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 clr", false,-1, 8,0);
        tracep->declBus(c+2227,"TestHarness ldut asic chipMaster chiplink sourceA cams_2 set", false,-1, 7,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 reset", false,-1);
        tracep->declBit(c+2083,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 io_alloc_ready", false,-1);
        tracep->declBit(c+18035,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 io_alloc_valid", false,-1);
        tracep->declBus(c+2084,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+2085,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 io_key", false,-1, 2,0);
        tracep->declBit(c+2086,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 io_free_valid", false,-1);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15977,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+2228+i*1,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 data", true,(i+0), 15,0);}}
        tracep->declBus(c+2236,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+2084,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+2085,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 data_MPORT_mask", false,-1);
        tracep->declBit(c+15991,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 data_MPORT_en", false,-1);
        tracep->declBus(c+2237,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 free", false,-1, 7,0);
        tracep->declBus(c+2238,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 free_sel", false,-1, 8,0);
        tracep->declBus(c+2239,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+2240,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+2241,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 io_key_hi_1", false,-1);
        tracep->declBus(c+2242,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+2243,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+2244,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 io_key_hi_3", false,-1);
        tracep->declBit(c+2245,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 io_key_lo_2", false,-1);
        tracep->declBus(c+2246,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15992,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 bypass", false,-1);
        tracep->declBus(c+15993,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 clr", false,-1, 8,0);
        tracep->declBus(c+2247,"TestHarness ldut asic chipMaster chiplink sourceA cams_3 set", false,-1, 7,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 reset", false,-1);
        tracep->declBit(c+2087,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 io_alloc_ready", false,-1);
        tracep->declBit(c+18036,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 io_alloc_valid", false,-1);
        tracep->declBus(c+2088,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+2089,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 io_key", false,-1, 2,0);
        tracep->declBit(c+2090,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 io_free_valid", false,-1);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15978,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+2248+i*1,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 data", true,(i+0), 15,0);}}
        tracep->declBus(c+2256,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+2088,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+2089,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 data_MPORT_mask", false,-1);
        tracep->declBit(c+15994,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 data_MPORT_en", false,-1);
        tracep->declBus(c+2257,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 free", false,-1, 7,0);
        tracep->declBus(c+2258,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 free_sel", false,-1, 8,0);
        tracep->declBus(c+2259,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+2260,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+2261,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 io_key_hi_1", false,-1);
        tracep->declBus(c+2262,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+2263,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+2264,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 io_key_hi_3", false,-1);
        tracep->declBit(c+2265,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 io_key_lo_2", false,-1);
        tracep->declBus(c+2266,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15995,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 bypass", false,-1);
        tracep->declBus(c+15996,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 clr", false,-1, 8,0);
        tracep->declBus(c+2267,"TestHarness ldut asic chipMaster chiplink sourceA cams_4 set", false,-1, 7,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 reset", false,-1);
        tracep->declBit(c+2091,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 io_alloc_ready", false,-1);
        tracep->declBit(c+18037,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 io_alloc_valid", false,-1);
        tracep->declBus(c+2092,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+2093,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 io_key", false,-1, 2,0);
        tracep->declBit(c+2094,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 io_free_valid", false,-1);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15979,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+2268+i*1,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 data", true,(i+0), 15,0);}}
        tracep->declBus(c+2276,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+2092,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+2093,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 data_MPORT_mask", false,-1);
        tracep->declBit(c+15997,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 data_MPORT_en", false,-1);
        tracep->declBus(c+2277,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 free", false,-1, 7,0);
        tracep->declBus(c+2278,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 free_sel", false,-1, 8,0);
        tracep->declBus(c+2279,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+2280,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+2281,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 io_key_hi_1", false,-1);
        tracep->declBus(c+2282,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+2283,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+2284,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 io_key_hi_3", false,-1);
        tracep->declBit(c+2285,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 io_key_lo_2", false,-1);
        tracep->declBus(c+2286,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15998,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 bypass", false,-1);
        tracep->declBus(c+15999,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 clr", false,-1, 8,0);
        tracep->declBus(c+2287,"TestHarness ldut asic chipMaster chiplink sourceA cams_5 set", false,-1, 7,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 reset", false,-1);
        tracep->declBit(c+2095,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 io_alloc_ready", false,-1);
        tracep->declBit(c+18038,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 io_alloc_valid", false,-1);
        tracep->declBus(c+2096,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+2097,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 io_key", false,-1, 2,0);
        tracep->declBit(c+2098,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 io_free_valid", false,-1);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15980,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+2288+i*1,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 data", true,(i+0), 15,0);}}
        tracep->declBus(c+2296,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+2096,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+2097,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 data_MPORT_mask", false,-1);
        tracep->declBit(c+16000,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 data_MPORT_en", false,-1);
        tracep->declBus(c+2297,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 free", false,-1, 7,0);
        tracep->declBus(c+2298,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 free_sel", false,-1, 8,0);
        tracep->declBus(c+2299,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+2300,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+2301,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 io_key_hi_1", false,-1);
        tracep->declBus(c+2302,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+2303,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+2304,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 io_key_hi_3", false,-1);
        tracep->declBit(c+2305,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 io_key_lo_2", false,-1);
        tracep->declBus(c+2306,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16001,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 bypass", false,-1);
        tracep->declBus(c+16002,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 clr", false,-1, 8,0);
        tracep->declBus(c+2307,"TestHarness ldut asic chipMaster chiplink sourceA cams_6 set", false,-1, 7,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 reset", false,-1);
        tracep->declBit(c+2099,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 io_alloc_ready", false,-1);
        tracep->declBit(c+18039,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 io_alloc_valid", false,-1);
        tracep->declBus(c+2100,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+2101,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 io_key", false,-1, 2,0);
        tracep->declBit(c+2102,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 io_free_valid", false,-1);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15981,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+2308+i*1,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 data", true,(i+0), 15,0);}}
        tracep->declBus(c+2316,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+2100,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+2101,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 data_MPORT_mask", false,-1);
        tracep->declBit(c+16003,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 data_MPORT_en", false,-1);
        tracep->declBus(c+2317,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 free", false,-1, 7,0);
        tracep->declBus(c+2318,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 free_sel", false,-1, 8,0);
        tracep->declBus(c+2319,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+2320,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+2321,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 io_key_hi_1", false,-1);
        tracep->declBus(c+2322,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+2323,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+2324,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 io_key_hi_3", false,-1);
        tracep->declBit(c+2325,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 io_key_lo_2", false,-1);
        tracep->declBus(c+2326,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16004,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 bypass", false,-1);
        tracep->declBus(c+16005,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 clr", false,-1, 8,0);
        tracep->declBus(c+2327,"TestHarness ldut asic chipMaster chiplink sourceA cams_7 set", false,-1, 7,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA extract clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA extract reset", false,-1);
        tracep->declBit(c+2103,"TestHarness ldut asic chipMaster chiplink sourceA extract io_last", false,-1);
        tracep->declBit(c+18040,"TestHarness ldut asic chipMaster chiplink sourceA extract io_i_ready", false,-1);
        tracep->declBit(c+17033,"TestHarness ldut asic chipMaster chiplink sourceA extract io_i_valid", false,-1);
        tracep->declBus(c+1583,"TestHarness ldut asic chipMaster chiplink sourceA extract io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1584,"TestHarness ldut asic chipMaster chiplink sourceA extract io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+1585,"TestHarness ldut asic chipMaster chiplink sourceA extract io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+1586,"TestHarness ldut asic chipMaster chiplink sourceA extract io_i_bits_source", false,-1, 5,0);
        tracep->declBus(c+1587,"TestHarness ldut asic chipMaster chiplink sourceA extract io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+2104,"TestHarness ldut asic chipMaster chiplink sourceA extract io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+1614,"TestHarness ldut asic chipMaster chiplink sourceA extract io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+18020,"TestHarness ldut asic chipMaster chiplink sourceA extract io_o_ready", false,-1);
        tracep->declBit(c+17022,"TestHarness ldut asic chipMaster chiplink sourceA extract io_o_valid", false,-1);
        tracep->declBus(c+1583,"TestHarness ldut asic chipMaster chiplink sourceA extract io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1584,"TestHarness ldut asic chipMaster chiplink sourceA extract io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+1585,"TestHarness ldut asic chipMaster chiplink sourceA extract io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+1586,"TestHarness ldut asic chipMaster chiplink sourceA extract io_o_bits_source", false,-1, 5,0);
        tracep->declBus(c+1587,"TestHarness ldut asic chipMaster chiplink sourceA extract io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+1588,"TestHarness ldut asic chipMaster chiplink sourceA extract io_o_bits_mask", false,-1, 3,0);
        tracep->declBus(c+1589,"TestHarness ldut asic chipMaster chiplink sourceA extract io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+2328,"TestHarness ldut asic chipMaster chiplink sourceA extract state", false,-1, 3,0);
        tracep->declBus(c+2329,"TestHarness ldut asic chipMaster chiplink sourceA extract shift", false,-1, 31,0);
        tracep->declBit(c+2330,"TestHarness ldut asic chipMaster chiplink sourceA extract enable", false,-1);
        tracep->declBit(c+2331,"TestHarness ldut asic chipMaster chiplink sourceA extract empty", false,-1);
        tracep->declArray(c+2332,"TestHarness ldut asic chipMaster chiplink sourceA extract wide", false,-1, 94,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceB reset", false,-1);
        tracep->declBit(c+1615,"TestHarness ldut asic chipMaster chiplink sourceB io_q_ready", false,-1);
        tracep->declBit(c+17026,"TestHarness ldut asic chipMaster chiplink sourceB io_q_valid", false,-1);
        tracep->declBus(c+1616,"TestHarness ldut asic chipMaster chiplink sourceB io_q_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB extract_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceB extract_reset", false,-1);
        tracep->declBit(c+2335,"TestHarness ldut asic chipMaster chiplink sourceB extract_io_last", false,-1);
        tracep->declBit(c+2336,"TestHarness ldut asic chipMaster chiplink sourceB extract_io_i_ready", false,-1);
        tracep->declBit(c+15447,"TestHarness ldut asic chipMaster chiplink sourceB extract_io_i_valid", false,-1);
        tracep->declBus(c+2337,"TestHarness ldut asic chipMaster chiplink sourceB extract_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+2338,"TestHarness ldut asic chipMaster chiplink sourceB state", false,-1, 1,0);
        tracep->declBus(c+2339,"TestHarness ldut asic chipMaster chiplink sourceB opcode", false,-1, 2,0);
        tracep->declBus(c+2340,"TestHarness ldut asic chipMaster chiplink sourceB size", false,-1, 3,0);
        tracep->declBit(c+2341,"TestHarness ldut asic chipMaster chiplink sourceB enable", false,-1);
        tracep->declBus(c+2342,"TestHarness ldut asic chipMaster chiplink sourceB r_1", false,-1, 2,0);
        tracep->declBus(c+2343,"TestHarness ldut asic chipMaster chiplink sourceB q_last_count", false,-1, 4,0);
        tracep->declBus(c+2344,"TestHarness ldut asic chipMaster chiplink sourceB q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+2345,"TestHarness ldut asic chipMaster chiplink sourceB q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+2346,"TestHarness ldut asic chipMaster chiplink sourceB q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+2347,"TestHarness ldut asic chipMaster chiplink sourceB q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+2348,"TestHarness ldut asic chipMaster chiplink sourceB q_last_beats_masks_hi", false,-1);
        tracep->declBit(c+2349,"TestHarness ldut asic chipMaster chiplink sourceB q_last_beats_masks_lo", false,-1);
        tracep->declBus(c+2350,"TestHarness ldut asic chipMaster chiplink sourceB q_last_beats_masks", false,-1, 1,0);
        tracep->declBit(c+2351,"TestHarness ldut asic chipMaster chiplink sourceB q_last_beats_partial", false,-1);
        tracep->declBus(c+2352,"TestHarness ldut asic chipMaster chiplink sourceB q_last_beats_a", false,-1, 4,0);
        tracep->declBit(c+2353,"TestHarness ldut asic chipMaster chiplink sourceB q_last_first", false,-1);
        tracep->declBit(c+2354,"TestHarness ldut asic chipMaster chiplink sourceB q_last", false,-1);
        tracep->declBit(c+2355,"TestHarness ldut asic chipMaster chiplink sourceB q_hasData", false,-1);
        tracep->declBit(c+2356,"TestHarness ldut asic chipMaster chiplink sourceB xmit", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB extract clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceB extract reset", false,-1);
        tracep->declBit(c+2335,"TestHarness ldut asic chipMaster chiplink sourceB extract io_last", false,-1);
        tracep->declBit(c+2336,"TestHarness ldut asic chipMaster chiplink sourceB extract io_i_ready", false,-1);
        tracep->declBit(c+15447,"TestHarness ldut asic chipMaster chiplink sourceB extract io_i_valid", false,-1);
        tracep->declBus(c+2337,"TestHarness ldut asic chipMaster chiplink sourceB extract io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+2357,"TestHarness ldut asic chipMaster chiplink sourceB extract state", false,-1, 3,0);
        tracep->declBit(c+2358,"TestHarness ldut asic chipMaster chiplink sourceB extract enable", false,-1);
        tracep->declBit(c+2359,"TestHarness ldut asic chipMaster chiplink sourceB extract empty", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceC reset", false,-1);
        tracep->declBit(c+1590,"TestHarness ldut asic chipMaster chiplink sourceC io_c_ready", false,-1);
        tracep->declBit(c+17023,"TestHarness ldut asic chipMaster chiplink sourceC io_c_valid", false,-1);
        tracep->declBus(c+1591,"TestHarness ldut asic chipMaster chiplink sourceC io_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1592,"TestHarness ldut asic chipMaster chiplink sourceC io_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1593,"TestHarness ldut asic chipMaster chiplink sourceC io_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1594,"TestHarness ldut asic chipMaster chiplink sourceC io_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+1595,"TestHarness ldut asic chipMaster chiplink sourceC io_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1617,"TestHarness ldut asic chipMaster chiplink sourceC io_q_ready", false,-1);
        tracep->declBit(c+17027,"TestHarness ldut asic chipMaster chiplink sourceC io_q_valid", false,-1);
        tracep->declBus(c+1618,"TestHarness ldut asic chipMaster chiplink sourceC io_q_bits", false,-1, 31,0);
        tracep->declBit(c+1613,"TestHarness ldut asic chipMaster chiplink sourceC io_d_tlSource_valid", false,-1);
        tracep->declBus(c+1612,"TestHarness ldut asic chipMaster chiplink sourceC io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15424,"TestHarness ldut asic chipMaster chiplink sourceC io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC cam_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceC cam_reset", false,-1);
        tracep->declBit(c+2360,"TestHarness ldut asic chipMaster chiplink sourceC cam_io_alloc_ready", false,-1);
        tracep->declBit(c+17034,"TestHarness ldut asic chipMaster chiplink sourceC cam_io_alloc_valid", false,-1);
        tracep->declBus(c+2361,"TestHarness ldut asic chipMaster chiplink sourceC cam_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+2362,"TestHarness ldut asic chipMaster chiplink sourceC cam_io_key", false,-1, 2,0);
        tracep->declBit(c+1613,"TestHarness ldut asic chipMaster chiplink sourceC cam_io_free_valid", false,-1);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceC cam_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15424,"TestHarness ldut asic chipMaster chiplink sourceC cam_io_data", false,-1, 15,0);
        tracep->declBus(c+2363,"TestHarness ldut asic chipMaster chiplink sourceC state", false,-1, 1,0);
        tracep->declBus(c+2364,"TestHarness ldut asic chipMaster chiplink sourceC opcode", false,-1, 2,0);
        tracep->declBus(c+2365,"TestHarness ldut asic chipMaster chiplink sourceC param", false,-1, 2,0);
        tracep->declBus(c+2366,"TestHarness ldut asic chipMaster chiplink sourceC size", false,-1, 3,0);
        tracep->declBus(c+2367,"TestHarness ldut asic chipMaster chiplink sourceC source", false,-1, 15,0);
        tracep->declBit(c+2368,"TestHarness ldut asic chipMaster chiplink sourceC enable", false,-1);
        tracep->declBus(c+2369,"TestHarness ldut asic chipMaster chiplink sourceC r_1", false,-1, 2,0);
        tracep->declBus(c+2370,"TestHarness ldut asic chipMaster chiplink sourceC r_2", false,-1, 2,0);
        tracep->declBus(c+2371,"TestHarness ldut asic chipMaster chiplink sourceC r_3", false,-1, 3,0);
        tracep->declBus(c+2372,"TestHarness ldut asic chipMaster chiplink sourceC r_5", false,-1, 15,0);
        tracep->declBit(c+2373,"TestHarness ldut asic chipMaster chiplink sourceC q_address0_enable", false,-1);
        tracep->declBus(c+2374,"TestHarness ldut asic chipMaster chiplink sourceC q_address0_r", false,-1, 31,0);
        tracep->declBit(c+2375,"TestHarness ldut asic chipMaster chiplink sourceC q_address1_enable", false,-1);
        tracep->declBus(c+2376,"TestHarness ldut asic chipMaster chiplink sourceC q_address1_r", false,-1, 31,0);
        tracep->declBus(c+2377,"TestHarness ldut asic chipMaster chiplink sourceC q_last_count", false,-1, 4,0);
        tracep->declBus(c+2378,"TestHarness ldut asic chipMaster chiplink sourceC q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+2379,"TestHarness ldut asic chipMaster chiplink sourceC q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+2380,"TestHarness ldut asic chipMaster chiplink sourceC q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+2381,"TestHarness ldut asic chipMaster chiplink sourceC q_last_beats_beats", false,-1, 4,0);
        tracep->declBus(c+2382,"TestHarness ldut asic chipMaster chiplink sourceC q_last_beats_c", false,-1, 4,0);
        tracep->declBit(c+2383,"TestHarness ldut asic chipMaster chiplink sourceC q_last_first", false,-1);
        tracep->declBit(c+2384,"TestHarness ldut asic chipMaster chiplink sourceC q_last", false,-1);
        tracep->declBit(c+2385,"TestHarness ldut asic chipMaster chiplink sourceC q_hasData", false,-1);
        tracep->declBit(c+2386,"TestHarness ldut asic chipMaster chiplink sourceC c_first", false,-1);
        tracep->declQuad(c+2387,"TestHarness ldut asic chipMaster chiplink sourceC q_address", false,-1, 63,0);
        tracep->declBit(c+2389,"TestHarness ldut asic chipMaster chiplink sourceC exists", false,-1);
        tracep->declBit(c+2390,"TestHarness ldut asic chipMaster chiplink sourceC acquireOk", false,-1);
        tracep->declBit(c+2391,"TestHarness ldut asic chipMaster chiplink sourceC q_legal", false,-1);
        tracep->declBit(c+2392,"TestHarness ldut asic chipMaster chiplink sourceC q_release", false,-1);
        tracep->declBit(c+2393,"TestHarness ldut asic chipMaster chiplink sourceC source_ok", false,-1);
        tracep->declBus(c+2394,"TestHarness ldut asic chipMaster chiplink sourceC source_r", false,-1, 2,0);
        tracep->declQuad(c+2395,"TestHarness ldut asic chipMaster chiplink sourceC io_c_bits_address_hi", false,-1, 51,0);
        tracep->declBus(c+2397,"TestHarness ldut asic chipMaster chiplink sourceC io_c_bits_address_lo", false,-1, 11,0);
        tracep->declBit(c+2398,"TestHarness ldut asic chipMaster chiplink sourceC stall", false,-1);
        tracep->declBit(c+2399,"TestHarness ldut asic chipMaster chiplink sourceC xmit", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC cam clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceC cam reset", false,-1);
        tracep->declBit(c+2360,"TestHarness ldut asic chipMaster chiplink sourceC cam io_alloc_ready", false,-1);
        tracep->declBit(c+17034,"TestHarness ldut asic chipMaster chiplink sourceC cam io_alloc_valid", false,-1);
        tracep->declBus(c+2361,"TestHarness ldut asic chipMaster chiplink sourceC cam io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+2362,"TestHarness ldut asic chipMaster chiplink sourceC cam io_key", false,-1, 2,0);
        tracep->declBit(c+1613,"TestHarness ldut asic chipMaster chiplink sourceC cam io_free_valid", false,-1);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceC cam io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15424,"TestHarness ldut asic chipMaster chiplink sourceC cam io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+2400+i*1,"TestHarness ldut asic chipMaster chiplink sourceC cam data", true,(i+0), 15,0);}}
        tracep->declBus(c+2408,"TestHarness ldut asic chipMaster chiplink sourceC cam data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+2074,"TestHarness ldut asic chipMaster chiplink sourceC cam data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+2361,"TestHarness ldut asic chipMaster chiplink sourceC cam data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+2362,"TestHarness ldut asic chipMaster chiplink sourceC cam data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceC cam data_MPORT_mask", false,-1);
        tracep->declBit(c+15448,"TestHarness ldut asic chipMaster chiplink sourceC cam data_MPORT_en", false,-1);
        tracep->declBus(c+2409,"TestHarness ldut asic chipMaster chiplink sourceC cam free", false,-1, 7,0);
        tracep->declBus(c+2410,"TestHarness ldut asic chipMaster chiplink sourceC cam free_sel", false,-1, 8,0);
        tracep->declBus(c+2411,"TestHarness ldut asic chipMaster chiplink sourceC cam io_key_hi", false,-1, 3,0);
        tracep->declBus(c+2412,"TestHarness ldut asic chipMaster chiplink sourceC cam io_key_lo", false,-1, 3,0);
        tracep->declBit(c+2413,"TestHarness ldut asic chipMaster chiplink sourceC cam io_key_hi_1", false,-1);
        tracep->declBus(c+2414,"TestHarness ldut asic chipMaster chiplink sourceC cam io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+2415,"TestHarness ldut asic chipMaster chiplink sourceC cam io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+2416,"TestHarness ldut asic chipMaster chiplink sourceC cam io_key_hi_3", false,-1);
        tracep->declBit(c+2417,"TestHarness ldut asic chipMaster chiplink sourceC cam io_key_lo_2", false,-1);
        tracep->declBus(c+2418,"TestHarness ldut asic chipMaster chiplink sourceC cam io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15449,"TestHarness ldut asic chipMaster chiplink sourceC cam bypass", false,-1);
        tracep->declBus(c+15450,"TestHarness ldut asic chipMaster chiplink sourceC cam clr", false,-1, 8,0);
        tracep->declBus(c+2419,"TestHarness ldut asic chipMaster chiplink sourceC cam set", false,-1, 7,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceD reset", false,-1);
        tracep->declBit(c+246,"TestHarness ldut asic chipMaster chiplink sourceD io_d_ready", false,-1);
        tracep->declBit(c+17021,"TestHarness ldut asic chipMaster chiplink sourceD io_d_valid", false,-1);
        tracep->declBus(c+1575,"TestHarness ldut asic chipMaster chiplink sourceD io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1576,"TestHarness ldut asic chipMaster chiplink sourceD io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1577,"TestHarness ldut asic chipMaster chiplink sourceD io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1578,"TestHarness ldut asic chipMaster chiplink sourceD io_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+1579,"TestHarness ldut asic chipMaster chiplink sourceD io_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+1580,"TestHarness ldut asic chipMaster chiplink sourceD io_d_bits_denied", false,-1);
        tracep->declBus(c+1581,"TestHarness ldut asic chipMaster chiplink sourceD io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+1582,"TestHarness ldut asic chipMaster chiplink sourceD io_d_bits_corrupt", false,-1);
        tracep->declBit(c+251,"TestHarness ldut asic chipMaster chiplink sourceD io_q_ready", false,-1);
        tracep->declBit(c+17028,"TestHarness ldut asic chipMaster chiplink sourceD io_q_valid", false,-1);
        tracep->declBus(c+1581,"TestHarness ldut asic chipMaster chiplink sourceD io_q_bits", false,-1, 31,0);
        tracep->declBus(c+896,"TestHarness ldut asic chipMaster chiplink sourceD io_e_clSink", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD cam_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceD cam_reset", false,-1);
        tracep->declBit(c+2420,"TestHarness ldut asic chipMaster chiplink sourceD cam_io_alloc_ready", false,-1);
        tracep->declBit(c+384,"TestHarness ldut asic chipMaster chiplink sourceD cam_io_alloc_valid", false,-1);
        tracep->declBus(c+2421,"TestHarness ldut asic chipMaster chiplink sourceD cam_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+2422,"TestHarness ldut asic chipMaster chiplink sourceD cam_io_key", false,-1, 4,0);
        tracep->declBus(c+896,"TestHarness ldut asic chipMaster chiplink sourceD cam_io_data", false,-1, 15,0);
        tracep->declBus(c+2423,"TestHarness ldut asic chipMaster chiplink sourceD state", false,-1, 1,0);
        tracep->declBus(c+2424,"TestHarness ldut asic chipMaster chiplink sourceD opcode", false,-1, 2,0);
        tracep->declBus(c+2425,"TestHarness ldut asic chipMaster chiplink sourceD param", false,-1, 2,0);
        tracep->declBus(c+2426,"TestHarness ldut asic chipMaster chiplink sourceD size", false,-1, 3,0);
        tracep->declBus(c+2427,"TestHarness ldut asic chipMaster chiplink sourceD domain", false,-1, 2,0);
        tracep->declBus(c+2428,"TestHarness ldut asic chipMaster chiplink sourceD source", false,-1, 15,0);
        tracep->declBit(c+2429,"TestHarness ldut asic chipMaster chiplink sourceD enable", false,-1);
        tracep->declBus(c+2430,"TestHarness ldut asic chipMaster chiplink sourceD r_1", false,-1, 2,0);
        tracep->declBus(c+2431,"TestHarness ldut asic chipMaster chiplink sourceD r_2", false,-1, 2,0);
        tracep->declBus(c+2432,"TestHarness ldut asic chipMaster chiplink sourceD r_3", false,-1, 3,0);
        tracep->declBus(c+2433,"TestHarness ldut asic chipMaster chiplink sourceD r_4", false,-1, 2,0);
        tracep->declBus(c+2434,"TestHarness ldut asic chipMaster chiplink sourceD r_5", false,-1, 15,0);
        tracep->declBit(c+2435,"TestHarness ldut asic chipMaster chiplink sourceD q_sink_enable", false,-1);
        tracep->declBus(c+2436,"TestHarness ldut asic chipMaster chiplink sourceD q_sink_r", false,-1, 15,0);
        tracep->declBit(c+2437,"TestHarness ldut asic chipMaster chiplink sourceD q_grant", false,-1);
        tracep->declBus(c+2438,"TestHarness ldut asic chipMaster chiplink sourceD q_last_count", false,-1, 4,0);
        tracep->declBus(c+2439,"TestHarness ldut asic chipMaster chiplink sourceD q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+2440,"TestHarness ldut asic chipMaster chiplink sourceD q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+2441,"TestHarness ldut asic chipMaster chiplink sourceD q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+2442,"TestHarness ldut asic chipMaster chiplink sourceD q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+2443,"TestHarness ldut asic chipMaster chiplink sourceD q_last_beats_grant", false,-1);
        tracep->declBus(c+2444,"TestHarness ldut asic chipMaster chiplink sourceD q_last_beats_d", false,-1, 4,0);
        tracep->declBit(c+2445,"TestHarness ldut asic chipMaster chiplink sourceD q_last_first", false,-1);
        tracep->declBit(c+2446,"TestHarness ldut asic chipMaster chiplink sourceD q_last", false,-1);
        tracep->declBit(c+2447,"TestHarness ldut asic chipMaster chiplink sourceD d_first", false,-1);
        tracep->declBus(c+2448,"TestHarness ldut asic chipMaster chiplink sourceD s_maybe_data", false,-1, 1,0);
        tracep->declBit(c+2449,"TestHarness ldut asic chipMaster chiplink sourceD sink_ok", false,-1);
        tracep->declBus(c+2450,"TestHarness ldut asic chipMaster chiplink sourceD sink_r", false,-1, 4,0);
        tracep->declBit(c+2451,"TestHarness ldut asic chipMaster chiplink sourceD stall", false,-1);
        tracep->declBit(c+2452,"TestHarness ldut asic chipMaster chiplink sourceD xmit", false,-1);
        tracep->declBit(c+1973,"TestHarness ldut asic chipMaster chiplink sourceD io_d_bits_corrupt_opdata", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD cam clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceD cam reset", false,-1);
        tracep->declBit(c+2420,"TestHarness ldut asic chipMaster chiplink sourceD cam io_alloc_ready", false,-1);
        tracep->declBit(c+384,"TestHarness ldut asic chipMaster chiplink sourceD cam io_alloc_valid", false,-1);
        tracep->declBus(c+2421,"TestHarness ldut asic chipMaster chiplink sourceD cam io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+2422,"TestHarness ldut asic chipMaster chiplink sourceD cam io_key", false,-1, 4,0);
        tracep->declBus(c+896,"TestHarness ldut asic chipMaster chiplink sourceD cam io_data", false,-1, 15,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+2453+i*1,"TestHarness ldut asic chipMaster chiplink sourceD cam data", true,(i+0), 15,0);}}
        tracep->declBus(c+2485,"TestHarness ldut asic chipMaster chiplink sourceD cam data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+19446,"TestHarness ldut asic chipMaster chiplink sourceD cam data_io_data_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+2421,"TestHarness ldut asic chipMaster chiplink sourceD cam data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+2422,"TestHarness ldut asic chipMaster chiplink sourceD cam data_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceD cam data_MPORT_mask", false,-1);
        tracep->declBit(c+959,"TestHarness ldut asic chipMaster chiplink sourceD cam data_MPORT_en", false,-1);
        tracep->declBus(c+2486,"TestHarness ldut asic chipMaster chiplink sourceD cam free", false,-1, 31,0);
        tracep->declQuad(c+2487,"TestHarness ldut asic chipMaster chiplink sourceD cam free_sel", false,-1, 32,0);
        tracep->declBus(c+2489,"TestHarness ldut asic chipMaster chiplink sourceD cam io_key_hi", false,-1, 15,0);
        tracep->declBus(c+2490,"TestHarness ldut asic chipMaster chiplink sourceD cam io_key_lo", false,-1, 15,0);
        tracep->declBit(c+2491,"TestHarness ldut asic chipMaster chiplink sourceD cam io_key_hi_1", false,-1);
        tracep->declBus(c+2492,"TestHarness ldut asic chipMaster chiplink sourceD cam io_key_hi_2", false,-1, 7,0);
        tracep->declBus(c+2493,"TestHarness ldut asic chipMaster chiplink sourceD cam io_key_lo_1", false,-1, 7,0);
        tracep->declBit(c+2494,"TestHarness ldut asic chipMaster chiplink sourceD cam io_key_hi_3", false,-1);
        tracep->declBus(c+2495,"TestHarness ldut asic chipMaster chiplink sourceD cam io_key_hi_4", false,-1, 3,0);
        tracep->declBus(c+2496,"TestHarness ldut asic chipMaster chiplink sourceD cam io_key_lo_2", false,-1, 3,0);
        tracep->declBit(c+2497,"TestHarness ldut asic chipMaster chiplink sourceD cam io_key_hi_5", false,-1);
        tracep->declBus(c+2498,"TestHarness ldut asic chipMaster chiplink sourceD cam io_key_hi_6", false,-1, 1,0);
        tracep->declBus(c+2499,"TestHarness ldut asic chipMaster chiplink sourceD cam io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+2500,"TestHarness ldut asic chipMaster chiplink sourceD cam io_key_hi_7", false,-1);
        tracep->declBit(c+2501,"TestHarness ldut asic chipMaster chiplink sourceD cam io_key_lo_4", false,-1);
        tracep->declBus(c+2502,"TestHarness ldut asic chipMaster chiplink sourceD cam io_key_lo_7", false,-1, 3,0);
        tracep->declBit(c+960,"TestHarness ldut asic chipMaster chiplink sourceD cam bypass", false,-1);
        tracep->declQuad(c+961,"TestHarness ldut asic chipMaster chiplink sourceD cam clr", false,-1, 32,0);
        tracep->declBit(c+1598,"TestHarness ldut asic chipMaster chiplink sourceE io_e_ready", false,-1);
        tracep->declBit(c+17024,"TestHarness ldut asic chipMaster chiplink sourceE io_e_valid", false,-1);
        tracep->declBit(c+1599,"TestHarness ldut asic chipMaster chiplink sourceE io_e_bits_sink", false,-1);
        tracep->declBit(c+1598,"TestHarness ldut asic chipMaster chiplink sourceE io_q_ready", false,-1);
        tracep->declBit(c+17024,"TestHarness ldut asic chipMaster chiplink sourceE io_q_valid", false,-1);
        tracep->declBus(c+1619,"TestHarness ldut asic chipMaster chiplink sourceE io_q_bits", false,-1, 31,0);
        tracep->declBus(c+2503,"TestHarness ldut asic chipMaster chiplink sourceE q_sink", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx reset", false,-1);
        tracep->declBit(c+1119,"TestHarness ldut asic chipMaster chiplink rx io_b2c_send", false,-1);
        tracep->declBus(c+1120,"TestHarness ldut asic chipMaster chiplink rx io_b2c_data", false,-1, 31,0);
        tracep->declBus(c+1620,"TestHarness ldut asic chipMaster chiplink rx io_a_mem_0", false,-1, 31,0);
        tracep->declBus(c+1621,"TestHarness ldut asic chipMaster chiplink rx io_a_mem_1", false,-1, 31,0);
        tracep->declBus(c+1622,"TestHarness ldut asic chipMaster chiplink rx io_a_mem_2", false,-1, 31,0);
        tracep->declBus(c+1623,"TestHarness ldut asic chipMaster chiplink rx io_a_mem_3", false,-1, 31,0);
        tracep->declBus(c+1624,"TestHarness ldut asic chipMaster chiplink rx io_a_mem_4", false,-1, 31,0);
        tracep->declBus(c+1625,"TestHarness ldut asic chipMaster chiplink rx io_a_mem_5", false,-1, 31,0);
        tracep->declBus(c+1626,"TestHarness ldut asic chipMaster chiplink rx io_a_mem_6", false,-1, 31,0);
        tracep->declBus(c+1627,"TestHarness ldut asic chipMaster chiplink rx io_a_mem_7", false,-1, 31,0);
        tracep->declBus(c+18247,"TestHarness ldut asic chipMaster chiplink rx io_a_ridx", false,-1, 3,0);
        tracep->declBus(c+17446,"TestHarness ldut asic chipMaster chiplink rx io_a_widx", false,-1, 3,0);
        tracep->declBit(c+19270,"TestHarness ldut asic chipMaster chiplink rx io_a_safe_ridx_valid", false,-1);
        tracep->declBit(c+18363,"TestHarness ldut asic chipMaster chiplink rx io_a_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx io_a_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx io_a_safe_sink_reset_n", false,-1);
        tracep->declBus(c+1628,"TestHarness ldut asic chipMaster chiplink rx io_bmem_0", false,-1, 31,0);
        tracep->declBus(c+1629,"TestHarness ldut asic chipMaster chiplink rx io_bmem_1", false,-1, 31,0);
        tracep->declBus(c+1630,"TestHarness ldut asic chipMaster chiplink rx io_bmem_2", false,-1, 31,0);
        tracep->declBus(c+1631,"TestHarness ldut asic chipMaster chiplink rx io_bmem_3", false,-1, 31,0);
        tracep->declBus(c+1632,"TestHarness ldut asic chipMaster chiplink rx io_bmem_4", false,-1, 31,0);
        tracep->declBus(c+1633,"TestHarness ldut asic chipMaster chiplink rx io_bmem_5", false,-1, 31,0);
        tracep->declBus(c+1634,"TestHarness ldut asic chipMaster chiplink rx io_bmem_6", false,-1, 31,0);
        tracep->declBus(c+1635,"TestHarness ldut asic chipMaster chiplink rx io_bmem_7", false,-1, 31,0);
        tracep->declBus(c+18248,"TestHarness ldut asic chipMaster chiplink rx io_bridx", false,-1, 3,0);
        tracep->declBus(c+17447,"TestHarness ldut asic chipMaster chiplink rx io_bwidx", false,-1, 3,0);
        tracep->declBit(c+19271,"TestHarness ldut asic chipMaster chiplink rx io_bsafe_ridx_valid", false,-1);
        tracep->declBit(c+18364,"TestHarness ldut asic chipMaster chiplink rx io_bsafe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx io_bsafe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx io_bsafe_sink_reset_n", false,-1);
        tracep->declBus(c+1636,"TestHarness ldut asic chipMaster chiplink rx io_c_mem_0", false,-1, 31,0);
        tracep->declBus(c+1637,"TestHarness ldut asic chipMaster chiplink rx io_c_mem_1", false,-1, 31,0);
        tracep->declBus(c+1638,"TestHarness ldut asic chipMaster chiplink rx io_c_mem_2", false,-1, 31,0);
        tracep->declBus(c+1639,"TestHarness ldut asic chipMaster chiplink rx io_c_mem_3", false,-1, 31,0);
        tracep->declBus(c+1640,"TestHarness ldut asic chipMaster chiplink rx io_c_mem_4", false,-1, 31,0);
        tracep->declBus(c+1641,"TestHarness ldut asic chipMaster chiplink rx io_c_mem_5", false,-1, 31,0);
        tracep->declBus(c+1642,"TestHarness ldut asic chipMaster chiplink rx io_c_mem_6", false,-1, 31,0);
        tracep->declBus(c+1643,"TestHarness ldut asic chipMaster chiplink rx io_c_mem_7", false,-1, 31,0);
        tracep->declBus(c+18249,"TestHarness ldut asic chipMaster chiplink rx io_c_ridx", false,-1, 3,0);
        tracep->declBus(c+17448,"TestHarness ldut asic chipMaster chiplink rx io_c_widx", false,-1, 3,0);
        tracep->declBit(c+19272,"TestHarness ldut asic chipMaster chiplink rx io_c_safe_ridx_valid", false,-1);
        tracep->declBit(c+18365,"TestHarness ldut asic chipMaster chiplink rx io_c_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx io_c_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx io_c_safe_sink_reset_n", false,-1);
        tracep->declBus(c+1644,"TestHarness ldut asic chipMaster chiplink rx io_d_mem_0", false,-1, 31,0);
        tracep->declBus(c+1645,"TestHarness ldut asic chipMaster chiplink rx io_d_mem_1", false,-1, 31,0);
        tracep->declBus(c+1646,"TestHarness ldut asic chipMaster chiplink rx io_d_mem_2", false,-1, 31,0);
        tracep->declBus(c+1647,"TestHarness ldut asic chipMaster chiplink rx io_d_mem_3", false,-1, 31,0);
        tracep->declBus(c+1648,"TestHarness ldut asic chipMaster chiplink rx io_d_mem_4", false,-1, 31,0);
        tracep->declBus(c+1649,"TestHarness ldut asic chipMaster chiplink rx io_d_mem_5", false,-1, 31,0);
        tracep->declBus(c+1650,"TestHarness ldut asic chipMaster chiplink rx io_d_mem_6", false,-1, 31,0);
        tracep->declBus(c+1651,"TestHarness ldut asic chipMaster chiplink rx io_d_mem_7", false,-1, 31,0);
        tracep->declBus(c+18250,"TestHarness ldut asic chipMaster chiplink rx io_d_ridx", false,-1, 3,0);
        tracep->declBus(c+17449,"TestHarness ldut asic chipMaster chiplink rx io_d_widx", false,-1, 3,0);
        tracep->declBit(c+19273,"TestHarness ldut asic chipMaster chiplink rx io_d_safe_ridx_valid", false,-1);
        tracep->declBit(c+18366,"TestHarness ldut asic chipMaster chiplink rx io_d_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx io_d_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx io_d_safe_sink_reset_n", false,-1);
        tracep->declBus(c+1652,"TestHarness ldut asic chipMaster chiplink rx io_e_mem_0", false,-1, 31,0);
        tracep->declBus(c+1653,"TestHarness ldut asic chipMaster chiplink rx io_e_mem_1", false,-1, 31,0);
        tracep->declBus(c+1654,"TestHarness ldut asic chipMaster chiplink rx io_e_mem_2", false,-1, 31,0);
        tracep->declBus(c+1655,"TestHarness ldut asic chipMaster chiplink rx io_e_mem_3", false,-1, 31,0);
        tracep->declBus(c+1656,"TestHarness ldut asic chipMaster chiplink rx io_e_mem_4", false,-1, 31,0);
        tracep->declBus(c+1657,"TestHarness ldut asic chipMaster chiplink rx io_e_mem_5", false,-1, 31,0);
        tracep->declBus(c+1658,"TestHarness ldut asic chipMaster chiplink rx io_e_mem_6", false,-1, 31,0);
        tracep->declBus(c+1659,"TestHarness ldut asic chipMaster chiplink rx io_e_mem_7", false,-1, 31,0);
        tracep->declBus(c+18251,"TestHarness ldut asic chipMaster chiplink rx io_e_ridx", false,-1, 3,0);
        tracep->declBus(c+17450,"TestHarness ldut asic chipMaster chiplink rx io_e_widx", false,-1, 3,0);
        tracep->declBit(c+19274,"TestHarness ldut asic chipMaster chiplink rx io_e_safe_ridx_valid", false,-1);
        tracep->declBit(c+18367,"TestHarness ldut asic chipMaster chiplink rx io_e_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx io_e_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx io_e_safe_sink_reset_n", false,-1);
        tracep->declBus(c+1660,"TestHarness ldut asic chipMaster chiplink rx io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+1661,"TestHarness ldut asic chipMaster chiplink rx io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+1662,"TestHarness ldut asic chipMaster chiplink rx io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+1663,"TestHarness ldut asic chipMaster chiplink rx io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+1664,"TestHarness ldut asic chipMaster chiplink rx io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18252,"TestHarness ldut asic chipMaster chiplink rx io_rxc_ridx", false,-1);
        tracep->declBit(c+17451,"TestHarness ldut asic chipMaster chiplink rx io_rxc_widx", false,-1);
        tracep->declBit(c+19275,"TestHarness ldut asic chipMaster chiplink rx io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19366,"TestHarness ldut asic chipMaster chiplink rx io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+1665,"TestHarness ldut asic chipMaster chiplink rx io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+1666,"TestHarness ldut asic chipMaster chiplink rx io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+1667,"TestHarness ldut asic chipMaster chiplink rx io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+1668,"TestHarness ldut asic chipMaster chiplink rx io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+1669,"TestHarness ldut asic chipMaster chiplink rx io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18253,"TestHarness ldut asic chipMaster chiplink rx io_txc_ridx", false,-1);
        tracep->declBit(c+17452,"TestHarness ldut asic chipMaster chiplink rx io_txc_widx", false,-1);
        tracep->declBit(c+19276,"TestHarness ldut asic chipMaster chiplink rx io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19367,"TestHarness ldut asic chipMaster chiplink rx io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqa_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqa_reset", false,-1);
        tracep->declBit(c+2504,"TestHarness ldut asic chipMaster chiplink rx hqa_io_enq_ready", false,-1);
        tracep->declBit(c+2505,"TestHarness ldut asic chipMaster chiplink rx hqa_io_enq_valid", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqa_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17454,"TestHarness ldut asic chipMaster chiplink rx hqa_io_deq_ready", false,-1);
        tracep->declBit(c+2507,"TestHarness ldut asic chipMaster chiplink rx hqa_io_deq_valid", false,-1);
        tracep->declBus(c+2508,"TestHarness ldut asic chipMaster chiplink rx hqa_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqb_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqb_reset", false,-1);
        tracep->declBit(c+2509,"TestHarness ldut asic chipMaster chiplink rx hqb_io_enq_ready", false,-1);
        tracep->declBit(c+2510,"TestHarness ldut asic chipMaster chiplink rx hqb_io_enq_valid", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqb_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17455,"TestHarness ldut asic chipMaster chiplink rx hqb_io_deq_ready", false,-1);
        tracep->declBit(c+2511,"TestHarness ldut asic chipMaster chiplink rx hqb_io_deq_valid", false,-1);
        tracep->declBus(c+2512,"TestHarness ldut asic chipMaster chiplink rx hqb_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqc_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqc_reset", false,-1);
        tracep->declBit(c+2513,"TestHarness ldut asic chipMaster chiplink rx hqc_io_enq_ready", false,-1);
        tracep->declBit(c+2514,"TestHarness ldut asic chipMaster chiplink rx hqc_io_enq_valid", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqc_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17456,"TestHarness ldut asic chipMaster chiplink rx hqc_io_deq_ready", false,-1);
        tracep->declBit(c+2515,"TestHarness ldut asic chipMaster chiplink rx hqc_io_deq_valid", false,-1);
        tracep->declBus(c+2516,"TestHarness ldut asic chipMaster chiplink rx hqc_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqd_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqd_reset", false,-1);
        tracep->declBit(c+2517,"TestHarness ldut asic chipMaster chiplink rx hqd_io_enq_ready", false,-1);
        tracep->declBit(c+2518,"TestHarness ldut asic chipMaster chiplink rx hqd_io_enq_valid", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqd_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17457,"TestHarness ldut asic chipMaster chiplink rx hqd_io_deq_ready", false,-1);
        tracep->declBit(c+2519,"TestHarness ldut asic chipMaster chiplink rx hqd_io_deq_valid", false,-1);
        tracep->declBus(c+2520,"TestHarness ldut asic chipMaster chiplink rx hqd_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqe_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqe_reset", false,-1);
        tracep->declBit(c+2521,"TestHarness ldut asic chipMaster chiplink rx hqe_io_enq_ready", false,-1);
        tracep->declBit(c+2522,"TestHarness ldut asic chipMaster chiplink rx hqe_io_enq_valid", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqe_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17458,"TestHarness ldut asic chipMaster chiplink rx hqe_io_deq_ready", false,-1);
        tracep->declBit(c+2523,"TestHarness ldut asic chipMaster chiplink rx hqe_io_deq_valid", false,-1);
        tracep->declBus(c+2524,"TestHarness ldut asic chipMaster chiplink rx hqe_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_a_source_reset", false,-1);
        tracep->declBit(c+17454,"TestHarness ldut asic chipMaster chiplink rx io_a_source_io_enq_ready", false,-1);
        tracep->declBit(c+2507,"TestHarness ldut asic chipMaster chiplink rx io_a_source_io_enq_valid", false,-1);
        tracep->declBus(c+2508,"TestHarness ldut asic chipMaster chiplink rx io_a_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+1620,"TestHarness ldut asic chipMaster chiplink rx io_a_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+1621,"TestHarness ldut asic chipMaster chiplink rx io_a_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+1622,"TestHarness ldut asic chipMaster chiplink rx io_a_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+1623,"TestHarness ldut asic chipMaster chiplink rx io_a_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+1624,"TestHarness ldut asic chipMaster chiplink rx io_a_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+1625,"TestHarness ldut asic chipMaster chiplink rx io_a_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+1626,"TestHarness ldut asic chipMaster chiplink rx io_a_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+1627,"TestHarness ldut asic chipMaster chiplink rx io_a_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18247,"TestHarness ldut asic chipMaster chiplink rx io_a_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17446,"TestHarness ldut asic chipMaster chiplink rx io_a_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19270,"TestHarness ldut asic chipMaster chiplink rx io_a_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18363,"TestHarness ldut asic chipMaster chiplink rx io_a_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx io_a_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx io_a_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_bsource_reset", false,-1);
        tracep->declBit(c+17455,"TestHarness ldut asic chipMaster chiplink rx io_bsource_io_enq_ready", false,-1);
        tracep->declBit(c+2511,"TestHarness ldut asic chipMaster chiplink rx io_bsource_io_enq_valid", false,-1);
        tracep->declBus(c+2512,"TestHarness ldut asic chipMaster chiplink rx io_bsource_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+1628,"TestHarness ldut asic chipMaster chiplink rx io_bsource_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+1629,"TestHarness ldut asic chipMaster chiplink rx io_bsource_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+1630,"TestHarness ldut asic chipMaster chiplink rx io_bsource_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+1631,"TestHarness ldut asic chipMaster chiplink rx io_bsource_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+1632,"TestHarness ldut asic chipMaster chiplink rx io_bsource_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+1633,"TestHarness ldut asic chipMaster chiplink rx io_bsource_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+1634,"TestHarness ldut asic chipMaster chiplink rx io_bsource_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+1635,"TestHarness ldut asic chipMaster chiplink rx io_bsource_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18248,"TestHarness ldut asic chipMaster chiplink rx io_bsource_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17447,"TestHarness ldut asic chipMaster chiplink rx io_bsource_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19271,"TestHarness ldut asic chipMaster chiplink rx io_bsource_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18364,"TestHarness ldut asic chipMaster chiplink rx io_bsource_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx io_bsource_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx io_bsource_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_c_source_reset", false,-1);
        tracep->declBit(c+17456,"TestHarness ldut asic chipMaster chiplink rx io_c_source_io_enq_ready", false,-1);
        tracep->declBit(c+2515,"TestHarness ldut asic chipMaster chiplink rx io_c_source_io_enq_valid", false,-1);
        tracep->declBus(c+2516,"TestHarness ldut asic chipMaster chiplink rx io_c_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+1636,"TestHarness ldut asic chipMaster chiplink rx io_c_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+1637,"TestHarness ldut asic chipMaster chiplink rx io_c_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+1638,"TestHarness ldut asic chipMaster chiplink rx io_c_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+1639,"TestHarness ldut asic chipMaster chiplink rx io_c_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+1640,"TestHarness ldut asic chipMaster chiplink rx io_c_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+1641,"TestHarness ldut asic chipMaster chiplink rx io_c_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+1642,"TestHarness ldut asic chipMaster chiplink rx io_c_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+1643,"TestHarness ldut asic chipMaster chiplink rx io_c_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18249,"TestHarness ldut asic chipMaster chiplink rx io_c_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17448,"TestHarness ldut asic chipMaster chiplink rx io_c_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19272,"TestHarness ldut asic chipMaster chiplink rx io_c_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18365,"TestHarness ldut asic chipMaster chiplink rx io_c_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx io_c_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx io_c_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_d_source_reset", false,-1);
        tracep->declBit(c+17457,"TestHarness ldut asic chipMaster chiplink rx io_d_source_io_enq_ready", false,-1);
        tracep->declBit(c+2519,"TestHarness ldut asic chipMaster chiplink rx io_d_source_io_enq_valid", false,-1);
        tracep->declBus(c+2520,"TestHarness ldut asic chipMaster chiplink rx io_d_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+1644,"TestHarness ldut asic chipMaster chiplink rx io_d_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+1645,"TestHarness ldut asic chipMaster chiplink rx io_d_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+1646,"TestHarness ldut asic chipMaster chiplink rx io_d_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+1647,"TestHarness ldut asic chipMaster chiplink rx io_d_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+1648,"TestHarness ldut asic chipMaster chiplink rx io_d_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+1649,"TestHarness ldut asic chipMaster chiplink rx io_d_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+1650,"TestHarness ldut asic chipMaster chiplink rx io_d_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+1651,"TestHarness ldut asic chipMaster chiplink rx io_d_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18250,"TestHarness ldut asic chipMaster chiplink rx io_d_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17449,"TestHarness ldut asic chipMaster chiplink rx io_d_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19273,"TestHarness ldut asic chipMaster chiplink rx io_d_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18366,"TestHarness ldut asic chipMaster chiplink rx io_d_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx io_d_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx io_d_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_e_source_reset", false,-1);
        tracep->declBit(c+17458,"TestHarness ldut asic chipMaster chiplink rx io_e_source_io_enq_ready", false,-1);
        tracep->declBit(c+2523,"TestHarness ldut asic chipMaster chiplink rx io_e_source_io_enq_valid", false,-1);
        tracep->declBus(c+2524,"TestHarness ldut asic chipMaster chiplink rx io_e_source_io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+1652,"TestHarness ldut asic chipMaster chiplink rx io_e_source_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+1653,"TestHarness ldut asic chipMaster chiplink rx io_e_source_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+1654,"TestHarness ldut asic chipMaster chiplink rx io_e_source_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+1655,"TestHarness ldut asic chipMaster chiplink rx io_e_source_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+1656,"TestHarness ldut asic chipMaster chiplink rx io_e_source_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+1657,"TestHarness ldut asic chipMaster chiplink rx io_e_source_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+1658,"TestHarness ldut asic chipMaster chiplink rx io_e_source_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+1659,"TestHarness ldut asic chipMaster chiplink rx io_e_source_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18251,"TestHarness ldut asic chipMaster chiplink rx io_e_source_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17450,"TestHarness ldut asic chipMaster chiplink rx io_e_source_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19274,"TestHarness ldut asic chipMaster chiplink rx io_e_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18367,"TestHarness ldut asic chipMaster chiplink rx io_e_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx io_e_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx io_e_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_txc_source_reset", false,-1);
        tracep->declBit(c+17459,"TestHarness ldut asic chipMaster chiplink rx io_txc_source_io_enq_ready", false,-1);
        tracep->declBus(c+2525,"TestHarness ldut asic chipMaster chiplink rx io_txc_source_io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+2526,"TestHarness ldut asic chipMaster chiplink rx io_txc_source_io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+2527,"TestHarness ldut asic chipMaster chiplink rx io_txc_source_io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+2528,"TestHarness ldut asic chipMaster chiplink rx io_txc_source_io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+2529,"TestHarness ldut asic chipMaster chiplink rx io_txc_source_io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+1665,"TestHarness ldut asic chipMaster chiplink rx io_txc_source_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+1666,"TestHarness ldut asic chipMaster chiplink rx io_txc_source_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+1667,"TestHarness ldut asic chipMaster chiplink rx io_txc_source_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+1668,"TestHarness ldut asic chipMaster chiplink rx io_txc_source_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+1669,"TestHarness ldut asic chipMaster chiplink rx io_txc_source_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18253,"TestHarness ldut asic chipMaster chiplink rx io_txc_source_io_async_ridx", false,-1);
        tracep->declBit(c+17452,"TestHarness ldut asic chipMaster chiplink rx io_txc_source_io_async_widx", false,-1);
        tracep->declBit(c+19276,"TestHarness ldut asic chipMaster chiplink rx io_txc_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19367,"TestHarness ldut asic chipMaster chiplink rx io_txc_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx io_txc_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx io_txc_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source_reset", false,-1);
        tracep->declBit(c+17460,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source_io_enq_ready", false,-1);
        tracep->declBus(c+2530,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source_io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+2531,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source_io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+2532,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source_io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+2533,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source_io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+2534,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source_io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+1660,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+1661,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+1662,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+1663,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+1664,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18252,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source_io_async_ridx", false,-1);
        tracep->declBit(c+17451,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source_io_async_widx", false,-1);
        tracep->declBit(c+19275,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19366,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source_io_async_safe_sink_reset_n", false,-1);
        tracep->declBus(c+2535,"TestHarness ldut asic chipMaster chiplink rx b2c_data_REG", false,-1, 31,0);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx b2c_data", false,-1, 31,0);
        tracep->declBit(c+2536,"TestHarness ldut asic chipMaster chiplink rx b2c_send_REG", false,-1);
        tracep->declBit(c+2537,"TestHarness ldut asic chipMaster chiplink rx b2c_send", false,-1);
        tracep->declBus(c+2538,"TestHarness ldut asic chipMaster chiplink rx first_count", false,-1, 4,0);
        tracep->declBus(c+2539,"TestHarness ldut asic chipMaster chiplink rx first_beats_format", false,-1, 2,0);
        tracep->declBus(c+2540,"TestHarness ldut asic chipMaster chiplink rx first_beats_opcode", false,-1, 2,0);
        tracep->declBus(c+2541,"TestHarness ldut asic chipMaster chiplink rx first_beats_size", false,-1, 3,0);
        tracep->declBus(c+2542,"TestHarness ldut asic chipMaster chiplink rx first_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+2543,"TestHarness ldut asic chipMaster chiplink rx first_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+2544,"TestHarness ldut asic chipMaster chiplink rx first_beats_beats_lo", false,-1);
        tracep->declBus(c+2545,"TestHarness ldut asic chipMaster chiplink rx first_beats_beats", false,-1, 4,0);
        tracep->declBit(c+2546,"TestHarness ldut asic chipMaster chiplink rx first_beats_masks_hi", false,-1);
        tracep->declBit(c+2547,"TestHarness ldut asic chipMaster chiplink rx first_beats_masks_lo", false,-1);
        tracep->declBus(c+2548,"TestHarness ldut asic chipMaster chiplink rx first_beats_masks", false,-1, 1,0);
        tracep->declBit(c+2549,"TestHarness ldut asic chipMaster chiplink rx first_beats_grant", false,-1);
        tracep->declBit(c+2550,"TestHarness ldut asic chipMaster chiplink rx first_beats_partial", false,-1);
        tracep->declBus(c+2551,"TestHarness ldut asic chipMaster chiplink rx first_beats_a", false,-1, 4,0);
        tracep->declBus(c+2552,"TestHarness ldut asic chipMaster chiplink rx first_beats_c", false,-1, 4,0);
        tracep->declBus(c+2553,"TestHarness ldut asic chipMaster chiplink rx first_beats_d", false,-1, 4,0);
        tracep->declBit(c+2554,"TestHarness ldut asic chipMaster chiplink rx first", false,-1);
        tracep->declBit(c+2555,"TestHarness ldut asic chipMaster chiplink rx formatValid", false,-1);
        tracep->declBus(c+2556,"TestHarness ldut asic chipMaster chiplink rx format_r", false,-1, 2,0);
        tracep->declBus(c+2557,"TestHarness ldut asic chipMaster chiplink rx formatOH", false,-1, 7,0);
        tracep->declBus(c+2525,"TestHarness ldut asic chipMaster chiplink rx tx_a", false,-1, 19,0);
        tracep->declBus(c+2526,"TestHarness ldut asic chipMaster chiplink rx tx_b", false,-1, 19,0);
        tracep->declBus(c+2527,"TestHarness ldut asic chipMaster chiplink rx tx_c", false,-1, 19,0);
        tracep->declBus(c+2528,"TestHarness ldut asic chipMaster chiplink rx tx_d", false,-1, 19,0);
        tracep->declBus(c+2529,"TestHarness ldut asic chipMaster chiplink rx tx_e", false,-1, 19,0);
        tracep->declBus(c+2530,"TestHarness ldut asic chipMaster chiplink rx rx_a", false,-1, 19,0);
        tracep->declBus(c+2531,"TestHarness ldut asic chipMaster chiplink rx rx_b", false,-1, 19,0);
        tracep->declBus(c+2532,"TestHarness ldut asic chipMaster chiplink rx rx_c", false,-1, 19,0);
        tracep->declBus(c+2533,"TestHarness ldut asic chipMaster chiplink rx rx_d", false,-1, 19,0);
        tracep->declBus(c+2534,"TestHarness ldut asic chipMaster chiplink rx rx_e", false,-1, 19,0);
        tracep->declBus(c+2558,"TestHarness ldut asic chipMaster chiplink rx txInc_out_a_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+2559,"TestHarness ldut asic chipMaster chiplink rx txInc_out_a", false,-1, 19,0);
        tracep->declBus(c+2560,"TestHarness ldut asic chipMaster chiplink rx txInc_out_bshiftAmount", false,-1, 4,0);
        tracep->declBus(c+2561,"TestHarness ldut asic chipMaster chiplink rx txInc_out_b", false,-1, 19,0);
        tracep->declBus(c+2562,"TestHarness ldut asic chipMaster chiplink rx txInc_out_c_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+2563,"TestHarness ldut asic chipMaster chiplink rx txInc_out_c", false,-1, 19,0);
        tracep->declBus(c+2564,"TestHarness ldut asic chipMaster chiplink rx txInc_out_d_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+2565,"TestHarness ldut asic chipMaster chiplink rx txInc_out_d", false,-1, 19,0);
        tracep->declBus(c+2566,"TestHarness ldut asic chipMaster chiplink rx txInc_out_e_shiftAmount", false,-1, 4,0);
        tracep->declBus(c+2567,"TestHarness ldut asic chipMaster chiplink rx txInc_out_e", false,-1, 19,0);
        tracep->declBus(c+2568,"TestHarness ldut asic chipMaster chiplink rx txInc_a", false,-1, 19,0);
        tracep->declBus(c+2569,"TestHarness ldut asic chipMaster chiplink rx txInc_b", false,-1, 19,0);
        tracep->declBus(c+2570,"TestHarness ldut asic chipMaster chiplink rx txInc_c", false,-1, 19,0);
        tracep->declBus(c+2571,"TestHarness ldut asic chipMaster chiplink rx txInc_d", false,-1, 19,0);
        tracep->declBus(c+2572,"TestHarness ldut asic chipMaster chiplink rx txInc_e", false,-1, 19,0);
        tracep->declBus(c+2573,"TestHarness ldut asic chipMaster chiplink rx tx_z", false,-1, 20,0);
        tracep->declBus(c+2574,"TestHarness ldut asic chipMaster chiplink rx tx_z_1", false,-1, 20,0);
        tracep->declBus(c+2575,"TestHarness ldut asic chipMaster chiplink rx tx_z_2", false,-1, 20,0);
        tracep->declBus(c+2576,"TestHarness ldut asic chipMaster chiplink rx tx_z_3", false,-1, 20,0);
        tracep->declBus(c+2577,"TestHarness ldut asic chipMaster chiplink rx tx_z_4", false,-1, 20,0);
        tracep->declBus(c+17461,"TestHarness ldut asic chipMaster chiplink rx rxInc_a", false,-1, 19,0);
        tracep->declBus(c+17462,"TestHarness ldut asic chipMaster chiplink rx rx_z", false,-1, 20,0);
        tracep->declBus(c+17463,"TestHarness ldut asic chipMaster chiplink rx rxInc_b", false,-1, 19,0);
        tracep->declBus(c+17464,"TestHarness ldut asic chipMaster chiplink rx rx_z_1", false,-1, 20,0);
        tracep->declBus(c+17465,"TestHarness ldut asic chipMaster chiplink rx rxInc_c", false,-1, 19,0);
        tracep->declBus(c+17466,"TestHarness ldut asic chipMaster chiplink rx rx_z_2", false,-1, 20,0);
        tracep->declBus(c+17467,"TestHarness ldut asic chipMaster chiplink rx rxInc_d", false,-1, 19,0);
        tracep->declBus(c+17468,"TestHarness ldut asic chipMaster chiplink rx rx_z_3", false,-1, 20,0);
        tracep->declBus(c+17469,"TestHarness ldut asic chipMaster chiplink rx rxInc_e", false,-1, 19,0);
        tracep->declBus(c+17470,"TestHarness ldut asic chipMaster chiplink rx rx_z_4", false,-1, 20,0);
        tracep->declBit(c+17459,"TestHarness ldut asic chipMaster chiplink rx txOut_ready", false,-1);
        tracep->declBus(c+2578,"TestHarness ldut asic chipMaster chiplink rx tx_out_1_a", false,-1, 19,0);
        tracep->declBus(c+2579,"TestHarness ldut asic chipMaster chiplink rx tx_out_1_b", false,-1, 19,0);
        tracep->declBus(c+2580,"TestHarness ldut asic chipMaster chiplink rx tx_out_1_c", false,-1, 19,0);
        tracep->declBus(c+2581,"TestHarness ldut asic chipMaster chiplink rx tx_out_1_d", false,-1, 19,0);
        tracep->declBus(c+2582,"TestHarness ldut asic chipMaster chiplink rx tx_out_1_e", false,-1, 19,0);
        tracep->declBit(c+17460,"TestHarness ldut asic chipMaster chiplink rx rxOut_ready", false,-1);
        tracep->declBus(c+17471,"TestHarness ldut asic chipMaster chiplink rx rx_out_1_a", false,-1, 19,0);
        tracep->declBus(c+17472,"TestHarness ldut asic chipMaster chiplink rx rx_out_1_b", false,-1, 19,0);
        tracep->declBus(c+17473,"TestHarness ldut asic chipMaster chiplink rx rx_out_1_c", false,-1, 19,0);
        tracep->declBus(c+17474,"TestHarness ldut asic chipMaster chiplink rx rx_out_1_d", false,-1, 19,0);
        tracep->declBus(c+17475,"TestHarness ldut asic chipMaster chiplink rx rx_out_1_e", false,-1, 19,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqa clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqa reset", false,-1);
        tracep->declBit(c+2504,"TestHarness ldut asic chipMaster chiplink rx hqa io_enq_ready", false,-1);
        tracep->declBit(c+2505,"TestHarness ldut asic chipMaster chiplink rx hqa io_enq_valid", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqa io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17454,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_ready", false,-1);
        tracep->declBit(c+2507,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_valid", false,-1);
        tracep->declBus(c+2508,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqa fq_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqa fq_reset", false,-1);
        tracep->declBit(c+2504,"TestHarness ldut asic chipMaster chiplink rx hqa fq_io_enq_ready", false,-1);
        tracep->declBit(c+2505,"TestHarness ldut asic chipMaster chiplink rx hqa fq_io_enq_valid", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqa fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17476,"TestHarness ldut asic chipMaster chiplink rx hqa fq_io_deq_ready", false,-1);
        tracep->declBit(c+2583,"TestHarness ldut asic chipMaster chiplink rx hqa fq_io_deq_valid", false,-1);
        tracep->declBus(c+2584,"TestHarness ldut asic chipMaster chiplink rx hqa fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q_reset", false,-1);
        tracep->declBit(c+17476,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+2583,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+2584,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17454,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+2507,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+2508,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqa fq clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqa fq reset", false,-1);
        tracep->declBit(c+2504,"TestHarness ldut asic chipMaster chiplink rx hqa fq io_enq_ready", false,-1);
        tracep->declBit(c+2505,"TestHarness ldut asic chipMaster chiplink rx hqa fq io_enq_valid", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqa fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17476,"TestHarness ldut asic chipMaster chiplink rx hqa fq io_deq_ready", false,-1);
        tracep->declBit(c+2583,"TestHarness ldut asic chipMaster chiplink rx hqa fq io_deq_valid", false,-1);
        tracep->declBus(c+2584,"TestHarness ldut asic chipMaster chiplink rx hqa fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+15844,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17477,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram_R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram_R0_clk", false,-1);
        tracep->declBus(c+2585,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+2586,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15845,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram_W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram_W0_clk", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+2586,"TestHarness ldut asic chipMaster chiplink rx hqa fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+2587,"TestHarness ldut asic chipMaster chiplink rx hqa fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+2588,"TestHarness ldut asic chipMaster chiplink rx hqa fq ptr_match", false,-1);
        tracep->declBit(c+2589,"TestHarness ldut asic chipMaster chiplink rx hqa fq maybe_full", false,-1);
        tracep->declBit(c+2590,"TestHarness ldut asic chipMaster chiplink rx hqa fq empty", false,-1);
        tracep->declBit(c+17478,"TestHarness ldut asic chipMaster chiplink rx hqa fq do_flow", false,-1);
        tracep->declBit(c+17479,"TestHarness ldut asic chipMaster chiplink rx hqa fq do_enq", false,-1);
        tracep->declBit(c+17480,"TestHarness ldut asic chipMaster chiplink rx hqa fq do_deq", false,-1);
        tracep->declBit(c+2591,"TestHarness ldut asic chipMaster chiplink rx hqa fq wrap_wrap", false,-1);
        tracep->declBit(c+15846,"TestHarness ldut asic chipMaster chiplink rx hqa fq deq_done", false,-1);
        tracep->declBit(c+2592,"TestHarness ldut asic chipMaster chiplink rx hqa fq full", false,-1);
        tracep->declBit(c+2593,"TestHarness ldut asic chipMaster chiplink rx hqa fq atLeastTwo", false,-1);
        tracep->declBit(c+2594,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram_out_valid", false,-1);
        tracep->declBus(c+15844,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+17477,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram R0_clk", false,-1);
        tracep->declBus(c+2585,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+2586,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+15845,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram W0_clk", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+15844,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17477,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+2585,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+2586,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15845,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+2586,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+15845,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+15844,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+17477,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+2585,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+2595,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+2596,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+2597+i*1,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+19447,"TestHarness ldut asic chipMaster chiplink rx hqa fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q reset", false,-1);
        tracep->declBit(c+17476,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+2583,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+2584,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17454,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+2507,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+2508,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+2629+i*1,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+2508,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+2584,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+15847,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+2507,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q maybe_full", false,-1);
        tracep->declBit(c+2630,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q empty", false,-1);
        tracep->declBit(c+17481,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q do_enq", false,-1);
        tracep->declBit(c+15848,"TestHarness ldut asic chipMaster chiplink rx hqa io_deq_q do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqb clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqb reset", false,-1);
        tracep->declBit(c+2509,"TestHarness ldut asic chipMaster chiplink rx hqb io_enq_ready", false,-1);
        tracep->declBit(c+2510,"TestHarness ldut asic chipMaster chiplink rx hqb io_enq_valid", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqb io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17455,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_ready", false,-1);
        tracep->declBit(c+2511,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_valid", false,-1);
        tracep->declBus(c+2512,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqb fq_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqb fq_reset", false,-1);
        tracep->declBit(c+2509,"TestHarness ldut asic chipMaster chiplink rx hqb fq_io_enq_ready", false,-1);
        tracep->declBit(c+2510,"TestHarness ldut asic chipMaster chiplink rx hqb fq_io_enq_valid", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqb fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17482,"TestHarness ldut asic chipMaster chiplink rx hqb fq_io_deq_ready", false,-1);
        tracep->declBit(c+2631,"TestHarness ldut asic chipMaster chiplink rx hqb fq_io_deq_valid", false,-1);
        tracep->declBus(c+2632,"TestHarness ldut asic chipMaster chiplink rx hqb fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q_reset", false,-1);
        tracep->declBit(c+17482,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+2631,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+2632,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17455,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+2511,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+2512,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqb fq clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqb fq reset", false,-1);
        tracep->declBit(c+2509,"TestHarness ldut asic chipMaster chiplink rx hqb fq io_enq_ready", false,-1);
        tracep->declBit(c+2510,"TestHarness ldut asic chipMaster chiplink rx hqb fq io_enq_valid", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqb fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17482,"TestHarness ldut asic chipMaster chiplink rx hqb fq io_deq_ready", false,-1);
        tracep->declBit(c+2631,"TestHarness ldut asic chipMaster chiplink rx hqb fq io_deq_valid", false,-1);
        tracep->declBus(c+2632,"TestHarness ldut asic chipMaster chiplink rx hqb fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+15849,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17483,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram_R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram_R0_clk", false,-1);
        tracep->declBus(c+2633,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+2634,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15850,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram_W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram_W0_clk", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+2634,"TestHarness ldut asic chipMaster chiplink rx hqb fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+2635,"TestHarness ldut asic chipMaster chiplink rx hqb fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+2636,"TestHarness ldut asic chipMaster chiplink rx hqb fq ptr_match", false,-1);
        tracep->declBit(c+2637,"TestHarness ldut asic chipMaster chiplink rx hqb fq maybe_full", false,-1);
        tracep->declBit(c+2638,"TestHarness ldut asic chipMaster chiplink rx hqb fq empty", false,-1);
        tracep->declBit(c+17484,"TestHarness ldut asic chipMaster chiplink rx hqb fq do_flow", false,-1);
        tracep->declBit(c+17485,"TestHarness ldut asic chipMaster chiplink rx hqb fq do_enq", false,-1);
        tracep->declBit(c+17486,"TestHarness ldut asic chipMaster chiplink rx hqb fq do_deq", false,-1);
        tracep->declBit(c+2639,"TestHarness ldut asic chipMaster chiplink rx hqb fq wrap_wrap", false,-1);
        tracep->declBit(c+15851,"TestHarness ldut asic chipMaster chiplink rx hqb fq deq_done", false,-1);
        tracep->declBit(c+2640,"TestHarness ldut asic chipMaster chiplink rx hqb fq full", false,-1);
        tracep->declBit(c+2641,"TestHarness ldut asic chipMaster chiplink rx hqb fq atLeastTwo", false,-1);
        tracep->declBit(c+2642,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram_out_valid", false,-1);
        tracep->declBus(c+15849,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+17483,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram R0_clk", false,-1);
        tracep->declBus(c+2633,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+2634,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+15850,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram W0_clk", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+15849,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17483,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+2633,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+2634,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15850,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+2634,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+15850,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+15849,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+17483,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+2633,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+2643,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+2644,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+2645+i*1,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+19448,"TestHarness ldut asic chipMaster chiplink rx hqb fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q reset", false,-1);
        tracep->declBit(c+17482,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+2631,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+2632,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17455,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+2511,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+2512,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+2677+i*1,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+2512,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+2632,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+15852,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+2511,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q maybe_full", false,-1);
        tracep->declBit(c+2678,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q empty", false,-1);
        tracep->declBit(c+17487,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q do_enq", false,-1);
        tracep->declBit(c+15853,"TestHarness ldut asic chipMaster chiplink rx hqb io_deq_q do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqc clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqc reset", false,-1);
        tracep->declBit(c+2513,"TestHarness ldut asic chipMaster chiplink rx hqc io_enq_ready", false,-1);
        tracep->declBit(c+2514,"TestHarness ldut asic chipMaster chiplink rx hqc io_enq_valid", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqc io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17456,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_ready", false,-1);
        tracep->declBit(c+2515,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_valid", false,-1);
        tracep->declBus(c+2516,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqc fq_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqc fq_reset", false,-1);
        tracep->declBit(c+2513,"TestHarness ldut asic chipMaster chiplink rx hqc fq_io_enq_ready", false,-1);
        tracep->declBit(c+2514,"TestHarness ldut asic chipMaster chiplink rx hqc fq_io_enq_valid", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqc fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17488,"TestHarness ldut asic chipMaster chiplink rx hqc fq_io_deq_ready", false,-1);
        tracep->declBit(c+2679,"TestHarness ldut asic chipMaster chiplink rx hqc fq_io_deq_valid", false,-1);
        tracep->declBus(c+2680,"TestHarness ldut asic chipMaster chiplink rx hqc fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q_reset", false,-1);
        tracep->declBit(c+17488,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+2679,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+2680,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17456,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+2515,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+2516,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqc fq clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqc fq reset", false,-1);
        tracep->declBit(c+2513,"TestHarness ldut asic chipMaster chiplink rx hqc fq io_enq_ready", false,-1);
        tracep->declBit(c+2514,"TestHarness ldut asic chipMaster chiplink rx hqc fq io_enq_valid", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqc fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17488,"TestHarness ldut asic chipMaster chiplink rx hqc fq io_deq_ready", false,-1);
        tracep->declBit(c+2679,"TestHarness ldut asic chipMaster chiplink rx hqc fq io_deq_valid", false,-1);
        tracep->declBus(c+2680,"TestHarness ldut asic chipMaster chiplink rx hqc fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+15854,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17489,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram_R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram_R0_clk", false,-1);
        tracep->declBus(c+2681,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+2682,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15855,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram_W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram_W0_clk", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+2682,"TestHarness ldut asic chipMaster chiplink rx hqc fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+2683,"TestHarness ldut asic chipMaster chiplink rx hqc fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+2684,"TestHarness ldut asic chipMaster chiplink rx hqc fq ptr_match", false,-1);
        tracep->declBit(c+2685,"TestHarness ldut asic chipMaster chiplink rx hqc fq maybe_full", false,-1);
        tracep->declBit(c+2686,"TestHarness ldut asic chipMaster chiplink rx hqc fq empty", false,-1);
        tracep->declBit(c+17490,"TestHarness ldut asic chipMaster chiplink rx hqc fq do_flow", false,-1);
        tracep->declBit(c+17491,"TestHarness ldut asic chipMaster chiplink rx hqc fq do_enq", false,-1);
        tracep->declBit(c+17492,"TestHarness ldut asic chipMaster chiplink rx hqc fq do_deq", false,-1);
        tracep->declBit(c+2687,"TestHarness ldut asic chipMaster chiplink rx hqc fq wrap_wrap", false,-1);
        tracep->declBit(c+15856,"TestHarness ldut asic chipMaster chiplink rx hqc fq deq_done", false,-1);
        tracep->declBit(c+2688,"TestHarness ldut asic chipMaster chiplink rx hqc fq full", false,-1);
        tracep->declBit(c+2689,"TestHarness ldut asic chipMaster chiplink rx hqc fq atLeastTwo", false,-1);
        tracep->declBit(c+2690,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram_out_valid", false,-1);
        tracep->declBus(c+15854,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+17489,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram R0_clk", false,-1);
        tracep->declBus(c+2681,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+2682,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+15855,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram W0_clk", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+15854,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17489,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+2681,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+2682,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15855,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+2682,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+15855,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+15854,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+17489,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+2681,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+2691,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+2692,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+2693+i*1,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+19449,"TestHarness ldut asic chipMaster chiplink rx hqc fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q reset", false,-1);
        tracep->declBit(c+17488,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+2679,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+2680,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17456,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+2515,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+2516,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+2725+i*1,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+2516,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+2680,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+15857,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+2515,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q maybe_full", false,-1);
        tracep->declBit(c+2726,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q empty", false,-1);
        tracep->declBit(c+17493,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q do_enq", false,-1);
        tracep->declBit(c+15858,"TestHarness ldut asic chipMaster chiplink rx hqc io_deq_q do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqd clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqd reset", false,-1);
        tracep->declBit(c+2517,"TestHarness ldut asic chipMaster chiplink rx hqd io_enq_ready", false,-1);
        tracep->declBit(c+2518,"TestHarness ldut asic chipMaster chiplink rx hqd io_enq_valid", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqd io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17457,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_ready", false,-1);
        tracep->declBit(c+2519,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_valid", false,-1);
        tracep->declBus(c+2520,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqd fq_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqd fq_reset", false,-1);
        tracep->declBit(c+2517,"TestHarness ldut asic chipMaster chiplink rx hqd fq_io_enq_ready", false,-1);
        tracep->declBit(c+2518,"TestHarness ldut asic chipMaster chiplink rx hqd fq_io_enq_valid", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqd fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17494,"TestHarness ldut asic chipMaster chiplink rx hqd fq_io_deq_ready", false,-1);
        tracep->declBit(c+2727,"TestHarness ldut asic chipMaster chiplink rx hqd fq_io_deq_valid", false,-1);
        tracep->declBus(c+2728,"TestHarness ldut asic chipMaster chiplink rx hqd fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q_reset", false,-1);
        tracep->declBit(c+17494,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+2727,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+2728,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17457,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+2519,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+2520,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqd fq clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqd fq reset", false,-1);
        tracep->declBit(c+2517,"TestHarness ldut asic chipMaster chiplink rx hqd fq io_enq_ready", false,-1);
        tracep->declBit(c+2518,"TestHarness ldut asic chipMaster chiplink rx hqd fq io_enq_valid", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqd fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17494,"TestHarness ldut asic chipMaster chiplink rx hqd fq io_deq_ready", false,-1);
        tracep->declBit(c+2727,"TestHarness ldut asic chipMaster chiplink rx hqd fq io_deq_valid", false,-1);
        tracep->declBus(c+2728,"TestHarness ldut asic chipMaster chiplink rx hqd fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+15859,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17495,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram_R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram_R0_clk", false,-1);
        tracep->declBus(c+2729,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+2730,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15860,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram_W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram_W0_clk", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+2730,"TestHarness ldut asic chipMaster chiplink rx hqd fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+2731,"TestHarness ldut asic chipMaster chiplink rx hqd fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+2732,"TestHarness ldut asic chipMaster chiplink rx hqd fq ptr_match", false,-1);
        tracep->declBit(c+2733,"TestHarness ldut asic chipMaster chiplink rx hqd fq maybe_full", false,-1);
        tracep->declBit(c+2734,"TestHarness ldut asic chipMaster chiplink rx hqd fq empty", false,-1);
        tracep->declBit(c+17496,"TestHarness ldut asic chipMaster chiplink rx hqd fq do_flow", false,-1);
        tracep->declBit(c+17497,"TestHarness ldut asic chipMaster chiplink rx hqd fq do_enq", false,-1);
        tracep->declBit(c+17498,"TestHarness ldut asic chipMaster chiplink rx hqd fq do_deq", false,-1);
        tracep->declBit(c+2735,"TestHarness ldut asic chipMaster chiplink rx hqd fq wrap_wrap", false,-1);
        tracep->declBit(c+15861,"TestHarness ldut asic chipMaster chiplink rx hqd fq deq_done", false,-1);
        tracep->declBit(c+2736,"TestHarness ldut asic chipMaster chiplink rx hqd fq full", false,-1);
        tracep->declBit(c+2737,"TestHarness ldut asic chipMaster chiplink rx hqd fq atLeastTwo", false,-1);
        tracep->declBit(c+2738,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram_out_valid", false,-1);
        tracep->declBus(c+15859,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+17495,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram R0_clk", false,-1);
        tracep->declBus(c+2729,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+2730,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+15860,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram W0_clk", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+15859,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17495,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+2729,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+2730,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15860,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+2730,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+15860,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+15859,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+17495,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+2729,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+2739,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+2740,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+2741+i*1,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+19450,"TestHarness ldut asic chipMaster chiplink rx hqd fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q reset", false,-1);
        tracep->declBit(c+17494,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+2727,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+2728,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17457,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+2519,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+2520,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+2773+i*1,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+2520,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+2728,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+15862,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+2519,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q maybe_full", false,-1);
        tracep->declBit(c+2774,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q empty", false,-1);
        tracep->declBit(c+17499,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q do_enq", false,-1);
        tracep->declBit(c+15863,"TestHarness ldut asic chipMaster chiplink rx hqd io_deq_q do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqe clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqe reset", false,-1);
        tracep->declBit(c+2521,"TestHarness ldut asic chipMaster chiplink rx hqe io_enq_ready", false,-1);
        tracep->declBit(c+2522,"TestHarness ldut asic chipMaster chiplink rx hqe io_enq_valid", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqe io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17458,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_ready", false,-1);
        tracep->declBit(c+2523,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_valid", false,-1);
        tracep->declBus(c+2524,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqe fq_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqe fq_reset", false,-1);
        tracep->declBit(c+2521,"TestHarness ldut asic chipMaster chiplink rx hqe fq_io_enq_ready", false,-1);
        tracep->declBit(c+2522,"TestHarness ldut asic chipMaster chiplink rx hqe fq_io_enq_valid", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqe fq_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17500,"TestHarness ldut asic chipMaster chiplink rx hqe fq_io_deq_ready", false,-1);
        tracep->declBit(c+2775,"TestHarness ldut asic chipMaster chiplink rx hqe fq_io_deq_valid", false,-1);
        tracep->declBus(c+2776,"TestHarness ldut asic chipMaster chiplink rx hqe fq_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q_reset", false,-1);
        tracep->declBit(c+17500,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q_io_enq_ready", false,-1);
        tracep->declBit(c+2775,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q_io_enq_valid", false,-1);
        tracep->declBus(c+2776,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q_io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17458,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q_io_deq_ready", false,-1);
        tracep->declBit(c+2523,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q_io_deq_valid", false,-1);
        tracep->declBus(c+2524,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q_io_deq_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqe fq clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqe fq reset", false,-1);
        tracep->declBit(c+2521,"TestHarness ldut asic chipMaster chiplink rx hqe fq io_enq_ready", false,-1);
        tracep->declBit(c+2522,"TestHarness ldut asic chipMaster chiplink rx hqe fq io_enq_valid", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqe fq io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17500,"TestHarness ldut asic chipMaster chiplink rx hqe fq io_deq_ready", false,-1);
        tracep->declBit(c+2775,"TestHarness ldut asic chipMaster chiplink rx hqe fq io_deq_valid", false,-1);
        tracep->declBus(c+2776,"TestHarness ldut asic chipMaster chiplink rx hqe fq io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+15864,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17501,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram_R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram_R0_clk", false,-1);
        tracep->declBus(c+2777,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram_R0_data", false,-1, 31,0);
        tracep->declBus(c+2778,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15865,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram_W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram_W0_clk", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram_W0_data", false,-1, 31,0);
        tracep->declBus(c+2778,"TestHarness ldut asic chipMaster chiplink rx hqe fq enq_ptr", false,-1, 4,0);
        tracep->declBus(c+2779,"TestHarness ldut asic chipMaster chiplink rx hqe fq deq_ptr", false,-1, 4,0);
        tracep->declBit(c+2780,"TestHarness ldut asic chipMaster chiplink rx hqe fq ptr_match", false,-1);
        tracep->declBit(c+2781,"TestHarness ldut asic chipMaster chiplink rx hqe fq maybe_full", false,-1);
        tracep->declBit(c+2782,"TestHarness ldut asic chipMaster chiplink rx hqe fq empty", false,-1);
        tracep->declBit(c+17502,"TestHarness ldut asic chipMaster chiplink rx hqe fq do_flow", false,-1);
        tracep->declBit(c+17503,"TestHarness ldut asic chipMaster chiplink rx hqe fq do_enq", false,-1);
        tracep->declBit(c+17504,"TestHarness ldut asic chipMaster chiplink rx hqe fq do_deq", false,-1);
        tracep->declBit(c+2783,"TestHarness ldut asic chipMaster chiplink rx hqe fq wrap_wrap", false,-1);
        tracep->declBit(c+15866,"TestHarness ldut asic chipMaster chiplink rx hqe fq deq_done", false,-1);
        tracep->declBit(c+2784,"TestHarness ldut asic chipMaster chiplink rx hqe fq full", false,-1);
        tracep->declBit(c+2785,"TestHarness ldut asic chipMaster chiplink rx hqe fq atLeastTwo", false,-1);
        tracep->declBit(c+2786,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram_out_valid", false,-1);
        tracep->declBus(c+15864,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram R0_addr", false,-1, 4,0);
        tracep->declBit(c+17501,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram R0_clk", false,-1);
        tracep->declBus(c+2777,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram R0_data", false,-1, 31,0);
        tracep->declBus(c+2778,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram W0_addr", false,-1, 4,0);
        tracep->declBit(c+15865,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram W0_clk", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram W0_data", false,-1, 31,0);
        tracep->declBus(c+15864,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram ram_ext_R0_addr", false,-1, 4,0);
        tracep->declBit(c+17501,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram ram_ext_R0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram ram_ext_R0_clk", false,-1);
        tracep->declBus(c+2777,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram ram_ext_R0_data", false,-1, 31,0);
        tracep->declBus(c+2778,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram ram_ext_W0_addr", false,-1, 4,0);
        tracep->declBit(c+15865,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram ram_ext_W0_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram ram_ext_W0_clk", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram ram_ext_W0_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram ram_ext W0_clk", false,-1);
        tracep->declBus(c+2778,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram ram_ext W0_addr", false,-1, 4,0);
        tracep->declBit(c+15865,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram ram_ext W0_en", false,-1);
        tracep->declBus(c+2506,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram ram_ext W0_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram ram_ext R0_clk", false,-1);
        tracep->declBus(c+15864,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram ram_ext R0_addr", false,-1, 4,0);
        tracep->declBit(c+17501,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram ram_ext R0_en", false,-1);
        tracep->declBus(c+2777,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram ram_ext R0_data", false,-1, 31,0);
        tracep->declBit(c+2787,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram ram_ext reg_R0_ren", false,-1);
        tracep->declBus(c+2788,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram ram_ext reg_R0_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+2789+i*1,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram ram_ext ram", true,(i+0), 31,0);}}
        tracep->declBus(c+19451,"TestHarness ldut asic chipMaster chiplink rx hqe fq ram ram_ext i", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q reset", false,-1);
        tracep->declBit(c+17500,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q io_enq_ready", false,-1);
        tracep->declBit(c+2775,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q io_enq_valid", false,-1);
        tracep->declBus(c+2776,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q io_enq_bits", false,-1, 31,0);
        tracep->declBit(c+17458,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q io_deq_ready", false,-1);
        tracep->declBit(c+2523,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q io_deq_valid", false,-1);
        tracep->declBus(c+2524,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q io_deq_bits", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+2821+i*1,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q ram", true,(i+0), 31,0);}}
        tracep->declBus(c+2524,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q ram_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+2776,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q ram_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q ram_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q ram_MPORT_mask", false,-1);
        tracep->declBit(c+15867,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q ram_MPORT_en", false,-1);
        tracep->declBit(c+2523,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q maybe_full", false,-1);
        tracep->declBit(c+2822,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q empty", false,-1);
        tracep->declBit(c+17505,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q do_enq", false,-1);
        tracep->declBit(c+15868,"TestHarness ldut asic chipMaster chiplink rx hqe io_deq_q do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_a_source reset", false,-1);
        tracep->declBit(c+17454,"TestHarness ldut asic chipMaster chiplink rx io_a_source io_enq_ready", false,-1);
        tracep->declBit(c+2507,"TestHarness ldut asic chipMaster chiplink rx io_a_source io_enq_valid", false,-1);
        tracep->declBus(c+2508,"TestHarness ldut asic chipMaster chiplink rx io_a_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+1620,"TestHarness ldut asic chipMaster chiplink rx io_a_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+1621,"TestHarness ldut asic chipMaster chiplink rx io_a_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+1622,"TestHarness ldut asic chipMaster chiplink rx io_a_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+1623,"TestHarness ldut asic chipMaster chiplink rx io_a_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+1624,"TestHarness ldut asic chipMaster chiplink rx io_a_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+1625,"TestHarness ldut asic chipMaster chiplink rx io_a_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+1626,"TestHarness ldut asic chipMaster chiplink rx io_a_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+1627,"TestHarness ldut asic chipMaster chiplink rx io_a_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18247,"TestHarness ldut asic chipMaster chiplink rx io_a_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17446,"TestHarness ldut asic chipMaster chiplink rx io_a_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19270,"TestHarness ldut asic chipMaster chiplink rx io_a_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18363,"TestHarness ldut asic chipMaster chiplink rx io_a_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx io_a_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx io_a_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18247,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17506,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+18368,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0_reset", false,-1);
        tracep->declBit(c+18368,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+18363,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19270,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend_io_in", false,-1);
        tracep->declBit(c+18369,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend_reset", false,-1);
        tracep->declBit(c+18369,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17507,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid_reset", false,-1);
        tracep->declBus(c+1620,"TestHarness ldut asic chipMaster chiplink rx io_a_source mem_0", false,-1, 31,0);
        tracep->declBus(c+1621,"TestHarness ldut asic chipMaster chiplink rx io_a_source mem_1", false,-1, 31,0);
        tracep->declBus(c+1622,"TestHarness ldut asic chipMaster chiplink rx io_a_source mem_2", false,-1, 31,0);
        tracep->declBus(c+1623,"TestHarness ldut asic chipMaster chiplink rx io_a_source mem_3", false,-1, 31,0);
        tracep->declBus(c+1624,"TestHarness ldut asic chipMaster chiplink rx io_a_source mem_4", false,-1, 31,0);
        tracep->declBus(c+1625,"TestHarness ldut asic chipMaster chiplink rx io_a_source mem_5", false,-1, 31,0);
        tracep->declBus(c+1626,"TestHarness ldut asic chipMaster chiplink rx io_a_source mem_6", false,-1, 31,0);
        tracep->declBus(c+1627,"TestHarness ldut asic chipMaster chiplink rx io_a_source mem_7", false,-1, 31,0);
        tracep->declBit(c+17507,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_ready", false,-1);
        tracep->declBus(c+17508,"TestHarness ldut asic chipMaster chiplink rx io_a_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17509,"TestHarness ldut asic chipMaster chiplink rx io_a_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17510,"TestHarness ldut asic chipMaster chiplink rx io_a_source widx", false,-1, 3,0);
        tracep->declBus(c+17506,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx", false,-1, 3,0);
        tracep->declBus(c+17511,"TestHarness ldut asic chipMaster chiplink rx io_a_source index", false,-1, 2,0);
        tracep->declBit(c+17512,"TestHarness ldut asic chipMaster chiplink rx io_a_source ready_reg", false,-1);
        tracep->declBus(c+17446,"TestHarness ldut asic chipMaster chiplink rx io_a_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18247,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17506,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18254,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17513,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18255,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17514,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18256,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17515,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18257,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17516,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17514,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17513,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17517,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17516,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17515,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17518,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18254,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17513,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17513,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17519,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17520,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18255,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17514,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17514,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17521,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17522,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18256,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17515,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17515,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17523,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17524,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18257,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17516,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17516,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17525,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17526,"TestHarness ldut asic chipMaster chiplink rx io_a_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+18368,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18368,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18368,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18368,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18368,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18368,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18370,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18371,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18368,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+18363,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18368,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18363,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18368,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18363,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18368,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18363,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18368,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18363,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18363,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18372,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18373,"TestHarness ldut asic chipMaster chiplink rx io_a_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19270,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend io_in", false,-1);
        tracep->declBit(c+18369,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19270,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18369,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19270,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18369,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19270,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18369,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19270,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18369,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18369,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18374,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18375,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18369,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid io_in", false,-1);
        tracep->declBit(c+17507,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18369,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17507,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18369,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17507,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18369,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17507,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18369,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17507,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17507,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17527,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17528,"TestHarness ldut asic chipMaster chiplink rx io_a_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_bsource reset", false,-1);
        tracep->declBit(c+17455,"TestHarness ldut asic chipMaster chiplink rx io_bsource io_enq_ready", false,-1);
        tracep->declBit(c+2511,"TestHarness ldut asic chipMaster chiplink rx io_bsource io_enq_valid", false,-1);
        tracep->declBus(c+2512,"TestHarness ldut asic chipMaster chiplink rx io_bsource io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+1628,"TestHarness ldut asic chipMaster chiplink rx io_bsource io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+1629,"TestHarness ldut asic chipMaster chiplink rx io_bsource io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+1630,"TestHarness ldut asic chipMaster chiplink rx io_bsource io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+1631,"TestHarness ldut asic chipMaster chiplink rx io_bsource io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+1632,"TestHarness ldut asic chipMaster chiplink rx io_bsource io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+1633,"TestHarness ldut asic chipMaster chiplink rx io_bsource io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+1634,"TestHarness ldut asic chipMaster chiplink rx io_bsource io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+1635,"TestHarness ldut asic chipMaster chiplink rx io_bsource io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18248,"TestHarness ldut asic chipMaster chiplink rx io_bsource io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17447,"TestHarness ldut asic chipMaster chiplink rx io_bsource io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19271,"TestHarness ldut asic chipMaster chiplink rx io_bsource io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18364,"TestHarness ldut asic chipMaster chiplink rx io_bsource io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx io_bsource io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx io_bsource io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18248,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17529,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0_io_in", false,-1);
        tracep->declBit(c+18376,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0_reset", false,-1);
        tracep->declBit(c+18376,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1_io_in", false,-1);
        tracep->declBit(c+18364,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1_reset", false,-1);
        tracep->declBit(c+19271,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend_io_in", false,-1);
        tracep->declBit(c+18377,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend_reset", false,-1);
        tracep->declBit(c+18377,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid_io_in", false,-1);
        tracep->declBit(c+17530,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid_reset", false,-1);
        tracep->declBus(c+1628,"TestHarness ldut asic chipMaster chiplink rx io_bsource mem_0", false,-1, 31,0);
        tracep->declBus(c+1629,"TestHarness ldut asic chipMaster chiplink rx io_bsource mem_1", false,-1, 31,0);
        tracep->declBus(c+1630,"TestHarness ldut asic chipMaster chiplink rx io_bsource mem_2", false,-1, 31,0);
        tracep->declBus(c+1631,"TestHarness ldut asic chipMaster chiplink rx io_bsource mem_3", false,-1, 31,0);
        tracep->declBus(c+1632,"TestHarness ldut asic chipMaster chiplink rx io_bsource mem_4", false,-1, 31,0);
        tracep->declBus(c+1633,"TestHarness ldut asic chipMaster chiplink rx io_bsource mem_5", false,-1, 31,0);
        tracep->declBus(c+1634,"TestHarness ldut asic chipMaster chiplink rx io_bsource mem_6", false,-1, 31,0);
        tracep->declBus(c+1635,"TestHarness ldut asic chipMaster chiplink rx io_bsource mem_7", false,-1, 31,0);
        tracep->declBit(c+17530,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_ready", false,-1);
        tracep->declBus(c+17531,"TestHarness ldut asic chipMaster chiplink rx io_bsource widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17532,"TestHarness ldut asic chipMaster chiplink rx io_bsource widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17533,"TestHarness ldut asic chipMaster chiplink rx io_bsource widx", false,-1, 3,0);
        tracep->declBus(c+17529,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx", false,-1, 3,0);
        tracep->declBus(c+17534,"TestHarness ldut asic chipMaster chiplink rx io_bsource index", false,-1, 2,0);
        tracep->declBit(c+17535,"TestHarness ldut asic chipMaster chiplink rx io_bsource ready_reg", false,-1);
        tracep->declBus(c+17447,"TestHarness ldut asic chipMaster chiplink rx io_bsource widx_gray", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18248,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17529,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18258,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17536,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18259,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17537,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18260,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17538,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18261,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17539,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17537,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17536,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17540,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17539,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17538,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17541,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18258,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17536,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17536,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17542,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17543,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18259,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17537,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17537,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17544,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17545,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18260,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17538,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17538,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17546,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17547,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18261,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17539,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17539,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17548,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17549,"TestHarness ldut asic chipMaster chiplink rx io_bsource ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0 io_in", false,-1);
        tracep->declBit(c+18376,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18376,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18376,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18376,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18376,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18376,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18378,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18379,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18376,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1 io_in", false,-1);
        tracep->declBit(c+18364,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18376,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18364,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18376,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18364,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18376,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18364,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18376,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18364,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18364,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18380,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18381,"TestHarness ldut asic chipMaster chiplink rx io_bsource source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19271,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend io_in", false,-1);
        tracep->declBit(c+18377,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19271,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18377,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19271,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18377,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19271,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18377,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19271,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18377,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18377,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18382,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18383,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18377,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid io_in", false,-1);
        tracep->declBit(c+17530,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18377,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17530,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18377,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17530,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18377,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17530,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18377,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17530,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17530,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17550,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17551,"TestHarness ldut asic chipMaster chiplink rx io_bsource sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_c_source reset", false,-1);
        tracep->declBit(c+17456,"TestHarness ldut asic chipMaster chiplink rx io_c_source io_enq_ready", false,-1);
        tracep->declBit(c+2515,"TestHarness ldut asic chipMaster chiplink rx io_c_source io_enq_valid", false,-1);
        tracep->declBus(c+2516,"TestHarness ldut asic chipMaster chiplink rx io_c_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+1636,"TestHarness ldut asic chipMaster chiplink rx io_c_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+1637,"TestHarness ldut asic chipMaster chiplink rx io_c_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+1638,"TestHarness ldut asic chipMaster chiplink rx io_c_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+1639,"TestHarness ldut asic chipMaster chiplink rx io_c_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+1640,"TestHarness ldut asic chipMaster chiplink rx io_c_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+1641,"TestHarness ldut asic chipMaster chiplink rx io_c_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+1642,"TestHarness ldut asic chipMaster chiplink rx io_c_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+1643,"TestHarness ldut asic chipMaster chiplink rx io_c_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18249,"TestHarness ldut asic chipMaster chiplink rx io_c_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17448,"TestHarness ldut asic chipMaster chiplink rx io_c_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19272,"TestHarness ldut asic chipMaster chiplink rx io_c_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18365,"TestHarness ldut asic chipMaster chiplink rx io_c_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx io_c_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx io_c_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18249,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17552,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+18384,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0_reset", false,-1);
        tracep->declBit(c+18384,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+18365,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19272,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend_io_in", false,-1);
        tracep->declBit(c+18385,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend_reset", false,-1);
        tracep->declBit(c+18385,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17553,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid_reset", false,-1);
        tracep->declBus(c+1636,"TestHarness ldut asic chipMaster chiplink rx io_c_source mem_0", false,-1, 31,0);
        tracep->declBus(c+1637,"TestHarness ldut asic chipMaster chiplink rx io_c_source mem_1", false,-1, 31,0);
        tracep->declBus(c+1638,"TestHarness ldut asic chipMaster chiplink rx io_c_source mem_2", false,-1, 31,0);
        tracep->declBus(c+1639,"TestHarness ldut asic chipMaster chiplink rx io_c_source mem_3", false,-1, 31,0);
        tracep->declBus(c+1640,"TestHarness ldut asic chipMaster chiplink rx io_c_source mem_4", false,-1, 31,0);
        tracep->declBus(c+1641,"TestHarness ldut asic chipMaster chiplink rx io_c_source mem_5", false,-1, 31,0);
        tracep->declBus(c+1642,"TestHarness ldut asic chipMaster chiplink rx io_c_source mem_6", false,-1, 31,0);
        tracep->declBus(c+1643,"TestHarness ldut asic chipMaster chiplink rx io_c_source mem_7", false,-1, 31,0);
        tracep->declBit(c+17553,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_ready", false,-1);
        tracep->declBus(c+17554,"TestHarness ldut asic chipMaster chiplink rx io_c_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17555,"TestHarness ldut asic chipMaster chiplink rx io_c_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17556,"TestHarness ldut asic chipMaster chiplink rx io_c_source widx", false,-1, 3,0);
        tracep->declBus(c+17552,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx", false,-1, 3,0);
        tracep->declBus(c+17557,"TestHarness ldut asic chipMaster chiplink rx io_c_source index", false,-1, 2,0);
        tracep->declBit(c+17558,"TestHarness ldut asic chipMaster chiplink rx io_c_source ready_reg", false,-1);
        tracep->declBus(c+17448,"TestHarness ldut asic chipMaster chiplink rx io_c_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18249,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17552,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18262,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17559,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18263,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17560,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18264,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17561,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18265,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17562,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17560,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17559,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17563,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17562,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17561,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17564,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18262,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17559,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17559,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17565,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17566,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18263,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17560,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17560,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17567,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17568,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18264,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17561,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17561,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17569,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17570,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18265,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17562,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17562,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17571,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17572,"TestHarness ldut asic chipMaster chiplink rx io_c_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+18384,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18384,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18384,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18384,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18384,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18384,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18386,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18387,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18384,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+18365,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18384,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18365,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18384,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18365,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18384,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18365,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18384,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18365,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18365,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18388,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18389,"TestHarness ldut asic chipMaster chiplink rx io_c_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19272,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend io_in", false,-1);
        tracep->declBit(c+18385,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19272,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18385,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19272,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18385,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19272,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18385,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19272,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18385,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18385,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18390,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18391,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18385,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid io_in", false,-1);
        tracep->declBit(c+17553,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18385,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17553,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18385,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17553,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18385,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17553,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18385,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17553,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17553,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17573,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17574,"TestHarness ldut asic chipMaster chiplink rx io_c_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_d_source reset", false,-1);
        tracep->declBit(c+17457,"TestHarness ldut asic chipMaster chiplink rx io_d_source io_enq_ready", false,-1);
        tracep->declBit(c+2519,"TestHarness ldut asic chipMaster chiplink rx io_d_source io_enq_valid", false,-1);
        tracep->declBus(c+2520,"TestHarness ldut asic chipMaster chiplink rx io_d_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+1644,"TestHarness ldut asic chipMaster chiplink rx io_d_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+1645,"TestHarness ldut asic chipMaster chiplink rx io_d_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+1646,"TestHarness ldut asic chipMaster chiplink rx io_d_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+1647,"TestHarness ldut asic chipMaster chiplink rx io_d_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+1648,"TestHarness ldut asic chipMaster chiplink rx io_d_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+1649,"TestHarness ldut asic chipMaster chiplink rx io_d_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+1650,"TestHarness ldut asic chipMaster chiplink rx io_d_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+1651,"TestHarness ldut asic chipMaster chiplink rx io_d_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18250,"TestHarness ldut asic chipMaster chiplink rx io_d_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17449,"TestHarness ldut asic chipMaster chiplink rx io_d_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19273,"TestHarness ldut asic chipMaster chiplink rx io_d_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18366,"TestHarness ldut asic chipMaster chiplink rx io_d_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx io_d_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx io_d_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18250,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17575,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+18392,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0_reset", false,-1);
        tracep->declBit(c+18392,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+18366,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19273,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend_io_in", false,-1);
        tracep->declBit(c+18393,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend_reset", false,-1);
        tracep->declBit(c+18393,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17576,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid_reset", false,-1);
        tracep->declBus(c+1644,"TestHarness ldut asic chipMaster chiplink rx io_d_source mem_0", false,-1, 31,0);
        tracep->declBus(c+1645,"TestHarness ldut asic chipMaster chiplink rx io_d_source mem_1", false,-1, 31,0);
        tracep->declBus(c+1646,"TestHarness ldut asic chipMaster chiplink rx io_d_source mem_2", false,-1, 31,0);
        tracep->declBus(c+1647,"TestHarness ldut asic chipMaster chiplink rx io_d_source mem_3", false,-1, 31,0);
        tracep->declBus(c+1648,"TestHarness ldut asic chipMaster chiplink rx io_d_source mem_4", false,-1, 31,0);
        tracep->declBus(c+1649,"TestHarness ldut asic chipMaster chiplink rx io_d_source mem_5", false,-1, 31,0);
        tracep->declBus(c+1650,"TestHarness ldut asic chipMaster chiplink rx io_d_source mem_6", false,-1, 31,0);
        tracep->declBus(c+1651,"TestHarness ldut asic chipMaster chiplink rx io_d_source mem_7", false,-1, 31,0);
        tracep->declBit(c+17576,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_ready", false,-1);
        tracep->declBus(c+17577,"TestHarness ldut asic chipMaster chiplink rx io_d_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17578,"TestHarness ldut asic chipMaster chiplink rx io_d_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17579,"TestHarness ldut asic chipMaster chiplink rx io_d_source widx", false,-1, 3,0);
        tracep->declBus(c+17575,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx", false,-1, 3,0);
        tracep->declBus(c+17580,"TestHarness ldut asic chipMaster chiplink rx io_d_source index", false,-1, 2,0);
        tracep->declBit(c+17581,"TestHarness ldut asic chipMaster chiplink rx io_d_source ready_reg", false,-1);
        tracep->declBus(c+17449,"TestHarness ldut asic chipMaster chiplink rx io_d_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18250,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17575,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18266,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17582,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18267,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17583,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18268,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17584,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18269,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17585,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17583,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17582,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17586,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17585,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17584,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17587,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18266,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17582,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17582,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17588,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17589,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18267,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17583,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17583,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17590,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17591,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18268,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17584,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17584,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17592,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17593,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18269,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17585,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17585,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17594,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17595,"TestHarness ldut asic chipMaster chiplink rx io_d_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+18392,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18392,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18392,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18392,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18392,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18392,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18394,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18395,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18392,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+18366,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18392,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18366,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18392,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18366,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18392,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18366,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18392,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18366,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18366,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18396,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18397,"TestHarness ldut asic chipMaster chiplink rx io_d_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19273,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend io_in", false,-1);
        tracep->declBit(c+18393,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19273,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18393,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19273,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18393,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19273,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18393,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19273,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18393,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18393,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18398,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18399,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18393,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid io_in", false,-1);
        tracep->declBit(c+17576,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18393,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17576,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18393,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17576,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18393,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17576,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18393,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17576,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17576,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17596,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17597,"TestHarness ldut asic chipMaster chiplink rx io_d_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_e_source reset", false,-1);
        tracep->declBit(c+17458,"TestHarness ldut asic chipMaster chiplink rx io_e_source io_enq_ready", false,-1);
        tracep->declBit(c+2523,"TestHarness ldut asic chipMaster chiplink rx io_e_source io_enq_valid", false,-1);
        tracep->declBus(c+2524,"TestHarness ldut asic chipMaster chiplink rx io_e_source io_enq_bits", false,-1, 31,0);
        tracep->declBus(c+1652,"TestHarness ldut asic chipMaster chiplink rx io_e_source io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+1653,"TestHarness ldut asic chipMaster chiplink rx io_e_source io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+1654,"TestHarness ldut asic chipMaster chiplink rx io_e_source io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+1655,"TestHarness ldut asic chipMaster chiplink rx io_e_source io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+1656,"TestHarness ldut asic chipMaster chiplink rx io_e_source io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+1657,"TestHarness ldut asic chipMaster chiplink rx io_e_source io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+1658,"TestHarness ldut asic chipMaster chiplink rx io_e_source io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+1659,"TestHarness ldut asic chipMaster chiplink rx io_e_source io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18251,"TestHarness ldut asic chipMaster chiplink rx io_e_source io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17450,"TestHarness ldut asic chipMaster chiplink rx io_e_source io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19274,"TestHarness ldut asic chipMaster chiplink rx io_e_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18367,"TestHarness ldut asic chipMaster chiplink rx io_e_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx io_e_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx io_e_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray_reset", false,-1);
        tracep->declBus(c+18251,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17598,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+18400,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0_reset", false,-1);
        tracep->declBit(c+18400,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+18367,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19274,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend_io_in", false,-1);
        tracep->declBit(c+18401,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend_reset", false,-1);
        tracep->declBit(c+18401,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17599,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid_reset", false,-1);
        tracep->declBus(c+1652,"TestHarness ldut asic chipMaster chiplink rx io_e_source mem_0", false,-1, 31,0);
        tracep->declBus(c+1653,"TestHarness ldut asic chipMaster chiplink rx io_e_source mem_1", false,-1, 31,0);
        tracep->declBus(c+1654,"TestHarness ldut asic chipMaster chiplink rx io_e_source mem_2", false,-1, 31,0);
        tracep->declBus(c+1655,"TestHarness ldut asic chipMaster chiplink rx io_e_source mem_3", false,-1, 31,0);
        tracep->declBus(c+1656,"TestHarness ldut asic chipMaster chiplink rx io_e_source mem_4", false,-1, 31,0);
        tracep->declBus(c+1657,"TestHarness ldut asic chipMaster chiplink rx io_e_source mem_5", false,-1, 31,0);
        tracep->declBus(c+1658,"TestHarness ldut asic chipMaster chiplink rx io_e_source mem_6", false,-1, 31,0);
        tracep->declBus(c+1659,"TestHarness ldut asic chipMaster chiplink rx io_e_source mem_7", false,-1, 31,0);
        tracep->declBit(c+17599,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_ready", false,-1);
        tracep->declBus(c+17600,"TestHarness ldut asic chipMaster chiplink rx io_e_source widx_widx_bin", false,-1, 3,0);
        tracep->declBus(c+17601,"TestHarness ldut asic chipMaster chiplink rx io_e_source widx_incremented", false,-1, 3,0);
        tracep->declBus(c+17602,"TestHarness ldut asic chipMaster chiplink rx io_e_source widx", false,-1, 3,0);
        tracep->declBus(c+17598,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx", false,-1, 3,0);
        tracep->declBus(c+17603,"TestHarness ldut asic chipMaster chiplink rx io_e_source index", false,-1, 2,0);
        tracep->declBit(c+17604,"TestHarness ldut asic chipMaster chiplink rx io_e_source ready_reg", false,-1);
        tracep->declBus(c+17450,"TestHarness ldut asic chipMaster chiplink rx io_e_source widx_gray", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray reset", false,-1);
        tracep->declBus(c+18251,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17598,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18270,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17605,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+18271,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17606,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+18272,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17607,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+18273,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17608,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17606,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_1", false,-1);
        tracep->declBit(c+17605,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_0", false,-1);
        tracep->declBus(c+17609,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17608,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_3", false,-1);
        tracep->declBit(c+17607,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_2", false,-1);
        tracep->declBus(c+17610,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18270,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17605,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17605,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17611,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17612,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+18271,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17606,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17606,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17613,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17614,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+18272,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17607,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17607,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17615,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17616,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+18273,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17608,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17608,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17617,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17618,"TestHarness ldut asic chipMaster chiplink rx io_e_source ridx_ridx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+18400,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18400,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18400,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18400,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18400,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18400,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18402,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18403,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18400,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+18367,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18400,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18367,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18400,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18367,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18400,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18367,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18400,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18367,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18367,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18404,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18405,"TestHarness ldut asic chipMaster chiplink rx io_e_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19274,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend io_in", false,-1);
        tracep->declBit(c+18401,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19274,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18401,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19274,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18401,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19274,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18401,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19274,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18401,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18401,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18406,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18407,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18401,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid io_in", false,-1);
        tracep->declBit(c+17599,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18401,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17599,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18401,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17599,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18401,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17599,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18401,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17599,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17599,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17619,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17620,"TestHarness ldut asic chipMaster chiplink rx io_e_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_txc_source reset", false,-1);
        tracep->declBit(c+17459,"TestHarness ldut asic chipMaster chiplink rx io_txc_source io_enq_ready", false,-1);
        tracep->declBus(c+2525,"TestHarness ldut asic chipMaster chiplink rx io_txc_source io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+2526,"TestHarness ldut asic chipMaster chiplink rx io_txc_source io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+2527,"TestHarness ldut asic chipMaster chiplink rx io_txc_source io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+2528,"TestHarness ldut asic chipMaster chiplink rx io_txc_source io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+2529,"TestHarness ldut asic chipMaster chiplink rx io_txc_source io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+1665,"TestHarness ldut asic chipMaster chiplink rx io_txc_source io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+1666,"TestHarness ldut asic chipMaster chiplink rx io_txc_source io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+1667,"TestHarness ldut asic chipMaster chiplink rx io_txc_source io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+1668,"TestHarness ldut asic chipMaster chiplink rx io_txc_source io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+1669,"TestHarness ldut asic chipMaster chiplink rx io_txc_source io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18253,"TestHarness ldut asic chipMaster chiplink rx io_txc_source io_async_ridx", false,-1);
        tracep->declBit(c+17452,"TestHarness ldut asic chipMaster chiplink rx io_txc_source io_async_widx", false,-1);
        tracep->declBit(c+19276,"TestHarness ldut asic chipMaster chiplink rx io_txc_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19367,"TestHarness ldut asic chipMaster chiplink rx io_txc_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx io_txc_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx io_txc_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_txc_source ridx_ridx_gray_reset", false,-1);
        tracep->declBit(c+18253,"TestHarness ldut asic chipMaster chiplink rx io_txc_source ridx_ridx_gray_io_d", false,-1);
        tracep->declBit(c+17621,"TestHarness ldut asic chipMaster chiplink rx io_txc_source ridx_ridx_gray_io_q", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19368,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19368,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19367,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19276,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend_io_in", false,-1);
        tracep->declBit(c+18408,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend_reset", false,-1);
        tracep->declBit(c+18408,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17622,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid_reset", false,-1);
        tracep->declBus(c+1665,"TestHarness ldut asic chipMaster chiplink rx io_txc_source mem_0_a", false,-1, 19,0);
        tracep->declBus(c+1666,"TestHarness ldut asic chipMaster chiplink rx io_txc_source mem_0_b", false,-1, 19,0);
        tracep->declBus(c+1667,"TestHarness ldut asic chipMaster chiplink rx io_txc_source mem_0_c", false,-1, 19,0);
        tracep->declBus(c+1668,"TestHarness ldut asic chipMaster chiplink rx io_txc_source mem_0_d", false,-1, 19,0);
        tracep->declBus(c+1669,"TestHarness ldut asic chipMaster chiplink rx io_txc_source mem_0_e", false,-1, 19,0);
        tracep->declBit(c+17622,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_ready", false,-1);
        tracep->declBit(c+17623,"TestHarness ldut asic chipMaster chiplink rx io_txc_source widx_widx_bin", false,-1);
        tracep->declBit(c+17624,"TestHarness ldut asic chipMaster chiplink rx io_txc_source widx_incremented", false,-1);
        tracep->declBit(c+17621,"TestHarness ldut asic chipMaster chiplink rx io_txc_source ridx", false,-1);
        tracep->declBit(c+17625,"TestHarness ldut asic chipMaster chiplink rx io_txc_source ready_reg", false,-1);
        tracep->declBit(c+17452,"TestHarness ldut asic chipMaster chiplink rx io_txc_source widx_gray", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_txc_source ridx_ridx_gray reset", false,-1);
        tracep->declBit(c+18253,"TestHarness ldut asic chipMaster chiplink rx io_txc_source ridx_ridx_gray io_d", false,-1);
        tracep->declBit(c+17621,"TestHarness ldut asic chipMaster chiplink rx io_txc_source ridx_ridx_gray io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18253,"TestHarness ldut asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17621,"TestHarness ldut asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18253,"TestHarness ldut asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17621,"TestHarness ldut asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17621,"TestHarness ldut asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17626,"TestHarness ldut asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17627,"TestHarness ldut asic chipMaster chiplink rx io_txc_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19368,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19368,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19368,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19368,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19368,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19368,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19369,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19370,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19368,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19367,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19368,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19367,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19368,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19367,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19368,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19367,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19368,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19367,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19367,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19371,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19372,"TestHarness ldut asic chipMaster chiplink rx io_txc_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19276,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend io_in", false,-1);
        tracep->declBit(c+18408,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19276,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18408,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19276,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18408,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19276,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18408,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19276,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18408,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18408,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18409,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18410,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18408,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid io_in", false,-1);
        tracep->declBit(c+17622,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18408,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17622,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18408,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17622,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18408,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17622,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18408,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17622,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17622,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17628,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17629,"TestHarness ldut asic chipMaster chiplink rx io_txc_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source reset", false,-1);
        tracep->declBit(c+17460,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source io_enq_ready", false,-1);
        tracep->declBus(c+2530,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source io_enq_bits_a", false,-1, 19,0);
        tracep->declBus(c+2531,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source io_enq_bits_b", false,-1, 19,0);
        tracep->declBus(c+2532,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source io_enq_bits_c", false,-1, 19,0);
        tracep->declBus(c+2533,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source io_enq_bits_d", false,-1, 19,0);
        tracep->declBus(c+2534,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source io_enq_bits_e", false,-1, 19,0);
        tracep->declBus(c+1660,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+1661,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+1662,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+1663,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+1664,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18252,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source io_async_ridx", false,-1);
        tracep->declBit(c+17451,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source io_async_widx", false,-1);
        tracep->declBit(c+19275,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19366,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray_reset", false,-1);
        tracep->declBit(c+18252,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray_io_d", false,-1);
        tracep->declBit(c+17630,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray_io_q", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0_io_in", false,-1);
        tracep->declBit(c+19373,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0_reset", false,-1);
        tracep->declBit(c+19373,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1_io_in", false,-1);
        tracep->declBit(c+19366,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1_reset", false,-1);
        tracep->declBit(c+19275,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend_io_in", false,-1);
        tracep->declBit(c+18411,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend_reset", false,-1);
        tracep->declBit(c+18411,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid_io_in", false,-1);
        tracep->declBit(c+17631,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid_reset", false,-1);
        tracep->declBus(c+1660,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source mem_0_a", false,-1, 19,0);
        tracep->declBus(c+1661,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source mem_0_b", false,-1, 19,0);
        tracep->declBus(c+1662,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source mem_0_c", false,-1, 19,0);
        tracep->declBus(c+1663,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source mem_0_d", false,-1, 19,0);
        tracep->declBus(c+1664,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source mem_0_e", false,-1, 19,0);
        tracep->declBit(c+17631,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_ready", false,-1);
        tracep->declBit(c+17632,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source widx_widx_bin", false,-1);
        tracep->declBit(c+17633,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source widx_incremented", false,-1);
        tracep->declBit(c+17630,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source ridx", false,-1);
        tracep->declBit(c+17634,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source ready_reg", false,-1);
        tracep->declBit(c+17451,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source widx_gray", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray reset", false,-1);
        tracep->declBit(c+18252,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray io_d", false,-1);
        tracep->declBit(c+17630,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain_reset", false,-1);
        tracep->declBit(c+18252,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17630,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain reset", false,-1);
        tracep->declBit(c+18252,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17630,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17630,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17635,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17636,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source ridx_ridx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0 io_in", false,-1);
        tracep->declBit(c+19373,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19373,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19373,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19373,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19373,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19373,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19374,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19375,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19373,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1 io_in", false,-1);
        tracep->declBit(c+19366,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19373,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19366,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19373,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19366,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19373,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19366,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19373,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19366,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19366,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19376,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19377,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source source_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19275,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend io_in", false,-1);
        tracep->declBit(c+18411,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19275,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18411,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19275,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18411,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19275,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18411,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+385,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19275,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18411,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18411,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18412,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18413,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18411,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid io_in", false,-1);
        tracep->declBit(c+17631,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18411,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17631,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18411,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17631,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18411,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17631,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18411,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17631,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17631,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17637,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17638,"TestHarness ldut asic chipMaster chiplink rx io_rxc_source sink_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx_reset_reg io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink rx_reset_reg io_clk", false,-1);
        tracep->declBit(c+19397,"TestHarness ldut asic chipMaster chiplink rx_reset_reg io_rst", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink rx_reset_reg reg_", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink reset", false,-1);
        tracep->declBit(c+18023,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+17025,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+1614,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+1620,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+1621,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+1622,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+1623,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+1624,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+1625,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+1626,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+1627,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18247,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17446,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19270,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18363,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+17446,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17035,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+19415,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+1614,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+19416,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19277,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19277,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19270,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+18363,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+17888,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+17888,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+17036,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+17036,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_ready", false,-1);
        tracep->declBus(c+17037,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+19267,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+19268,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+17035,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+19269,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+17038,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18247,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+17446,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17035,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17639,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17039,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+17640,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17040,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+17641,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17041,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+17642,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17042,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17040,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+17039,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+17043,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17042,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+17041,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+17044,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17639,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17039,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17039,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17045,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17046,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+17640,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17040,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17040,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17047,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17048,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+17641,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17041,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17041,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17049,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17050,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+17642,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17042,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17042,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17051,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17052,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+19415,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+1614,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+19416,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+1614,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19277,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19277,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19277,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19277,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19277,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19277,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19278,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19279,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19277,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19270,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19277,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19270,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19277,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19270,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19277,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19270,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19277,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19270,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19270,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19280,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19281,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18363,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+17888,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18363,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17888,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18363,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17888,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18363,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17888,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18363,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17888,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17888,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17889,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17890,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+17888,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+17036,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+17888,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17036,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+17888,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17036,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+17888,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17036,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+17888,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17036,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17036,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17053,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17054,"TestHarness ldut asic chipMaster chiplink sourceA_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink reset", false,-1);
        tracep->declBit(c+1615,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+17026,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+1616,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+1628,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+1629,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+1630,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+1631,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+1632,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+1633,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+1634,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+1635,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18248,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17447,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19271,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18364,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+17447,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17055,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+16262,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+1616,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+17436,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19282,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19282,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19271,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+18364,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+17891,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+17891,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+17056,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+17056,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_ready", false,-1);
        tracep->declBus(c+17057,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18274,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18275,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+17055,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18276,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+17058,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18248,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+17447,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17055,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17643,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17059,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+17644,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17060,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+17645,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17061,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+17646,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17062,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17060,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+17059,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+17063,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17062,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+17061,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+17064,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17643,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17059,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17059,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17065,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17066,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+17644,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17060,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17060,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17067,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17068,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+17645,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17061,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17061,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17069,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17070,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+17646,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17062,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17062,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17071,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17072,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+16262,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+1616,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+17436,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+1616,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19282,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19282,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19282,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19282,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19282,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19282,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19283,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19284,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19282,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19271,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19282,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19271,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19282,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19271,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19282,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19271,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19282,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19271,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19271,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19285,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19286,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18364,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+17891,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18364,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17891,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18364,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17891,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18364,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17891,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18364,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17891,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17891,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17892,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17893,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+17891,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+17056,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+17891,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17056,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+17891,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17056,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+17891,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17056,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+17891,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17056,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17056,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17073,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17074,"TestHarness ldut asic chipMaster chiplink sourceB_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink reset", false,-1);
        tracep->declBit(c+1617,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+17027,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+1618,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+1636,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+1637,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+1638,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+1639,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+1640,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+1641,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+1642,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+1643,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18249,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17448,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19272,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18365,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+17448,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17075,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+16263,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+1618,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+17437,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19287,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19287,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19272,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+18365,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+17894,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+17894,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+17076,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+17076,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_ready", false,-1);
        tracep->declBus(c+17077,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18277,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18278,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+17075,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18279,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+17078,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18249,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+17448,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17075,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17647,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17079,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+17648,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17080,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+17649,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17081,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+17650,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17082,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17080,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+17079,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+17083,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17082,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+17081,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+17084,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17647,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17079,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17079,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17085,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17086,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+17648,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17080,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17080,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17087,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17088,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+17649,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17081,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17081,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17089,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17090,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+17650,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17082,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17082,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17091,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17092,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+16263,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+1618,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+17437,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+1618,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19287,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19287,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19287,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19287,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19287,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19287,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19288,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19289,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19287,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19272,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19287,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19272,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19287,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19272,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19287,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19272,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19287,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19272,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19272,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19290,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19291,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18365,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+17894,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18365,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17894,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18365,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17894,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18365,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17894,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18365,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17894,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17894,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17895,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17896,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+17894,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+17076,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+17894,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17076,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+17894,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17076,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+17894,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17076,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+17894,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17076,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17076,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17093,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17094,"TestHarness ldut asic chipMaster chiplink sourceC_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink reset", false,-1);
        tracep->declBit(c+251,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+17028,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+1581,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+1644,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+1645,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+1646,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+1647,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+1648,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+1649,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+1650,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+1651,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18250,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17449,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19273,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18366,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+17449,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17095,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+963,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+1581,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+19417,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19292,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19292,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19273,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+18366,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+17897,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+17897,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+17096,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+17096,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_ready", false,-1);
        tracep->declBus(c+17097,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+387,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+388,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+17095,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+389,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+17098,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18250,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+17449,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17095,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17651,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17099,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+17652,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17100,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+17653,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17101,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+17654,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17102,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17100,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+17099,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+17103,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17102,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+17101,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+17104,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17651,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17099,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17099,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17105,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17106,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+17652,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17100,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17100,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17107,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17108,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+17653,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17101,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17101,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17109,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17110,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+17654,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17102,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17102,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17111,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17112,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+963,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+1581,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+19417,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+1581,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19292,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19292,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19292,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19292,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19292,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19292,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19293,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19294,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19292,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19273,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19292,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19273,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19292,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19273,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19292,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19273,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19292,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19273,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19273,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19295,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19296,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18366,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+17897,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18366,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17897,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18366,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17897,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18366,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17897,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18366,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17897,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17897,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17898,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17899,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+17897,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+17096,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+17897,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17096,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+17897,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17096,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+17897,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17096,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+17897,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17096,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17096,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17113,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17114,"TestHarness ldut asic chipMaster chiplink sourceD_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink reset", false,-1);
        tracep->declBit(c+1598,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink io_deq_ready", false,-1);
        tracep->declBit(c+17024,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink io_deq_valid", false,-1);
        tracep->declBus(c+1619,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+1652,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+1653,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+1654,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+1655,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+1656,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+1657,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+1658,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+1659,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18251,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17450,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19274,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18367,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray_reset", false,-1);
        tracep->declBus(c+17450,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray_io_d", false,-1, 3,0);
        tracep->declBus(c+17115,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray_io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declBus(c+16264,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 31,0);
        tracep->declBus(c+1619,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 31,0);
        tracep->declBit(c+17438,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19297,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19297,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19274,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+18367,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend_io_in", false,-1);
        tracep->declBit(c+17900,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend_reset", false,-1);
        tracep->declBit(c+17900,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid_io_in", false,-1);
        tracep->declBit(c+17116,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid_reset", false,-1);
        tracep->declBit(c+17116,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_ready", false,-1);
        tracep->declBus(c+17117,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink ridx_ridx_bin", false,-1, 3,0);
        tracep->declBus(c+18280,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink ridx_incremented", false,-1, 3,0);
        tracep->declBus(c+18281,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink ridx", false,-1, 3,0);
        tracep->declBus(c+17115,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx", false,-1, 3,0);
        tracep->declBus(c+18282,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink index", false,-1, 2,0);
        tracep->declBit(c+17118,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink valid_reg", false,-1);
        tracep->declBus(c+18251,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink ridx_gray", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray reset", false,-1);
        tracep->declBus(c+17450,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray io_d", false,-1, 3,0);
        tracep->declBus(c+17115,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray io_q", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17655,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17119,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_reset", false,-1);
        tracep->declBit(c+17656,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_io_d", false,-1);
        tracep->declBit(c+17120,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_reset", false,-1);
        tracep->declBit(c+17657,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_io_d", false,-1);
        tracep->declBit(c+17121,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_reset", false,-1);
        tracep->declBit(c+17658,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_io_d", false,-1);
        tracep->declBit(c+17122,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3_io_q", false,-1);
        tracep->declBit(c+17120,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_1", false,-1);
        tracep->declBit(c+17119,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_0", false,-1);
        tracep->declBus(c+17123,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray io_q_lo", false,-1, 1,0);
        tracep->declBit(c+17122,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_3", false,-1);
        tracep->declBit(c+17121,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_2", false,-1);
        tracep->declBus(c+17124,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray io_q_hi", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17655,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17119,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17119,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17125,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17126,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 reset", false,-1);
        tracep->declBit(c+17656,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 io_d", false,-1);
        tracep->declBit(c+17120,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 io_q", false,-1);
        tracep->declBit(c+17120,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_0", false,-1);
        tracep->declBit(c+17127,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_1", false,-1);
        tracep->declBit(c+17128,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_1 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 reset", false,-1);
        tracep->declBit(c+17657,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 io_d", false,-1);
        tracep->declBit(c+17121,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 io_q", false,-1);
        tracep->declBit(c+17121,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_0", false,-1);
        tracep->declBit(c+17129,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_1", false,-1);
        tracep->declBit(c+17130,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_2 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 reset", false,-1);
        tracep->declBit(c+17658,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 io_d", false,-1);
        tracep->declBit(c+17122,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 io_q", false,-1);
        tracep->declBit(c+17122,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_0", false,-1);
        tracep->declBit(c+17131,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_1", false,-1);
        tracep->declBit(c+17132,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink widx_widx_gray output_chain_3 sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declBus(c+16264,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_d", false,-1, 31,0);
        tracep->declBus(c+1619,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_q", false,-1, 31,0);
        tracep->declBit(c+17438,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declBus(c+1619,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 31,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19297,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19297,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19297,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19297,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19297,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19297,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19298,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19299,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19297,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19274,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19297,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19274,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19297,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19274,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19297,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19274,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19297,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19274,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19274,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19300,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19301,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+18367,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend io_in", false,-1);
        tracep->declBit(c+17900,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+18367,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17900,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+18367,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17900,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+18367,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17900,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+18367,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17900,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17900,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17901,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17902,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+17900,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid io_in", false,-1);
        tracep->declBit(c+17116,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+17900,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+17116,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+17900,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+17116,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+17900,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+17116,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+17900,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+17116,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+17116,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+17133,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+17134,"TestHarness ldut asic chipMaster chiplink sourceE_io_q_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx io_c2b_clk", false,-1);
        tracep->declBit(c+19396,"TestHarness ldut asic chipMaster chiplink tx io_c2b_rst", false,-1);
        tracep->declBit(c+1117,"TestHarness ldut asic chipMaster chiplink tx io_c2b_send", false,-1);
        tracep->declBus(c+1118,"TestHarness ldut asic chipMaster chiplink tx io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+1600,"TestHarness ldut asic chipMaster chiplink tx io_sa_ready", false,-1);
        tracep->declBit(c+247,"TestHarness ldut asic chipMaster chiplink tx io_sa_valid", false,-1);
        tracep->declBus(c+248,"TestHarness ldut asic chipMaster chiplink tx io_sa_bits_data", false,-1, 31,0);
        tracep->declBit(c+249,"TestHarness ldut asic chipMaster chiplink tx io_sa_bits_last", false,-1);
        tracep->declBus(c+250,"TestHarness ldut asic chipMaster chiplink tx io_sa_bits_beats", false,-1, 6,0);
        tracep->declBit(c+1601,"TestHarness ldut asic chipMaster chiplink tx io_sb_ready", false,-1);
        tracep->declBus(c+1602,"TestHarness ldut asic chipMaster chiplink tx io_sb_bits_data", false,-1, 31,0);
        tracep->declBit(c+1603,"TestHarness ldut asic chipMaster chiplink tx io_sb_bits_last", false,-1);
        tracep->declBit(c+1604,"TestHarness ldut asic chipMaster chiplink tx io_sc_ready", false,-1);
        tracep->declBus(c+1605,"TestHarness ldut asic chipMaster chiplink tx io_sc_bits_data", false,-1, 31,0);
        tracep->declBit(c+1606,"TestHarness ldut asic chipMaster chiplink tx io_sc_bits_last", false,-1);
        tracep->declBit(c+1607,"TestHarness ldut asic chipMaster chiplink tx io_sd_ready", false,-1);
        tracep->declBit(c+1608,"TestHarness ldut asic chipMaster chiplink tx io_sd_valid", false,-1);
        tracep->declBus(c+18022,"TestHarness ldut asic chipMaster chiplink tx io_sd_bits_data", false,-1, 31,0);
        tracep->declBit(c+1609,"TestHarness ldut asic chipMaster chiplink tx io_sd_bits_last", false,-1);
        tracep->declBus(c+1610,"TestHarness ldut asic chipMaster chiplink tx io_sd_bits_beats", false,-1, 6,0);
        tracep->declBus(c+895,"TestHarness ldut asic chipMaster chiplink tx io_se_bits_data", false,-1, 31,0);
        tracep->declBus(c+1660,"TestHarness ldut asic chipMaster chiplink tx io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+1661,"TestHarness ldut asic chipMaster chiplink tx io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+1662,"TestHarness ldut asic chipMaster chiplink tx io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+1663,"TestHarness ldut asic chipMaster chiplink tx io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+1664,"TestHarness ldut asic chipMaster chiplink tx io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18252,"TestHarness ldut asic chipMaster chiplink tx io_rxc_ridx", false,-1);
        tracep->declBit(c+17451,"TestHarness ldut asic chipMaster chiplink tx io_rxc_widx", false,-1);
        tracep->declBit(c+19275,"TestHarness ldut asic chipMaster chiplink tx io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19366,"TestHarness ldut asic chipMaster chiplink tx io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink tx io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink tx io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+1665,"TestHarness ldut asic chipMaster chiplink tx io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+1666,"TestHarness ldut asic chipMaster chiplink tx io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+1667,"TestHarness ldut asic chipMaster chiplink tx io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+1668,"TestHarness ldut asic chipMaster chiplink tx io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+1669,"TestHarness ldut asic chipMaster chiplink tx io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18253,"TestHarness ldut asic chipMaster chiplink tx io_txc_ridx", false,-1);
        tracep->declBit(c+17452,"TestHarness ldut asic chipMaster chiplink tx io_txc_widx", false,-1);
        tracep->declBit(c+19276,"TestHarness ldut asic chipMaster chiplink tx io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19367,"TestHarness ldut asic chipMaster chiplink tx io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink tx io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink tx io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18283,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink_io_deq_valid", false,-1);
        tracep->declBus(c+2823,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink_io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+2824,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink_io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+2825,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink_io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+2826,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink_io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+2827,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink_io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+1660,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+1661,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+1662,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+1663,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+1664,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18252,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink_io_async_ridx", false,-1);
        tracep->declBit(c+17451,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink_io_async_widx", false,-1);
        tracep->declBit(c+19275,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19366,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx txInc_sink_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink tx txInc_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18284,"TestHarness ldut asic chipMaster chiplink tx txInc_sink_io_deq_valid", false,-1);
        tracep->declBus(c+2828,"TestHarness ldut asic chipMaster chiplink tx txInc_sink_io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+2829,"TestHarness ldut asic chipMaster chiplink tx txInc_sink_io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+2830,"TestHarness ldut asic chipMaster chiplink tx txInc_sink_io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+2831,"TestHarness ldut asic chipMaster chiplink tx txInc_sink_io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+2832,"TestHarness ldut asic chipMaster chiplink tx txInc_sink_io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+1665,"TestHarness ldut asic chipMaster chiplink tx txInc_sink_io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+1666,"TestHarness ldut asic chipMaster chiplink tx txInc_sink_io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+1667,"TestHarness ldut asic chipMaster chiplink tx txInc_sink_io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+1668,"TestHarness ldut asic chipMaster chiplink tx txInc_sink_io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+1669,"TestHarness ldut asic chipMaster chiplink tx txInc_sink_io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18253,"TestHarness ldut asic chipMaster chiplink tx txInc_sink_io_async_ridx", false,-1);
        tracep->declBit(c+17452,"TestHarness ldut asic chipMaster chiplink tx txInc_sink_io_async_widx", false,-1);
        tracep->declBit(c+19276,"TestHarness ldut asic chipMaster chiplink tx txInc_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19367,"TestHarness ldut asic chipMaster chiplink tx txInc_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink tx txInc_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink tx txInc_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx qa_q_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx qa_q_reset", false,-1);
        tracep->declBit(c+1600,"TestHarness ldut asic chipMaster chiplink tx qa_q_io_enq_ready", false,-1);
        tracep->declBit(c+247,"TestHarness ldut asic chipMaster chiplink tx qa_q_io_enq_valid", false,-1);
        tracep->declBus(c+248,"TestHarness ldut asic chipMaster chiplink tx qa_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+249,"TestHarness ldut asic chipMaster chiplink tx qa_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+250,"TestHarness ldut asic chipMaster chiplink tx qa_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2833,"TestHarness ldut asic chipMaster chiplink tx qa_q_io_deq_ready", false,-1);
        tracep->declBit(c+2834,"TestHarness ldut asic chipMaster chiplink tx qa_q_io_deq_valid", false,-1);
        tracep->declBus(c+2835,"TestHarness ldut asic chipMaster chiplink tx qa_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2836,"TestHarness ldut asic chipMaster chiplink tx qa_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+2837,"TestHarness ldut asic chipMaster chiplink tx qa_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx qb_q_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx qb_q_reset", false,-1);
        tracep->declBit(c+1601,"TestHarness ldut asic chipMaster chiplink tx qb_q_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink tx qb_q_io_enq_valid", false,-1);
        tracep->declBus(c+1602,"TestHarness ldut asic chipMaster chiplink tx qb_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+1603,"TestHarness ldut asic chipMaster chiplink tx qb_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+19452,"TestHarness ldut asic chipMaster chiplink tx qb_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2838,"TestHarness ldut asic chipMaster chiplink tx qb_q_io_deq_ready", false,-1);
        tracep->declBit(c+2839,"TestHarness ldut asic chipMaster chiplink tx qb_q_io_deq_valid", false,-1);
        tracep->declBus(c+2840,"TestHarness ldut asic chipMaster chiplink tx qb_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2841,"TestHarness ldut asic chipMaster chiplink tx qb_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+2842,"TestHarness ldut asic chipMaster chiplink tx qb_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx qc_q_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx qc_q_reset", false,-1);
        tracep->declBit(c+1604,"TestHarness ldut asic chipMaster chiplink tx qc_q_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink tx qc_q_io_enq_valid", false,-1);
        tracep->declBus(c+1605,"TestHarness ldut asic chipMaster chiplink tx qc_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+1606,"TestHarness ldut asic chipMaster chiplink tx qc_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+19452,"TestHarness ldut asic chipMaster chiplink tx qc_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2843,"TestHarness ldut asic chipMaster chiplink tx qc_q_io_deq_ready", false,-1);
        tracep->declBit(c+2844,"TestHarness ldut asic chipMaster chiplink tx qc_q_io_deq_valid", false,-1);
        tracep->declBus(c+2845,"TestHarness ldut asic chipMaster chiplink tx qc_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2846,"TestHarness ldut asic chipMaster chiplink tx qc_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+2847,"TestHarness ldut asic chipMaster chiplink tx qc_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx qd_q_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx qd_q_reset", false,-1);
        tracep->declBit(c+1607,"TestHarness ldut asic chipMaster chiplink tx qd_q_io_enq_ready", false,-1);
        tracep->declBit(c+1608,"TestHarness ldut asic chipMaster chiplink tx qd_q_io_enq_valid", false,-1);
        tracep->declBus(c+18022,"TestHarness ldut asic chipMaster chiplink tx qd_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+1609,"TestHarness ldut asic chipMaster chiplink tx qd_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+1610,"TestHarness ldut asic chipMaster chiplink tx qd_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2848,"TestHarness ldut asic chipMaster chiplink tx qd_q_io_deq_ready", false,-1);
        tracep->declBit(c+2849,"TestHarness ldut asic chipMaster chiplink tx qd_q_io_deq_valid", false,-1);
        tracep->declBus(c+2850,"TestHarness ldut asic chipMaster chiplink tx qd_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2851,"TestHarness ldut asic chipMaster chiplink tx qd_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+2852,"TestHarness ldut asic chipMaster chiplink tx qd_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx qe_q_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx qe_q_reset", false,-1);
        tracep->declBit(c+2853,"TestHarness ldut asic chipMaster chiplink tx qe_q_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink tx qe_q_io_enq_valid", false,-1);
        tracep->declBus(c+895,"TestHarness ldut asic chipMaster chiplink tx qe_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink tx qe_q_io_enq_bits_last", false,-1);
        tracep->declBus(c+19453,"TestHarness ldut asic chipMaster chiplink tx qe_q_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2854,"TestHarness ldut asic chipMaster chiplink tx qe_q_io_deq_ready", false,-1);
        tracep->declBit(c+2855,"TestHarness ldut asic chipMaster chiplink tx qe_q_io_deq_valid", false,-1);
        tracep->declBus(c+2856,"TestHarness ldut asic chipMaster chiplink tx qe_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2857,"TestHarness ldut asic chipMaster chiplink tx qe_q_io_deq_bits_last", false,-1);
        tracep->declBus(c+2858,"TestHarness ldut asic chipMaster chiplink tx qe_q_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_reset", false,-1);
        tracep->declBit(c+2859,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_io_enq_ready", false,-1);
        tracep->declBit(c+2860,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_io_enq_valid", false,-1);
        tracep->declBus(c+2835,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2836,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_io_enq_bits_last", false,-1);
        tracep->declBus(c+2837,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2861,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_io_deq_ready", false,-1);
        tracep->declBit(c+2862,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_io_deq_valid", false,-1);
        tracep->declBus(c+2863,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2864,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_io_deq_bits_last", false,-1);
        tracep->declBus(c+2865,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1_reset", false,-1);
        tracep->declBit(c+2866,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1_io_enq_ready", false,-1);
        tracep->declBit(c+2867,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1_io_enq_valid", false,-1);
        tracep->declBus(c+2840,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2841,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1_io_enq_bits_last", false,-1);
        tracep->declBus(c+2842,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2868,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1_io_deq_ready", false,-1);
        tracep->declBit(c+2869,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1_io_deq_valid", false,-1);
        tracep->declBus(c+2870,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2871,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1_io_deq_bits_last", false,-1);
        tracep->declBus(c+2872,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2_reset", false,-1);
        tracep->declBit(c+2873,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2_io_enq_ready", false,-1);
        tracep->declBit(c+2874,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2_io_enq_valid", false,-1);
        tracep->declBus(c+2845,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2846,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2_io_enq_bits_last", false,-1);
        tracep->declBus(c+2847,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2875,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2_io_deq_ready", false,-1);
        tracep->declBit(c+2876,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2_io_deq_valid", false,-1);
        tracep->declBus(c+2877,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2878,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2_io_deq_bits_last", false,-1);
        tracep->declBus(c+2879,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3_reset", false,-1);
        tracep->declBit(c+2880,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3_io_enq_ready", false,-1);
        tracep->declBit(c+2881,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3_io_enq_valid", false,-1);
        tracep->declBus(c+2850,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2851,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3_io_enq_bits_last", false,-1);
        tracep->declBus(c+2852,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2882,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3_io_deq_ready", false,-1);
        tracep->declBit(c+2883,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3_io_deq_valid", false,-1);
        tracep->declBus(c+2884,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2885,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3_io_deq_bits_last", false,-1);
        tracep->declBus(c+2886,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4_reset", false,-1);
        tracep->declBit(c+2887,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4_io_enq_ready", false,-1);
        tracep->declBit(c+2888,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4_io_enq_valid", false,-1);
        tracep->declBus(c+2856,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2857,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4_io_enq_bits_last", false,-1);
        tracep->declBus(c+2858,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2889,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4_io_deq_ready", false,-1);
        tracep->declBit(c+2890,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4_io_deq_valid", false,-1);
        tracep->declBus(c+2891,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2892,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4_io_deq_bits_last", false,-1);
        tracep->declBus(c+2893,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxQ_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx rxQ_reset", false,-1);
        tracep->declBit(c+2894,"TestHarness ldut asic chipMaster chiplink tx rxQ_io_enq_ready", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink tx rxQ_io_enq_valid", false,-1);
        tracep->declBus(c+2895,"TestHarness ldut asic chipMaster chiplink tx rxQ_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink tx rxQ_io_enq_bits_last", false,-1);
        tracep->declBus(c+19453,"TestHarness ldut asic chipMaster chiplink tx rxQ_io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2896,"TestHarness ldut asic chipMaster chiplink tx rxQ_io_deq_ready", false,-1);
        tracep->declBit(c+2897,"TestHarness ldut asic chipMaster chiplink tx rxQ_io_deq_valid", false,-1);
        tracep->declBus(c+2898,"TestHarness ldut asic chipMaster chiplink tx rxQ_io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2899,"TestHarness ldut asic chipMaster chiplink tx rxQ_io_deq_bits_last", false,-1);
        tracep->declBus(c+2900,"TestHarness ldut asic chipMaster chiplink tx rxQ_io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19396,"TestHarness ldut asic chipMaster chiplink tx io_c2b_rst_reg_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx io_c2b_rst_reg_io_clk", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx io_c2b_rst_reg_io_rst", false,-1);
        tracep->declBus(c+2901,"TestHarness ldut asic chipMaster chiplink tx rx_a", false,-1, 19,0);
        tracep->declBus(c+2902,"TestHarness ldut asic chipMaster chiplink tx rx_b", false,-1, 19,0);
        tracep->declBus(c+2903,"TestHarness ldut asic chipMaster chiplink tx rx_c", false,-1, 19,0);
        tracep->declBus(c+2904,"TestHarness ldut asic chipMaster chiplink tx rx_d", false,-1, 19,0);
        tracep->declBus(c+2905,"TestHarness ldut asic chipMaster chiplink tx rx_e", false,-1, 19,0);
        tracep->declBus(c+2906,"TestHarness ldut asic chipMaster chiplink tx tx_a", false,-1, 19,0);
        tracep->declBus(c+2907,"TestHarness ldut asic chipMaster chiplink tx tx_b", false,-1, 19,0);
        tracep->declBus(c+2908,"TestHarness ldut asic chipMaster chiplink tx tx_c", false,-1, 19,0);
        tracep->declBus(c+2909,"TestHarness ldut asic chipMaster chiplink tx tx_d", false,-1, 19,0);
        tracep->declBus(c+2910,"TestHarness ldut asic chipMaster chiplink tx tx_e", false,-1, 19,0);
        tracep->declBit(c+2911,"TestHarness ldut asic chipMaster chiplink tx ioX_first", false,-1);
        tracep->declBus(c+2912,"TestHarness ldut asic chipMaster chiplink tx ioX_delta", false,-1, 20,0);
        tracep->declBit(c+2913,"TestHarness ldut asic chipMaster chiplink tx ioX_allow", false,-1);
        tracep->declBit(c+2914,"TestHarness ldut asic chipMaster chiplink tx ioX_first_1", false,-1);
        tracep->declBus(c+2915,"TestHarness ldut asic chipMaster chiplink tx ioX_delta_1", false,-1, 20,0);
        tracep->declBit(c+2916,"TestHarness ldut asic chipMaster chiplink tx ioX_allow_1", false,-1);
        tracep->declBit(c+2917,"TestHarness ldut asic chipMaster chiplink tx ioX_first_2", false,-1);
        tracep->declBus(c+2918,"TestHarness ldut asic chipMaster chiplink tx ioX_delta_2", false,-1, 20,0);
        tracep->declBit(c+2919,"TestHarness ldut asic chipMaster chiplink tx ioX_allow_2", false,-1);
        tracep->declBit(c+2920,"TestHarness ldut asic chipMaster chiplink tx ioX_first_3", false,-1);
        tracep->declBus(c+2921,"TestHarness ldut asic chipMaster chiplink tx ioX_delta_3", false,-1, 20,0);
        tracep->declBit(c+2922,"TestHarness ldut asic chipMaster chiplink tx ioX_allow_3", false,-1);
        tracep->declBit(c+2923,"TestHarness ldut asic chipMaster chiplink tx ioX_first_4", false,-1);
        tracep->declBus(c+2924,"TestHarness ldut asic chipMaster chiplink tx ioX_delta_4", false,-1, 20,0);
        tracep->declBit(c+2925,"TestHarness ldut asic chipMaster chiplink tx ioX_allow_4", false,-1);
        tracep->declBus(c+2926,"TestHarness ldut asic chipMaster chiplink tx mask", false,-1, 18,0);
        tracep->declBus(c+2927,"TestHarness ldut asic chipMaster chiplink tx msbOH", false,-1, 19,0);
        tracep->declBus(c+2928,"TestHarness ldut asic chipMaster chiplink tx msb_hi", false,-1, 4,0);
        tracep->declBus(c+2929,"TestHarness ldut asic chipMaster chiplink tx msb_lo", false,-1, 15,0);
        tracep->declBit(c+2930,"TestHarness ldut asic chipMaster chiplink tx msb_hi_1", false,-1);
        tracep->declBus(c+2931,"TestHarness ldut asic chipMaster chiplink tx msb_hi_2", false,-1, 7,0);
        tracep->declBus(c+2932,"TestHarness ldut asic chipMaster chiplink tx msb_lo_1", false,-1, 7,0);
        tracep->declBit(c+2933,"TestHarness ldut asic chipMaster chiplink tx msb_hi_3", false,-1);
        tracep->declBus(c+2934,"TestHarness ldut asic chipMaster chiplink tx msb_hi_4", false,-1, 3,0);
        tracep->declBus(c+2935,"TestHarness ldut asic chipMaster chiplink tx msb_lo_2", false,-1, 3,0);
        tracep->declBit(c+2936,"TestHarness ldut asic chipMaster chiplink tx msb_hi_5", false,-1);
        tracep->declBus(c+2937,"TestHarness ldut asic chipMaster chiplink tx msb_hi_6", false,-1, 1,0);
        tracep->declBus(c+2938,"TestHarness ldut asic chipMaster chiplink tx msb_lo_3", false,-1, 1,0);
        tracep->declBit(c+2939,"TestHarness ldut asic chipMaster chiplink tx msb_hi_7", false,-1);
        tracep->declBit(c+2940,"TestHarness ldut asic chipMaster chiplink tx msb_lo_4", false,-1);
        tracep->declBus(c+2941,"TestHarness ldut asic chipMaster chiplink tx a_rest", false,-1, 19,0);
        tracep->declBus(c+2942,"TestHarness ldut asic chipMaster chiplink tx mask_1", false,-1, 18,0);
        tracep->declBus(c+2943,"TestHarness ldut asic chipMaster chiplink tx msbOH_1", false,-1, 19,0);
        tracep->declBus(c+2944,"TestHarness ldut asic chipMaster chiplink tx msb_hi_8", false,-1, 4,0);
        tracep->declBus(c+2945,"TestHarness ldut asic chipMaster chiplink tx msb_lo_8", false,-1, 15,0);
        tracep->declBit(c+2946,"TestHarness ldut asic chipMaster chiplink tx msb_hi_9", false,-1);
        tracep->declBus(c+2947,"TestHarness ldut asic chipMaster chiplink tx msb_hi_10", false,-1, 7,0);
        tracep->declBus(c+2948,"TestHarness ldut asic chipMaster chiplink tx msb_lo_9", false,-1, 7,0);
        tracep->declBit(c+2949,"TestHarness ldut asic chipMaster chiplink tx msb_hi_11", false,-1);
        tracep->declBus(c+2950,"TestHarness ldut asic chipMaster chiplink tx msb_hi_12", false,-1, 3,0);
        tracep->declBus(c+2951,"TestHarness ldut asic chipMaster chiplink tx msb_lo_10", false,-1, 3,0);
        tracep->declBit(c+2952,"TestHarness ldut asic chipMaster chiplink tx msb_hi_13", false,-1);
        tracep->declBus(c+2953,"TestHarness ldut asic chipMaster chiplink tx msb_hi_14", false,-1, 1,0);
        tracep->declBus(c+2954,"TestHarness ldut asic chipMaster chiplink tx msb_lo_11", false,-1, 1,0);
        tracep->declBit(c+2955,"TestHarness ldut asic chipMaster chiplink tx msb_hi_15", false,-1);
        tracep->declBit(c+2956,"TestHarness ldut asic chipMaster chiplink tx msb_lo_12", false,-1);
        tracep->declBus(c+2957,"TestHarness ldut asic chipMaster chiplink tx b_rest", false,-1, 19,0);
        tracep->declBus(c+2958,"TestHarness ldut asic chipMaster chiplink tx mask_2", false,-1, 18,0);
        tracep->declBus(c+2959,"TestHarness ldut asic chipMaster chiplink tx msbOH_2", false,-1, 19,0);
        tracep->declBus(c+2960,"TestHarness ldut asic chipMaster chiplink tx msb_hi_16", false,-1, 4,0);
        tracep->declBus(c+2961,"TestHarness ldut asic chipMaster chiplink tx msb_lo_16", false,-1, 15,0);
        tracep->declBit(c+2962,"TestHarness ldut asic chipMaster chiplink tx msb_hi_17", false,-1);
        tracep->declBus(c+2963,"TestHarness ldut asic chipMaster chiplink tx msb_hi_18", false,-1, 7,0);
        tracep->declBus(c+2964,"TestHarness ldut asic chipMaster chiplink tx msb_lo_17", false,-1, 7,0);
        tracep->declBit(c+2965,"TestHarness ldut asic chipMaster chiplink tx msb_hi_19", false,-1);
        tracep->declBus(c+2966,"TestHarness ldut asic chipMaster chiplink tx msb_hi_20", false,-1, 3,0);
        tracep->declBus(c+2967,"TestHarness ldut asic chipMaster chiplink tx msb_lo_18", false,-1, 3,0);
        tracep->declBit(c+2968,"TestHarness ldut asic chipMaster chiplink tx msb_hi_21", false,-1);
        tracep->declBus(c+2969,"TestHarness ldut asic chipMaster chiplink tx msb_hi_22", false,-1, 1,0);
        tracep->declBus(c+2970,"TestHarness ldut asic chipMaster chiplink tx msb_lo_19", false,-1, 1,0);
        tracep->declBit(c+2971,"TestHarness ldut asic chipMaster chiplink tx msb_hi_23", false,-1);
        tracep->declBit(c+2972,"TestHarness ldut asic chipMaster chiplink tx msb_lo_20", false,-1);
        tracep->declBus(c+2973,"TestHarness ldut asic chipMaster chiplink tx c_rest", false,-1, 19,0);
        tracep->declBus(c+2974,"TestHarness ldut asic chipMaster chiplink tx mask_3", false,-1, 18,0);
        tracep->declBus(c+2975,"TestHarness ldut asic chipMaster chiplink tx msbOH_3", false,-1, 19,0);
        tracep->declBus(c+2976,"TestHarness ldut asic chipMaster chiplink tx msb_hi_24", false,-1, 4,0);
        tracep->declBus(c+2977,"TestHarness ldut asic chipMaster chiplink tx msb_lo_24", false,-1, 15,0);
        tracep->declBit(c+2978,"TestHarness ldut asic chipMaster chiplink tx msb_hi_25", false,-1);
        tracep->declBus(c+2979,"TestHarness ldut asic chipMaster chiplink tx msb_hi_26", false,-1, 7,0);
        tracep->declBus(c+2980,"TestHarness ldut asic chipMaster chiplink tx msb_lo_25", false,-1, 7,0);
        tracep->declBit(c+2981,"TestHarness ldut asic chipMaster chiplink tx msb_hi_27", false,-1);
        tracep->declBus(c+2982,"TestHarness ldut asic chipMaster chiplink tx msb_hi_28", false,-1, 3,0);
        tracep->declBus(c+2983,"TestHarness ldut asic chipMaster chiplink tx msb_lo_26", false,-1, 3,0);
        tracep->declBit(c+2984,"TestHarness ldut asic chipMaster chiplink tx msb_hi_29", false,-1);
        tracep->declBus(c+2985,"TestHarness ldut asic chipMaster chiplink tx msb_hi_30", false,-1, 1,0);
        tracep->declBus(c+2986,"TestHarness ldut asic chipMaster chiplink tx msb_lo_27", false,-1, 1,0);
        tracep->declBit(c+2987,"TestHarness ldut asic chipMaster chiplink tx msb_hi_31", false,-1);
        tracep->declBit(c+2988,"TestHarness ldut asic chipMaster chiplink tx msb_lo_28", false,-1);
        tracep->declBus(c+2989,"TestHarness ldut asic chipMaster chiplink tx d_rest", false,-1, 19,0);
        tracep->declBus(c+2990,"TestHarness ldut asic chipMaster chiplink tx mask_4", false,-1, 18,0);
        tracep->declBus(c+2991,"TestHarness ldut asic chipMaster chiplink tx msbOH_4", false,-1, 19,0);
        tracep->declBus(c+2992,"TestHarness ldut asic chipMaster chiplink tx msb_hi_32", false,-1, 4,0);
        tracep->declBus(c+2993,"TestHarness ldut asic chipMaster chiplink tx msb_lo_32", false,-1, 15,0);
        tracep->declBit(c+2994,"TestHarness ldut asic chipMaster chiplink tx msb_hi_33", false,-1);
        tracep->declBus(c+2995,"TestHarness ldut asic chipMaster chiplink tx msb_hi_34", false,-1, 7,0);
        tracep->declBus(c+2996,"TestHarness ldut asic chipMaster chiplink tx msb_lo_33", false,-1, 7,0);
        tracep->declBit(c+2997,"TestHarness ldut asic chipMaster chiplink tx msb_hi_35", false,-1);
        tracep->declBus(c+2998,"TestHarness ldut asic chipMaster chiplink tx msb_hi_36", false,-1, 3,0);
        tracep->declBus(c+2999,"TestHarness ldut asic chipMaster chiplink tx msb_lo_34", false,-1, 3,0);
        tracep->declBit(c+3000,"TestHarness ldut asic chipMaster chiplink tx msb_hi_37", false,-1);
        tracep->declBus(c+3001,"TestHarness ldut asic chipMaster chiplink tx msb_hi_38", false,-1, 1,0);
        tracep->declBus(c+3002,"TestHarness ldut asic chipMaster chiplink tx msb_lo_35", false,-1, 1,0);
        tracep->declBit(c+3003,"TestHarness ldut asic chipMaster chiplink tx msb_hi_39", false,-1);
        tracep->declBit(c+3004,"TestHarness ldut asic chipMaster chiplink tx msb_lo_36", false,-1);
        tracep->declBus(c+3005,"TestHarness ldut asic chipMaster chiplink tx e_rest", false,-1, 19,0);
        tracep->declBus(c+3006,"TestHarness ldut asic chipMaster chiplink tx header_lo", false,-1, 11,0);
        tracep->declBus(c+3007,"TestHarness ldut asic chipMaster chiplink tx header_hi_lo", false,-1, 9,0);
        tracep->declBus(c+3008,"TestHarness ldut asic chipMaster chiplink tx header_hi_hi", false,-1, 9,0);
        tracep->declBus(c+3009,"TestHarness ldut asic chipMaster chiplink tx header_hi", false,-1, 19,0);
        tracep->declBus(c+18285,"TestHarness ldut asic chipMaster chiplink tx rx_z", false,-1, 20,0);
        tracep->declBus(c+18286,"TestHarness ldut asic chipMaster chiplink tx rx_z_1", false,-1, 20,0);
        tracep->declBus(c+18287,"TestHarness ldut asic chipMaster chiplink tx rx_z_2", false,-1, 20,0);
        tracep->declBus(c+18288,"TestHarness ldut asic chipMaster chiplink tx rx_z_3", false,-1, 20,0);
        tracep->declBus(c+18289,"TestHarness ldut asic chipMaster chiplink tx rx_z_4", false,-1, 20,0);
        tracep->declBus(c+3010,"TestHarness ldut asic chipMaster chiplink tx xmit", false,-1, 1,0);
        tracep->declBit(c+3011,"TestHarness ldut asic chipMaster chiplink tx forceXmit", false,-1);
        tracep->declBit(c+3012,"TestHarness ldut asic chipMaster chiplink tx allowReturn", false,-1);
        tracep->declBit(c+3013,"TestHarness ldut asic chipMaster chiplink tx f_valid", false,-1);
        tracep->declBus(c+3014,"TestHarness ldut asic chipMaster chiplink tx requests", false,-1, 5,0);
        tracep->declBit(c+2899,"TestHarness ldut asic chipMaster chiplink tx f_bits_last", false,-1);
        tracep->declBus(c+3015,"TestHarness ldut asic chipMaster chiplink tx lasts", false,-1, 5,0);
        tracep->declBit(c+3016,"TestHarness ldut asic chipMaster chiplink tx first", false,-1);
        tracep->declBus(c+3017,"TestHarness ldut asic chipMaster chiplink tx readys_mask", false,-1, 5,0);
        tracep->declBus(c+3018,"TestHarness ldut asic chipMaster chiplink tx readys_filter_hi", false,-1, 5,0);
        tracep->declBus(c+3019,"TestHarness ldut asic chipMaster chiplink tx readys_filter", false,-1, 11,0);
        tracep->declBus(c+3020,"TestHarness ldut asic chipMaster chiplink tx readys_unready", false,-1, 11,0);
        tracep->declBus(c+3021,"TestHarness ldut asic chipMaster chiplink tx readys_readys", false,-1, 5,0);
        tracep->declBus(c+3022,"TestHarness ldut asic chipMaster chiplink tx state", false,-1, 5,0);
        tracep->declBus(c+3023,"TestHarness ldut asic chipMaster chiplink tx allowed", false,-1, 5,0);
        tracep->declBit(c+3024,"TestHarness ldut asic chipMaster chiplink tx f_ready", false,-1);
        tracep->declBus(c+3025,"TestHarness ldut asic chipMaster chiplink tx grant", false,-1, 5,0);
        tracep->declBit(c+3026,"TestHarness ldut asic chipMaster chiplink tx send", false,-1);
        tracep->declBit(c+3027,"TestHarness ldut asic chipMaster chiplink tx io_c2b_send_REG", false,-1);
        tracep->declBit(c+1117,"TestHarness ldut asic chipMaster chiplink tx io_c2b_send_REG_1", false,-1);
        tracep->declBus(c+3028,"TestHarness ldut asic chipMaster chiplink tx io_c2b_data_REG", false,-1, 5,0);
        tracep->declBus(c+3029,"TestHarness ldut asic chipMaster chiplink tx io_c2b_data_REG_1_0", false,-1, 31,0);
        tracep->declBus(c+3030,"TestHarness ldut asic chipMaster chiplink tx io_c2b_data_REG_1_1", false,-1, 31,0);
        tracep->declBus(c+3031,"TestHarness ldut asic chipMaster chiplink tx io_c2b_data_REG_1_2", false,-1, 31,0);
        tracep->declBus(c+3032,"TestHarness ldut asic chipMaster chiplink tx io_c2b_data_REG_1_3", false,-1, 31,0);
        tracep->declBus(c+3033,"TestHarness ldut asic chipMaster chiplink tx io_c2b_data_REG_1_4", false,-1, 31,0);
        tracep->declBus(c+3034,"TestHarness ldut asic chipMaster chiplink tx io_c2b_data_REG_1_5", false,-1, 31,0);
        tracep->declBus(c+1118,"TestHarness ldut asic chipMaster chiplink tx io_c2b_data_REG_2", false,-1, 31,0);
        tracep->declBus(c+18290,"TestHarness ldut asic chipMaster chiplink tx rx_out_2_a", false,-1, 19,0);
        tracep->declBus(c+18291,"TestHarness ldut asic chipMaster chiplink tx rx_out_2_b", false,-1, 19,0);
        tracep->declBus(c+18292,"TestHarness ldut asic chipMaster chiplink tx rx_out_2_c", false,-1, 19,0);
        tracep->declBus(c+18293,"TestHarness ldut asic chipMaster chiplink tx rx_out_2_d", false,-1, 19,0);
        tracep->declBus(c+18294,"TestHarness ldut asic chipMaster chiplink tx rx_out_2_e", false,-1, 19,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_deq_ready", false,-1);
        tracep->declBit(c+18283,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_deq_valid", false,-1);
        tracep->declBus(c+2823,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+2824,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+2825,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+2826,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+2827,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+1660,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+1661,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+1662,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+1663,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+1664,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18252,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_async_ridx", false,-1);
        tracep->declBit(c+17451,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_async_widx", false,-1);
        tracep->declBit(c+19275,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19366,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink widx_widx_gray_reset", false,-1);
        tracep->declBit(c+17451,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink widx_widx_gray_io_d", false,-1);
        tracep->declBit(c+17135,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink widx_widx_gray_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declArray(c+3035,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 99,0);
        tracep->declArray(c+3039,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 99,0);
        tracep->declBit(c+17439,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19302,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19302,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19275,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19366,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19303,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend_reset", false,-1);
        tracep->declBit(c+19303,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18295,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid_reset", false,-1);
        tracep->declBit(c+18295,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_ready", false,-1);
        tracep->declBit(c+18296,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink ridx_ridx_bin", false,-1);
        tracep->declBit(c+18297,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink ridx_incremented", false,-1);
        tracep->declBit(c+17135,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink widx", false,-1);
        tracep->declQuad(c+3043,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 39,0);
        tracep->declQuad(c+3045,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 59,0);
        tracep->declBit(c+17136,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink valid_reg", false,-1);
        tracep->declBit(c+18252,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink ridx_gray", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink widx_widx_gray reset", false,-1);
        tracep->declBit(c+17451,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink widx_widx_gray io_d", false,-1);
        tracep->declBit(c+17135,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink widx_widx_gray io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17451,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17135,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17451,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17135,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17135,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17137,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17138,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declArray(c+3035,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_d", false,-1, 99,0);
        tracep->declArray(c+3039,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_q", false,-1, 99,0);
        tracep->declBit(c+17439,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declArray(c+3039,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 99,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19302,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19302,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19302,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19302,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19302,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19302,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19304,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19305,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19302,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19275,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19302,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19275,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19302,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19275,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19302,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19275,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19302,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19275,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19275,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19306,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19307,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19366,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend io_in", false,-1);
        tracep->declBit(c+19303,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19366,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19303,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19366,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19303,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19366,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19303,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19366,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19303,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19303,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19308,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19309,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19303,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid io_in", false,-1);
        tracep->declBit(c+18295,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19303,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18295,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19303,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18295,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19303,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18295,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19303,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18295,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18295,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18298,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18299,"TestHarness ldut asic chipMaster chiplink tx rxInc_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx txInc_sink reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_deq_ready", false,-1);
        tracep->declBit(c+18284,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_deq_valid", false,-1);
        tracep->declBus(c+2828,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_deq_bits_a", false,-1, 19,0);
        tracep->declBus(c+2829,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_deq_bits_b", false,-1, 19,0);
        tracep->declBus(c+2830,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_deq_bits_c", false,-1, 19,0);
        tracep->declBus(c+2831,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_deq_bits_d", false,-1, 19,0);
        tracep->declBus(c+2832,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_deq_bits_e", false,-1, 19,0);
        tracep->declBus(c+1665,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_async_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+1666,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_async_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+1667,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_async_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+1668,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_async_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+1669,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_async_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18253,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_async_ridx", false,-1);
        tracep->declBit(c+17452,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_async_widx", false,-1);
        tracep->declBit(c+19276,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19367,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19408,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink widx_widx_gray_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx txInc_sink widx_widx_gray_reset", false,-1);
        tracep->declBit(c+17452,"TestHarness ldut asic chipMaster chiplink tx txInc_sink widx_widx_gray_io_d", false,-1);
        tracep->declBit(c+17139,"TestHarness ldut asic chipMaster chiplink tx txInc_sink widx_widx_gray_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_clock", false,-1);
        tracep->declArray(c+3047,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d", false,-1, 99,0);
        tracep->declArray(c+3051,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_q", false,-1, 99,0);
        tracep->declBit(c+17440,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_en", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0_io_in", false,-1);
        tracep->declBit(c+19310,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0_reset", false,-1);
        tracep->declBit(c+19310,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1_io_in", false,-1);
        tracep->declBit(c+19276,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1_reset", false,-1);
        tracep->declBit(c+19367,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend_io_in", false,-1);
        tracep->declBit(c+19311,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend_reset", false,-1);
        tracep->declBit(c+19311,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid_io_in", false,-1);
        tracep->declBit(c+18300,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid_io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid_reset", false,-1);
        tracep->declBit(c+18300,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_ready", false,-1);
        tracep->declBit(c+18301,"TestHarness ldut asic chipMaster chiplink tx txInc_sink ridx_ridx_bin", false,-1);
        tracep->declBit(c+18302,"TestHarness ldut asic chipMaster chiplink tx txInc_sink ridx_incremented", false,-1);
        tracep->declBit(c+17139,"TestHarness ldut asic chipMaster chiplink tx txInc_sink widx", false,-1);
        tracep->declQuad(c+3055,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d_lo", false,-1, 39,0);
        tracep->declQuad(c+3057,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg_io_d_hi", false,-1, 59,0);
        tracep->declBit(c+17140,"TestHarness ldut asic chipMaster chiplink tx txInc_sink valid_reg", false,-1);
        tracep->declBit(c+18253,"TestHarness ldut asic chipMaster chiplink tx txInc_sink ridx_gray", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink widx_widx_gray clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx txInc_sink widx_widx_gray reset", false,-1);
        tracep->declBit(c+17452,"TestHarness ldut asic chipMaster chiplink tx txInc_sink widx_widx_gray io_d", false,-1);
        tracep->declBit(c+17139,"TestHarness ldut asic chipMaster chiplink tx txInc_sink widx_widx_gray io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain_reset", false,-1);
        tracep->declBit(c+17452,"TestHarness ldut asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain_io_d", false,-1);
        tracep->declBit(c+17139,"TestHarness ldut asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain reset", false,-1);
        tracep->declBit(c+17452,"TestHarness ldut asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain io_d", false,-1);
        tracep->declBit(c+17139,"TestHarness ldut asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain io_q", false,-1);
        tracep->declBit(c+17139,"TestHarness ldut asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain sync_0", false,-1);
        tracep->declBit(c+17141,"TestHarness ldut asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain sync_1", false,-1);
        tracep->declBit(c+17142,"TestHarness ldut asic chipMaster chiplink tx txInc_sink widx_widx_gray output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg clock", false,-1);
        tracep->declArray(c+3047,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_d", false,-1, 99,0);
        tracep->declArray(c+3051,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_q", false,-1, 99,0);
        tracep->declBit(c+17440,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg io_en", false,-1);
        tracep->declArray(c+3051,"TestHarness ldut asic chipMaster chiplink tx txInc_sink io_deq_bits_deq_bits_reg cdc_reg", false,-1, 99,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0 io_in", false,-1);
        tracep->declBit(c+19310,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19310,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19310,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19310,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19310,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19310,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19312,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19313,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_0 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19310,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1 io_in", false,-1);
        tracep->declBit(c+19276,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1 reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19310,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19276,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19310,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19276,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19310,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19276,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19310,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19276,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19276,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19314,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19315,"TestHarness ldut asic chipMaster chiplink tx txInc_sink sink_valid_1 io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19367,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend io_in", false,-1);
        tracep->declBit(c+19311,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19367,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+19311,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19367,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+19311,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19367,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+19311,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+386,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19367,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+19311,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+19311,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+19316,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+19317,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_extend io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19311,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid io_in", false,-1);
        tracep->declBit(c+18300,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid io_out", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0_reset", false,-1);
        tracep->declBit(c+19311,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0_io_d", false,-1);
        tracep->declBit(c+18300,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 reset", false,-1);
        tracep->declBit(c+19311,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 io_d", false,-1);
        tracep->declBit(c+18300,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_reset", false,-1);
        tracep->declBit(c+19311,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_io_d", false,-1);
        tracep->declBit(c+18300,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain reset", false,-1);
        tracep->declBit(c+19311,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain io_d", false,-1);
        tracep->declBit(c+18300,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain io_q", false,-1);
        tracep->declBit(c+18300,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_0", false,-1);
        tracep->declBit(c+18303,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_1", false,-1);
        tracep->declBit(c+18304,"TestHarness ldut asic chipMaster chiplink tx txInc_sink source_valid io_out_source_valid_0 output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx qa_q clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx qa_q reset", false,-1);
        tracep->declBit(c+1600,"TestHarness ldut asic chipMaster chiplink tx qa_q io_enq_ready", false,-1);
        tracep->declBit(c+247,"TestHarness ldut asic chipMaster chiplink tx qa_q io_enq_valid", false,-1);
        tracep->declBus(c+248,"TestHarness ldut asic chipMaster chiplink tx qa_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+249,"TestHarness ldut asic chipMaster chiplink tx qa_q io_enq_bits_last", false,-1);
        tracep->declBus(c+250,"TestHarness ldut asic chipMaster chiplink tx qa_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2833,"TestHarness ldut asic chipMaster chiplink tx qa_q io_deq_ready", false,-1);
        tracep->declBit(c+2834,"TestHarness ldut asic chipMaster chiplink tx qa_q io_deq_valid", false,-1);
        tracep->declBus(c+2835,"TestHarness ldut asic chipMaster chiplink tx qa_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2836,"TestHarness ldut asic chipMaster chiplink tx qa_q io_deq_bits_last", false,-1);
        tracep->declBus(c+2837,"TestHarness ldut asic chipMaster chiplink tx qa_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2834,"TestHarness ldut asic chipMaster chiplink tx qa_q valid_0", false,-1);
        tracep->declBit(c+3059,"TestHarness ldut asic chipMaster chiplink tx qa_q valid_1", false,-1);
        tracep->declBus(c+2835,"TestHarness ldut asic chipMaster chiplink tx qa_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+2836,"TestHarness ldut asic chipMaster chiplink tx qa_q elts_0_last", false,-1);
        tracep->declBus(c+2837,"TestHarness ldut asic chipMaster chiplink tx qa_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+3060,"TestHarness ldut asic chipMaster chiplink tx qa_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+3061,"TestHarness ldut asic chipMaster chiplink tx qa_q elts_1_last", false,-1);
        tracep->declBus(c+3062,"TestHarness ldut asic chipMaster chiplink tx qa_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+390,"TestHarness ldut asic chipMaster chiplink tx qa_q wen", false,-1);
        tracep->declBit(c+391,"TestHarness ldut asic chipMaster chiplink tx qa_q wen_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx qb_q clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx qb_q reset", false,-1);
        tracep->declBit(c+1601,"TestHarness ldut asic chipMaster chiplink tx qb_q io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink tx qb_q io_enq_valid", false,-1);
        tracep->declBus(c+1602,"TestHarness ldut asic chipMaster chiplink tx qb_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+1603,"TestHarness ldut asic chipMaster chiplink tx qb_q io_enq_bits_last", false,-1);
        tracep->declBus(c+19452,"TestHarness ldut asic chipMaster chiplink tx qb_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2838,"TestHarness ldut asic chipMaster chiplink tx qb_q io_deq_ready", false,-1);
        tracep->declBit(c+2839,"TestHarness ldut asic chipMaster chiplink tx qb_q io_deq_valid", false,-1);
        tracep->declBus(c+2840,"TestHarness ldut asic chipMaster chiplink tx qb_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2841,"TestHarness ldut asic chipMaster chiplink tx qb_q io_deq_bits_last", false,-1);
        tracep->declBus(c+2842,"TestHarness ldut asic chipMaster chiplink tx qb_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2839,"TestHarness ldut asic chipMaster chiplink tx qb_q valid_0", false,-1);
        tracep->declBit(c+3063,"TestHarness ldut asic chipMaster chiplink tx qb_q valid_1", false,-1);
        tracep->declBus(c+2840,"TestHarness ldut asic chipMaster chiplink tx qb_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+2841,"TestHarness ldut asic chipMaster chiplink tx qb_q elts_0_last", false,-1);
        tracep->declBus(c+2842,"TestHarness ldut asic chipMaster chiplink tx qb_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+19454,"TestHarness ldut asic chipMaster chiplink tx qb_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+19455,"TestHarness ldut asic chipMaster chiplink tx qb_q elts_1_last", false,-1);
        tracep->declBus(c+19456,"TestHarness ldut asic chipMaster chiplink tx qb_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+3064,"TestHarness ldut asic chipMaster chiplink tx qb_q wen", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink tx qb_q wen_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx qc_q clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx qc_q reset", false,-1);
        tracep->declBit(c+1604,"TestHarness ldut asic chipMaster chiplink tx qc_q io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink tx qc_q io_enq_valid", false,-1);
        tracep->declBus(c+1605,"TestHarness ldut asic chipMaster chiplink tx qc_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+1606,"TestHarness ldut asic chipMaster chiplink tx qc_q io_enq_bits_last", false,-1);
        tracep->declBus(c+19452,"TestHarness ldut asic chipMaster chiplink tx qc_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2843,"TestHarness ldut asic chipMaster chiplink tx qc_q io_deq_ready", false,-1);
        tracep->declBit(c+2844,"TestHarness ldut asic chipMaster chiplink tx qc_q io_deq_valid", false,-1);
        tracep->declBus(c+2845,"TestHarness ldut asic chipMaster chiplink tx qc_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2846,"TestHarness ldut asic chipMaster chiplink tx qc_q io_deq_bits_last", false,-1);
        tracep->declBus(c+2847,"TestHarness ldut asic chipMaster chiplink tx qc_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2844,"TestHarness ldut asic chipMaster chiplink tx qc_q valid_0", false,-1);
        tracep->declBit(c+3065,"TestHarness ldut asic chipMaster chiplink tx qc_q valid_1", false,-1);
        tracep->declBus(c+2845,"TestHarness ldut asic chipMaster chiplink tx qc_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+2846,"TestHarness ldut asic chipMaster chiplink tx qc_q elts_0_last", false,-1);
        tracep->declBus(c+2847,"TestHarness ldut asic chipMaster chiplink tx qc_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+19457,"TestHarness ldut asic chipMaster chiplink tx qc_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+19458,"TestHarness ldut asic chipMaster chiplink tx qc_q elts_1_last", false,-1);
        tracep->declBus(c+19459,"TestHarness ldut asic chipMaster chiplink tx qc_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+3066,"TestHarness ldut asic chipMaster chiplink tx qc_q wen", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink tx qc_q wen_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx qd_q clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx qd_q reset", false,-1);
        tracep->declBit(c+1607,"TestHarness ldut asic chipMaster chiplink tx qd_q io_enq_ready", false,-1);
        tracep->declBit(c+1608,"TestHarness ldut asic chipMaster chiplink tx qd_q io_enq_valid", false,-1);
        tracep->declBus(c+18022,"TestHarness ldut asic chipMaster chiplink tx qd_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+1609,"TestHarness ldut asic chipMaster chiplink tx qd_q io_enq_bits_last", false,-1);
        tracep->declBus(c+1610,"TestHarness ldut asic chipMaster chiplink tx qd_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2848,"TestHarness ldut asic chipMaster chiplink tx qd_q io_deq_ready", false,-1);
        tracep->declBit(c+2849,"TestHarness ldut asic chipMaster chiplink tx qd_q io_deq_valid", false,-1);
        tracep->declBus(c+2850,"TestHarness ldut asic chipMaster chiplink tx qd_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2851,"TestHarness ldut asic chipMaster chiplink tx qd_q io_deq_bits_last", false,-1);
        tracep->declBus(c+2852,"TestHarness ldut asic chipMaster chiplink tx qd_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2849,"TestHarness ldut asic chipMaster chiplink tx qd_q valid_0", false,-1);
        tracep->declBit(c+3067,"TestHarness ldut asic chipMaster chiplink tx qd_q valid_1", false,-1);
        tracep->declBus(c+2850,"TestHarness ldut asic chipMaster chiplink tx qd_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+2851,"TestHarness ldut asic chipMaster chiplink tx qd_q elts_0_last", false,-1);
        tracep->declBus(c+2852,"TestHarness ldut asic chipMaster chiplink tx qd_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+3068,"TestHarness ldut asic chipMaster chiplink tx qd_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+3069,"TestHarness ldut asic chipMaster chiplink tx qd_q elts_1_last", false,-1);
        tracep->declBus(c+3070,"TestHarness ldut asic chipMaster chiplink tx qd_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+3071,"TestHarness ldut asic chipMaster chiplink tx qd_q wen", false,-1);
        tracep->declBit(c+3072,"TestHarness ldut asic chipMaster chiplink tx qd_q wen_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx qe_q clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx qe_q reset", false,-1);
        tracep->declBit(c+2853,"TestHarness ldut asic chipMaster chiplink tx qe_q io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink tx qe_q io_enq_valid", false,-1);
        tracep->declBus(c+895,"TestHarness ldut asic chipMaster chiplink tx qe_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink tx qe_q io_enq_bits_last", false,-1);
        tracep->declBus(c+19453,"TestHarness ldut asic chipMaster chiplink tx qe_q io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2854,"TestHarness ldut asic chipMaster chiplink tx qe_q io_deq_ready", false,-1);
        tracep->declBit(c+2855,"TestHarness ldut asic chipMaster chiplink tx qe_q io_deq_valid", false,-1);
        tracep->declBus(c+2856,"TestHarness ldut asic chipMaster chiplink tx qe_q io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2857,"TestHarness ldut asic chipMaster chiplink tx qe_q io_deq_bits_last", false,-1);
        tracep->declBus(c+2858,"TestHarness ldut asic chipMaster chiplink tx qe_q io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2855,"TestHarness ldut asic chipMaster chiplink tx qe_q valid_0", false,-1);
        tracep->declBit(c+3073,"TestHarness ldut asic chipMaster chiplink tx qe_q valid_1", false,-1);
        tracep->declBus(c+2856,"TestHarness ldut asic chipMaster chiplink tx qe_q elts_0_data", false,-1, 31,0);
        tracep->declBit(c+2857,"TestHarness ldut asic chipMaster chiplink tx qe_q elts_0_last", false,-1);
        tracep->declBus(c+2858,"TestHarness ldut asic chipMaster chiplink tx qe_q elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+19460,"TestHarness ldut asic chipMaster chiplink tx qe_q elts_1_data", false,-1, 31,0);
        tracep->declBit(c+19461,"TestHarness ldut asic chipMaster chiplink tx qe_q elts_1_last", false,-1);
        tracep->declBus(c+19462,"TestHarness ldut asic chipMaster chiplink tx qe_q elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+3074,"TestHarness ldut asic chipMaster chiplink tx qe_q wen", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster chiplink tx qe_q wen_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx ioX_cq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx ioX_cq reset", false,-1);
        tracep->declBit(c+2859,"TestHarness ldut asic chipMaster chiplink tx ioX_cq io_enq_ready", false,-1);
        tracep->declBit(c+2860,"TestHarness ldut asic chipMaster chiplink tx ioX_cq io_enq_valid", false,-1);
        tracep->declBus(c+2835,"TestHarness ldut asic chipMaster chiplink tx ioX_cq io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2836,"TestHarness ldut asic chipMaster chiplink tx ioX_cq io_enq_bits_last", false,-1);
        tracep->declBus(c+2837,"TestHarness ldut asic chipMaster chiplink tx ioX_cq io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2861,"TestHarness ldut asic chipMaster chiplink tx ioX_cq io_deq_ready", false,-1);
        tracep->declBit(c+2862,"TestHarness ldut asic chipMaster chiplink tx ioX_cq io_deq_valid", false,-1);
        tracep->declBus(c+2863,"TestHarness ldut asic chipMaster chiplink tx ioX_cq io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2864,"TestHarness ldut asic chipMaster chiplink tx ioX_cq io_deq_bits_last", false,-1);
        tracep->declBus(c+2865,"TestHarness ldut asic chipMaster chiplink tx ioX_cq io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2862,"TestHarness ldut asic chipMaster chiplink tx ioX_cq valid_0", false,-1);
        tracep->declBit(c+3075,"TestHarness ldut asic chipMaster chiplink tx ioX_cq valid_1", false,-1);
        tracep->declBus(c+2863,"TestHarness ldut asic chipMaster chiplink tx ioX_cq elts_0_data", false,-1, 31,0);
        tracep->declBit(c+2864,"TestHarness ldut asic chipMaster chiplink tx ioX_cq elts_0_last", false,-1);
        tracep->declBus(c+2865,"TestHarness ldut asic chipMaster chiplink tx ioX_cq elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+3076,"TestHarness ldut asic chipMaster chiplink tx ioX_cq elts_1_data", false,-1, 31,0);
        tracep->declBit(c+3077,"TestHarness ldut asic chipMaster chiplink tx ioX_cq elts_1_last", false,-1);
        tracep->declBus(c+3078,"TestHarness ldut asic chipMaster chiplink tx ioX_cq elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+3079,"TestHarness ldut asic chipMaster chiplink tx ioX_cq wen", false,-1);
        tracep->declBit(c+3080,"TestHarness ldut asic chipMaster chiplink tx ioX_cq wen_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1 reset", false,-1);
        tracep->declBit(c+2866,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1 io_enq_ready", false,-1);
        tracep->declBit(c+2867,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1 io_enq_valid", false,-1);
        tracep->declBus(c+2840,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2841,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1 io_enq_bits_last", false,-1);
        tracep->declBus(c+2842,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2868,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1 io_deq_ready", false,-1);
        tracep->declBit(c+2869,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1 io_deq_valid", false,-1);
        tracep->declBus(c+2870,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2871,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1 io_deq_bits_last", false,-1);
        tracep->declBus(c+2872,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2869,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1 valid_0", false,-1);
        tracep->declBit(c+3081,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1 valid_1", false,-1);
        tracep->declBus(c+2870,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+2871,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1 elts_0_last", false,-1);
        tracep->declBus(c+2872,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+3082,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+3083,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1 elts_1_last", false,-1);
        tracep->declBus(c+3084,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+3085,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1 wen", false,-1);
        tracep->declBit(c+3086,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_1 wen_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2 reset", false,-1);
        tracep->declBit(c+2873,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2 io_enq_ready", false,-1);
        tracep->declBit(c+2874,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2 io_enq_valid", false,-1);
        tracep->declBus(c+2845,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2846,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2 io_enq_bits_last", false,-1);
        tracep->declBus(c+2847,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2875,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2 io_deq_ready", false,-1);
        tracep->declBit(c+2876,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2 io_deq_valid", false,-1);
        tracep->declBus(c+2877,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2878,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2 io_deq_bits_last", false,-1);
        tracep->declBus(c+2879,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2876,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2 valid_0", false,-1);
        tracep->declBit(c+3087,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2 valid_1", false,-1);
        tracep->declBus(c+2877,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+2878,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2 elts_0_last", false,-1);
        tracep->declBus(c+2879,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+3088,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+3089,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2 elts_1_last", false,-1);
        tracep->declBus(c+3090,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+3091,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2 wen", false,-1);
        tracep->declBit(c+3092,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_2 wen_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3 reset", false,-1);
        tracep->declBit(c+2880,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3 io_enq_ready", false,-1);
        tracep->declBit(c+2881,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3 io_enq_valid", false,-1);
        tracep->declBus(c+2850,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2851,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3 io_enq_bits_last", false,-1);
        tracep->declBus(c+2852,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2882,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3 io_deq_ready", false,-1);
        tracep->declBit(c+2883,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3 io_deq_valid", false,-1);
        tracep->declBus(c+2884,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2885,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3 io_deq_bits_last", false,-1);
        tracep->declBus(c+2886,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2883,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3 valid_0", false,-1);
        tracep->declBit(c+3093,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3 valid_1", false,-1);
        tracep->declBus(c+2884,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+2885,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3 elts_0_last", false,-1);
        tracep->declBus(c+2886,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+3094,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+3095,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3 elts_1_last", false,-1);
        tracep->declBus(c+3096,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+3097,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3 wen", false,-1);
        tracep->declBit(c+3098,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_3 wen_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4 reset", false,-1);
        tracep->declBit(c+2887,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4 io_enq_ready", false,-1);
        tracep->declBit(c+2888,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4 io_enq_valid", false,-1);
        tracep->declBus(c+2856,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4 io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2857,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4 io_enq_bits_last", false,-1);
        tracep->declBus(c+2858,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4 io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2889,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4 io_deq_ready", false,-1);
        tracep->declBit(c+2890,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4 io_deq_valid", false,-1);
        tracep->declBus(c+2891,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4 io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2892,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4 io_deq_bits_last", false,-1);
        tracep->declBus(c+2893,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4 io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2890,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4 valid_0", false,-1);
        tracep->declBit(c+3099,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4 valid_1", false,-1);
        tracep->declBus(c+2891,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4 elts_0_data", false,-1, 31,0);
        tracep->declBit(c+2892,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4 elts_0_last", false,-1);
        tracep->declBus(c+2893,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4 elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+3100,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4 elts_1_data", false,-1, 31,0);
        tracep->declBit(c+3101,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4 elts_1_last", false,-1);
        tracep->declBus(c+3102,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4 elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+3103,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4 wen", false,-1);
        tracep->declBit(c+3104,"TestHarness ldut asic chipMaster chiplink tx ioX_cq_4 wen_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx rxQ clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx rxQ reset", false,-1);
        tracep->declBit(c+2894,"TestHarness ldut asic chipMaster chiplink tx rxQ io_enq_ready", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink tx rxQ io_enq_valid", false,-1);
        tracep->declBus(c+2895,"TestHarness ldut asic chipMaster chiplink tx rxQ io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink tx rxQ io_enq_bits_last", false,-1);
        tracep->declBus(c+19453,"TestHarness ldut asic chipMaster chiplink tx rxQ io_enq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2896,"TestHarness ldut asic chipMaster chiplink tx rxQ io_deq_ready", false,-1);
        tracep->declBit(c+2897,"TestHarness ldut asic chipMaster chiplink tx rxQ io_deq_valid", false,-1);
        tracep->declBus(c+2898,"TestHarness ldut asic chipMaster chiplink tx rxQ io_deq_bits_data", false,-1, 31,0);
        tracep->declBit(c+2899,"TestHarness ldut asic chipMaster chiplink tx rxQ io_deq_bits_last", false,-1);
        tracep->declBus(c+2900,"TestHarness ldut asic chipMaster chiplink tx rxQ io_deq_bits_beats", false,-1, 6,0);
        tracep->declBit(c+2897,"TestHarness ldut asic chipMaster chiplink tx rxQ valid_0", false,-1);
        tracep->declBit(c+3105,"TestHarness ldut asic chipMaster chiplink tx rxQ valid_1", false,-1);
        tracep->declBus(c+2898,"TestHarness ldut asic chipMaster chiplink tx rxQ elts_0_data", false,-1, 31,0);
        tracep->declBit(c+2899,"TestHarness ldut asic chipMaster chiplink tx rxQ elts_0_last", false,-1);
        tracep->declBus(c+2900,"TestHarness ldut asic chipMaster chiplink tx rxQ elts_0_beats", false,-1, 6,0);
        tracep->declBus(c+3106,"TestHarness ldut asic chipMaster chiplink tx rxQ elts_1_data", false,-1, 31,0);
        tracep->declBit(c+3107,"TestHarness ldut asic chipMaster chiplink tx rxQ elts_1_last", false,-1);
        tracep->declBus(c+3108,"TestHarness ldut asic chipMaster chiplink tx rxQ elts_1_beats", false,-1, 6,0);
        tracep->declBit(c+3109,"TestHarness ldut asic chipMaster chiplink tx rxQ wen", false,-1);
        tracep->declBit(c+3110,"TestHarness ldut asic chipMaster chiplink tx rxQ wen_1", false,-1);
        tracep->declBit(c+19396,"TestHarness ldut asic chipMaster chiplink tx io_c2b_rst_reg io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink tx io_c2b_rst_reg io_clk", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink tx io_c2b_rst_reg io_rst", false,-1);
        tracep->declBit(c+19396,"TestHarness ldut asic chipMaster chiplink tx io_c2b_rst_reg reg_", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher reset", false,-1);
        tracep->declBit(c+17453,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher io_sync_reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain_io_d", false,-1);
        tracep->declBit(c+17659,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain io_d", false,-1);
        tracep->declBit(c+17659,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+17659,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+19407,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+17659,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+17659,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+17660,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+17661,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_1 reset", false,-1);
        tracep->declBit(c+17029,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain_io_d", false,-1);
        tracep->declBit(c+17143,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain io_d", false,-1);
        tracep->declBit(c+17143,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+17143,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain reset", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+17143,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+17143,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+17144,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+17145,"TestHarness ldut asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster fixer clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster fixer reset", false,-1);
        tracep->declBit(c+125,"TestHarness ldut asic chipMaster fixer auto_in_a_ready", false,-1);
        tracep->declBit(c+126,"TestHarness ldut asic chipMaster fixer auto_in_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster fixer auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster fixer auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster fixer auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster fixer auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster fixer auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+104,"TestHarness ldut asic chipMaster fixer auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+105,"TestHarness ldut asic chipMaster fixer auto_in_d_ready", false,-1);
        tracep->declBit(c+106,"TestHarness ldut asic chipMaster fixer auto_in_d_valid", false,-1);
        tracep->declBus(c+107,"TestHarness ldut asic chipMaster fixer auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+108,"TestHarness ldut asic chipMaster fixer auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+109,"TestHarness ldut asic chipMaster fixer auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+110,"TestHarness ldut asic chipMaster fixer auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+111,"TestHarness ldut asic chipMaster fixer auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+112,"TestHarness ldut asic chipMaster fixer auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+113,"TestHarness ldut asic chipMaster fixer auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+114,"TestHarness ldut asic chipMaster fixer auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+97,"TestHarness ldut asic chipMaster fixer auto_out_a_ready", false,-1);
        tracep->declBit(c+98,"TestHarness ldut asic chipMaster fixer auto_out_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster fixer auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster fixer auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster fixer auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster fixer auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster fixer auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+104,"TestHarness ldut asic chipMaster fixer auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+105,"TestHarness ldut asic chipMaster fixer auto_out_d_ready", false,-1);
        tracep->declBit(c+106,"TestHarness ldut asic chipMaster fixer auto_out_d_valid", false,-1);
        tracep->declBus(c+107,"TestHarness ldut asic chipMaster fixer auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+108,"TestHarness ldut asic chipMaster fixer auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+109,"TestHarness ldut asic chipMaster fixer auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+110,"TestHarness ldut asic chipMaster fixer auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+111,"TestHarness ldut asic chipMaster fixer auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+112,"TestHarness ldut asic chipMaster fixer auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+113,"TestHarness ldut asic chipMaster fixer auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+114,"TestHarness ldut asic chipMaster fixer auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster fixer monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster fixer monitor_reset", false,-1);
        tracep->declBit(c+392,"TestHarness ldut asic chipMaster fixer monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+126,"TestHarness ldut asic chipMaster fixer monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster fixer monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster fixer monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster fixer monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster fixer monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster fixer monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+105,"TestHarness ldut asic chipMaster fixer monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+106,"TestHarness ldut asic chipMaster fixer monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+107,"TestHarness ldut asic chipMaster fixer monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+108,"TestHarness ldut asic chipMaster fixer monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+109,"TestHarness ldut asic chipMaster fixer monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+110,"TestHarness ldut asic chipMaster fixer monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+111,"TestHarness ldut asic chipMaster fixer monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+112,"TestHarness ldut asic chipMaster fixer monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+114,"TestHarness ldut asic chipMaster fixer monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+393,"TestHarness ldut asic chipMaster fixer a_id", false,-1, 1,0);
        tracep->declBit(c+394,"TestHarness ldut asic chipMaster fixer a_noDomain", false,-1);
        tracep->declBit(c+395,"TestHarness ldut asic chipMaster fixer stalls_a_sel", false,-1);
        tracep->declBus(c+3111,"TestHarness ldut asic chipMaster fixer a_first_counter", false,-1, 3,0);
        tracep->declBit(c+3112,"TestHarness ldut asic chipMaster fixer a_first", false,-1);
        tracep->declBit(c+3113,"TestHarness ldut asic chipMaster fixer flight_0", false,-1);
        tracep->declBit(c+3114,"TestHarness ldut asic chipMaster fixer flight_1", false,-1);
        tracep->declBit(c+3115,"TestHarness ldut asic chipMaster fixer flight_2", false,-1);
        tracep->declBit(c+3116,"TestHarness ldut asic chipMaster fixer flight_3", false,-1);
        tracep->declBit(c+3117,"TestHarness ldut asic chipMaster fixer flight_4", false,-1);
        tracep->declBit(c+3118,"TestHarness ldut asic chipMaster fixer flight_5", false,-1);
        tracep->declBit(c+3119,"TestHarness ldut asic chipMaster fixer flight_6", false,-1);
        tracep->declBit(c+3120,"TestHarness ldut asic chipMaster fixer flight_7", false,-1);
        tracep->declBus(c+3121,"TestHarness ldut asic chipMaster fixer stalls_id", false,-1, 1,0);
        tracep->declBit(c+964,"TestHarness ldut asic chipMaster fixer stalls_0", false,-1);
        tracep->declBit(c+3122,"TestHarness ldut asic chipMaster fixer flight_8", false,-1);
        tracep->declBit(c+3123,"TestHarness ldut asic chipMaster fixer flight_9", false,-1);
        tracep->declBit(c+3124,"TestHarness ldut asic chipMaster fixer flight_10", false,-1);
        tracep->declBit(c+3125,"TestHarness ldut asic chipMaster fixer flight_11", false,-1);
        tracep->declBit(c+3126,"TestHarness ldut asic chipMaster fixer flight_12", false,-1);
        tracep->declBit(c+3127,"TestHarness ldut asic chipMaster fixer flight_13", false,-1);
        tracep->declBit(c+3128,"TestHarness ldut asic chipMaster fixer flight_14", false,-1);
        tracep->declBit(c+3129,"TestHarness ldut asic chipMaster fixer flight_15", false,-1);
        tracep->declBus(c+3130,"TestHarness ldut asic chipMaster fixer stalls_id_1", false,-1, 1,0);
        tracep->declBit(c+965,"TestHarness ldut asic chipMaster fixer stalls_1", false,-1);
        tracep->declBit(c+396,"TestHarness ldut asic chipMaster fixer stall", false,-1);
        tracep->declBit(c+397,"TestHarness ldut asic chipMaster fixer bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+215,"TestHarness ldut asic chipMaster fixer a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+216,"TestHarness ldut asic chipMaster fixer a_first_beats1_opdata", false,-1);
        tracep->declBus(c+3131,"TestHarness ldut asic chipMaster fixer a_first_counter1", false,-1, 3,0);
        tracep->declBus(c+398,"TestHarness ldut asic chipMaster fixer d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+399,"TestHarness ldut asic chipMaster fixer d_first_beats1_opdata", false,-1);
        tracep->declBus(c+3132,"TestHarness ldut asic chipMaster fixer d_first_counter", false,-1, 3,0);
        tracep->declBus(c+3133,"TestHarness ldut asic chipMaster fixer d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+3134,"TestHarness ldut asic chipMaster fixer d_first_first", false,-1);
        tracep->declBit(c+400,"TestHarness ldut asic chipMaster fixer d_first", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster fixer monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster fixer monitor reset", false,-1);
        tracep->declBit(c+392,"TestHarness ldut asic chipMaster fixer monitor io_in_a_ready", false,-1);
        tracep->declBit(c+126,"TestHarness ldut asic chipMaster fixer monitor io_in_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster fixer monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster fixer monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster fixer monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster fixer monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster fixer monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+105,"TestHarness ldut asic chipMaster fixer monitor io_in_d_ready", false,-1);
        tracep->declBit(c+106,"TestHarness ldut asic chipMaster fixer monitor io_in_d_valid", false,-1);
        tracep->declBus(c+107,"TestHarness ldut asic chipMaster fixer monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+108,"TestHarness ldut asic chipMaster fixer monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+109,"TestHarness ldut asic chipMaster fixer monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+110,"TestHarness ldut asic chipMaster fixer monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+111,"TestHarness ldut asic chipMaster fixer monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+112,"TestHarness ldut asic chipMaster fixer monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+114,"TestHarness ldut asic chipMaster fixer monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+18,"TestHarness ldut asic chipMaster fixer monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+19,"TestHarness ldut asic chipMaster fixer monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+401,"TestHarness ldut asic chipMaster fixer monitor source_ok", false,-1);
        tracep->declBus(c+193,"TestHarness ldut asic chipMaster fixer monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+194,"TestHarness ldut asic chipMaster fixer monitor is_aligned", false,-1);
        tracep->declBit(c+195,"TestHarness ldut asic chipMaster fixer monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+196,"TestHarness ldut asic chipMaster fixer monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+197,"TestHarness ldut asic chipMaster fixer monitor mask_size", false,-1);
        tracep->declBit(c+198,"TestHarness ldut asic chipMaster fixer monitor mask_bit", false,-1);
        tracep->declBit(c+199,"TestHarness ldut asic chipMaster fixer monitor mask_nbit", false,-1);
        tracep->declBit(c+402,"TestHarness ldut asic chipMaster fixer monitor mask_acc", false,-1);
        tracep->declBit(c+403,"TestHarness ldut asic chipMaster fixer monitor mask_acc_1", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster fixer monitor mask_size_1", false,-1);
        tracep->declBit(c+202,"TestHarness ldut asic chipMaster fixer monitor mask_bit_1", false,-1);
        tracep->declBit(c+203,"TestHarness ldut asic chipMaster fixer monitor mask_nbit_1", false,-1);
        tracep->declBit(c+204,"TestHarness ldut asic chipMaster fixer monitor mask_eq_2", false,-1);
        tracep->declBit(c+404,"TestHarness ldut asic chipMaster fixer monitor mask_lo_lo", false,-1);
        tracep->declBit(c+206,"TestHarness ldut asic chipMaster fixer monitor mask_eq_3", false,-1);
        tracep->declBit(c+405,"TestHarness ldut asic chipMaster fixer monitor mask_lo_hi", false,-1);
        tracep->declBit(c+208,"TestHarness ldut asic chipMaster fixer monitor mask_eq_4", false,-1);
        tracep->declBit(c+406,"TestHarness ldut asic chipMaster fixer monitor mask_hi_lo", false,-1);
        tracep->declBit(c+210,"TestHarness ldut asic chipMaster fixer monitor mask_eq_5", false,-1);
        tracep->declBit(c+407,"TestHarness ldut asic chipMaster fixer monitor mask_hi_hi", false,-1);
        tracep->declBus(c+408,"TestHarness ldut asic chipMaster fixer monitor mask", false,-1, 3,0);
        tracep->declBit(c+409,"TestHarness ldut asic chipMaster fixer monitor source_ok_1", false,-1);
        tracep->declBit(c+410,"TestHarness ldut asic chipMaster fixer monitor sink_ok", false,-1);
        tracep->declBus(c+215,"TestHarness ldut asic chipMaster fixer monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+216,"TestHarness ldut asic chipMaster fixer monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+3135,"TestHarness ldut asic chipMaster fixer monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+3136,"TestHarness ldut asic chipMaster fixer monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+3137,"TestHarness ldut asic chipMaster fixer monitor a_first", false,-1);
        tracep->declBus(c+3138,"TestHarness ldut asic chipMaster fixer monitor opcode", false,-1, 2,0);
        tracep->declBus(c+3139,"TestHarness ldut asic chipMaster fixer monitor size", false,-1, 2,0);
        tracep->declBus(c+3140,"TestHarness ldut asic chipMaster fixer monitor source", false,-1, 3,0);
        tracep->declBus(c+3141,"TestHarness ldut asic chipMaster fixer monitor address", false,-1, 31,0);
        tracep->declBus(c+398,"TestHarness ldut asic chipMaster fixer monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+399,"TestHarness ldut asic chipMaster fixer monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+3142,"TestHarness ldut asic chipMaster fixer monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+3143,"TestHarness ldut asic chipMaster fixer monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+3144,"TestHarness ldut asic chipMaster fixer monitor d_first", false,-1);
        tracep->declBus(c+3145,"TestHarness ldut asic chipMaster fixer monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+3146,"TestHarness ldut asic chipMaster fixer monitor param_1", false,-1, 1,0);
        tracep->declBus(c+3147,"TestHarness ldut asic chipMaster fixer monitor size_1", false,-1, 2,0);
        tracep->declBus(c+3148,"TestHarness ldut asic chipMaster fixer monitor source_1", false,-1, 3,0);
        tracep->declBus(c+3149,"TestHarness ldut asic chipMaster fixer monitor sink", false,-1, 5,0);
        tracep->declBit(c+3150,"TestHarness ldut asic chipMaster fixer monitor denied", false,-1);
        tracep->declBus(c+3151,"TestHarness ldut asic chipMaster fixer monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+3152,"TestHarness ldut asic chipMaster fixer monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+3154,"TestHarness ldut asic chipMaster fixer monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+3156,"TestHarness ldut asic chipMaster fixer monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+3157,"TestHarness ldut asic chipMaster fixer monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+3158,"TestHarness ldut asic chipMaster fixer monitor a_first_1", false,-1);
        tracep->declBus(c+3159,"TestHarness ldut asic chipMaster fixer monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+3160,"TestHarness ldut asic chipMaster fixer monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+3161,"TestHarness ldut asic chipMaster fixer monitor d_first_1", false,-1);
        tracep->declBus(c+966,"TestHarness ldut asic chipMaster fixer monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+967,"TestHarness ldut asic chipMaster fixer monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+968,"TestHarness ldut asic chipMaster fixer monitor a_set", false,-1, 15,0);
        tracep->declBus(c+969,"TestHarness ldut asic chipMaster fixer monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+970,"TestHarness ldut asic chipMaster fixer monitor same_cycle_resp", false,-1);
        tracep->declBus(c+411,"TestHarness ldut asic chipMaster fixer monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+971,"TestHarness ldut asic chipMaster fixer monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+972,"TestHarness ldut asic chipMaster fixer monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+412,"TestHarness ldut asic chipMaster fixer monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+974,"TestHarness ldut asic chipMaster fixer monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+3162,"TestHarness ldut asic chipMaster fixer monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+3163,"TestHarness ldut asic chipMaster fixer monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+3164,"TestHarness ldut asic chipMaster fixer monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+3166,"TestHarness ldut asic chipMaster fixer monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+3167,"TestHarness ldut asic chipMaster fixer monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+3168,"TestHarness ldut asic chipMaster fixer monitor d_first_2", false,-1);
        tracep->declBus(c+976,"TestHarness ldut asic chipMaster fixer monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+977,"TestHarness ldut asic chipMaster fixer monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+978,"TestHarness ldut asic chipMaster fixer monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+3169,"TestHarness ldut asic chipMaster fixer monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster fixer monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster fixer monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster fixer monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+18,"TestHarness ldut asic chipMaster fixer monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+18,"TestHarness ldut asic chipMaster fixer monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster fixer monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster fixer monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster fixer monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+19,"TestHarness ldut asic chipMaster fixer monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+19,"TestHarness ldut asic chipMaster fixer monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster widget clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster widget reset", false,-1);
        tracep->declBit(c+127,"TestHarness ldut asic chipMaster widget auto_in_a_ready", false,-1);
        tracep->declBit(c+128,"TestHarness ldut asic chipMaster widget auto_in_a_valid", false,-1);
        tracep->declBus(c+129,"TestHarness ldut asic chipMaster widget auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+130,"TestHarness ldut asic chipMaster widget auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+131,"TestHarness ldut asic chipMaster widget auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+132,"TestHarness ldut asic chipMaster widget auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+133,"TestHarness ldut asic chipMaster widget auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+134,"TestHarness ldut asic chipMaster widget auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+136,"TestHarness ldut asic chipMaster widget auto_in_d_ready", false,-1);
        tracep->declBit(c+137,"TestHarness ldut asic chipMaster widget auto_in_d_valid", false,-1);
        tracep->declBus(c+107,"TestHarness ldut asic chipMaster widget auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+109,"TestHarness ldut asic chipMaster widget auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+110,"TestHarness ldut asic chipMaster widget auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+112,"TestHarness ldut asic chipMaster widget auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+138,"TestHarness ldut asic chipMaster widget auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+140,"TestHarness ldut asic chipMaster widget auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+125,"TestHarness ldut asic chipMaster widget auto_out_a_ready", false,-1);
        tracep->declBit(c+126,"TestHarness ldut asic chipMaster widget auto_out_a_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster widget auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster widget auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster widget auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster widget auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+103,"TestHarness ldut asic chipMaster widget auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+104,"TestHarness ldut asic chipMaster widget auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+105,"TestHarness ldut asic chipMaster widget auto_out_d_ready", false,-1);
        tracep->declBit(c+106,"TestHarness ldut asic chipMaster widget auto_out_d_valid", false,-1);
        tracep->declBus(c+107,"TestHarness ldut asic chipMaster widget auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+108,"TestHarness ldut asic chipMaster widget auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+109,"TestHarness ldut asic chipMaster widget auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+110,"TestHarness ldut asic chipMaster widget auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+111,"TestHarness ldut asic chipMaster widget auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+112,"TestHarness ldut asic chipMaster widget auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+113,"TestHarness ldut asic chipMaster widget auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+114,"TestHarness ldut asic chipMaster widget auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster widget monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster widget monitor_reset", false,-1);
        tracep->declBit(c+127,"TestHarness ldut asic chipMaster widget monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+128,"TestHarness ldut asic chipMaster widget monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+129,"TestHarness ldut asic chipMaster widget monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+130,"TestHarness ldut asic chipMaster widget monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+131,"TestHarness ldut asic chipMaster widget monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+132,"TestHarness ldut asic chipMaster widget monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+133,"TestHarness ldut asic chipMaster widget monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+136,"TestHarness ldut asic chipMaster widget monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+414,"TestHarness ldut asic chipMaster widget monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+107,"TestHarness ldut asic chipMaster widget monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+108,"TestHarness ldut asic chipMaster widget monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+109,"TestHarness ldut asic chipMaster widget monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+110,"TestHarness ldut asic chipMaster widget monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+111,"TestHarness ldut asic chipMaster widget monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+112,"TestHarness ldut asic chipMaster widget monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+980,"TestHarness ldut asic chipMaster widget monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster widget repeated_repeater_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster widget repeated_repeater_reset", false,-1);
        tracep->declBit(c+415,"TestHarness ldut asic chipMaster widget repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+127,"TestHarness ldut asic chipMaster widget repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+128,"TestHarness ldut asic chipMaster widget repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+129,"TestHarness ldut asic chipMaster widget repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+130,"TestHarness ldut asic chipMaster widget repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+131,"TestHarness ldut asic chipMaster widget repeated_repeater_io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+132,"TestHarness ldut asic chipMaster widget repeated_repeater_io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+133,"TestHarness ldut asic chipMaster widget repeated_repeater_io_enq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+134,"TestHarness ldut asic chipMaster widget repeated_repeater_io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+125,"TestHarness ldut asic chipMaster widget repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+126,"TestHarness ldut asic chipMaster widget repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster widget repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster widget repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster widget repeated_repeater_io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster widget repeated_repeater_io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+416,"TestHarness ldut asic chipMaster widget repeated_repeater_io_deq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+981,"TestHarness ldut asic chipMaster widget repeated_repeater_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+983,"TestHarness ldut asic chipMaster widget cated_bits_data_hi", false,-1, 31,0);
        tracep->declBus(c+417,"TestHarness ldut asic chipMaster widget cated_bits_data_lo", false,-1, 31,0);
        tracep->declQuad(c+418,"TestHarness ldut asic chipMaster widget cated_bits_data", false,-1, 63,0);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster widget cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+216,"TestHarness ldut asic chipMaster widget repeat_hasData", false,-1);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster widget cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+420,"TestHarness ldut asic chipMaster widget repeat_limit", false,-1);
        tracep->declBit(c+3170,"TestHarness ldut asic chipMaster widget repeat_count", false,-1);
        tracep->declBit(c+421,"TestHarness ldut asic chipMaster widget repeat_last", false,-1);
        tracep->declBit(c+126,"TestHarness ldut asic chipMaster widget cated_valid", false,-1);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster widget cated_bits_address", false,-1, 31,0);
        tracep->declBit(c+422,"TestHarness ldut asic chipMaster widget repeat_sel", false,-1);
        tracep->declBit(c+423,"TestHarness ldut asic chipMaster widget repeat_index", false,-1);
        tracep->declBus(c+424,"TestHarness ldut asic chipMaster widget repeat_bundleOut_0_a_bits_data_mux_0", false,-1, 31,0);
        tracep->declBus(c+425,"TestHarness ldut asic chipMaster widget repeat_bundleOut_0_a_bits_data_mux_1", false,-1, 31,0);
        tracep->declBus(c+416,"TestHarness ldut asic chipMaster widget cated_bits_mask", false,-1, 7,0);
        tracep->declBus(c+426,"TestHarness ldut asic chipMaster widget repeat_bundleOut_0_a_bits_mask_mux_0", false,-1, 3,0);
        tracep->declBus(c+427,"TestHarness ldut asic chipMaster widget repeat_bundleOut_0_a_bits_mask_mux_1", false,-1, 3,0);
        tracep->declBit(c+399,"TestHarness ldut asic chipMaster widget hasData", false,-1);
        tracep->declBit(c+428,"TestHarness ldut asic chipMaster widget limit", false,-1);
        tracep->declBit(c+3171,"TestHarness ldut asic chipMaster widget count", false,-1);
        tracep->declBit(c+429,"TestHarness ldut asic chipMaster widget last", false,-1);
        tracep->declBit(c+984,"TestHarness ldut asic chipMaster widget enable_0", false,-1);
        tracep->declBit(c+3172,"TestHarness ldut asic chipMaster widget corrupt_reg", false,-1);
        tracep->declBit(c+980,"TestHarness ldut asic chipMaster widget corrupt_out", false,-1);
        tracep->declBit(c+430,"TestHarness ldut asic chipMaster widget bundleOut_0_d_ready", false,-1);
        tracep->declBit(c+3173,"TestHarness ldut asic chipMaster widget bundleIn_0_d_bits_data_rdata_written_once", false,-1);
        tracep->declBit(c+431,"TestHarness ldut asic chipMaster widget bundleIn_0_d_bits_data_masked_enable_0", false,-1);
        tracep->declBus(c+3174,"TestHarness ldut asic chipMaster widget bundleIn_0_d_bits_data_rdata_0", false,-1, 31,0);
        tracep->declBus(c+985,"TestHarness ldut asic chipMaster widget bundleIn_0_d_bits_data_lo", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster widget monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster widget monitor reset", false,-1);
        tracep->declBit(c+127,"TestHarness ldut asic chipMaster widget monitor io_in_a_ready", false,-1);
        tracep->declBit(c+128,"TestHarness ldut asic chipMaster widget monitor io_in_a_valid", false,-1);
        tracep->declBus(c+129,"TestHarness ldut asic chipMaster widget monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+130,"TestHarness ldut asic chipMaster widget monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+131,"TestHarness ldut asic chipMaster widget monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+132,"TestHarness ldut asic chipMaster widget monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+133,"TestHarness ldut asic chipMaster widget monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+136,"TestHarness ldut asic chipMaster widget monitor io_in_d_ready", false,-1);
        tracep->declBit(c+414,"TestHarness ldut asic chipMaster widget monitor io_in_d_valid", false,-1);
        tracep->declBus(c+107,"TestHarness ldut asic chipMaster widget monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+108,"TestHarness ldut asic chipMaster widget monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+109,"TestHarness ldut asic chipMaster widget monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+110,"TestHarness ldut asic chipMaster widget monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+111,"TestHarness ldut asic chipMaster widget monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+112,"TestHarness ldut asic chipMaster widget monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+980,"TestHarness ldut asic chipMaster widget monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+20,"TestHarness ldut asic chipMaster widget monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+21,"TestHarness ldut asic chipMaster widget monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+432,"TestHarness ldut asic chipMaster widget monitor source_ok", false,-1);
        tracep->declBus(c+433,"TestHarness ldut asic chipMaster widget monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+434,"TestHarness ldut asic chipMaster widget monitor is_aligned", false,-1);
        tracep->declBus(c+435,"TestHarness ldut asic chipMaster widget monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+436,"TestHarness ldut asic chipMaster widget monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+437,"TestHarness ldut asic chipMaster widget monitor mask_size", false,-1);
        tracep->declBit(c+438,"TestHarness ldut asic chipMaster widget monitor mask_bit", false,-1);
        tracep->declBit(c+439,"TestHarness ldut asic chipMaster widget monitor mask_nbit", false,-1);
        tracep->declBit(c+440,"TestHarness ldut asic chipMaster widget monitor mask_acc", false,-1);
        tracep->declBit(c+441,"TestHarness ldut asic chipMaster widget monitor mask_acc_1", false,-1);
        tracep->declBit(c+442,"TestHarness ldut asic chipMaster widget monitor mask_size_1", false,-1);
        tracep->declBit(c+443,"TestHarness ldut asic chipMaster widget monitor mask_bit_1", false,-1);
        tracep->declBit(c+444,"TestHarness ldut asic chipMaster widget monitor mask_nbit_1", false,-1);
        tracep->declBit(c+445,"TestHarness ldut asic chipMaster widget monitor mask_eq_2", false,-1);
        tracep->declBit(c+446,"TestHarness ldut asic chipMaster widget monitor mask_acc_2", false,-1);
        tracep->declBit(c+447,"TestHarness ldut asic chipMaster widget monitor mask_eq_3", false,-1);
        tracep->declBit(c+448,"TestHarness ldut asic chipMaster widget monitor mask_acc_3", false,-1);
        tracep->declBit(c+449,"TestHarness ldut asic chipMaster widget monitor mask_eq_4", false,-1);
        tracep->declBit(c+450,"TestHarness ldut asic chipMaster widget monitor mask_acc_4", false,-1);
        tracep->declBit(c+451,"TestHarness ldut asic chipMaster widget monitor mask_eq_5", false,-1);
        tracep->declBit(c+452,"TestHarness ldut asic chipMaster widget monitor mask_acc_5", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster widget monitor mask_size_2", false,-1);
        tracep->declBit(c+453,"TestHarness ldut asic chipMaster widget monitor mask_bit_2", false,-1);
        tracep->declBit(c+454,"TestHarness ldut asic chipMaster widget monitor mask_nbit_2", false,-1);
        tracep->declBit(c+455,"TestHarness ldut asic chipMaster widget monitor mask_eq_6", false,-1);
        tracep->declBit(c+456,"TestHarness ldut asic chipMaster widget monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+457,"TestHarness ldut asic chipMaster widget monitor mask_eq_7", false,-1);
        tracep->declBit(c+458,"TestHarness ldut asic chipMaster widget monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+459,"TestHarness ldut asic chipMaster widget monitor mask_eq_8", false,-1);
        tracep->declBit(c+460,"TestHarness ldut asic chipMaster widget monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+461,"TestHarness ldut asic chipMaster widget monitor mask_eq_9", false,-1);
        tracep->declBit(c+462,"TestHarness ldut asic chipMaster widget monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+463,"TestHarness ldut asic chipMaster widget monitor mask_eq_10", false,-1);
        tracep->declBit(c+464,"TestHarness ldut asic chipMaster widget monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+465,"TestHarness ldut asic chipMaster widget monitor mask_eq_11", false,-1);
        tracep->declBit(c+466,"TestHarness ldut asic chipMaster widget monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+467,"TestHarness ldut asic chipMaster widget monitor mask_eq_12", false,-1);
        tracep->declBit(c+468,"TestHarness ldut asic chipMaster widget monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+469,"TestHarness ldut asic chipMaster widget monitor mask_eq_13", false,-1);
        tracep->declBit(c+470,"TestHarness ldut asic chipMaster widget monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+471,"TestHarness ldut asic chipMaster widget monitor mask", false,-1, 7,0);
        tracep->declBit(c+409,"TestHarness ldut asic chipMaster widget monitor source_ok_1", false,-1);
        tracep->declBit(c+410,"TestHarness ldut asic chipMaster widget monitor sink_ok", false,-1);
        tracep->declBus(c+472,"TestHarness ldut asic chipMaster widget monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+473,"TestHarness ldut asic chipMaster widget monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+3175,"TestHarness ldut asic chipMaster widget monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+3176,"TestHarness ldut asic chipMaster widget monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+3177,"TestHarness ldut asic chipMaster widget monitor a_first", false,-1);
        tracep->declBus(c+3178,"TestHarness ldut asic chipMaster widget monitor opcode", false,-1, 2,0);
        tracep->declBus(c+3179,"TestHarness ldut asic chipMaster widget monitor size", false,-1, 2,0);
        tracep->declBus(c+3180,"TestHarness ldut asic chipMaster widget monitor source", false,-1, 3,0);
        tracep->declBus(c+3181,"TestHarness ldut asic chipMaster widget monitor address", false,-1, 31,0);
        tracep->declBus(c+474,"TestHarness ldut asic chipMaster widget monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+399,"TestHarness ldut asic chipMaster widget monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+3182,"TestHarness ldut asic chipMaster widget monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+3183,"TestHarness ldut asic chipMaster widget monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+3184,"TestHarness ldut asic chipMaster widget monitor d_first", false,-1);
        tracep->declBus(c+3185,"TestHarness ldut asic chipMaster widget monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+3186,"TestHarness ldut asic chipMaster widget monitor param_1", false,-1, 1,0);
        tracep->declBus(c+3187,"TestHarness ldut asic chipMaster widget monitor size_1", false,-1, 2,0);
        tracep->declBus(c+3188,"TestHarness ldut asic chipMaster widget monitor source_1", false,-1, 3,0);
        tracep->declBus(c+3189,"TestHarness ldut asic chipMaster widget monitor sink", false,-1, 5,0);
        tracep->declBit(c+3190,"TestHarness ldut asic chipMaster widget monitor denied", false,-1);
        tracep->declBus(c+3191,"TestHarness ldut asic chipMaster widget monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+3192,"TestHarness ldut asic chipMaster widget monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+3194,"TestHarness ldut asic chipMaster widget monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+3196,"TestHarness ldut asic chipMaster widget monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+3197,"TestHarness ldut asic chipMaster widget monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+3198,"TestHarness ldut asic chipMaster widget monitor a_first_1", false,-1);
        tracep->declBus(c+3199,"TestHarness ldut asic chipMaster widget monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+3200,"TestHarness ldut asic chipMaster widget monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+3201,"TestHarness ldut asic chipMaster widget monitor d_first_1", false,-1);
        tracep->declBus(c+986,"TestHarness ldut asic chipMaster widget monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+987,"TestHarness ldut asic chipMaster widget monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+988,"TestHarness ldut asic chipMaster widget monitor a_set", false,-1, 15,0);
        tracep->declBus(c+989,"TestHarness ldut asic chipMaster widget monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+990,"TestHarness ldut asic chipMaster widget monitor same_cycle_resp", false,-1);
        tracep->declBus(c+475,"TestHarness ldut asic chipMaster widget monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+991,"TestHarness ldut asic chipMaster widget monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+992,"TestHarness ldut asic chipMaster widget monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+476,"TestHarness ldut asic chipMaster widget monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+994,"TestHarness ldut asic chipMaster widget monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+3202,"TestHarness ldut asic chipMaster widget monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+3203,"TestHarness ldut asic chipMaster widget monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+3204,"TestHarness ldut asic chipMaster widget monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+3206,"TestHarness ldut asic chipMaster widget monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+3207,"TestHarness ldut asic chipMaster widget monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+3208,"TestHarness ldut asic chipMaster widget monitor d_first_2", false,-1);
        tracep->declBus(c+996,"TestHarness ldut asic chipMaster widget monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+997,"TestHarness ldut asic chipMaster widget monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+998,"TestHarness ldut asic chipMaster widget monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+3209,"TestHarness ldut asic chipMaster widget monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster widget monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster widget monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster widget monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+20,"TestHarness ldut asic chipMaster widget monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+20,"TestHarness ldut asic chipMaster widget monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster widget monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster widget monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster widget monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+21,"TestHarness ldut asic chipMaster widget monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+21,"TestHarness ldut asic chipMaster widget monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster widget repeated_repeater clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster widget repeated_repeater reset", false,-1);
        tracep->declBit(c+415,"TestHarness ldut asic chipMaster widget repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+127,"TestHarness ldut asic chipMaster widget repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+128,"TestHarness ldut asic chipMaster widget repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+129,"TestHarness ldut asic chipMaster widget repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+130,"TestHarness ldut asic chipMaster widget repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+131,"TestHarness ldut asic chipMaster widget repeated_repeater io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+132,"TestHarness ldut asic chipMaster widget repeated_repeater io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+133,"TestHarness ldut asic chipMaster widget repeated_repeater io_enq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+134,"TestHarness ldut asic chipMaster widget repeated_repeater io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+125,"TestHarness ldut asic chipMaster widget repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+126,"TestHarness ldut asic chipMaster widget repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+99,"TestHarness ldut asic chipMaster widget repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+100,"TestHarness ldut asic chipMaster widget repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+101,"TestHarness ldut asic chipMaster widget repeated_repeater io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+102,"TestHarness ldut asic chipMaster widget repeated_repeater io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+416,"TestHarness ldut asic chipMaster widget repeated_repeater io_deq_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+981,"TestHarness ldut asic chipMaster widget repeated_repeater io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+3210,"TestHarness ldut asic chipMaster widget repeated_repeater full", false,-1);
        tracep->declBus(c+3211,"TestHarness ldut asic chipMaster widget repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+3212,"TestHarness ldut asic chipMaster widget repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+3213,"TestHarness ldut asic chipMaster widget repeated_repeater saved_source", false,-1, 3,0);
        tracep->declBus(c+3214,"TestHarness ldut asic chipMaster widget repeated_repeater saved_address", false,-1, 31,0);
        tracep->declBus(c+3215,"TestHarness ldut asic chipMaster widget repeated_repeater saved_mask", false,-1, 7,0);
        tracep->declQuad(c+3216,"TestHarness ldut asic chipMaster widget repeated_repeater saved_data", false,-1, 63,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi42tl clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi42tl reset", false,-1);
        tracep->declBit(c+141,"TestHarness ldut asic chipMaster axi42tl auto_in_awready", false,-1);
        tracep->declBit(c+142,"TestHarness ldut asic chipMaster axi42tl auto_in_awvalid", false,-1);
        tracep->declBit(c+1217,"TestHarness ldut asic chipMaster axi42tl auto_in_awid", false,-1);
        tracep->declBus(c+143,"TestHarness ldut asic chipMaster axi42tl auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+144,"TestHarness ldut asic chipMaster axi42tl auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+145,"TestHarness ldut asic chipMaster axi42tl auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+146,"TestHarness ldut asic chipMaster axi42tl auto_in_wready", false,-1);
        tracep->declBit(c+147,"TestHarness ldut asic chipMaster axi42tl auto_in_wvalid", false,-1);
        tracep->declQuad(c+1218,"TestHarness ldut asic chipMaster axi42tl auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+856,"TestHarness ldut asic chipMaster axi42tl auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+148,"TestHarness ldut asic chipMaster axi42tl auto_in_wlast", false,-1);
        tracep->declBit(c+149,"TestHarness ldut asic chipMaster axi42tl auto_in_bready", false,-1);
        tracep->declBit(c+150,"TestHarness ldut asic chipMaster axi42tl auto_in_bvalid", false,-1);
        tracep->declBit(c+151,"TestHarness ldut asic chipMaster axi42tl auto_in_bid", false,-1);
        tracep->declBus(c+152,"TestHarness ldut asic chipMaster axi42tl auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+153,"TestHarness ldut asic chipMaster axi42tl auto_in_arready", false,-1);
        tracep->declBit(c+154,"TestHarness ldut asic chipMaster axi42tl auto_in_arvalid", false,-1);
        tracep->declBit(c+1220,"TestHarness ldut asic chipMaster axi42tl auto_in_arid", false,-1);
        tracep->declBus(c+155,"TestHarness ldut asic chipMaster axi42tl auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+156,"TestHarness ldut asic chipMaster axi42tl auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+157,"TestHarness ldut asic chipMaster axi42tl auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+82,"TestHarness ldut asic chipMaster axi42tl auto_in_rready", false,-1);
        tracep->declBit(c+83,"TestHarness ldut asic chipMaster axi42tl auto_in_rvalid", false,-1);
        tracep->declBit(c+158,"TestHarness ldut asic chipMaster axi42tl auto_in_rid", false,-1);
        tracep->declQuad(c+847,"TestHarness ldut asic chipMaster axi42tl auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+849,"TestHarness ldut asic chipMaster axi42tl auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+159,"TestHarness ldut asic chipMaster axi42tl auto_in_rlast", false,-1);
        tracep->declBit(c+127,"TestHarness ldut asic chipMaster axi42tl auto_out_a_ready", false,-1);
        tracep->declBit(c+128,"TestHarness ldut asic chipMaster axi42tl auto_out_a_valid", false,-1);
        tracep->declBus(c+129,"TestHarness ldut asic chipMaster axi42tl auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+130,"TestHarness ldut asic chipMaster axi42tl auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+131,"TestHarness ldut asic chipMaster axi42tl auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+132,"TestHarness ldut asic chipMaster axi42tl auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+133,"TestHarness ldut asic chipMaster axi42tl auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+134,"TestHarness ldut asic chipMaster axi42tl auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+136,"TestHarness ldut asic chipMaster axi42tl auto_out_d_ready", false,-1);
        tracep->declBit(c+137,"TestHarness ldut asic chipMaster axi42tl auto_out_d_valid", false,-1);
        tracep->declBus(c+107,"TestHarness ldut asic chipMaster axi42tl auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+109,"TestHarness ldut asic chipMaster axi42tl auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+110,"TestHarness ldut asic chipMaster axi42tl auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+112,"TestHarness ldut asic chipMaster axi42tl auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+138,"TestHarness ldut asic chipMaster axi42tl auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+140,"TestHarness ldut asic chipMaster axi42tl auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi42tl deq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi42tl deq_reset", false,-1);
        tracep->declBit(c+3218,"TestHarness ldut asic chipMaster axi42tl deq_io_enq_ready", false,-1);
        tracep->declBit(c+478,"TestHarness ldut asic chipMaster axi42tl deq_io_enq_valid", false,-1);
        tracep->declBit(c+479,"TestHarness ldut asic chipMaster axi42tl deq_io_enq_bits_id", false,-1);
        tracep->declQuad(c+138,"TestHarness ldut asic chipMaster axi42tl deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+480,"TestHarness ldut asic chipMaster axi42tl deq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+481,"TestHarness ldut asic chipMaster axi42tl deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+82,"TestHarness ldut asic chipMaster axi42tl deq_io_deq_ready", false,-1);
        tracep->declBit(c+83,"TestHarness ldut asic chipMaster axi42tl deq_io_deq_valid", false,-1);
        tracep->declBit(c+158,"TestHarness ldut asic chipMaster axi42tl deq_io_deq_bits_id", false,-1);
        tracep->declQuad(c+847,"TestHarness ldut asic chipMaster axi42tl deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+849,"TestHarness ldut asic chipMaster axi42tl deq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+159,"TestHarness ldut asic chipMaster axi42tl deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi42tl q_bdeq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi42tl q_bdeq_reset", false,-1);
        tracep->declBit(c+3219,"TestHarness ldut asic chipMaster axi42tl q_bdeq_io_enq_ready", false,-1);
        tracep->declBit(c+482,"TestHarness ldut asic chipMaster axi42tl q_bdeq_io_enq_valid", false,-1);
        tracep->declBit(c+479,"TestHarness ldut asic chipMaster axi42tl q_bdeq_io_enq_bits_id", false,-1);
        tracep->declBus(c+483,"TestHarness ldut asic chipMaster axi42tl q_bdeq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+484,"TestHarness ldut asic chipMaster axi42tl q_bdeq_io_deq_ready", false,-1);
        tracep->declBit(c+485,"TestHarness ldut asic chipMaster axi42tl q_bdeq_io_deq_valid", false,-1);
        tracep->declBit(c+151,"TestHarness ldut asic chipMaster axi42tl q_bdeq_io_deq_bits_id", false,-1);
        tracep->declBus(c+152,"TestHarness ldut asic chipMaster axi42tl q_bdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+486,"TestHarness ldut asic chipMaster axi42tl r_size_lo", false,-1, 14,0);
        tracep->declBus(c+487,"TestHarness ldut asic chipMaster axi42tl r_size_hi", false,-1, 7,0);
        tracep->declBus(c+488,"TestHarness ldut asic chipMaster axi42tl r_size_lo_1", false,-1, 7,0);
        tracep->declBit(c+489,"TestHarness ldut asic chipMaster axi42tl r_size_hi_1", false,-1);
        tracep->declBus(c+490,"TestHarness ldut asic chipMaster axi42tl r_size_hi_2", false,-1, 3,0);
        tracep->declBus(c+491,"TestHarness ldut asic chipMaster axi42tl r_size_lo_2", false,-1, 3,0);
        tracep->declBit(c+492,"TestHarness ldut asic chipMaster axi42tl r_size_hi_3", false,-1);
        tracep->declBus(c+493,"TestHarness ldut asic chipMaster axi42tl r_size_hi_4", false,-1, 1,0);
        tracep->declBus(c+494,"TestHarness ldut asic chipMaster axi42tl r_size_lo_3", false,-1, 1,0);
        tracep->declBit(c+495,"TestHarness ldut asic chipMaster axi42tl r_size_hi_5", false,-1);
        tracep->declBit(c+496,"TestHarness ldut asic chipMaster axi42tl r_size_lo_4", false,-1);
        tracep->declBus(c+497,"TestHarness ldut asic chipMaster axi42tl r_size", false,-1, 3,0);
        tracep->declBit(c+498,"TestHarness ldut asic chipMaster axi42tl r_ok", false,-1);
        tracep->declBus(c+499,"TestHarness ldut asic chipMaster axi42tl r_addr", false,-1, 31,0);
        tracep->declBus(c+3220,"TestHarness ldut asic chipMaster axi42tl r_count_0", false,-1, 2,0);
        tracep->declBus(c+3221,"TestHarness ldut asic chipMaster axi42tl r_count_1", false,-1, 2,0);
        tracep->declBus(c+3222,"TestHarness ldut asic chipMaster axi42tl r_id_hi_lo", false,-1, 1,0);
        tracep->declBus(c+3223,"TestHarness ldut asic chipMaster axi42tl r_id", false,-1, 3,0);
        tracep->declBus(c+500,"TestHarness ldut asic chipMaster axi42tl a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+501,"TestHarness ldut asic chipMaster axi42tl a_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+502,"TestHarness ldut asic chipMaster axi42tl a_mask_size", false,-1);
        tracep->declBit(c+503,"TestHarness ldut asic chipMaster axi42tl a_mask_bit", false,-1);
        tracep->declBit(c+504,"TestHarness ldut asic chipMaster axi42tl a_mask_nbit", false,-1);
        tracep->declBit(c+505,"TestHarness ldut asic chipMaster axi42tl a_mask_acc", false,-1);
        tracep->declBit(c+506,"TestHarness ldut asic chipMaster axi42tl a_mask_acc_1", false,-1);
        tracep->declBit(c+507,"TestHarness ldut asic chipMaster axi42tl a_mask_size_1", false,-1);
        tracep->declBit(c+508,"TestHarness ldut asic chipMaster axi42tl a_mask_bit_1", false,-1);
        tracep->declBit(c+509,"TestHarness ldut asic chipMaster axi42tl a_mask_nbit_1", false,-1);
        tracep->declBit(c+510,"TestHarness ldut asic chipMaster axi42tl a_mask_eq_2", false,-1);
        tracep->declBit(c+511,"TestHarness ldut asic chipMaster axi42tl a_mask_acc_2", false,-1);
        tracep->declBit(c+512,"TestHarness ldut asic chipMaster axi42tl a_mask_eq_3", false,-1);
        tracep->declBit(c+513,"TestHarness ldut asic chipMaster axi42tl a_mask_acc_3", false,-1);
        tracep->declBit(c+514,"TestHarness ldut asic chipMaster axi42tl a_mask_eq_4", false,-1);
        tracep->declBit(c+515,"TestHarness ldut asic chipMaster axi42tl a_mask_acc_4", false,-1);
        tracep->declBit(c+516,"TestHarness ldut asic chipMaster axi42tl a_mask_eq_5", false,-1);
        tracep->declBit(c+517,"TestHarness ldut asic chipMaster axi42tl a_mask_acc_5", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi42tl a_mask_size_2", false,-1);
        tracep->declBit(c+518,"TestHarness ldut asic chipMaster axi42tl a_mask_bit_2", false,-1);
        tracep->declBit(c+519,"TestHarness ldut asic chipMaster axi42tl a_mask_nbit_2", false,-1);
        tracep->declBit(c+520,"TestHarness ldut asic chipMaster axi42tl a_mask_eq_6", false,-1);
        tracep->declBit(c+521,"TestHarness ldut asic chipMaster axi42tl a_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+522,"TestHarness ldut asic chipMaster axi42tl a_mask_eq_7", false,-1);
        tracep->declBit(c+523,"TestHarness ldut asic chipMaster axi42tl a_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+524,"TestHarness ldut asic chipMaster axi42tl a_mask_eq_8", false,-1);
        tracep->declBit(c+525,"TestHarness ldut asic chipMaster axi42tl a_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+526,"TestHarness ldut asic chipMaster axi42tl a_mask_eq_9", false,-1);
        tracep->declBit(c+527,"TestHarness ldut asic chipMaster axi42tl a_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+528,"TestHarness ldut asic chipMaster axi42tl a_mask_eq_10", false,-1);
        tracep->declBit(c+529,"TestHarness ldut asic chipMaster axi42tl a_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+530,"TestHarness ldut asic chipMaster axi42tl a_mask_eq_11", false,-1);
        tracep->declBit(c+531,"TestHarness ldut asic chipMaster axi42tl a_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+532,"TestHarness ldut asic chipMaster axi42tl a_mask_eq_12", false,-1);
        tracep->declBit(c+533,"TestHarness ldut asic chipMaster axi42tl a_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+534,"TestHarness ldut asic chipMaster axi42tl a_mask_eq_13", false,-1);
        tracep->declBit(c+535,"TestHarness ldut asic chipMaster axi42tl a_mask_hi_hi_hi", false,-1);
        tracep->declBus(c+536,"TestHarness ldut asic chipMaster axi42tl a_mask", false,-1, 7,0);
        tracep->declBus(c+3224,"TestHarness ldut asic chipMaster axi42tl r_sel", false,-1, 1,0);
        tracep->declBus(c+3225,"TestHarness ldut asic chipMaster axi42tl beatsLeft", false,-1, 7,0);
        tracep->declBit(c+3226,"TestHarness ldut asic chipMaster axi42tl idle", false,-1);
        tracep->declBit(c+537,"TestHarness ldut asic chipMaster axi42tl w_out_valid", false,-1);
        tracep->declBus(c+538,"TestHarness ldut asic chipMaster axi42tl readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+3227,"TestHarness ldut asic chipMaster axi42tl readys_mask", false,-1, 1,0);
        tracep->declBus(c+1000,"TestHarness ldut asic chipMaster axi42tl readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+539,"TestHarness ldut asic chipMaster axi42tl readys_filter", false,-1, 3,0);
        tracep->declBus(c+540,"TestHarness ldut asic chipMaster axi42tl readys_unready", false,-1, 3,0);
        tracep->declBus(c+541,"TestHarness ldut asic chipMaster axi42tl readys_readys", false,-1, 1,0);
        tracep->declBit(c+542,"TestHarness ldut asic chipMaster axi42tl readys_0", false,-1);
        tracep->declBit(c+3228,"TestHarness ldut asic chipMaster axi42tl state_0", false,-1);
        tracep->declBit(c+543,"TestHarness ldut asic chipMaster axi42tl allowed_0", false,-1);
        tracep->declBit(c+544,"TestHarness ldut asic chipMaster axi42tl out_ready", false,-1);
        tracep->declBus(c+545,"TestHarness ldut asic chipMaster axi42tl w_size_lo", false,-1, 14,0);
        tracep->declBus(c+546,"TestHarness ldut asic chipMaster axi42tl w_size_hi", false,-1, 7,0);
        tracep->declBus(c+547,"TestHarness ldut asic chipMaster axi42tl w_size_lo_1", false,-1, 7,0);
        tracep->declBit(c+548,"TestHarness ldut asic chipMaster axi42tl w_size_hi_1", false,-1);
        tracep->declBus(c+549,"TestHarness ldut asic chipMaster axi42tl w_size_hi_2", false,-1, 3,0);
        tracep->declBus(c+550,"TestHarness ldut asic chipMaster axi42tl w_size_lo_2", false,-1, 3,0);
        tracep->declBit(c+551,"TestHarness ldut asic chipMaster axi42tl w_size_hi_3", false,-1);
        tracep->declBus(c+552,"TestHarness ldut asic chipMaster axi42tl w_size_hi_4", false,-1, 1,0);
        tracep->declBus(c+553,"TestHarness ldut asic chipMaster axi42tl w_size_lo_3", false,-1, 1,0);
        tracep->declBit(c+554,"TestHarness ldut asic chipMaster axi42tl w_size_hi_5", false,-1);
        tracep->declBit(c+555,"TestHarness ldut asic chipMaster axi42tl w_size_lo_4", false,-1);
        tracep->declBus(c+556,"TestHarness ldut asic chipMaster axi42tl w_size", false,-1, 3,0);
        tracep->declBit(c+557,"TestHarness ldut asic chipMaster axi42tl w_ok", false,-1);
        tracep->declBus(c+558,"TestHarness ldut asic chipMaster axi42tl w_addr", false,-1, 31,0);
        tracep->declBus(c+3229,"TestHarness ldut asic chipMaster axi42tl w_count_0", false,-1, 2,0);
        tracep->declBus(c+3230,"TestHarness ldut asic chipMaster axi42tl w_count_1", false,-1, 2,0);
        tracep->declBus(c+3231,"TestHarness ldut asic chipMaster axi42tl w_id_hi_lo", false,-1, 1,0);
        tracep->declBus(c+3232,"TestHarness ldut asic chipMaster axi42tl w_id", false,-1, 3,0);
        tracep->declBit(c+559,"TestHarness ldut asic chipMaster axi42tl readys_1", false,-1);
        tracep->declBit(c+3233,"TestHarness ldut asic chipMaster axi42tl state_1", false,-1);
        tracep->declBit(c+1001,"TestHarness ldut asic chipMaster axi42tl allowed_1", false,-1);
        tracep->declBit(c+560,"TestHarness ldut asic chipMaster axi42tl out_1_ready", false,-1);
        tracep->declBit(c+561,"TestHarness ldut asic chipMaster axi42tl bundleIn_0_awready", false,-1);
        tracep->declBus(c+3234,"TestHarness ldut asic chipMaster axi42tl w_sel", false,-1, 1,0);
        tracep->declBit(c+562,"TestHarness ldut asic chipMaster axi42tl latch", false,-1);
        tracep->declBit(c+563,"TestHarness ldut asic chipMaster axi42tl earlyWinner_0", false,-1);
        tracep->declBit(c+564,"TestHarness ldut asic chipMaster axi42tl earlyWinner_1", false,-1);
        tracep->declBit(c+565,"TestHarness ldut asic chipMaster axi42tl muxStateEarly_0", false,-1);
        tracep->declBit(c+566,"TestHarness ldut asic chipMaster axi42tl muxStateEarly_1", false,-1);
        tracep->declBit(c+1002,"TestHarness ldut asic chipMaster axi42tl sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+567,"TestHarness ldut asic chipMaster axi42tl a_size", false,-1, 2,0);
        tracep->declBus(c+568,"TestHarness ldut asic chipMaster axi42tl a_1_size", false,-1, 2,0);
        tracep->declBit(c+399,"TestHarness ldut asic chipMaster axi42tl d_hasData", false,-1);
        tracep->declBit(c+3218,"TestHarness ldut asic chipMaster axi42tl ok_rready", false,-1);
        tracep->declBit(c+3219,"TestHarness ldut asic chipMaster axi42tl ok_bready", false,-1);
        tracep->declBit(c+1003,"TestHarness ldut asic chipMaster axi42tl bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+474,"TestHarness ldut asic chipMaster axi42tl d_last_beats1_decode", false,-1, 2,0);
        tracep->declBus(c+569,"TestHarness ldut asic chipMaster axi42tl d_last_beats1", false,-1, 2,0);
        tracep->declBus(c+3235,"TestHarness ldut asic chipMaster axi42tl d_last_counter", false,-1, 2,0);
        tracep->declBus(c+3236,"TestHarness ldut asic chipMaster axi42tl d_last_counter1", false,-1, 2,0);
        tracep->declBit(c+3237,"TestHarness ldut asic chipMaster axi42tl d_last_first", false,-1);
        tracep->declBus(c+3238,"TestHarness ldut asic chipMaster axi42tl b_count_0", false,-1, 2,0);
        tracep->declBus(c+3239,"TestHarness ldut asic chipMaster axi42tl b_count_1", false,-1, 2,0);
        tracep->declBit(c+151,"TestHarness ldut asic chipMaster axi42tl q_bid", false,-1);
        tracep->declBit(c+570,"TestHarness ldut asic chipMaster axi42tl b_allow", false,-1);
        tracep->declBus(c+571,"TestHarness ldut asic chipMaster axi42tl b_sel", false,-1, 1,0);
        tracep->declBit(c+485,"TestHarness ldut asic chipMaster axi42tl q_bvalid", false,-1);
        tracep->declBit(c+572,"TestHarness ldut asic chipMaster axi42tl bundleIn_0_bvalid", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi42tl deq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi42tl deq reset", false,-1);
        tracep->declBit(c+3218,"TestHarness ldut asic chipMaster axi42tl deq io_enq_ready", false,-1);
        tracep->declBit(c+478,"TestHarness ldut asic chipMaster axi42tl deq io_enq_valid", false,-1);
        tracep->declBit(c+479,"TestHarness ldut asic chipMaster axi42tl deq io_enq_bits_id", false,-1);
        tracep->declQuad(c+138,"TestHarness ldut asic chipMaster axi42tl deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+480,"TestHarness ldut asic chipMaster axi42tl deq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+481,"TestHarness ldut asic chipMaster axi42tl deq io_enq_bits_last", false,-1);
        tracep->declBit(c+82,"TestHarness ldut asic chipMaster axi42tl deq io_deq_ready", false,-1);
        tracep->declBit(c+83,"TestHarness ldut asic chipMaster axi42tl deq io_deq_valid", false,-1);
        tracep->declBit(c+158,"TestHarness ldut asic chipMaster axi42tl deq io_deq_bits_id", false,-1);
        tracep->declQuad(c+847,"TestHarness ldut asic chipMaster axi42tl deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+849,"TestHarness ldut asic chipMaster axi42tl deq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+159,"TestHarness ldut asic chipMaster axi42tl deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+3240+i*1,"TestHarness ldut asic chipMaster axi42tl deq ram_id", true,(i+0));}}
        tracep->declBit(c+3241,"TestHarness ldut asic chipMaster axi42tl deq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi42tl deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+479,"TestHarness ldut asic chipMaster axi42tl deq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi42tl deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi42tl deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+1004,"TestHarness ldut asic chipMaster axi42tl deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+3242+i*2,"TestHarness ldut asic chipMaster axi42tl deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+3244,"TestHarness ldut asic chipMaster axi42tl deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi42tl deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+138,"TestHarness ldut asic chipMaster axi42tl deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi42tl deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi42tl deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+1004,"TestHarness ldut asic chipMaster axi42tl deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+3246+i*1,"TestHarness ldut asic chipMaster axi42tl deq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+3247,"TestHarness ldut asic chipMaster axi42tl deq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi42tl deq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+480,"TestHarness ldut asic chipMaster axi42tl deq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi42tl deq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi42tl deq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+1004,"TestHarness ldut asic chipMaster axi42tl deq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+3248+i*1,"TestHarness ldut asic chipMaster axi42tl deq ram_last", true,(i+0));}}
        tracep->declBit(c+3249,"TestHarness ldut asic chipMaster axi42tl deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi42tl deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+481,"TestHarness ldut asic chipMaster axi42tl deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi42tl deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi42tl deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+1004,"TestHarness ldut asic chipMaster axi42tl deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+3250,"TestHarness ldut asic chipMaster axi42tl deq maybe_full", false,-1);
        tracep->declBit(c+3218,"TestHarness ldut asic chipMaster axi42tl deq empty", false,-1);
        tracep->declBit(c+1004,"TestHarness ldut asic chipMaster axi42tl deq do_enq", false,-1);
        tracep->declBit(c+1005,"TestHarness ldut asic chipMaster axi42tl deq do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi42tl q_bdeq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi42tl q_bdeq reset", false,-1);
        tracep->declBit(c+3219,"TestHarness ldut asic chipMaster axi42tl q_bdeq io_enq_ready", false,-1);
        tracep->declBit(c+482,"TestHarness ldut asic chipMaster axi42tl q_bdeq io_enq_valid", false,-1);
        tracep->declBit(c+479,"TestHarness ldut asic chipMaster axi42tl q_bdeq io_enq_bits_id", false,-1);
        tracep->declBus(c+483,"TestHarness ldut asic chipMaster axi42tl q_bdeq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+484,"TestHarness ldut asic chipMaster axi42tl q_bdeq io_deq_ready", false,-1);
        tracep->declBit(c+485,"TestHarness ldut asic chipMaster axi42tl q_bdeq io_deq_valid", false,-1);
        tracep->declBit(c+151,"TestHarness ldut asic chipMaster axi42tl q_bdeq io_deq_bits_id", false,-1);
        tracep->declBus(c+152,"TestHarness ldut asic chipMaster axi42tl q_bdeq io_deq_bits_resp", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+3251+i*1,"TestHarness ldut asic chipMaster axi42tl q_bdeq ram_id", true,(i+0));}}
        tracep->declBit(c+3252,"TestHarness ldut asic chipMaster axi42tl q_bdeq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi42tl q_bdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+479,"TestHarness ldut asic chipMaster axi42tl q_bdeq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi42tl q_bdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi42tl q_bdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+1006,"TestHarness ldut asic chipMaster axi42tl q_bdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+3253+i*1,"TestHarness ldut asic chipMaster axi42tl q_bdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+3254,"TestHarness ldut asic chipMaster axi42tl q_bdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi42tl q_bdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+483,"TestHarness ldut asic chipMaster axi42tl q_bdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi42tl q_bdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi42tl q_bdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+1006,"TestHarness ldut asic chipMaster axi42tl q_bdeq ram_resp_MPORT_en", false,-1);
        tracep->declBit(c+3255,"TestHarness ldut asic chipMaster axi42tl q_bdeq maybe_full", false,-1);
        tracep->declBit(c+3219,"TestHarness ldut asic chipMaster axi42tl q_bdeq empty", false,-1);
        tracep->declBit(c+1006,"TestHarness ldut asic chipMaster axi42tl q_bdeq do_enq", false,-1);
        tracep->declBit(c+1007,"TestHarness ldut asic chipMaster axi42tl q_bdeq do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank reset", false,-1);
        tracep->declBit(c+160,"TestHarness ldut asic chipMaster axi4yank auto_in_awready", false,-1);
        tracep->declBit(c+161,"TestHarness ldut asic chipMaster axi4yank auto_in_awvalid", false,-1);
        tracep->declBit(c+1217,"TestHarness ldut asic chipMaster axi4yank auto_in_awid", false,-1);
        tracep->declBus(c+143,"TestHarness ldut asic chipMaster axi4yank auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+144,"TestHarness ldut asic chipMaster axi4yank auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+145,"TestHarness ldut asic chipMaster axi4yank auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+1221,"TestHarness ldut asic chipMaster axi4yank auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+162,"TestHarness ldut asic chipMaster axi4yank auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+146,"TestHarness ldut asic chipMaster axi4yank auto_in_wready", false,-1);
        tracep->declBit(c+147,"TestHarness ldut asic chipMaster axi4yank auto_in_wvalid", false,-1);
        tracep->declQuad(c+1218,"TestHarness ldut asic chipMaster axi4yank auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+856,"TestHarness ldut asic chipMaster axi4yank auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+148,"TestHarness ldut asic chipMaster axi4yank auto_in_wlast", false,-1);
        tracep->declBit(c+149,"TestHarness ldut asic chipMaster axi4yank auto_in_bready", false,-1);
        tracep->declBit(c+150,"TestHarness ldut asic chipMaster axi4yank auto_in_bvalid", false,-1);
        tracep->declBit(c+151,"TestHarness ldut asic chipMaster axi4yank auto_in_bid", false,-1);
        tracep->declBus(c+152,"TestHarness ldut asic chipMaster axi4yank auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+857,"TestHarness ldut asic chipMaster axi4yank auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+163,"TestHarness ldut asic chipMaster axi4yank auto_in_becho_real_last", false,-1);
        tracep->declBit(c+164,"TestHarness ldut asic chipMaster axi4yank auto_in_arready", false,-1);
        tracep->declBit(c+165,"TestHarness ldut asic chipMaster axi4yank auto_in_arvalid", false,-1);
        tracep->declBit(c+1220,"TestHarness ldut asic chipMaster axi4yank auto_in_arid", false,-1);
        tracep->declBus(c+155,"TestHarness ldut asic chipMaster axi4yank auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+156,"TestHarness ldut asic chipMaster axi4yank auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+157,"TestHarness ldut asic chipMaster axi4yank auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+1222,"TestHarness ldut asic chipMaster axi4yank auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+166,"TestHarness ldut asic chipMaster axi4yank auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+82,"TestHarness ldut asic chipMaster axi4yank auto_in_rready", false,-1);
        tracep->declBit(c+83,"TestHarness ldut asic chipMaster axi4yank auto_in_rvalid", false,-1);
        tracep->declBit(c+158,"TestHarness ldut asic chipMaster axi4yank auto_in_rid", false,-1);
        tracep->declQuad(c+847,"TestHarness ldut asic chipMaster axi4yank auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+849,"TestHarness ldut asic chipMaster axi4yank auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+858,"TestHarness ldut asic chipMaster axi4yank auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+859,"TestHarness ldut asic chipMaster axi4yank auto_in_recho_real_last", false,-1);
        tracep->declBit(c+159,"TestHarness ldut asic chipMaster axi4yank auto_in_rlast", false,-1);
        tracep->declBit(c+141,"TestHarness ldut asic chipMaster axi4yank auto_out_awready", false,-1);
        tracep->declBit(c+142,"TestHarness ldut asic chipMaster axi4yank auto_out_awvalid", false,-1);
        tracep->declBit(c+1217,"TestHarness ldut asic chipMaster axi4yank auto_out_awid", false,-1);
        tracep->declBus(c+143,"TestHarness ldut asic chipMaster axi4yank auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+144,"TestHarness ldut asic chipMaster axi4yank auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+145,"TestHarness ldut asic chipMaster axi4yank auto_out_awsize", false,-1, 2,0);
        tracep->declBit(c+146,"TestHarness ldut asic chipMaster axi4yank auto_out_wready", false,-1);
        tracep->declBit(c+147,"TestHarness ldut asic chipMaster axi4yank auto_out_wvalid", false,-1);
        tracep->declQuad(c+1218,"TestHarness ldut asic chipMaster axi4yank auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+856,"TestHarness ldut asic chipMaster axi4yank auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+148,"TestHarness ldut asic chipMaster axi4yank auto_out_wlast", false,-1);
        tracep->declBit(c+149,"TestHarness ldut asic chipMaster axi4yank auto_out_bready", false,-1);
        tracep->declBit(c+150,"TestHarness ldut asic chipMaster axi4yank auto_out_bvalid", false,-1);
        tracep->declBit(c+151,"TestHarness ldut asic chipMaster axi4yank auto_out_bid", false,-1);
        tracep->declBus(c+152,"TestHarness ldut asic chipMaster axi4yank auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+153,"TestHarness ldut asic chipMaster axi4yank auto_out_arready", false,-1);
        tracep->declBit(c+154,"TestHarness ldut asic chipMaster axi4yank auto_out_arvalid", false,-1);
        tracep->declBit(c+1220,"TestHarness ldut asic chipMaster axi4yank auto_out_arid", false,-1);
        tracep->declBus(c+155,"TestHarness ldut asic chipMaster axi4yank auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+156,"TestHarness ldut asic chipMaster axi4yank auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+157,"TestHarness ldut asic chipMaster axi4yank auto_out_arsize", false,-1, 2,0);
        tracep->declBit(c+82,"TestHarness ldut asic chipMaster axi4yank auto_out_rready", false,-1);
        tracep->declBit(c+83,"TestHarness ldut asic chipMaster axi4yank auto_out_rvalid", false,-1);
        tracep->declBit(c+158,"TestHarness ldut asic chipMaster axi4yank auto_out_rid", false,-1);
        tracep->declQuad(c+847,"TestHarness ldut asic chipMaster axi4yank auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+849,"TestHarness ldut asic chipMaster axi4yank auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+159,"TestHarness ldut asic chipMaster axi4yank auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_reset", false,-1);
        tracep->declBit(c+3256,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+573,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+1222,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+166,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+574,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+575,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+3257,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1008,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+3258,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+576,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+1222,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+166,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+577,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+578,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+3259,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1009,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+3260,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+579,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+1221,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+162,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+580,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+581,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+3261,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1010,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+3262,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+582,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+1221,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+162,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+583,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+584,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+3263,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1011,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+3264,"TestHarness ldut asic chipMaster axi4yank arsel_0", false,-1);
        tracep->declBit(c+3265,"TestHarness ldut asic chipMaster axi4yank arsel_1", false,-1);
        tracep->declBit(c+585,"TestHarness ldut asic chipMaster axi4yank rsel_0", false,-1);
        tracep->declBit(c+586,"TestHarness ldut asic chipMaster axi4yank rsel_1", false,-1);
        tracep->declBit(c+3266,"TestHarness ldut asic chipMaster axi4yank awsel_0", false,-1);
        tracep->declBit(c+3267,"TestHarness ldut asic chipMaster axi4yank awsel_1", false,-1);
        tracep->declBit(c+587,"TestHarness ldut asic chipMaster axi4yank bsel_0", false,-1);
        tracep->declBit(c+588,"TestHarness ldut asic chipMaster axi4yank bsel_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility reset", false,-1);
        tracep->declBit(c+3256,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+573,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+1222,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+166,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility io_enq_bits_real_last", false,-1);
        tracep->declBit(c+574,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+575,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+3257,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1008,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+3268+i*1,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+3272,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+3273,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+1222,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+3274,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+1012,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+3275+i*1,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility ram_real_last", true,(i+0));}}
        tracep->declBit(c+3279,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+3273,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+166,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+3274,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+1012,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+3274,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+3273,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+3280,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+3281,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+3282,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility empty", false,-1);
        tracep->declBit(c+3283,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility full", false,-1);
        tracep->declBit(c+589,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+590,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+3258,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+576,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+1222,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+166,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+577,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+578,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+3259,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1009,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+3284+i*1,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+3288,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+3289,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+1222,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+3290,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+1013,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+3291+i*1,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 ram_real_last", true,(i+0));}}
        tracep->declBit(c+3295,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+3289,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+166,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+3290,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+1013,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+3290,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+3289,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+3296,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+3297,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+3298,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+3299,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+591,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+592,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+3260,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+579,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+1221,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+162,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+580,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+581,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+3261,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1010,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+3300+i*1,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+3304,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+3305,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+1221,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+3306,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+1014,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+3307+i*1,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 ram_real_last", true,(i+0));}}
        tracep->declBit(c+3311,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+3305,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+162,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+3306,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+1014,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+3306,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+3305,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+3312,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+3313,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+3314,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+3315,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+593,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+594,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+3262,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+582,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+1221,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+162,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+583,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+584,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+3263,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1011,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+3316+i*1,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+3320,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+3321,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+1221,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+3322,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+1015,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+3323+i*1,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 ram_real_last", true,(i+0));}}
        tracep->declBit(c+3327,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+3321,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+162,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+3322,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+1015,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+3322,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+3321,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+3328,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+3329,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+3330,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+3331,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+595,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+596,"TestHarness ldut asic chipMaster axi4yank QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4frag clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4frag reset", false,-1);
        tracep->declBit(c+1136,"TestHarness ldut asic chipMaster axi4frag auto_in_awready", false,-1);
        tracep->declBit(c+74,"TestHarness ldut asic chipMaster axi4frag auto_in_awvalid", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag auto_in_awid", false,-1);
        tracep->declBus(c+75,"TestHarness ldut asic chipMaster axi4frag auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic chipMaster axi4frag auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic chipMaster axi4frag auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic chipMaster axi4frag auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+19438,"TestHarness ldut asic chipMaster axi4frag auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+1137,"TestHarness ldut asic chipMaster axi4frag auto_in_wready", false,-1);
        tracep->declBit(c+77,"TestHarness ldut asic chipMaster axi4frag auto_in_wvalid", false,-1);
        tracep->declQuad(c+1138,"TestHarness ldut asic chipMaster axi4frag auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic chipMaster axi4frag auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+1140,"TestHarness ldut asic chipMaster axi4frag auto_in_wlast", false,-1);
        tracep->declBit(c+79,"TestHarness ldut asic chipMaster axi4frag auto_in_bready", false,-1);
        tracep->declBit(c+80,"TestHarness ldut asic chipMaster axi4frag auto_in_bvalid", false,-1);
        tracep->declBit(c+151,"TestHarness ldut asic chipMaster axi4frag auto_in_bid", false,-1);
        tracep->declBus(c+845,"TestHarness ldut asic chipMaster axi4frag auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+857,"TestHarness ldut asic chipMaster axi4frag auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+1141,"TestHarness ldut asic chipMaster axi4frag auto_in_arready", false,-1);
        tracep->declBit(c+81,"TestHarness ldut asic chipMaster axi4frag auto_in_arvalid", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag auto_in_arid", false,-1);
        tracep->declBus(c+75,"TestHarness ldut asic chipMaster axi4frag auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic chipMaster axi4frag auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic chipMaster axi4frag auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic chipMaster axi4frag auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+19438,"TestHarness ldut asic chipMaster axi4frag auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+82,"TestHarness ldut asic chipMaster axi4frag auto_in_rready", false,-1);
        tracep->declBit(c+83,"TestHarness ldut asic chipMaster axi4frag auto_in_rvalid", false,-1);
        tracep->declBit(c+158,"TestHarness ldut asic chipMaster axi4frag auto_in_rid", false,-1);
        tracep->declQuad(c+847,"TestHarness ldut asic chipMaster axi4frag auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+849,"TestHarness ldut asic chipMaster axi4frag auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+858,"TestHarness ldut asic chipMaster axi4frag auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+84,"TestHarness ldut asic chipMaster axi4frag auto_in_rlast", false,-1);
        tracep->declBit(c+160,"TestHarness ldut asic chipMaster axi4frag auto_out_awready", false,-1);
        tracep->declBit(c+161,"TestHarness ldut asic chipMaster axi4frag auto_out_awvalid", false,-1);
        tracep->declBit(c+1217,"TestHarness ldut asic chipMaster axi4frag auto_out_awid", false,-1);
        tracep->declBus(c+143,"TestHarness ldut asic chipMaster axi4frag auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+144,"TestHarness ldut asic chipMaster axi4frag auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+145,"TestHarness ldut asic chipMaster axi4frag auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+1221,"TestHarness ldut asic chipMaster axi4frag auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+162,"TestHarness ldut asic chipMaster axi4frag auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+146,"TestHarness ldut asic chipMaster axi4frag auto_out_wready", false,-1);
        tracep->declBit(c+147,"TestHarness ldut asic chipMaster axi4frag auto_out_wvalid", false,-1);
        tracep->declQuad(c+1218,"TestHarness ldut asic chipMaster axi4frag auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+856,"TestHarness ldut asic chipMaster axi4frag auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+148,"TestHarness ldut asic chipMaster axi4frag auto_out_wlast", false,-1);
        tracep->declBit(c+149,"TestHarness ldut asic chipMaster axi4frag auto_out_bready", false,-1);
        tracep->declBit(c+150,"TestHarness ldut asic chipMaster axi4frag auto_out_bvalid", false,-1);
        tracep->declBit(c+151,"TestHarness ldut asic chipMaster axi4frag auto_out_bid", false,-1);
        tracep->declBus(c+152,"TestHarness ldut asic chipMaster axi4frag auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+857,"TestHarness ldut asic chipMaster axi4frag auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+163,"TestHarness ldut asic chipMaster axi4frag auto_out_becho_real_last", false,-1);
        tracep->declBit(c+164,"TestHarness ldut asic chipMaster axi4frag auto_out_arready", false,-1);
        tracep->declBit(c+165,"TestHarness ldut asic chipMaster axi4frag auto_out_arvalid", false,-1);
        tracep->declBit(c+1220,"TestHarness ldut asic chipMaster axi4frag auto_out_arid", false,-1);
        tracep->declBus(c+155,"TestHarness ldut asic chipMaster axi4frag auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+156,"TestHarness ldut asic chipMaster axi4frag auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+157,"TestHarness ldut asic chipMaster axi4frag auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+1222,"TestHarness ldut asic chipMaster axi4frag auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+166,"TestHarness ldut asic chipMaster axi4frag auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+82,"TestHarness ldut asic chipMaster axi4frag auto_out_rready", false,-1);
        tracep->declBit(c+83,"TestHarness ldut asic chipMaster axi4frag auto_out_rvalid", false,-1);
        tracep->declBit(c+158,"TestHarness ldut asic chipMaster axi4frag auto_out_rid", false,-1);
        tracep->declQuad(c+847,"TestHarness ldut asic chipMaster axi4frag auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+849,"TestHarness ldut asic chipMaster axi4frag auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+858,"TestHarness ldut asic chipMaster axi4frag auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+859,"TestHarness ldut asic chipMaster axi4frag auto_out_recho_real_last", false,-1);
        tracep->declBit(c+159,"TestHarness ldut asic chipMaster axi4frag auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4frag deq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4frag deq_reset", false,-1);
        tracep->declBit(c+1141,"TestHarness ldut asic chipMaster axi4frag deq_io_enq_ready", false,-1);
        tracep->declBit(c+81,"TestHarness ldut asic chipMaster axi4frag deq_io_enq_valid", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq_io_enq_bits_id", false,-1);
        tracep->declBus(c+75,"TestHarness ldut asic chipMaster axi4frag deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic chipMaster axi4frag deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic chipMaster axi4frag deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic chipMaster axi4frag deq_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+19438,"TestHarness ldut asic chipMaster axi4frag deq_io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+597,"TestHarness ldut asic chipMaster axi4frag deq_io_deq_ready", false,-1);
        tracep->declBit(c+165,"TestHarness ldut asic chipMaster axi4frag deq_io_deq_valid", false,-1);
        tracep->declBit(c+1220,"TestHarness ldut asic chipMaster axi4frag deq_io_deq_bits_id", false,-1);
        tracep->declBus(c+598,"TestHarness ldut asic chipMaster axi4frag deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+3332,"TestHarness ldut asic chipMaster axi4frag deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+157,"TestHarness ldut asic chipMaster axi4frag deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3333,"TestHarness ldut asic chipMaster axi4frag deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+1222,"TestHarness ldut asic chipMaster axi4frag deq_io_deq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4frag deq_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4frag deq_1_reset", false,-1);
        tracep->declBit(c+1136,"TestHarness ldut asic chipMaster axi4frag deq_1_io_enq_ready", false,-1);
        tracep->declBit(c+74,"TestHarness ldut asic chipMaster axi4frag deq_1_io_enq_valid", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq_1_io_enq_bits_id", false,-1);
        tracep->declBus(c+75,"TestHarness ldut asic chipMaster axi4frag deq_1_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic chipMaster axi4frag deq_1_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic chipMaster axi4frag deq_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic chipMaster axi4frag deq_1_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+19438,"TestHarness ldut asic chipMaster axi4frag deq_1_io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+599,"TestHarness ldut asic chipMaster axi4frag deq_1_io_deq_ready", false,-1);
        tracep->declBit(c+600,"TestHarness ldut asic chipMaster axi4frag deq_1_io_deq_valid", false,-1);
        tracep->declBit(c+1217,"TestHarness ldut asic chipMaster axi4frag deq_1_io_deq_bits_id", false,-1);
        tracep->declBus(c+601,"TestHarness ldut asic chipMaster axi4frag deq_1_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+3334,"TestHarness ldut asic chipMaster axi4frag deq_1_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+145,"TestHarness ldut asic chipMaster axi4frag deq_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3335,"TestHarness ldut asic chipMaster axi4frag deq_1_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+1221,"TestHarness ldut asic chipMaster axi4frag deq_1_io_deq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4frag in_wdeq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4frag in_wdeq_reset", false,-1);
        tracep->declBit(c+1137,"TestHarness ldut asic chipMaster axi4frag in_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+77,"TestHarness ldut asic chipMaster axi4frag in_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+1138,"TestHarness ldut asic chipMaster axi4frag in_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic chipMaster axi4frag in_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+1140,"TestHarness ldut asic chipMaster axi4frag in_wdeq_io_enq_bits_last", false,-1);
        tracep->declBit(c+602,"TestHarness ldut asic chipMaster axi4frag in_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+603,"TestHarness ldut asic chipMaster axi4frag in_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+1218,"TestHarness ldut asic chipMaster axi4frag in_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+856,"TestHarness ldut asic chipMaster axi4frag in_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+3336,"TestHarness ldut asic chipMaster axi4frag in_wdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+3337,"TestHarness ldut asic chipMaster axi4frag busy", false,-1);
        tracep->declBus(c+3338,"TestHarness ldut asic chipMaster axi4frag r_addr", false,-1, 31,0);
        tracep->declBus(c+3339,"TestHarness ldut asic chipMaster axi4frag r_len", false,-1, 7,0);
        tracep->declBus(c+3332,"TestHarness ldut asic chipMaster axi4frag irr_bits_len", false,-1, 7,0);
        tracep->declBus(c+3340,"TestHarness ldut asic chipMaster axi4frag len", false,-1, 7,0);
        tracep->declBus(c+598,"TestHarness ldut asic chipMaster axi4frag irr_bits_addr", false,-1, 31,0);
        tracep->declBus(c+604,"TestHarness ldut asic chipMaster axi4frag addr", false,-1, 31,0);
        tracep->declBus(c+605,"TestHarness ldut asic chipMaster axi4frag alignment", false,-1, 7,0);
        tracep->declBus(c+3341,"TestHarness ldut asic chipMaster axi4frag fillLow", false,-1, 6,0);
        tracep->declBus(c+3342,"TestHarness ldut asic chipMaster axi4frag wipeHigh", false,-1, 7,0);
        tracep->declBus(c+3343,"TestHarness ldut asic chipMaster axi4frag remain1", false,-1, 7,0);
        tracep->declBus(c+606,"TestHarness ldut asic chipMaster axi4frag align1", false,-1, 7,0);
        tracep->declBus(c+607,"TestHarness ldut asic chipMaster axi4frag maxSupported1", false,-1, 7,0);
        tracep->declBus(c+3333,"TestHarness ldut asic chipMaster axi4frag irr_bits_burst", false,-1, 1,0);
        tracep->declBit(c+3344,"TestHarness ldut asic chipMaster axi4frag fixed", false,-1);
        tracep->declBus(c+157,"TestHarness ldut asic chipMaster axi4frag irr_bits_size", false,-1, 2,0);
        tracep->declBit(c+608,"TestHarness ldut asic chipMaster axi4frag narrow", false,-1);
        tracep->declBit(c+609,"TestHarness ldut asic chipMaster axi4frag bad", false,-1);
        tracep->declBus(c+610,"TestHarness ldut asic chipMaster axi4frag beats_lo", false,-1, 7,0);
        tracep->declBus(c+611,"TestHarness ldut asic chipMaster axi4frag beats", false,-1, 8,0);
        tracep->declBus(c+612,"TestHarness ldut asic chipMaster axi4frag inc_addr", false,-1, 31,0);
        tracep->declBus(c+613,"TestHarness ldut asic chipMaster axi4frag wrapMask", false,-1, 14,0);
        tracep->declBit(c+614,"TestHarness ldut asic chipMaster axi4frag ar_last", false,-1);
        tracep->declBit(c+165,"TestHarness ldut asic chipMaster axi4frag irr_valid", false,-1);
        tracep->declBit(c+3345,"TestHarness ldut asic chipMaster axi4frag busy_1", false,-1);
        tracep->declBus(c+3346,"TestHarness ldut asic chipMaster axi4frag r_addr_1", false,-1, 31,0);
        tracep->declBus(c+3347,"TestHarness ldut asic chipMaster axi4frag r_len_1", false,-1, 7,0);
        tracep->declBus(c+3334,"TestHarness ldut asic chipMaster axi4frag irr_1_bits_len", false,-1, 7,0);
        tracep->declBus(c+3348,"TestHarness ldut asic chipMaster axi4frag len_1", false,-1, 7,0);
        tracep->declBus(c+601,"TestHarness ldut asic chipMaster axi4frag irr_1_bits_addr", false,-1, 31,0);
        tracep->declBus(c+615,"TestHarness ldut asic chipMaster axi4frag addr_1", false,-1, 31,0);
        tracep->declBus(c+616,"TestHarness ldut asic chipMaster axi4frag alignment_1", false,-1, 7,0);
        tracep->declBus(c+3349,"TestHarness ldut asic chipMaster axi4frag fillLow_1", false,-1, 6,0);
        tracep->declBus(c+3350,"TestHarness ldut asic chipMaster axi4frag wipeHigh_1", false,-1, 7,0);
        tracep->declBus(c+3351,"TestHarness ldut asic chipMaster axi4frag remain1_1", false,-1, 7,0);
        tracep->declBus(c+617,"TestHarness ldut asic chipMaster axi4frag align1_1", false,-1, 7,0);
        tracep->declBus(c+618,"TestHarness ldut asic chipMaster axi4frag maxSupported1_1", false,-1, 7,0);
        tracep->declBus(c+3335,"TestHarness ldut asic chipMaster axi4frag irr_1_bits_burst", false,-1, 1,0);
        tracep->declBit(c+3352,"TestHarness ldut asic chipMaster axi4frag fixed_1", false,-1);
        tracep->declBus(c+145,"TestHarness ldut asic chipMaster axi4frag irr_1_bits_size", false,-1, 2,0);
        tracep->declBit(c+619,"TestHarness ldut asic chipMaster axi4frag narrow_1", false,-1);
        tracep->declBit(c+620,"TestHarness ldut asic chipMaster axi4frag bad_1", false,-1);
        tracep->declBus(c+621,"TestHarness ldut asic chipMaster axi4frag beats_lo_1", false,-1, 7,0);
        tracep->declBus(c+622,"TestHarness ldut asic chipMaster axi4frag w_beats", false,-1, 8,0);
        tracep->declBus(c+623,"TestHarness ldut asic chipMaster axi4frag inc_addr_1", false,-1, 31,0);
        tracep->declBus(c+624,"TestHarness ldut asic chipMaster axi4frag wrapMask_1", false,-1, 14,0);
        tracep->declBit(c+625,"TestHarness ldut asic chipMaster axi4frag aw_last", false,-1);
        tracep->declBus(c+3353,"TestHarness ldut asic chipMaster axi4frag w_counter", false,-1, 8,0);
        tracep->declBit(c+3354,"TestHarness ldut asic chipMaster axi4frag w_idle", false,-1);
        tracep->declBit(c+3355,"TestHarness ldut asic chipMaster axi4frag wbeats_latched", false,-1);
        tracep->declBit(c+626,"TestHarness ldut asic chipMaster axi4frag in_awready", false,-1);
        tracep->declBit(c+600,"TestHarness ldut asic chipMaster axi4frag irr_1_valid", false,-1);
        tracep->declBit(c+627,"TestHarness ldut asic chipMaster axi4frag wbeats_valid", false,-1);
        tracep->declBit(c+1016,"TestHarness ldut asic chipMaster axi4frag bundleOut_0_awvalid", false,-1);
        tracep->declBus(c+628,"TestHarness ldut asic chipMaster axi4frag w_todo", false,-1, 8,0);
        tracep->declBit(c+148,"TestHarness ldut asic chipMaster axi4frag w_last", false,-1);
        tracep->declBit(c+603,"TestHarness ldut asic chipMaster axi4frag in_wvalid", false,-1);
        tracep->declBit(c+1017,"TestHarness ldut asic chipMaster axi4frag bundleOut_0_wvalid", false,-1);
        tracep->declBit(c+3336,"TestHarness ldut asic chipMaster axi4frag in_wlast", false,-1);
        tracep->declBit(c+629,"TestHarness ldut asic chipMaster axi4frag bundleOut_0_bready", false,-1);
        tracep->declBus(c+3356,"TestHarness ldut asic chipMaster axi4frag error_0", false,-1, 1,0);
        tracep->declBus(c+3357,"TestHarness ldut asic chipMaster axi4frag error_1", false,-1, 1,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4frag deq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4frag deq reset", false,-1);
        tracep->declBit(c+1141,"TestHarness ldut asic chipMaster axi4frag deq io_enq_ready", false,-1);
        tracep->declBit(c+81,"TestHarness ldut asic chipMaster axi4frag deq io_enq_valid", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq io_enq_bits_id", false,-1);
        tracep->declBus(c+75,"TestHarness ldut asic chipMaster axi4frag deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic chipMaster axi4frag deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic chipMaster axi4frag deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic chipMaster axi4frag deq io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+19438,"TestHarness ldut asic chipMaster axi4frag deq io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+597,"TestHarness ldut asic chipMaster axi4frag deq io_deq_ready", false,-1);
        tracep->declBit(c+165,"TestHarness ldut asic chipMaster axi4frag deq io_deq_valid", false,-1);
        tracep->declBit(c+1220,"TestHarness ldut asic chipMaster axi4frag deq io_deq_bits_id", false,-1);
        tracep->declBus(c+598,"TestHarness ldut asic chipMaster axi4frag deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+3332,"TestHarness ldut asic chipMaster axi4frag deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+157,"TestHarness ldut asic chipMaster axi4frag deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3333,"TestHarness ldut asic chipMaster axi4frag deq io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+1222,"TestHarness ldut asic chipMaster axi4frag deq io_deq_bits_echo_extra_id", false,-1, 2,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+3358+i*1,"TestHarness ldut asic chipMaster axi4frag deq ram_id", true,(i+0));}}
        tracep->declBit(c+3359,"TestHarness ldut asic chipMaster axi4frag deq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4frag deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+1018,"TestHarness ldut asic chipMaster axi4frag deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+3360+i*1,"TestHarness ldut asic chipMaster axi4frag deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+3361,"TestHarness ldut asic chipMaster axi4frag deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+75,"TestHarness ldut asic chipMaster axi4frag deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4frag deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+1018,"TestHarness ldut asic chipMaster axi4frag deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+3362+i*1,"TestHarness ldut asic chipMaster axi4frag deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+3363,"TestHarness ldut asic chipMaster axi4frag deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19434,"TestHarness ldut asic chipMaster axi4frag deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4frag deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+1018,"TestHarness ldut asic chipMaster axi4frag deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+3364+i*1,"TestHarness ldut asic chipMaster axi4frag deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+3365,"TestHarness ldut asic chipMaster axi4frag deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+76,"TestHarness ldut asic chipMaster axi4frag deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4frag deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+1018,"TestHarness ldut asic chipMaster axi4frag deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+3366+i*1,"TestHarness ldut asic chipMaster axi4frag deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+3367,"TestHarness ldut asic chipMaster axi4frag deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19435,"TestHarness ldut asic chipMaster axi4frag deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4frag deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+1018,"TestHarness ldut asic chipMaster axi4frag deq ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+3368+i*1,"TestHarness ldut asic chipMaster axi4frag deq ram_echo_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+3369,"TestHarness ldut asic chipMaster axi4frag deq ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19438,"TestHarness ldut asic chipMaster axi4frag deq ram_echo_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq ram_echo_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4frag deq ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+1018,"TestHarness ldut asic chipMaster axi4frag deq ram_echo_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+3370,"TestHarness ldut asic chipMaster axi4frag deq maybe_full", false,-1);
        tracep->declBit(c+1141,"TestHarness ldut asic chipMaster axi4frag deq empty", false,-1);
        tracep->declBit(c+1018,"TestHarness ldut asic chipMaster axi4frag deq do_enq", false,-1);
        tracep->declBit(c+1019,"TestHarness ldut asic chipMaster axi4frag deq do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4frag deq_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4frag deq_1 reset", false,-1);
        tracep->declBit(c+1136,"TestHarness ldut asic chipMaster axi4frag deq_1 io_enq_ready", false,-1);
        tracep->declBit(c+74,"TestHarness ldut asic chipMaster axi4frag deq_1 io_enq_valid", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq_1 io_enq_bits_id", false,-1);
        tracep->declBus(c+75,"TestHarness ldut asic chipMaster axi4frag deq_1 io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic chipMaster axi4frag deq_1 io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic chipMaster axi4frag deq_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic chipMaster axi4frag deq_1 io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+19438,"TestHarness ldut asic chipMaster axi4frag deq_1 io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+599,"TestHarness ldut asic chipMaster axi4frag deq_1 io_deq_ready", false,-1);
        tracep->declBit(c+600,"TestHarness ldut asic chipMaster axi4frag deq_1 io_deq_valid", false,-1);
        tracep->declBit(c+1217,"TestHarness ldut asic chipMaster axi4frag deq_1 io_deq_bits_id", false,-1);
        tracep->declBus(c+601,"TestHarness ldut asic chipMaster axi4frag deq_1 io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+3334,"TestHarness ldut asic chipMaster axi4frag deq_1 io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+145,"TestHarness ldut asic chipMaster axi4frag deq_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3335,"TestHarness ldut asic chipMaster axi4frag deq_1 io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+1221,"TestHarness ldut asic chipMaster axi4frag deq_1 io_deq_bits_echo_extra_id", false,-1, 2,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+3371+i*1,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_id", true,(i+0));}}
        tracep->declBit(c+3372,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+1020,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+3373+i*1,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+3374,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+75,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+1020,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+3375+i*1,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+3376,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19434,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+1020,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+3377+i*1,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+3378,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+76,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+1020,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+3379+i*1,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+3380,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19435,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+1020,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+3381+i*1,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_echo_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+3382,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19438,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_echo_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_echo_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+1020,"TestHarness ldut asic chipMaster axi4frag deq_1 ram_echo_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+3383,"TestHarness ldut asic chipMaster axi4frag deq_1 maybe_full", false,-1);
        tracep->declBit(c+1136,"TestHarness ldut asic chipMaster axi4frag deq_1 empty", false,-1);
        tracep->declBit(c+1020,"TestHarness ldut asic chipMaster axi4frag deq_1 do_enq", false,-1);
        tracep->declBit(c+1021,"TestHarness ldut asic chipMaster axi4frag deq_1 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4frag in_wdeq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4frag in_wdeq reset", false,-1);
        tracep->declBit(c+1137,"TestHarness ldut asic chipMaster axi4frag in_wdeq io_enq_ready", false,-1);
    }
}

void VysyxSoCFull::traceInitSub1(void* userp, VerilatedVcd* tracep) {
    VysyxSoCFull__Syms* __restrict vlSymsp = static_cast<VysyxSoCFull__Syms*>(userp);
    VysyxSoCFull* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+77,"TestHarness ldut asic chipMaster axi4frag in_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+1138,"TestHarness ldut asic chipMaster axi4frag in_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic chipMaster axi4frag in_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+1140,"TestHarness ldut asic chipMaster axi4frag in_wdeq io_enq_bits_last", false,-1);
        tracep->declBit(c+602,"TestHarness ldut asic chipMaster axi4frag in_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+603,"TestHarness ldut asic chipMaster axi4frag in_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+1218,"TestHarness ldut asic chipMaster axi4frag in_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+856,"TestHarness ldut asic chipMaster axi4frag in_wdeq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+3336,"TestHarness ldut asic chipMaster axi4frag in_wdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+3384+i*2,"TestHarness ldut asic chipMaster axi4frag in_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+3386,"TestHarness ldut asic chipMaster axi4frag in_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag in_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+1138,"TestHarness ldut asic chipMaster axi4frag in_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag in_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4frag in_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+1022,"TestHarness ldut asic chipMaster axi4frag in_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+3388+i*1,"TestHarness ldut asic chipMaster axi4frag in_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+3389,"TestHarness ldut asic chipMaster axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+78,"TestHarness ldut asic chipMaster axi4frag in_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag in_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4frag in_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+1022,"TestHarness ldut asic chipMaster axi4frag in_wdeq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+3390+i*1,"TestHarness ldut asic chipMaster axi4frag in_wdeq ram_last", true,(i+0));}}
        tracep->declBit(c+3391,"TestHarness ldut asic chipMaster axi4frag in_wdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag in_wdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+1140,"TestHarness ldut asic chipMaster axi4frag in_wdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4frag in_wdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4frag in_wdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+1022,"TestHarness ldut asic chipMaster axi4frag in_wdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+3392,"TestHarness ldut asic chipMaster axi4frag in_wdeq maybe_full", false,-1);
        tracep->declBit(c+1137,"TestHarness ldut asic chipMaster axi4frag in_wdeq empty", false,-1);
        tracep->declBit(c+1022,"TestHarness ldut asic chipMaster axi4frag in_wdeq do_enq", false,-1);
        tracep->declBit(c+1023,"TestHarness ldut asic chipMaster axi4frag in_wdeq do_deq", false,-1);
        tracep->declBit(c+1136,"TestHarness ldut asic chipMaster axi4index auto_in_awready", false,-1);
        tracep->declBit(c+74,"TestHarness ldut asic chipMaster axi4index auto_in_awvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic chipMaster axi4index auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+75,"TestHarness ldut asic chipMaster axi4index auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic chipMaster axi4index auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic chipMaster axi4index auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic chipMaster axi4index auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+1137,"TestHarness ldut asic chipMaster axi4index auto_in_wready", false,-1);
        tracep->declBit(c+77,"TestHarness ldut asic chipMaster axi4index auto_in_wvalid", false,-1);
        tracep->declQuad(c+1138,"TestHarness ldut asic chipMaster axi4index auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic chipMaster axi4index auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+1140,"TestHarness ldut asic chipMaster axi4index auto_in_wlast", false,-1);
        tracep->declBit(c+79,"TestHarness ldut asic chipMaster axi4index auto_in_bready", false,-1);
        tracep->declBit(c+80,"TestHarness ldut asic chipMaster axi4index auto_in_bvalid", false,-1);
        tracep->declBus(c+844,"TestHarness ldut asic chipMaster axi4index auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+845,"TestHarness ldut asic chipMaster axi4index auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+1141,"TestHarness ldut asic chipMaster axi4index auto_in_arready", false,-1);
        tracep->declBit(c+81,"TestHarness ldut asic chipMaster axi4index auto_in_arvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic chipMaster axi4index auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+75,"TestHarness ldut asic chipMaster axi4index auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic chipMaster axi4index auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic chipMaster axi4index auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic chipMaster axi4index auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+82,"TestHarness ldut asic chipMaster axi4index auto_in_rready", false,-1);
        tracep->declBit(c+83,"TestHarness ldut asic chipMaster axi4index auto_in_rvalid", false,-1);
        tracep->declBus(c+846,"TestHarness ldut asic chipMaster axi4index auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+847,"TestHarness ldut asic chipMaster axi4index auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+849,"TestHarness ldut asic chipMaster axi4index auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+84,"TestHarness ldut asic chipMaster axi4index auto_in_rlast", false,-1);
        tracep->declBit(c+1136,"TestHarness ldut asic chipMaster axi4index auto_out_awready", false,-1);
        tracep->declBit(c+74,"TestHarness ldut asic chipMaster axi4index auto_out_awvalid", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index auto_out_awid", false,-1);
        tracep->declBus(c+75,"TestHarness ldut asic chipMaster axi4index auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic chipMaster axi4index auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic chipMaster axi4index auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic chipMaster axi4index auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+19438,"TestHarness ldut asic chipMaster axi4index auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+1137,"TestHarness ldut asic chipMaster axi4index auto_out_wready", false,-1);
        tracep->declBit(c+77,"TestHarness ldut asic chipMaster axi4index auto_out_wvalid", false,-1);
        tracep->declQuad(c+1138,"TestHarness ldut asic chipMaster axi4index auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic chipMaster axi4index auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+1140,"TestHarness ldut asic chipMaster axi4index auto_out_wlast", false,-1);
        tracep->declBit(c+79,"TestHarness ldut asic chipMaster axi4index auto_out_bready", false,-1);
        tracep->declBit(c+80,"TestHarness ldut asic chipMaster axi4index auto_out_bvalid", false,-1);
        tracep->declBit(c+151,"TestHarness ldut asic chipMaster axi4index auto_out_bid", false,-1);
        tracep->declBus(c+845,"TestHarness ldut asic chipMaster axi4index auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+857,"TestHarness ldut asic chipMaster axi4index auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+1141,"TestHarness ldut asic chipMaster axi4index auto_out_arready", false,-1);
        tracep->declBit(c+81,"TestHarness ldut asic chipMaster axi4index auto_out_arvalid", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index auto_out_arid", false,-1);
        tracep->declBus(c+75,"TestHarness ldut asic chipMaster axi4index auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic chipMaster axi4index auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic chipMaster axi4index auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic chipMaster axi4index auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+19438,"TestHarness ldut asic chipMaster axi4index auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+82,"TestHarness ldut asic chipMaster axi4index auto_out_rready", false,-1);
        tracep->declBit(c+83,"TestHarness ldut asic chipMaster axi4index auto_out_rvalid", false,-1);
        tracep->declBit(c+158,"TestHarness ldut asic chipMaster axi4index auto_out_rid", false,-1);
        tracep->declQuad(c+847,"TestHarness ldut asic chipMaster axi4index auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+849,"TestHarness ldut asic chipMaster axi4index auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+858,"TestHarness ldut asic chipMaster axi4index auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+84,"TestHarness ldut asic chipMaster axi4index auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 reset", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_awready", false,-1);
        tracep->declBit(c+15896,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_awvalid", false,-1);
        tracep->declBus(c+17955,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+15897,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+15898,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+15899,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+1223,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_wready", false,-1);
        tracep->declBit(c+15902,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_wvalid", false,-1);
        tracep->declQuad(c+15903,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15905,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15906,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_wlast", false,-1);
        tracep->declBit(c+1224,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_bready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_bvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+19431,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+1225,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+1226,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1227,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_arready", false,-1);
        tracep->declBit(c+15907,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_arvalid", false,-1);
        tracep->declBus(c+17955,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+15897,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+15898,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+15899,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+1223,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+1228,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_rready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_rvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+19436,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+19431,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+1229,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+1230,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1231,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 auto_in_rlast", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_awready", false,-1);
        tracep->declBit(c+15908,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_awvalid", false,-1);
        tracep->declBus(c+17955,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+15897,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+15898,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+15899,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+1223,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_wready", false,-1);
        tracep->declBit(c+15902,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+15903,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15905,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15906,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_wlast", false,-1);
        tracep->declBit(c+1224,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_bready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+19431,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_arready", false,-1);
        tracep->declBit(c+15909,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_arvalid", false,-1);
        tracep->declBus(c+17955,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+15897,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+15898,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+15899,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+1223,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+1228,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_rready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+19436,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+19431,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_reset", false,-1);
        tracep->declBit(c+3393,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+3394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+1229,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+1230,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1231,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+3395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+3396,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+3397,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3398,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3399,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+3400,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+3401,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+3402,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3403,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3404,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+3405,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+3406,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+3407,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3408,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3409,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4_reset", false,-1);
        tracep->declBit(c+3410,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_ready", false,-1);
        tracep->declBit(c+3411,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_valid", false,-1);
        tracep->declBus(c+3412,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3413,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3414,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5_reset", false,-1);
        tracep->declBit(c+3415,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_ready", false,-1);
        tracep->declBit(c+3416,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_valid", false,-1);
        tracep->declBus(c+3417,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3418,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3419,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6_reset", false,-1);
        tracep->declBit(c+3420,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_ready", false,-1);
        tracep->declBit(c+3421,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_valid", false,-1);
        tracep->declBus(c+3422,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3423,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3424,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7_reset", false,-1);
        tracep->declBit(c+3425,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_ready", false,-1);
        tracep->declBit(c+3426,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_valid", false,-1);
        tracep->declBus(c+19463,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19464,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19465,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8_reset", false,-1);
        tracep->declBit(c+3427,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_ready", false,-1);
        tracep->declBit(c+3428,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_valid", false,-1);
        tracep->declBus(c+19466,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19467,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19468,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9_reset", false,-1);
        tracep->declBit(c+3429,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_ready", false,-1);
        tracep->declBit(c+3430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_valid", false,-1);
        tracep->declBus(c+19469,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19470,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19471,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10_reset", false,-1);
        tracep->declBit(c+3431,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_ready", false,-1);
        tracep->declBit(c+3432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_valid", false,-1);
        tracep->declBus(c+19472,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19473,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19474,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11_reset", false,-1);
        tracep->declBit(c+3433,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_ready", false,-1);
        tracep->declBit(c+3434,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_valid", false,-1);
        tracep->declBus(c+19475,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19476,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19477,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12_reset", false,-1);
        tracep->declBit(c+3435,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_ready", false,-1);
        tracep->declBit(c+3436,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_valid", false,-1);
        tracep->declBus(c+19478,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19479,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19480,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13_reset", false,-1);
        tracep->declBit(c+3437,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_ready", false,-1);
        tracep->declBit(c+3438,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_valid", false,-1);
        tracep->declBus(c+19481,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19482,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19483,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14_reset", false,-1);
        tracep->declBit(c+3439,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_ready", false,-1);
        tracep->declBit(c+3440,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_valid", false,-1);
        tracep->declBus(c+19484,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19485,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19486,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15_reset", false,-1);
        tracep->declBit(c+3441,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_ready", false,-1);
        tracep->declBit(c+3442,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_valid", false,-1);
        tracep->declBus(c+19487,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19488,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19489,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16_reset", false,-1);
        tracep->declBit(c+3443,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_ready", false,-1);
        tracep->declBit(c+3444,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_valid", false,-1);
        tracep->declBus(c+1225,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+1226,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1227,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17_reset", false,-1);
        tracep->declBit(c+3445,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_ready", false,-1);
        tracep->declBit(c+3446,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_valid", false,-1);
        tracep->declBus(c+3447,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3448,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3449,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18_reset", false,-1);
        tracep->declBit(c+3450,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_ready", false,-1);
        tracep->declBit(c+3451,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_valid", false,-1);
        tracep->declBus(c+3452,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3453,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3454,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19_reset", false,-1);
        tracep->declBit(c+3455,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_ready", false,-1);
        tracep->declBit(c+3456,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_valid", false,-1);
        tracep->declBus(c+3457,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3458,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3459,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20_reset", false,-1);
        tracep->declBit(c+3460,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_ready", false,-1);
        tracep->declBit(c+3461,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_valid", false,-1);
        tracep->declBus(c+3462,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3463,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3464,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21_reset", false,-1);
        tracep->declBit(c+3465,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_ready", false,-1);
        tracep->declBit(c+3466,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_valid", false,-1);
        tracep->declBus(c+3467,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3468,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3469,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22_reset", false,-1);
        tracep->declBit(c+3470,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_ready", false,-1);
        tracep->declBit(c+3471,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_valid", false,-1);
        tracep->declBus(c+3472,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3473,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3474,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23_reset", false,-1);
        tracep->declBit(c+3475,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_ready", false,-1);
        tracep->declBit(c+3476,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_valid", false,-1);
        tracep->declBus(c+19490,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19491,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19492,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24_reset", false,-1);
        tracep->declBit(c+3477,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_ready", false,-1);
        tracep->declBit(c+3478,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_valid", false,-1);
        tracep->declBus(c+19493,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19494,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19495,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25_reset", false,-1);
        tracep->declBit(c+3479,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_ready", false,-1);
        tracep->declBit(c+3480,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_valid", false,-1);
        tracep->declBus(c+19496,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19497,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19498,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26_reset", false,-1);
        tracep->declBit(c+3481,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_ready", false,-1);
        tracep->declBit(c+3482,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_valid", false,-1);
        tracep->declBus(c+19499,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19500,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19501,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27_reset", false,-1);
        tracep->declBit(c+3483,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_ready", false,-1);
        tracep->declBit(c+3484,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_valid", false,-1);
        tracep->declBus(c+19502,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19503,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19504,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28_reset", false,-1);
        tracep->declBit(c+3485,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_ready", false,-1);
        tracep->declBit(c+3486,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_valid", false,-1);
        tracep->declBus(c+19505,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19506,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19507,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29_reset", false,-1);
        tracep->declBit(c+3487,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_ready", false,-1);
        tracep->declBit(c+3488,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_valid", false,-1);
        tracep->declBus(c+19508,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19509,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19510,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30_reset", false,-1);
        tracep->declBit(c+3489,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_ready", false,-1);
        tracep->declBit(c+3490,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_valid", false,-1);
        tracep->declBus(c+19511,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19512,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19513,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31_reset", false,-1);
        tracep->declBit(c+3491,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_ready", false,-1);
        tracep->declBit(c+3492,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_valid", false,-1);
        tracep->declBus(c+19514,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19515,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19516,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+18041,"TestHarness ldut asic chipMaster axi4yank_1 arsel_0", false,-1);
        tracep->declBit(c+18042,"TestHarness ldut asic chipMaster axi4yank_1 arsel_1", false,-1);
        tracep->declBit(c+18043,"TestHarness ldut asic chipMaster axi4yank_1 arsel_2", false,-1);
        tracep->declBit(c+18044,"TestHarness ldut asic chipMaster axi4yank_1 arsel_3", false,-1);
        tracep->declBit(c+18045,"TestHarness ldut asic chipMaster axi4yank_1 arsel_4", false,-1);
        tracep->declBit(c+18046,"TestHarness ldut asic chipMaster axi4yank_1 arsel_5", false,-1);
        tracep->declBit(c+18047,"TestHarness ldut asic chipMaster axi4yank_1 arsel_6", false,-1);
        tracep->declBit(c+18048,"TestHarness ldut asic chipMaster axi4yank_1 arsel_7", false,-1);
        tracep->declBit(c+18049,"TestHarness ldut asic chipMaster axi4yank_1 arsel_8", false,-1);
        tracep->declBit(c+18050,"TestHarness ldut asic chipMaster axi4yank_1 arsel_9", false,-1);
        tracep->declBit(c+18051,"TestHarness ldut asic chipMaster axi4yank_1 arsel_10", false,-1);
        tracep->declBit(c+18052,"TestHarness ldut asic chipMaster axi4yank_1 arsel_11", false,-1);
        tracep->declBit(c+18053,"TestHarness ldut asic chipMaster axi4yank_1 arsel_12", false,-1);
        tracep->declBit(c+18054,"TestHarness ldut asic chipMaster axi4yank_1 arsel_13", false,-1);
        tracep->declBit(c+18055,"TestHarness ldut asic chipMaster axi4yank_1 arsel_14", false,-1);
        tracep->declBit(c+18056,"TestHarness ldut asic chipMaster axi4yank_1 arsel_15", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 rsel_0", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 rsel_1", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 rsel_2", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 rsel_3", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 rsel_4", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 rsel_5", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 rsel_6", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 rsel_7", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 rsel_8", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 rsel_9", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 rsel_10", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 rsel_11", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 rsel_12", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 rsel_13", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 rsel_14", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 rsel_15", false,-1);
        tracep->declBit(c+18041,"TestHarness ldut asic chipMaster axi4yank_1 awsel_0", false,-1);
        tracep->declBit(c+18042,"TestHarness ldut asic chipMaster axi4yank_1 awsel_1", false,-1);
        tracep->declBit(c+18043,"TestHarness ldut asic chipMaster axi4yank_1 awsel_2", false,-1);
        tracep->declBit(c+18044,"TestHarness ldut asic chipMaster axi4yank_1 awsel_3", false,-1);
        tracep->declBit(c+18045,"TestHarness ldut asic chipMaster axi4yank_1 awsel_4", false,-1);
        tracep->declBit(c+18046,"TestHarness ldut asic chipMaster axi4yank_1 awsel_5", false,-1);
        tracep->declBit(c+18047,"TestHarness ldut asic chipMaster axi4yank_1 awsel_6", false,-1);
        tracep->declBit(c+18048,"TestHarness ldut asic chipMaster axi4yank_1 awsel_7", false,-1);
        tracep->declBit(c+18049,"TestHarness ldut asic chipMaster axi4yank_1 awsel_8", false,-1);
        tracep->declBit(c+18050,"TestHarness ldut asic chipMaster axi4yank_1 awsel_9", false,-1);
        tracep->declBit(c+18051,"TestHarness ldut asic chipMaster axi4yank_1 awsel_10", false,-1);
        tracep->declBit(c+18052,"TestHarness ldut asic chipMaster axi4yank_1 awsel_11", false,-1);
        tracep->declBit(c+18053,"TestHarness ldut asic chipMaster axi4yank_1 awsel_12", false,-1);
        tracep->declBit(c+18054,"TestHarness ldut asic chipMaster axi4yank_1 awsel_13", false,-1);
        tracep->declBit(c+18055,"TestHarness ldut asic chipMaster axi4yank_1 awsel_14", false,-1);
        tracep->declBit(c+18056,"TestHarness ldut asic chipMaster axi4yank_1 awsel_15", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 bsel_0", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 bsel_1", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 bsel_2", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 bsel_3", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 bsel_4", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 bsel_5", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 bsel_6", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 bsel_7", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 bsel_8", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 bsel_9", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 bsel_10", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 bsel_11", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 bsel_12", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 bsel_13", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 bsel_14", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 bsel_15", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility reset", false,-1);
        tracep->declBit(c+3393,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+3394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+1229,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+1230,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1231,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19517+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+1229,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3493,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3494,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19534+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+1230,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3493,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3494,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+19551+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id", true,(i+0));}}
        tracep->declBit(c+1231,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+3493,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+3494,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+3494,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+3493,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+3495,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+3496,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+3497,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility empty", false,-1);
        tracep->declBit(c+3498,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility full", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+3499,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility wrap", false,-1);
        tracep->declBit(c+3500,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+3395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+3396,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+3397,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3398,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3399,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19568+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+3397,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3501,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3502,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19585+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+3398,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3501,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3502,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+19602+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+3399,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+3501,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+3502,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+3502,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+3501,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+3503,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+3504,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+3505,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+3506,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+3507,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 wrap", false,-1);
        tracep->declBit(c+3508,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_1 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+3400,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+3401,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+3402,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3403,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3404,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19619+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+3402,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3509,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3510,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19636+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+3403,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3509,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3510,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+19653+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+3404,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+3509,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+3510,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+3510,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+3509,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+3511,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+3512,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+3513,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+3514,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+3515,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 wrap", false,-1);
        tracep->declBit(c+3516,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_2 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+3405,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+3406,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+3407,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3408,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3409,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19670+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+3407,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3517,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3518,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19687+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+3408,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3517,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3518,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+19704+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+3409,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+3517,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+3518,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+3518,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+3517,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+3519,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+3520,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+3521,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+3522,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+3523,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 wrap", false,-1);
        tracep->declBit(c+3524,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_3 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 reset", false,-1);
        tracep->declBit(c+3410,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_ready", false,-1);
        tracep->declBit(c+3411,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_valid", false,-1);
        tracep->declBus(c+3412,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3413,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3414,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19721+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+3412,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3525,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3526,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19738+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+3413,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3525,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3526,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+19755+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+3414,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+3525,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+3526,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+3526,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+3525,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+3527,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 maybe_full", false,-1);
        tracep->declBit(c+3528,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 ptr_match", false,-1);
        tracep->declBit(c+3529,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 empty", false,-1);
        tracep->declBit(c+3530,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 full", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 do_deq", false,-1);
        tracep->declBit(c+3531,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 wrap", false,-1);
        tracep->declBit(c+3532,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_4 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 reset", false,-1);
        tracep->declBit(c+3415,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_ready", false,-1);
        tracep->declBit(c+3416,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_valid", false,-1);
        tracep->declBus(c+3417,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3418,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3419,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19772+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+3417,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3533,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3534,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19789+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+3418,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3533,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3534,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+19806+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+3419,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+3533,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+3534,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+3534,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+3533,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+3535,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 maybe_full", false,-1);
        tracep->declBit(c+3536,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 ptr_match", false,-1);
        tracep->declBit(c+3537,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 empty", false,-1);
        tracep->declBit(c+3538,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 full", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 do_deq", false,-1);
        tracep->declBit(c+3539,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 wrap", false,-1);
        tracep->declBit(c+3540,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_5 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 reset", false,-1);
        tracep->declBit(c+3420,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_ready", false,-1);
        tracep->declBit(c+3421,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_valid", false,-1);
        tracep->declBus(c+3422,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3423,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3424,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19823+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+3422,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3541,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3542,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19840+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+3423,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3541,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3542,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+19857+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+3424,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+3541,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+3542,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+3542,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+3541,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+3543,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 maybe_full", false,-1);
        tracep->declBit(c+3544,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 ptr_match", false,-1);
        tracep->declBit(c+3545,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 empty", false,-1);
        tracep->declBit(c+3546,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 full", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 do_deq", false,-1);
        tracep->declBit(c+3547,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 wrap", false,-1);
        tracep->declBit(c+3548,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_6 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 reset", false,-1);
        tracep->declBit(c+3425,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_ready", false,-1);
        tracep->declBit(c+3426,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_valid", false,-1);
        tracep->declBus(c+19463,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19464,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19465,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19874+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19463,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19875+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19464,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+19876+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19465,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+3426,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 maybe_full", false,-1);
        tracep->declBit(c+3425,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 empty", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_7 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 reset", false,-1);
        tracep->declBit(c+3427,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_ready", false,-1);
        tracep->declBit(c+3428,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_valid", false,-1);
        tracep->declBus(c+19466,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19467,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19468,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19877+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19466,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19878+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19467,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+19879+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19468,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+3428,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 maybe_full", false,-1);
        tracep->declBit(c+3427,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 empty", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_8 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 reset", false,-1);
        tracep->declBit(c+3429,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_ready", false,-1);
        tracep->declBit(c+3430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_valid", false,-1);
        tracep->declBus(c+19469,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19470,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19471,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19880+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19469,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19881+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19470,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+19882+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19471,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+3430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 maybe_full", false,-1);
        tracep->declBit(c+3429,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 empty", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_9 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 reset", false,-1);
        tracep->declBit(c+3431,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_ready", false,-1);
        tracep->declBit(c+3432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_valid", false,-1);
        tracep->declBus(c+19472,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19473,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19474,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19883+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19472,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19884+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19473,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+19885+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19474,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+3432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 maybe_full", false,-1);
        tracep->declBit(c+3431,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 empty", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_10 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 reset", false,-1);
        tracep->declBit(c+3433,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_ready", false,-1);
        tracep->declBit(c+3434,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_valid", false,-1);
        tracep->declBus(c+19475,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19476,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19477,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19886+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19475,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19887+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19476,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+19888+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19477,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+3434,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 maybe_full", false,-1);
        tracep->declBit(c+3433,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 empty", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_11 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 reset", false,-1);
        tracep->declBit(c+3435,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_ready", false,-1);
        tracep->declBit(c+3436,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_valid", false,-1);
        tracep->declBus(c+19478,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19479,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19480,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19889+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19478,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19890+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19479,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+19891+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19480,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+3436,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 maybe_full", false,-1);
        tracep->declBit(c+3435,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 empty", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_12 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 reset", false,-1);
        tracep->declBit(c+3437,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_ready", false,-1);
        tracep->declBit(c+3438,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_valid", false,-1);
        tracep->declBus(c+19481,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19482,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19483,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19892+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19481,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19893+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19482,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+19894+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19483,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+3438,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 maybe_full", false,-1);
        tracep->declBit(c+3437,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 empty", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_13 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 reset", false,-1);
        tracep->declBit(c+3439,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_ready", false,-1);
        tracep->declBit(c+3440,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_valid", false,-1);
        tracep->declBus(c+19484,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19485,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19486,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19895+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19484,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19896+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19485,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+19897+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19486,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+3440,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 maybe_full", false,-1);
        tracep->declBit(c+3439,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 empty", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_14 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 reset", false,-1);
        tracep->declBit(c+3441,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_ready", false,-1);
        tracep->declBit(c+3442,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_valid", false,-1);
        tracep->declBus(c+19487,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19488,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19489,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19898+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19487,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19899+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19488,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+19900+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19489,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+3442,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 maybe_full", false,-1);
        tracep->declBit(c+3441,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 empty", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_15 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 reset", false,-1);
        tracep->declBit(c+3443,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_ready", false,-1);
        tracep->declBit(c+3444,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_valid", false,-1);
        tracep->declBus(c+1225,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+1226,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1227,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19901+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+1225,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3549,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3550,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19918+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+1226,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3549,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3550,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+19935+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+1227,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+3549,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+3550,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+3550,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+3549,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+3551,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 maybe_full", false,-1);
        tracep->declBit(c+3552,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 ptr_match", false,-1);
        tracep->declBit(c+3553,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 empty", false,-1);
        tracep->declBit(c+3554,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 full", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 do_deq", false,-1);
        tracep->declBit(c+3555,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 wrap", false,-1);
        tracep->declBit(c+3556,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_16 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 reset", false,-1);
        tracep->declBit(c+3445,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_ready", false,-1);
        tracep->declBit(c+3446,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_valid", false,-1);
        tracep->declBus(c+3447,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3448,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3449,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19952+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+3447,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3557,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3558,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+19969+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+3448,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3557,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3558,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+19986+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+3449,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+3557,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+3558,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+3558,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+3557,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+3559,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 maybe_full", false,-1);
        tracep->declBit(c+3560,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 ptr_match", false,-1);
        tracep->declBit(c+3561,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 empty", false,-1);
        tracep->declBit(c+3562,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 full", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 do_deq", false,-1);
        tracep->declBit(c+3563,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 wrap", false,-1);
        tracep->declBit(c+3564,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_17 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 reset", false,-1);
        tracep->declBit(c+3450,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_ready", false,-1);
        tracep->declBit(c+3451,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_valid", false,-1);
        tracep->declBus(c+3452,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3453,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3454,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20003+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+3452,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3565,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3566,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20020+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+3453,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3565,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3566,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20037+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+3454,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+3565,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+3566,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+3566,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+3565,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+3567,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 maybe_full", false,-1);
        tracep->declBit(c+3568,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 ptr_match", false,-1);
        tracep->declBit(c+3569,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 empty", false,-1);
        tracep->declBit(c+3570,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 full", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 do_deq", false,-1);
        tracep->declBit(c+3571,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 wrap", false,-1);
        tracep->declBit(c+3572,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_18 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 reset", false,-1);
        tracep->declBit(c+3455,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_ready", false,-1);
        tracep->declBit(c+3456,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_valid", false,-1);
        tracep->declBus(c+3457,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3458,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3459,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20054+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+3457,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3573,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3574,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20071+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+3458,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3573,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3574,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20088+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+3459,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+3573,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+3574,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+3574,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+3573,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+3575,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 maybe_full", false,-1);
        tracep->declBit(c+3576,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 ptr_match", false,-1);
        tracep->declBit(c+3577,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 empty", false,-1);
        tracep->declBit(c+3578,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 full", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 do_deq", false,-1);
        tracep->declBit(c+3579,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 wrap", false,-1);
        tracep->declBit(c+3580,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_19 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 reset", false,-1);
        tracep->declBit(c+3460,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_ready", false,-1);
        tracep->declBit(c+3461,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_valid", false,-1);
        tracep->declBus(c+3462,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3463,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3464,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20105+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+3462,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3581,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3582,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20122+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+3463,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3581,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3582,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20139+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+3464,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+3581,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+3582,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+3582,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+3581,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+3583,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 maybe_full", false,-1);
        tracep->declBit(c+3584,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 ptr_match", false,-1);
        tracep->declBit(c+3585,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 empty", false,-1);
        tracep->declBit(c+3586,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 full", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 do_deq", false,-1);
        tracep->declBit(c+3587,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 wrap", false,-1);
        tracep->declBit(c+3588,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_20 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 reset", false,-1);
        tracep->declBit(c+3465,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_ready", false,-1);
        tracep->declBit(c+3466,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_valid", false,-1);
        tracep->declBus(c+3467,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3468,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3469,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20156+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+3467,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3589,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3590,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20173+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+3468,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3589,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3590,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20190+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+3469,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+3589,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+3590,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+3590,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+3589,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+3591,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 maybe_full", false,-1);
        tracep->declBit(c+3592,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 ptr_match", false,-1);
        tracep->declBit(c+3593,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 empty", false,-1);
        tracep->declBit(c+3594,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 full", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 do_deq", false,-1);
        tracep->declBit(c+3595,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 wrap", false,-1);
        tracep->declBit(c+3596,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_21 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 reset", false,-1);
        tracep->declBit(c+3470,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_ready", false,-1);
        tracep->declBit(c+3471,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_valid", false,-1);
        tracep->declBus(c+3472,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+3473,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+3474,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20207+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+3472,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3597,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+3598,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+20224+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+3473,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3597,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+3598,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+20241+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+3474,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+3597,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+3598,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+3598,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+3597,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+3599,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 maybe_full", false,-1);
        tracep->declBit(c+3600,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 ptr_match", false,-1);
        tracep->declBit(c+3601,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 empty", false,-1);
        tracep->declBit(c+3602,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 full", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 do_deq", false,-1);
        tracep->declBit(c+3603,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 wrap", false,-1);
        tracep->declBit(c+3604,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_22 wrap_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 reset", false,-1);
        tracep->declBit(c+3475,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_ready", false,-1);
        tracep->declBit(c+3476,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_valid", false,-1);
        tracep->declBus(c+19490,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19491,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19492,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20258+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19490,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20259+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19491,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20260+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19492,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+3476,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 maybe_full", false,-1);
        tracep->declBit(c+3475,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 empty", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_23 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 reset", false,-1);
        tracep->declBit(c+3477,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_ready", false,-1);
        tracep->declBit(c+3478,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_valid", false,-1);
        tracep->declBus(c+19493,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19494,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19495,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20261+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19493,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20262+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19494,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20263+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19495,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+3478,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 maybe_full", false,-1);
        tracep->declBit(c+3477,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 empty", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_24 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 reset", false,-1);
        tracep->declBit(c+3479,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_ready", false,-1);
        tracep->declBit(c+3480,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_valid", false,-1);
        tracep->declBus(c+19496,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19497,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19498,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20264+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19496,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20265+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19497,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20266+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19498,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+3480,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 maybe_full", false,-1);
        tracep->declBit(c+3479,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 empty", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_25 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 reset", false,-1);
        tracep->declBit(c+3481,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_ready", false,-1);
        tracep->declBit(c+3482,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_valid", false,-1);
        tracep->declBus(c+19499,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19500,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19501,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20267+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19499,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20268+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19500,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20269+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19501,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+3482,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 maybe_full", false,-1);
        tracep->declBit(c+3481,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 empty", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_26 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 reset", false,-1);
        tracep->declBit(c+3483,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_ready", false,-1);
        tracep->declBit(c+3484,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_valid", false,-1);
        tracep->declBus(c+19502,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19503,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19504,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20270+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19502,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20271+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19503,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20272+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19504,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+3484,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 maybe_full", false,-1);
        tracep->declBit(c+3483,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 empty", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_27 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 reset", false,-1);
        tracep->declBit(c+3485,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_ready", false,-1);
        tracep->declBit(c+3486,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_valid", false,-1);
        tracep->declBus(c+19505,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19506,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19507,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20273+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19505,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20274+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19506,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20275+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19507,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+3486,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 maybe_full", false,-1);
        tracep->declBit(c+3485,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 empty", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_28 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 reset", false,-1);
        tracep->declBit(c+3487,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_ready", false,-1);
        tracep->declBit(c+3488,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_valid", false,-1);
        tracep->declBus(c+19508,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19509,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19510,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20276+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19508,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20277+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19509,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20278+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19510,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+3488,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 maybe_full", false,-1);
        tracep->declBit(c+3487,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 empty", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_29 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 reset", false,-1);
        tracep->declBit(c+3489,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_ready", false,-1);
        tracep->declBit(c+3490,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_valid", false,-1);
        tracep->declBus(c+19511,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19512,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19513,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20279+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19511,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20280+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19512,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20281+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19513,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+3490,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 maybe_full", false,-1);
        tracep->declBit(c+3489,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 empty", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_30 do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 reset", false,-1);
        tracep->declBit(c+3491,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_valid", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_ready", false,-1);
        tracep->declBit(c+3492,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_valid", false,-1);
        tracep->declBus(c+19514,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19515,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19516,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20282+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+19514,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20283+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+19515,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20284+i*1,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+19516,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+3492,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 maybe_full", false,-1);
        tracep->declBit(c+3491,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 empty", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4yank_1 QueueCompatibility_31 do_deq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index_1 auto_in_awready", false,-1);
        tracep->declBit(c+15896,"TestHarness ldut asic chipMaster axi4index_1 auto_in_awvalid", false,-1);
        tracep->declBus(c+17957,"TestHarness ldut asic chipMaster axi4index_1 auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+15897,"TestHarness ldut asic chipMaster axi4index_1 auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+15898,"TestHarness ldut asic chipMaster axi4index_1 auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+15899,"TestHarness ldut asic chipMaster axi4index_1 auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+1223,"TestHarness ldut asic chipMaster axi4index_1 auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4index_1 auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4index_1 auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index_1 auto_in_wready", false,-1);
        tracep->declBit(c+15902,"TestHarness ldut asic chipMaster axi4index_1 auto_in_wvalid", false,-1);
        tracep->declQuad(c+15903,"TestHarness ldut asic chipMaster axi4index_1 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15905,"TestHarness ldut asic chipMaster axi4index_1 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15906,"TestHarness ldut asic chipMaster axi4index_1 auto_in_wlast", false,-1);
        tracep->declBit(c+1224,"TestHarness ldut asic chipMaster axi4index_1 auto_in_bready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index_1 auto_in_bvalid", false,-1);
        tracep->declBus(c+1232,"TestHarness ldut asic chipMaster axi4index_1 auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+19431,"TestHarness ldut asic chipMaster axi4index_1 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+1225,"TestHarness ldut asic chipMaster axi4index_1 auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+1226,"TestHarness ldut asic chipMaster axi4index_1 auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index_1 auto_in_arready", false,-1);
        tracep->declBit(c+15907,"TestHarness ldut asic chipMaster axi4index_1 auto_in_arvalid", false,-1);
        tracep->declBus(c+17957,"TestHarness ldut asic chipMaster axi4index_1 auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+15897,"TestHarness ldut asic chipMaster axi4index_1 auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+15898,"TestHarness ldut asic chipMaster axi4index_1 auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+15899,"TestHarness ldut asic chipMaster axi4index_1 auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+1223,"TestHarness ldut asic chipMaster axi4index_1 auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4index_1 auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4index_1 auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1228,"TestHarness ldut asic chipMaster axi4index_1 auto_in_rready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index_1 auto_in_rvalid", false,-1);
        tracep->declBus(c+1233,"TestHarness ldut asic chipMaster axi4index_1 auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+19436,"TestHarness ldut asic chipMaster axi4index_1 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+19431,"TestHarness ldut asic chipMaster axi4index_1 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+1229,"TestHarness ldut asic chipMaster axi4index_1 auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+1230,"TestHarness ldut asic chipMaster axi4index_1 auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index_1 auto_in_rlast", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index_1 auto_out_awready", false,-1);
        tracep->declBit(c+15896,"TestHarness ldut asic chipMaster axi4index_1 auto_out_awvalid", false,-1);
        tracep->declBus(c+17955,"TestHarness ldut asic chipMaster axi4index_1 auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+15897,"TestHarness ldut asic chipMaster axi4index_1 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+15898,"TestHarness ldut asic chipMaster axi4index_1 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+15899,"TestHarness ldut asic chipMaster axi4index_1 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+1223,"TestHarness ldut asic chipMaster axi4index_1 auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4index_1 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4index_1 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4index_1 auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index_1 auto_out_wready", false,-1);
        tracep->declBit(c+15902,"TestHarness ldut asic chipMaster axi4index_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+15903,"TestHarness ldut asic chipMaster axi4index_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15905,"TestHarness ldut asic chipMaster axi4index_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15906,"TestHarness ldut asic chipMaster axi4index_1 auto_out_wlast", false,-1);
        tracep->declBit(c+1224,"TestHarness ldut asic chipMaster axi4index_1 auto_out_bready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic chipMaster axi4index_1 auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+19431,"TestHarness ldut asic chipMaster axi4index_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+1225,"TestHarness ldut asic chipMaster axi4index_1 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+1226,"TestHarness ldut asic chipMaster axi4index_1 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1227,"TestHarness ldut asic chipMaster axi4index_1 auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index_1 auto_out_arready", false,-1);
        tracep->declBit(c+15907,"TestHarness ldut asic chipMaster axi4index_1 auto_out_arvalid", false,-1);
        tracep->declBus(c+17955,"TestHarness ldut asic chipMaster axi4index_1 auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+15897,"TestHarness ldut asic chipMaster axi4index_1 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+15898,"TestHarness ldut asic chipMaster axi4index_1 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+15899,"TestHarness ldut asic chipMaster axi4index_1 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+1223,"TestHarness ldut asic chipMaster axi4index_1 auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster axi4index_1 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster axi4index_1 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17956,"TestHarness ldut asic chipMaster axi4index_1 auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+1228,"TestHarness ldut asic chipMaster axi4index_1 auto_out_rready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic chipMaster axi4index_1 auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+19436,"TestHarness ldut asic chipMaster axi4index_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+19431,"TestHarness ldut asic chipMaster axi4index_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+1229,"TestHarness ldut asic chipMaster axi4index_1 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+1230,"TestHarness ldut asic chipMaster axi4index_1 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1231,"TestHarness ldut asic chipMaster axi4index_1 auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster axi4index_1 auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster tl2axi4 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster tl2axi4 reset", false,-1);
        tracep->declBit(c+17950,"TestHarness ldut asic chipMaster tl2axi4 auto_in_a_ready", false,-1);
        tracep->declBit(c+17951,"TestHarness ldut asic chipMaster tl2axi4 auto_in_a_valid", false,-1);
        tracep->declBus(c+17940,"TestHarness ldut asic chipMaster tl2axi4 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17941,"TestHarness ldut asic chipMaster tl2axi4 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17942,"TestHarness ldut asic chipMaster tl2axi4 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17943,"TestHarness ldut asic chipMaster tl2axi4 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17944,"TestHarness ldut asic chipMaster tl2axi4 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17945,"TestHarness ldut asic chipMaster tl2axi4 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17946,"TestHarness ldut asic chipMaster tl2axi4 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+1159,"TestHarness ldut asic chipMaster tl2axi4 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+1186,"TestHarness ldut asic chipMaster tl2axi4 auto_in_d_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 auto_in_d_valid", false,-1);
        tracep->declBus(c+1187,"TestHarness ldut asic chipMaster tl2axi4 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1188,"TestHarness ldut asic chipMaster tl2axi4 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1189,"TestHarness ldut asic chipMaster tl2axi4 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1190,"TestHarness ldut asic chipMaster tl2axi4 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+19436,"TestHarness ldut asic chipMaster tl2axi4 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+1191,"TestHarness ldut asic chipMaster tl2axi4 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 auto_out_awready", false,-1);
        tracep->declBit(c+15896,"TestHarness ldut asic chipMaster tl2axi4 auto_out_awvalid", false,-1);
        tracep->declBus(c+17957,"TestHarness ldut asic chipMaster tl2axi4 auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+15897,"TestHarness ldut asic chipMaster tl2axi4 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+15898,"TestHarness ldut asic chipMaster tl2axi4 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+15899,"TestHarness ldut asic chipMaster tl2axi4 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+1223,"TestHarness ldut asic chipMaster tl2axi4 auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster tl2axi4 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster tl2axi4 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 auto_out_wready", false,-1);
        tracep->declBit(c+15902,"TestHarness ldut asic chipMaster tl2axi4 auto_out_wvalid", false,-1);
        tracep->declQuad(c+15903,"TestHarness ldut asic chipMaster tl2axi4 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15905,"TestHarness ldut asic chipMaster tl2axi4 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15906,"TestHarness ldut asic chipMaster tl2axi4 auto_out_wlast", false,-1);
        tracep->declBit(c+1224,"TestHarness ldut asic chipMaster tl2axi4 auto_out_bready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 auto_out_bvalid", false,-1);
        tracep->declBus(c+1232,"TestHarness ldut asic chipMaster tl2axi4 auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+19431,"TestHarness ldut asic chipMaster tl2axi4 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+1225,"TestHarness ldut asic chipMaster tl2axi4 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+1226,"TestHarness ldut asic chipMaster tl2axi4 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 auto_out_arready", false,-1);
        tracep->declBit(c+15907,"TestHarness ldut asic chipMaster tl2axi4 auto_out_arvalid", false,-1);
        tracep->declBus(c+17957,"TestHarness ldut asic chipMaster tl2axi4 auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+15897,"TestHarness ldut asic chipMaster tl2axi4 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+15898,"TestHarness ldut asic chipMaster tl2axi4 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+15899,"TestHarness ldut asic chipMaster tl2axi4 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+1223,"TestHarness ldut asic chipMaster tl2axi4 auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster tl2axi4 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster tl2axi4 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1228,"TestHarness ldut asic chipMaster tl2axi4 auto_out_rready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 auto_out_rvalid", false,-1);
        tracep->declBus(c+1233,"TestHarness ldut asic chipMaster tl2axi4 auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+19436,"TestHarness ldut asic chipMaster tl2axi4 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+19431,"TestHarness ldut asic chipMaster tl2axi4 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+1229,"TestHarness ldut asic chipMaster tl2axi4 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+1230,"TestHarness ldut asic chipMaster tl2axi4 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster tl2axi4 monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster tl2axi4 monitor_reset", false,-1);
        tracep->declBit(c+18057,"TestHarness ldut asic chipMaster tl2axi4 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17951,"TestHarness ldut asic chipMaster tl2axi4 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17940,"TestHarness ldut asic chipMaster tl2axi4 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17941,"TestHarness ldut asic chipMaster tl2axi4 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17942,"TestHarness ldut asic chipMaster tl2axi4 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17943,"TestHarness ldut asic chipMaster tl2axi4 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17944,"TestHarness ldut asic chipMaster tl2axi4 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17945,"TestHarness ldut asic chipMaster tl2axi4 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+1159,"TestHarness ldut asic chipMaster tl2axi4 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+1186,"TestHarness ldut asic chipMaster tl2axi4 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+1187,"TestHarness ldut asic chipMaster tl2axi4 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3605,"TestHarness ldut asic chipMaster tl2axi4 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3606,"TestHarness ldut asic chipMaster tl2axi4 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3607,"TestHarness ldut asic chipMaster tl2axi4 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3608,"TestHarness ldut asic chipMaster tl2axi4 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster tl2axi4 deq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster tl2axi4 deq_reset", false,-1);
        tracep->declBit(c+3609,"TestHarness ldut asic chipMaster tl2axi4 deq_io_enq_ready", false,-1);
        tracep->declBit(c+16006,"TestHarness ldut asic chipMaster tl2axi4 deq_io_enq_valid", false,-1);
        tracep->declQuad(c+17946,"TestHarness ldut asic chipMaster tl2axi4 deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17945,"TestHarness ldut asic chipMaster tl2axi4 deq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+16007,"TestHarness ldut asic chipMaster tl2axi4 deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 deq_io_deq_ready", false,-1);
        tracep->declBit(c+15902,"TestHarness ldut asic chipMaster tl2axi4 deq_io_deq_valid", false,-1);
        tracep->declQuad(c+15903,"TestHarness ldut asic chipMaster tl2axi4 deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15905,"TestHarness ldut asic chipMaster tl2axi4 deq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+15906,"TestHarness ldut asic chipMaster tl2axi4 deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq_reset", false,-1);
        tracep->declBit(c+3610,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq_io_enq_ready", false,-1);
        tracep->declBit(c+18058,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq_io_enq_valid", false,-1);
        tracep->declBus(c+18059,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+17944,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18060,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18061,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18062,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17943,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18014,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq_io_enq_bits_wen", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq_io_deq_ready", false,-1);
        tracep->declBit(c+16008,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq_io_deq_valid", false,-1);
        tracep->declBus(c+17957,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+15897,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+15898,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+15899,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1223,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+16009,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq_io_deq_bits_wen", false,-1);
        tracep->declBit(c+18014,"TestHarness ldut asic chipMaster tl2axi4 a_isPut", false,-1);
        tracep->declBus(c+3611,"TestHarness ldut asic chipMaster tl2axi4 count_7", false,-1, 4,0);
        tracep->declBit(c+3612,"TestHarness ldut asic chipMaster tl2axi4 idle_6", false,-1);
        tracep->declBit(c+3613,"TestHarness ldut asic chipMaster tl2axi4 write_6", false,-1);
        tracep->declBit(c+16010,"TestHarness ldut asic chipMaster tl2axi4 mismatch_6", false,-1);
        tracep->declBit(c+18063,"TestHarness ldut asic chipMaster tl2axi4 idStall_6", false,-1);
        tracep->declBus(c+3614,"TestHarness ldut asic chipMaster tl2axi4 count_6", false,-1, 4,0);
        tracep->declBit(c+3615,"TestHarness ldut asic chipMaster tl2axi4 idle_5", false,-1);
        tracep->declBit(c+3616,"TestHarness ldut asic chipMaster tl2axi4 write_5", false,-1);
        tracep->declBit(c+16011,"TestHarness ldut asic chipMaster tl2axi4 mismatch_5", false,-1);
        tracep->declBit(c+18064,"TestHarness ldut asic chipMaster tl2axi4 idStall_5", false,-1);
        tracep->declBus(c+3617,"TestHarness ldut asic chipMaster tl2axi4 count_5", false,-1, 4,0);
        tracep->declBit(c+3618,"TestHarness ldut asic chipMaster tl2axi4 idle_4", false,-1);
        tracep->declBit(c+3619,"TestHarness ldut asic chipMaster tl2axi4 write_4", false,-1);
        tracep->declBit(c+16012,"TestHarness ldut asic chipMaster tl2axi4 mismatch_4", false,-1);
        tracep->declBit(c+18065,"TestHarness ldut asic chipMaster tl2axi4 idStall_4", false,-1);
        tracep->declBus(c+3620,"TestHarness ldut asic chipMaster tl2axi4 count_4", false,-1, 4,0);
        tracep->declBit(c+3621,"TestHarness ldut asic chipMaster tl2axi4 idle_3", false,-1);
        tracep->declBit(c+3622,"TestHarness ldut asic chipMaster tl2axi4 write_3", false,-1);
        tracep->declBit(c+16013,"TestHarness ldut asic chipMaster tl2axi4 mismatch_3", false,-1);
        tracep->declBit(c+18066,"TestHarness ldut asic chipMaster tl2axi4 idStall_3", false,-1);
        tracep->declBus(c+3623,"TestHarness ldut asic chipMaster tl2axi4 count_3", false,-1, 4,0);
        tracep->declBit(c+3624,"TestHarness ldut asic chipMaster tl2axi4 idle_2", false,-1);
        tracep->declBit(c+3625,"TestHarness ldut asic chipMaster tl2axi4 write_2", false,-1);
        tracep->declBit(c+16014,"TestHarness ldut asic chipMaster tl2axi4 mismatch_2", false,-1);
        tracep->declBit(c+18067,"TestHarness ldut asic chipMaster tl2axi4 idStall_2", false,-1);
        tracep->declBus(c+3626,"TestHarness ldut asic chipMaster tl2axi4 count_2", false,-1, 4,0);
        tracep->declBit(c+3627,"TestHarness ldut asic chipMaster tl2axi4 idle_1", false,-1);
        tracep->declBit(c+3628,"TestHarness ldut asic chipMaster tl2axi4 write_1", false,-1);
        tracep->declBit(c+16015,"TestHarness ldut asic chipMaster tl2axi4 mismatch_1", false,-1);
        tracep->declBit(c+18068,"TestHarness ldut asic chipMaster tl2axi4 idStall_1", false,-1);
        tracep->declBus(c+3629,"TestHarness ldut asic chipMaster tl2axi4 count_1", false,-1, 4,0);
        tracep->declBit(c+3630,"TestHarness ldut asic chipMaster tl2axi4 idle", false,-1);
        tracep->declBit(c+3631,"TestHarness ldut asic chipMaster tl2axi4 write", false,-1);
        tracep->declBit(c+16016,"TestHarness ldut asic chipMaster tl2axi4 mismatch", false,-1);
        tracep->declBit(c+18069,"TestHarness ldut asic chipMaster tl2axi4 idStall_0", false,-1);
        tracep->declBit(c+3632,"TestHarness ldut asic chipMaster tl2axi4 count_23", false,-1);
        tracep->declBit(c+3633,"TestHarness ldut asic chipMaster tl2axi4 idle_22", false,-1);
        tracep->declBit(c+3634,"TestHarness ldut asic chipMaster tl2axi4 count_22", false,-1);
        tracep->declBit(c+3635,"TestHarness ldut asic chipMaster tl2axi4 idle_21", false,-1);
        tracep->declBit(c+3636,"TestHarness ldut asic chipMaster tl2axi4 count_21", false,-1);
        tracep->declBit(c+3637,"TestHarness ldut asic chipMaster tl2axi4 idle_20", false,-1);
        tracep->declBit(c+3638,"TestHarness ldut asic chipMaster tl2axi4 count_20", false,-1);
        tracep->declBit(c+3639,"TestHarness ldut asic chipMaster tl2axi4 idle_19", false,-1);
        tracep->declBit(c+3640,"TestHarness ldut asic chipMaster tl2axi4 count_19", false,-1);
        tracep->declBit(c+3641,"TestHarness ldut asic chipMaster tl2axi4 idle_18", false,-1);
        tracep->declBit(c+3642,"TestHarness ldut asic chipMaster tl2axi4 count_18", false,-1);
        tracep->declBit(c+3643,"TestHarness ldut asic chipMaster tl2axi4 idle_17", false,-1);
        tracep->declBit(c+3644,"TestHarness ldut asic chipMaster tl2axi4 count_17", false,-1);
        tracep->declBit(c+3645,"TestHarness ldut asic chipMaster tl2axi4 idle_16", false,-1);
        tracep->declBit(c+3646,"TestHarness ldut asic chipMaster tl2axi4 count_16", false,-1);
        tracep->declBit(c+3647,"TestHarness ldut asic chipMaster tl2axi4 idle_15", false,-1);
        tracep->declBit(c+3648,"TestHarness ldut asic chipMaster tl2axi4 count_15", false,-1);
        tracep->declBit(c+3649,"TestHarness ldut asic chipMaster tl2axi4 idle_14", false,-1);
        tracep->declBit(c+3650,"TestHarness ldut asic chipMaster tl2axi4 count_14", false,-1);
        tracep->declBit(c+3651,"TestHarness ldut asic chipMaster tl2axi4 idle_13", false,-1);
        tracep->declBit(c+3652,"TestHarness ldut asic chipMaster tl2axi4 count_13", false,-1);
        tracep->declBit(c+3653,"TestHarness ldut asic chipMaster tl2axi4 idle_12", false,-1);
        tracep->declBit(c+3654,"TestHarness ldut asic chipMaster tl2axi4 count_12", false,-1);
        tracep->declBit(c+3655,"TestHarness ldut asic chipMaster tl2axi4 idle_11", false,-1);
        tracep->declBit(c+3656,"TestHarness ldut asic chipMaster tl2axi4 count_11", false,-1);
        tracep->declBit(c+3657,"TestHarness ldut asic chipMaster tl2axi4 idle_10", false,-1);
        tracep->declBit(c+3658,"TestHarness ldut asic chipMaster tl2axi4 count_10", false,-1);
        tracep->declBit(c+3659,"TestHarness ldut asic chipMaster tl2axi4 idle_9", false,-1);
        tracep->declBit(c+3660,"TestHarness ldut asic chipMaster tl2axi4 count_9", false,-1);
        tracep->declBit(c+3661,"TestHarness ldut asic chipMaster tl2axi4 idle_8", false,-1);
        tracep->declBit(c+3662,"TestHarness ldut asic chipMaster tl2axi4 count_8", false,-1);
        tracep->declBit(c+3663,"TestHarness ldut asic chipMaster tl2axi4 idle_7", false,-1);
        tracep->declBus(c+3664,"TestHarness ldut asic chipMaster tl2axi4 counter", false,-1, 2,0);
        tracep->declBit(c+3665,"TestHarness ldut asic chipMaster tl2axi4 a_first", false,-1);
        tracep->declBit(c+18070,"TestHarness ldut asic chipMaster tl2axi4 stall", false,-1);
        tracep->declBit(c+3666,"TestHarness ldut asic chipMaster tl2axi4 doneAW", false,-1);
        tracep->declBit(c+3610,"TestHarness ldut asic chipMaster tl2axi4 out_arw_ready", false,-1);
        tracep->declBit(c+3609,"TestHarness ldut asic chipMaster tl2axi4 out_wready", false,-1);
        tracep->declBit(c+18071,"TestHarness ldut asic chipMaster tl2axi4 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+18013,"TestHarness ldut asic chipMaster tl2axi4 beats1_decode", false,-1, 2,0);
        tracep->declBus(c+18072,"TestHarness ldut asic chipMaster tl2axi4 beats1", false,-1, 2,0);
        tracep->declBus(c+3667,"TestHarness ldut asic chipMaster tl2axi4 counter1", false,-1, 2,0);
        tracep->declBit(c+16007,"TestHarness ldut asic chipMaster tl2axi4 a_last", false,-1);
        tracep->declBit(c+16009,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_bits_wen", false,-1);
        tracep->declBit(c+16008,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_valid", false,-1);
        tracep->declBus(c+18073,"TestHarness ldut asic chipMaster tl2axi4 out_arw_bits_id", false,-1, 4,0);
        tracep->declBit(c+18058,"TestHarness ldut asic chipMaster tl2axi4 out_arw_valid", false,-1);
        tracep->declBit(c+3668,"TestHarness ldut asic chipMaster tl2axi4 r_holds_d", false,-1);
        tracep->declBus(c+3669,"TestHarness ldut asic chipMaster tl2axi4 b_delay", false,-1, 2,0);
        tracep->declBit(c+3668,"TestHarness ldut asic chipMaster tl2axi4 r_wins", false,-1);
        tracep->declBit(c+1228,"TestHarness ldut asic chipMaster tl2axi4 bundleOut_0_rready", false,-1);
        tracep->declBit(c+1224,"TestHarness ldut asic chipMaster tl2axi4 bundleOut_0_bready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 bundleIn_0_d_valid", false,-1);
        tracep->declBit(c+3670,"TestHarness ldut asic chipMaster tl2axi4 r_first", false,-1);
        tracep->declBit(c+3671,"TestHarness ldut asic chipMaster tl2axi4 r_denied_r", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 r_corrupt", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 b_denied", false,-1);
        tracep->declBit(c+3672,"TestHarness ldut asic chipMaster tl2axi4 r_d_corrupt", false,-1);
        tracep->declBus(c+3673,"TestHarness ldut asic chipMaster tl2axi4 r_d_size", false,-1, 2,0);
        tracep->declBus(c+3674,"TestHarness ldut asic chipMaster tl2axi4 b_d_size", false,-1, 2,0);
        tracep->declBit(c+18074,"TestHarness ldut asic chipMaster tl2axi4 a_sel_0", false,-1);
        tracep->declBit(c+18075,"TestHarness ldut asic chipMaster tl2axi4 a_sel_1", false,-1);
        tracep->declBit(c+18076,"TestHarness ldut asic chipMaster tl2axi4 a_sel_2", false,-1);
        tracep->declBit(c+18077,"TestHarness ldut asic chipMaster tl2axi4 a_sel_3", false,-1);
        tracep->declBit(c+18078,"TestHarness ldut asic chipMaster tl2axi4 a_sel_4", false,-1);
        tracep->declBit(c+18079,"TestHarness ldut asic chipMaster tl2axi4 a_sel_5", false,-1);
        tracep->declBit(c+18080,"TestHarness ldut asic chipMaster tl2axi4 a_sel_6", false,-1);
        tracep->declBit(c+18081,"TestHarness ldut asic chipMaster tl2axi4 a_sel_7", false,-1);
        tracep->declBit(c+18082,"TestHarness ldut asic chipMaster tl2axi4 a_sel_8", false,-1);
        tracep->declBit(c+18083,"TestHarness ldut asic chipMaster tl2axi4 a_sel_9", false,-1);
        tracep->declBit(c+18084,"TestHarness ldut asic chipMaster tl2axi4 a_sel_10", false,-1);
        tracep->declBit(c+18085,"TestHarness ldut asic chipMaster tl2axi4 a_sel_11", false,-1);
        tracep->declBit(c+18086,"TestHarness ldut asic chipMaster tl2axi4 a_sel_12", false,-1);
        tracep->declBit(c+18087,"TestHarness ldut asic chipMaster tl2axi4 a_sel_13", false,-1);
        tracep->declBit(c+18088,"TestHarness ldut asic chipMaster tl2axi4 a_sel_14", false,-1);
        tracep->declBit(c+18089,"TestHarness ldut asic chipMaster tl2axi4 a_sel_15", false,-1);
        tracep->declBit(c+18090,"TestHarness ldut asic chipMaster tl2axi4 a_sel_16", false,-1);
        tracep->declBit(c+18091,"TestHarness ldut asic chipMaster tl2axi4 a_sel_17", false,-1);
        tracep->declBit(c+18092,"TestHarness ldut asic chipMaster tl2axi4 a_sel_18", false,-1);
        tracep->declBit(c+18093,"TestHarness ldut asic chipMaster tl2axi4 a_sel_19", false,-1);
        tracep->declBit(c+18094,"TestHarness ldut asic chipMaster tl2axi4 a_sel_20", false,-1);
        tracep->declBit(c+18095,"TestHarness ldut asic chipMaster tl2axi4 a_sel_21", false,-1);
        tracep->declBit(c+18096,"TestHarness ldut asic chipMaster tl2axi4 a_sel_22", false,-1);
        tracep->declBus(c+3675,"TestHarness ldut asic chipMaster tl2axi4 d_sel_shiftAmount", false,-1, 4,0);
        tracep->declBit(c+3676,"TestHarness ldut asic chipMaster tl2axi4 d_sel_0", false,-1);
        tracep->declBit(c+3677,"TestHarness ldut asic chipMaster tl2axi4 d_sel_1", false,-1);
        tracep->declBit(c+3678,"TestHarness ldut asic chipMaster tl2axi4 d_sel_2", false,-1);
        tracep->declBit(c+3679,"TestHarness ldut asic chipMaster tl2axi4 d_sel_3", false,-1);
        tracep->declBit(c+3680,"TestHarness ldut asic chipMaster tl2axi4 d_sel_4", false,-1);
        tracep->declBit(c+3681,"TestHarness ldut asic chipMaster tl2axi4 d_sel_5", false,-1);
        tracep->declBit(c+3682,"TestHarness ldut asic chipMaster tl2axi4 d_sel_6", false,-1);
        tracep->declBit(c+3683,"TestHarness ldut asic chipMaster tl2axi4 d_sel_7", false,-1);
        tracep->declBit(c+3684,"TestHarness ldut asic chipMaster tl2axi4 d_sel_8", false,-1);
        tracep->declBit(c+3685,"TestHarness ldut asic chipMaster tl2axi4 d_sel_9", false,-1);
        tracep->declBit(c+3686,"TestHarness ldut asic chipMaster tl2axi4 d_sel_10", false,-1);
        tracep->declBit(c+3687,"TestHarness ldut asic chipMaster tl2axi4 d_sel_11", false,-1);
        tracep->declBit(c+3688,"TestHarness ldut asic chipMaster tl2axi4 d_sel_12", false,-1);
        tracep->declBit(c+3689,"TestHarness ldut asic chipMaster tl2axi4 d_sel_13", false,-1);
        tracep->declBit(c+3690,"TestHarness ldut asic chipMaster tl2axi4 d_sel_14", false,-1);
        tracep->declBit(c+3691,"TestHarness ldut asic chipMaster tl2axi4 d_sel_15", false,-1);
        tracep->declBit(c+3692,"TestHarness ldut asic chipMaster tl2axi4 d_sel_16", false,-1);
        tracep->declBit(c+3693,"TestHarness ldut asic chipMaster tl2axi4 d_sel_17", false,-1);
        tracep->declBit(c+3694,"TestHarness ldut asic chipMaster tl2axi4 d_sel_18", false,-1);
        tracep->declBit(c+3695,"TestHarness ldut asic chipMaster tl2axi4 d_sel_19", false,-1);
        tracep->declBit(c+3696,"TestHarness ldut asic chipMaster tl2axi4 d_sel_20", false,-1);
        tracep->declBit(c+3697,"TestHarness ldut asic chipMaster tl2axi4 d_sel_21", false,-1);
        tracep->declBit(c+3698,"TestHarness ldut asic chipMaster tl2axi4 d_sel_22", false,-1);
        tracep->declBit(c+3699,"TestHarness ldut asic chipMaster tl2axi4 d_last", false,-1);
        tracep->declBit(c+18097,"TestHarness ldut asic chipMaster tl2axi4 inc", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 dec", false,-1);
        tracep->declBit(c+18098,"TestHarness ldut asic chipMaster tl2axi4 inc_1", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 dec_1", false,-1);
        tracep->declBit(c+18099,"TestHarness ldut asic chipMaster tl2axi4 inc_2", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 dec_2", false,-1);
        tracep->declBit(c+18100,"TestHarness ldut asic chipMaster tl2axi4 inc_3", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 dec_3", false,-1);
        tracep->declBit(c+18101,"TestHarness ldut asic chipMaster tl2axi4 inc_4", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 dec_4", false,-1);
        tracep->declBit(c+18102,"TestHarness ldut asic chipMaster tl2axi4 inc_5", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 dec_5", false,-1);
        tracep->declBit(c+18103,"TestHarness ldut asic chipMaster tl2axi4 inc_6", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 dec_6", false,-1);
        tracep->declBit(c+18104,"TestHarness ldut asic chipMaster tl2axi4 inc_7", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 dec_7", false,-1);
        tracep->declBit(c+18105,"TestHarness ldut asic chipMaster tl2axi4 inc_8", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 dec_8", false,-1);
        tracep->declBit(c+18106,"TestHarness ldut asic chipMaster tl2axi4 inc_9", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 dec_9", false,-1);
        tracep->declBit(c+18107,"TestHarness ldut asic chipMaster tl2axi4 inc_10", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 dec_10", false,-1);
        tracep->declBit(c+18108,"TestHarness ldut asic chipMaster tl2axi4 inc_11", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 dec_11", false,-1);
        tracep->declBit(c+18109,"TestHarness ldut asic chipMaster tl2axi4 inc_12", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 dec_12", false,-1);
        tracep->declBit(c+18110,"TestHarness ldut asic chipMaster tl2axi4 inc_13", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 dec_13", false,-1);
        tracep->declBit(c+18111,"TestHarness ldut asic chipMaster tl2axi4 inc_14", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 dec_14", false,-1);
        tracep->declBit(c+18112,"TestHarness ldut asic chipMaster tl2axi4 inc_15", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 dec_15", false,-1);
        tracep->declBit(c+18113,"TestHarness ldut asic chipMaster tl2axi4 inc_16", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 dec_16", false,-1);
        tracep->declBit(c+18114,"TestHarness ldut asic chipMaster tl2axi4 inc_17", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 dec_17", false,-1);
        tracep->declBit(c+18115,"TestHarness ldut asic chipMaster tl2axi4 inc_18", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 dec_18", false,-1);
        tracep->declBit(c+18116,"TestHarness ldut asic chipMaster tl2axi4 inc_19", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 dec_19", false,-1);
        tracep->declBit(c+18117,"TestHarness ldut asic chipMaster tl2axi4 inc_20", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 dec_20", false,-1);
        tracep->declBit(c+18118,"TestHarness ldut asic chipMaster tl2axi4 inc_21", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 dec_21", false,-1);
        tracep->declBit(c+18119,"TestHarness ldut asic chipMaster tl2axi4 inc_22", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 dec_22", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster tl2axi4 monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster tl2axi4 monitor reset", false,-1);
        tracep->declBit(c+18057,"TestHarness ldut asic chipMaster tl2axi4 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17951,"TestHarness ldut asic chipMaster tl2axi4 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17940,"TestHarness ldut asic chipMaster tl2axi4 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17941,"TestHarness ldut asic chipMaster tl2axi4 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17942,"TestHarness ldut asic chipMaster tl2axi4 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17943,"TestHarness ldut asic chipMaster tl2axi4 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17944,"TestHarness ldut asic chipMaster tl2axi4 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17945,"TestHarness ldut asic chipMaster tl2axi4 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+1159,"TestHarness ldut asic chipMaster tl2axi4 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+1186,"TestHarness ldut asic chipMaster tl2axi4 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+1187,"TestHarness ldut asic chipMaster tl2axi4 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3605,"TestHarness ldut asic chipMaster tl2axi4 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3606,"TestHarness ldut asic chipMaster tl2axi4 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3607,"TestHarness ldut asic chipMaster tl2axi4 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3608,"TestHarness ldut asic chipMaster tl2axi4 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+22,"TestHarness ldut asic chipMaster tl2axi4 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+23,"TestHarness ldut asic chipMaster tl2axi4 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18120,"TestHarness ldut asic chipMaster tl2axi4 monitor source_ok", false,-1);
        tracep->declBus(c+17974,"TestHarness ldut asic chipMaster tl2axi4 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+17975,"TestHarness ldut asic chipMaster tl2axi4 monitor is_aligned", false,-1);
        tracep->declBus(c+17976,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+17977,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+17978,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_size", false,-1);
        tracep->declBit(c+17979,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_bit", false,-1);
        tracep->declBit(c+17980,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_nbit", false,-1);
        tracep->declBit(c+18121,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_acc", false,-1);
        tracep->declBit(c+18122,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_acc_1", false,-1);
        tracep->declBit(c+17983,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_size_1", false,-1);
        tracep->declBit(c+17984,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_bit_1", false,-1);
        tracep->declBit(c+17985,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18123,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_eq_2", false,-1);
        tracep->declBit(c+18124,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_acc_2", false,-1);
        tracep->declBit(c+18125,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_eq_3", false,-1);
        tracep->declBit(c+18126,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_acc_3", false,-1);
        tracep->declBit(c+18127,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_eq_4", false,-1);
        tracep->declBit(c+18128,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_acc_4", false,-1);
        tracep->declBit(c+18129,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_eq_5", false,-1);
        tracep->declBit(c+18130,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_size_2", false,-1);
        tracep->declBit(c+17994,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_bit_2", false,-1);
        tracep->declBit(c+17995,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+18131,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_eq_6", false,-1);
        tracep->declBit(c+18132,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+18133,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_eq_7", false,-1);
        tracep->declBit(c+18134,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+18135,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_eq_8", false,-1);
        tracep->declBit(c+18136,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+18137,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_eq_9", false,-1);
        tracep->declBit(c+18138,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+18139,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_eq_10", false,-1);
        tracep->declBit(c+18140,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+18141,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_eq_11", false,-1);
        tracep->declBit(c+18142,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+18143,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_eq_12", false,-1);
        tracep->declBit(c+18144,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+18145,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_eq_13", false,-1);
        tracep->declBit(c+18146,"TestHarness ldut asic chipMaster tl2axi4 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+18147,"TestHarness ldut asic chipMaster tl2axi4 monitor mask", false,-1, 7,0);
        tracep->declBit(c+3700,"TestHarness ldut asic chipMaster tl2axi4 monitor source_ok_1", false,-1);
        tracep->declBus(c+18013,"TestHarness ldut asic chipMaster tl2axi4 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+18014,"TestHarness ldut asic chipMaster tl2axi4 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+3701,"TestHarness ldut asic chipMaster tl2axi4 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+3702,"TestHarness ldut asic chipMaster tl2axi4 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+3703,"TestHarness ldut asic chipMaster tl2axi4 monitor a_first", false,-1);
        tracep->declBus(c+3704,"TestHarness ldut asic chipMaster tl2axi4 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+3705,"TestHarness ldut asic chipMaster tl2axi4 monitor param", false,-1, 2,0);
        tracep->declBus(c+3706,"TestHarness ldut asic chipMaster tl2axi4 monitor size", false,-1, 2,0);
        tracep->declBus(c+3707,"TestHarness ldut asic chipMaster tl2axi4 monitor source", false,-1, 6,0);
        tracep->declBus(c+3708,"TestHarness ldut asic chipMaster tl2axi4 monitor address", false,-1, 31,0);
        tracep->declBus(c+3709,"TestHarness ldut asic chipMaster tl2axi4 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+1286,"TestHarness ldut asic chipMaster tl2axi4 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+3710,"TestHarness ldut asic chipMaster tl2axi4 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+3711,"TestHarness ldut asic chipMaster tl2axi4 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+3712,"TestHarness ldut asic chipMaster tl2axi4 monitor d_first", false,-1);
        tracep->declBus(c+20285,"TestHarness ldut asic chipMaster tl2axi4 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+20286,"TestHarness ldut asic chipMaster tl2axi4 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+20287,"TestHarness ldut asic chipMaster tl2axi4 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+20288,"TestHarness ldut asic chipMaster tl2axi4 monitor denied", false,-1);
        tracep->declArray(c+3713,"TestHarness ldut asic chipMaster tl2axi4 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+3717,"TestHarness ldut asic chipMaster tl2axi4 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+3733,"TestHarness ldut asic chipMaster tl2axi4 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+3749,"TestHarness ldut asic chipMaster tl2axi4 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+3750,"TestHarness ldut asic chipMaster tl2axi4 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+3751,"TestHarness ldut asic chipMaster tl2axi4 monitor a_first_1", false,-1);
        tracep->declBus(c+3752,"TestHarness ldut asic chipMaster tl2axi4 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+3753,"TestHarness ldut asic chipMaster tl2axi4 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+3754,"TestHarness ldut asic chipMaster tl2axi4 monitor d_first_1", false,-1);
        tracep->declArray(c+18148,"TestHarness ldut asic chipMaster tl2axi4 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16017,"TestHarness ldut asic chipMaster tl2axi4 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16018,"TestHarness ldut asic chipMaster tl2axi4 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16019,"TestHarness ldut asic chipMaster tl2axi4 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+20289,"TestHarness ldut asic chipMaster tl2axi4 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+20289,"TestHarness ldut asic chipMaster tl2axi4 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16023,"TestHarness ldut asic chipMaster tl2axi4 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+3755,"TestHarness ldut asic chipMaster tl2axi4 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+3756,"TestHarness ldut asic chipMaster tl2axi4 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+16024,"TestHarness ldut asic chipMaster tl2axi4 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+20293,"TestHarness ldut asic chipMaster tl2axi4 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16040,"TestHarness ldut asic chipMaster tl2axi4 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+3757,"TestHarness ldut asic chipMaster tl2axi4 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+3758,"TestHarness ldut asic chipMaster tl2axi4 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+3762,"TestHarness ldut asic chipMaster tl2axi4 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+3778,"TestHarness ldut asic chipMaster tl2axi4 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+3779,"TestHarness ldut asic chipMaster tl2axi4 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+3780,"TestHarness ldut asic chipMaster tl2axi4 monitor d_first_2", false,-1);
        tracep->declArray(c+20289,"TestHarness ldut asic chipMaster tl2axi4 monitor d_clr_1", false,-1, 127,0);
        tracep->declBus(c+3781,"TestHarness ldut asic chipMaster tl2axi4 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+20293,"TestHarness ldut asic chipMaster tl2axi4 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declBus(c+3782,"TestHarness ldut asic chipMaster tl2axi4 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster tl2axi4 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster tl2axi4 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster tl2axi4 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+22,"TestHarness ldut asic chipMaster tl2axi4 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+22,"TestHarness ldut asic chipMaster tl2axi4 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster tl2axi4 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster tl2axi4 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster tl2axi4 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+23,"TestHarness ldut asic chipMaster tl2axi4 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+23,"TestHarness ldut asic chipMaster tl2axi4 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster tl2axi4 deq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster tl2axi4 deq reset", false,-1);
        tracep->declBit(c+3609,"TestHarness ldut asic chipMaster tl2axi4 deq io_enq_ready", false,-1);
        tracep->declBit(c+16006,"TestHarness ldut asic chipMaster tl2axi4 deq io_enq_valid", false,-1);
        tracep->declQuad(c+17946,"TestHarness ldut asic chipMaster tl2axi4 deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17945,"TestHarness ldut asic chipMaster tl2axi4 deq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+16007,"TestHarness ldut asic chipMaster tl2axi4 deq io_enq_bits_last", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 deq io_deq_ready", false,-1);
        tracep->declBit(c+15902,"TestHarness ldut asic chipMaster tl2axi4 deq io_deq_valid", false,-1);
        tracep->declQuad(c+15903,"TestHarness ldut asic chipMaster tl2axi4 deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15905,"TestHarness ldut asic chipMaster tl2axi4 deq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+15906,"TestHarness ldut asic chipMaster tl2axi4 deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+3783+i*2,"TestHarness ldut asic chipMaster tl2axi4 deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+3785,"TestHarness ldut asic chipMaster tl2axi4 deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+17946,"TestHarness ldut asic chipMaster tl2axi4 deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster tl2axi4 deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+18152,"TestHarness ldut asic chipMaster tl2axi4 deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+3787+i*1,"TestHarness ldut asic chipMaster tl2axi4 deq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+3788,"TestHarness ldut asic chipMaster tl2axi4 deq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 deq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17945,"TestHarness ldut asic chipMaster tl2axi4 deq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 deq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster tl2axi4 deq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+18152,"TestHarness ldut asic chipMaster tl2axi4 deq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+3789+i*1,"TestHarness ldut asic chipMaster tl2axi4 deq ram_last", true,(i+0));}}
        tracep->declBit(c+3790,"TestHarness ldut asic chipMaster tl2axi4 deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+16007,"TestHarness ldut asic chipMaster tl2axi4 deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster tl2axi4 deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+18152,"TestHarness ldut asic chipMaster tl2axi4 deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+3791,"TestHarness ldut asic chipMaster tl2axi4 deq maybe_full", false,-1);
        tracep->declBit(c+3609,"TestHarness ldut asic chipMaster tl2axi4 deq empty", false,-1);
        tracep->declBit(c+18152,"TestHarness ldut asic chipMaster tl2axi4 deq do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 deq do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq reset", false,-1);
        tracep->declBit(c+3610,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq io_enq_ready", false,-1);
        tracep->declBit(c+18058,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq io_enq_valid", false,-1);
        tracep->declBus(c+18059,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+17944,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+18060,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+18061,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18062,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+17943,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18014,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq io_enq_bits_wen", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq io_deq_ready", false,-1);
        tracep->declBit(c+16008,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq io_deq_valid", false,-1);
        tracep->declBus(c+17957,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+15897,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+15898,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+15899,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1223,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+15900,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+15901,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+16009,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq io_deq_bits_wen", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+3792+i*1,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_id", true,(i+0), 4,0);}}
        tracep->declBus(c+3793,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18059,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_id_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+18153,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+3794+i*1,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+3795,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17944,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+18153,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+3796+i*1,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+3797,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18060,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+18153,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+3798+i*1,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+3799,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18061,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+18153,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+3800+i*1,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+3801,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19435,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+18153,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+3802+i*1,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+3803,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18062,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+18153,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+3804+i*1,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+3805,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17943,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+18153,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+3806+i*1,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_wen", true,(i+0));}}
        tracep->declBit(c+3807,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_wen_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18014,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_wen_MPORT_data", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_wen_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_wen_MPORT_mask", false,-1);
        tracep->declBit(c+18153,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq ram_wen_MPORT_en", false,-1);
        tracep->declBit(c+3808,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq maybe_full", false,-1);
        tracep->declBit(c+3610,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq empty", false,-1);
        tracep->declBit(c+18153,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq do_enq", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster tl2axi4 queue_arw_deq do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster err clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster err reset", false,-1);
        tracep->declBit(c+1234,"TestHarness ldut asic chipMaster err auto_in_a_ready", false,-1);
        tracep->declBit(c+17958,"TestHarness ldut asic chipMaster err auto_in_a_valid", false,-1);
        tracep->declBus(c+17959,"TestHarness ldut asic chipMaster err auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15910,"TestHarness ldut asic chipMaster err auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17960,"TestHarness ldut asic chipMaster err auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17961,"TestHarness ldut asic chipMaster err auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17962,"TestHarness ldut asic chipMaster err auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17963,"TestHarness ldut asic chipMaster err auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+1235,"TestHarness ldut asic chipMaster err auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+1236,"TestHarness ldut asic chipMaster err auto_in_c_ready", false,-1);
        tracep->declBit(c+17020,"TestHarness ldut asic chipMaster err auto_in_c_valid", false,-1);
        tracep->declBus(c+1237,"TestHarness ldut asic chipMaster err auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1238,"TestHarness ldut asic chipMaster err auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1239,"TestHarness ldut asic chipMaster err auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1240,"TestHarness ldut asic chipMaster err auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1241,"TestHarness ldut asic chipMaster err auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+1242,"TestHarness ldut asic chipMaster err auto_in_d_ready", false,-1);
        tracep->declBit(c+1243,"TestHarness ldut asic chipMaster err auto_in_d_valid", false,-1);
        tracep->declBus(c+1180,"TestHarness ldut asic chipMaster err auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1181,"TestHarness ldut asic chipMaster err auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1182,"TestHarness ldut asic chipMaster err auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1183,"TestHarness ldut asic chipMaster err auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1184,"TestHarness ldut asic chipMaster err auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+1244,"TestHarness ldut asic chipMaster err auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17018,"TestHarness ldut asic chipMaster err auto_in_e_valid", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster err monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster err monitor_reset", false,-1);
        tracep->declBit(c+1234,"TestHarness ldut asic chipMaster err monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17958,"TestHarness ldut asic chipMaster err monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17959,"TestHarness ldut asic chipMaster err monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15910,"TestHarness ldut asic chipMaster err monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17960,"TestHarness ldut asic chipMaster err monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17961,"TestHarness ldut asic chipMaster err monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17962,"TestHarness ldut asic chipMaster err monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17963,"TestHarness ldut asic chipMaster err monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+1235,"TestHarness ldut asic chipMaster err monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+1236,"TestHarness ldut asic chipMaster err monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17020,"TestHarness ldut asic chipMaster err monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+1237,"TestHarness ldut asic chipMaster err monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1238,"TestHarness ldut asic chipMaster err monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1239,"TestHarness ldut asic chipMaster err monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1240,"TestHarness ldut asic chipMaster err monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1241,"TestHarness ldut asic chipMaster err monitor_io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+1242,"TestHarness ldut asic chipMaster err monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+3809,"TestHarness ldut asic chipMaster err monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+3810,"TestHarness ldut asic chipMaster err monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3811,"TestHarness ldut asic chipMaster err monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3812,"TestHarness ldut asic chipMaster err monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3813,"TestHarness ldut asic chipMaster err monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3814,"TestHarness ldut asic chipMaster err monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3815,"TestHarness ldut asic chipMaster err monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17018,"TestHarness ldut asic chipMaster err monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster err a_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster err a_reset", false,-1);
        tracep->declBit(c+1234,"TestHarness ldut asic chipMaster err a_io_enq_ready", false,-1);
        tracep->declBit(c+17958,"TestHarness ldut asic chipMaster err a_io_enq_valid", false,-1);
        tracep->declBus(c+17959,"TestHarness ldut asic chipMaster err a_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17960,"TestHarness ldut asic chipMaster err a_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17961,"TestHarness ldut asic chipMaster err a_io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+3816,"TestHarness ldut asic chipMaster err a_io_deq_ready", false,-1);
        tracep->declBit(c+3817,"TestHarness ldut asic chipMaster err a_io_deq_valid", false,-1);
        tracep->declBus(c+3818,"TestHarness ldut asic chipMaster err a_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3819,"TestHarness ldut asic chipMaster err a_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3820,"TestHarness ldut asic chipMaster err a_io_deq_bits_source", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster err c_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster err c_reset", false,-1);
        tracep->declBit(c+1236,"TestHarness ldut asic chipMaster err c_io_enq_ready", false,-1);
        tracep->declBit(c+17020,"TestHarness ldut asic chipMaster err c_io_enq_valid", false,-1);
        tracep->declBus(c+1237,"TestHarness ldut asic chipMaster err c_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1238,"TestHarness ldut asic chipMaster err c_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+1239,"TestHarness ldut asic chipMaster err c_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1240,"TestHarness ldut asic chipMaster err c_io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+3821,"TestHarness ldut asic chipMaster err c_io_deq_ready", false,-1);
        tracep->declBit(c+3822,"TestHarness ldut asic chipMaster err c_io_deq_valid", false,-1);
        tracep->declBus(c+3823,"TestHarness ldut asic chipMaster err c_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3824,"TestHarness ldut asic chipMaster err c_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+3825,"TestHarness ldut asic chipMaster err c_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3826,"TestHarness ldut asic chipMaster err c_io_deq_bits_source", false,-1, 6,0);
        tracep->declBit(c+3827,"TestHarness ldut asic chipMaster err idle", false,-1);
        tracep->declBus(c+3828,"TestHarness ldut asic chipMaster err a_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+3829,"TestHarness ldut asic chipMaster err a_last_beats1_opdata", false,-1);
        tracep->declBus(c+3830,"TestHarness ldut asic chipMaster err a_last_beats1", false,-1, 3,0);
        tracep->declBus(c+3831,"TestHarness ldut asic chipMaster err a_last_counter", false,-1, 3,0);
        tracep->declBus(c+3832,"TestHarness ldut asic chipMaster err a_last_counter1", false,-1, 3,0);
        tracep->declBit(c+3833,"TestHarness ldut asic chipMaster err a_last_first", false,-1);
        tracep->declBit(c+3834,"TestHarness ldut asic chipMaster err a_last", false,-1);
        tracep->declBus(c+3835,"TestHarness ldut asic chipMaster err beatsLeft", false,-1, 3,0);
        tracep->declBit(c+3836,"TestHarness ldut asic chipMaster err idle_1", false,-1);
        tracep->declBit(c+3837,"TestHarness ldut asic chipMaster err da_valid", false,-1);
        tracep->declBus(c+3838,"TestHarness ldut asic chipMaster err c_last_counter", false,-1, 3,0);
        tracep->declBit(c+3839,"TestHarness ldut asic chipMaster err c_last_beats1_opdata", false,-1);
        tracep->declBus(c+3840,"TestHarness ldut asic chipMaster err c_last_beats1_decode", false,-1, 3,0);
        tracep->declBus(c+3841,"TestHarness ldut asic chipMaster err c_last_beats1", false,-1, 3,0);
        tracep->declBit(c+3842,"TestHarness ldut asic chipMaster err c_last", false,-1);
        tracep->declBit(c+3843,"TestHarness ldut asic chipMaster err dc_valid", false,-1);
        tracep->declBit(c+3844,"TestHarness ldut asic chipMaster err readys_1", false,-1);
        tracep->declBit(c+3845,"TestHarness ldut asic chipMaster err state_1", false,-1);
        tracep->declBit(c+3846,"TestHarness ldut asic chipMaster err allowed_1", false,-1);
        tracep->declBit(c+3847,"TestHarness ldut asic chipMaster err out_1_ready", false,-1);
        tracep->declBus(c+3819,"TestHarness ldut asic chipMaster err da_bits_size", false,-1, 2,0);
        tracep->declBus(c+3828,"TestHarness ldut asic chipMaster err beats1_decode", false,-1, 3,0);
        tracep->declBus(c+3848,"TestHarness ldut asic chipMaster err da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+3849,"TestHarness ldut asic chipMaster err beats1_opdata", false,-1);
        tracep->declBus(c+3850,"TestHarness ldut asic chipMaster err beats1", false,-1, 3,0);
        tracep->declBus(c+3851,"TestHarness ldut asic chipMaster err counter", false,-1, 3,0);
        tracep->declBus(c+3852,"TestHarness ldut asic chipMaster err counter1", false,-1, 3,0);
        tracep->declBit(c+3853,"TestHarness ldut asic chipMaster err da_first", false,-1);
        tracep->declBit(c+3854,"TestHarness ldut asic chipMaster err da_last", false,-1);
        tracep->declBus(c+3855,"TestHarness ldut asic chipMaster err c_last_counter1", false,-1, 3,0);
        tracep->declBit(c+3856,"TestHarness ldut asic chipMaster err c_last_first", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster err readys_0", false,-1);
        tracep->declBit(c+3857,"TestHarness ldut asic chipMaster err state_0", false,-1);
        tracep->declBit(c+3858,"TestHarness ldut asic chipMaster err allowed_0", false,-1);
        tracep->declBit(c+3859,"TestHarness ldut asic chipMaster err out_ready", false,-1);
        tracep->declBus(c+3825,"TestHarness ldut asic chipMaster err dc_bits_size", false,-1, 2,0);
        tracep->declBus(c+3860,"TestHarness ldut asic chipMaster err dc_bits_param", false,-1, 1,0);
        tracep->declBit(c+3861,"TestHarness ldut asic chipMaster err latch", false,-1);
        tracep->declBit(c+3843,"TestHarness ldut asic chipMaster err earlyWinner_0", false,-1);
        tracep->declBit(c+3862,"TestHarness ldut asic chipMaster err earlyWinner_1", false,-1);
        tracep->declBit(c+3863,"TestHarness ldut asic chipMaster err muxStateEarly_0", false,-1);
        tracep->declBit(c+3864,"TestHarness ldut asic chipMaster err muxStateEarly_1", false,-1);
        tracep->declBit(c+3865,"TestHarness ldut asic chipMaster err sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+3826,"TestHarness ldut asic chipMaster err dc_bits_source", false,-1, 6,0);
        tracep->declBus(c+3820,"TestHarness ldut asic chipMaster err da_bits_source", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster err monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster err monitor reset", false,-1);
        tracep->declBit(c+1234,"TestHarness ldut asic chipMaster err monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17958,"TestHarness ldut asic chipMaster err monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17959,"TestHarness ldut asic chipMaster err monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15910,"TestHarness ldut asic chipMaster err monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17960,"TestHarness ldut asic chipMaster err monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17961,"TestHarness ldut asic chipMaster err monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17962,"TestHarness ldut asic chipMaster err monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17963,"TestHarness ldut asic chipMaster err monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+1235,"TestHarness ldut asic chipMaster err monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+1236,"TestHarness ldut asic chipMaster err monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17020,"TestHarness ldut asic chipMaster err monitor io_in_c_valid", false,-1);
        tracep->declBus(c+1237,"TestHarness ldut asic chipMaster err monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1238,"TestHarness ldut asic chipMaster err monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1239,"TestHarness ldut asic chipMaster err monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1240,"TestHarness ldut asic chipMaster err monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1241,"TestHarness ldut asic chipMaster err monitor io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+1242,"TestHarness ldut asic chipMaster err monitor io_in_d_ready", false,-1);
        tracep->declBit(c+3809,"TestHarness ldut asic chipMaster err monitor io_in_d_valid", false,-1);
        tracep->declBus(c+3810,"TestHarness ldut asic chipMaster err monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3811,"TestHarness ldut asic chipMaster err monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+3812,"TestHarness ldut asic chipMaster err monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+3813,"TestHarness ldut asic chipMaster err monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+3814,"TestHarness ldut asic chipMaster err monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3815,"TestHarness ldut asic chipMaster err monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17018,"TestHarness ldut asic chipMaster err monitor io_in_e_valid", false,-1);
        tracep->declBus(c+24,"TestHarness ldut asic chipMaster err monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+25,"TestHarness ldut asic chipMaster err monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18154,"TestHarness ldut asic chipMaster err monitor source_ok", false,-1);
        tracep->declBus(c+18155,"TestHarness ldut asic chipMaster err monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18156,"TestHarness ldut asic chipMaster err monitor is_aligned", false,-1);
        tracep->declBit(c+18157,"TestHarness ldut asic chipMaster err monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+18158,"TestHarness ldut asic chipMaster err monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+18159,"TestHarness ldut asic chipMaster err monitor mask_size", false,-1);
        tracep->declBit(c+18160,"TestHarness ldut asic chipMaster err monitor mask_bit", false,-1);
        tracep->declBit(c+18161,"TestHarness ldut asic chipMaster err monitor mask_nbit", false,-1);
        tracep->declBit(c+18162,"TestHarness ldut asic chipMaster err monitor mask_acc", false,-1);
        tracep->declBit(c+18163,"TestHarness ldut asic chipMaster err monitor mask_acc_1", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster err monitor mask_size_1", false,-1);
        tracep->declBit(c+18164,"TestHarness ldut asic chipMaster err monitor mask_bit_1", false,-1);
        tracep->declBit(c+18165,"TestHarness ldut asic chipMaster err monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18166,"TestHarness ldut asic chipMaster err monitor mask_eq_2", false,-1);
        tracep->declBit(c+18167,"TestHarness ldut asic chipMaster err monitor mask_lo_lo", false,-1);
        tracep->declBit(c+18168,"TestHarness ldut asic chipMaster err monitor mask_eq_3", false,-1);
        tracep->declBit(c+18169,"TestHarness ldut asic chipMaster err monitor mask_lo_hi", false,-1);
        tracep->declBit(c+18170,"TestHarness ldut asic chipMaster err monitor mask_eq_4", false,-1);
        tracep->declBit(c+18171,"TestHarness ldut asic chipMaster err monitor mask_hi_lo", false,-1);
        tracep->declBit(c+18172,"TestHarness ldut asic chipMaster err monitor mask_eq_5", false,-1);
        tracep->declBit(c+18173,"TestHarness ldut asic chipMaster err monitor mask_hi_hi", false,-1);
        tracep->declBus(c+18174,"TestHarness ldut asic chipMaster err monitor mask", false,-1, 3,0);
        tracep->declBit(c+3866,"TestHarness ldut asic chipMaster err monitor source_ok_1", false,-1);
        tracep->declBit(c+3867,"TestHarness ldut asic chipMaster err monitor source_ok_2", false,-1);
        tracep->declBus(c+3868,"TestHarness ldut asic chipMaster err monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+3869,"TestHarness ldut asic chipMaster err monitor is_aligned_2", false,-1);
        tracep->declBus(c+18175,"TestHarness ldut asic chipMaster err monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18176,"TestHarness ldut asic chipMaster err monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+3870,"TestHarness ldut asic chipMaster err monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+3871,"TestHarness ldut asic chipMaster err monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+3872,"TestHarness ldut asic chipMaster err monitor a_first", false,-1);
        tracep->declBus(c+3873,"TestHarness ldut asic chipMaster err monitor opcode", false,-1, 2,0);
        tracep->declBus(c+3874,"TestHarness ldut asic chipMaster err monitor param", false,-1, 2,0);
        tracep->declBus(c+3875,"TestHarness ldut asic chipMaster err monitor size", false,-1, 2,0);
        tracep->declBus(c+3876,"TestHarness ldut asic chipMaster err monitor source", false,-1, 6,0);
        tracep->declBus(c+3877,"TestHarness ldut asic chipMaster err monitor address", false,-1, 12,0);
        tracep->declBus(c+3878,"TestHarness ldut asic chipMaster err monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+3879,"TestHarness ldut asic chipMaster err monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+3880,"TestHarness ldut asic chipMaster err monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+3881,"TestHarness ldut asic chipMaster err monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+3882,"TestHarness ldut asic chipMaster err monitor d_first", false,-1);
        tracep->declBus(c+3883,"TestHarness ldut asic chipMaster err monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+3884,"TestHarness ldut asic chipMaster err monitor param_1", false,-1, 1,0);
        tracep->declBus(c+3885,"TestHarness ldut asic chipMaster err monitor size_1", false,-1, 2,0);
        tracep->declBus(c+3886,"TestHarness ldut asic chipMaster err monitor source_1", false,-1, 6,0);
        tracep->declBit(c+3887,"TestHarness ldut asic chipMaster err monitor denied", false,-1);
        tracep->declBus(c+3888,"TestHarness ldut asic chipMaster err monitor c_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+3889,"TestHarness ldut asic chipMaster err monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+3890,"TestHarness ldut asic chipMaster err monitor c_first_counter", false,-1, 3,0);
        tracep->declBus(c+3891,"TestHarness ldut asic chipMaster err monitor c_first_counter1", false,-1, 3,0);
        tracep->declBit(c+3892,"TestHarness ldut asic chipMaster err monitor c_first", false,-1);
        tracep->declBus(c+3893,"TestHarness ldut asic chipMaster err monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+3894,"TestHarness ldut asic chipMaster err monitor param_3", false,-1, 2,0);
        tracep->declBus(c+3895,"TestHarness ldut asic chipMaster err monitor size_3", false,-1, 2,0);
        tracep->declBus(c+3896,"TestHarness ldut asic chipMaster err monitor source_3", false,-1, 6,0);
        tracep->declBus(c+3897,"TestHarness ldut asic chipMaster err monitor address_2", false,-1, 12,0);
        tracep->declArray(c+3898,"TestHarness ldut asic chipMaster err monitor inflight", false,-1, 127,0);
        tracep->declArray(c+3902,"TestHarness ldut asic chipMaster err monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+3918,"TestHarness ldut asic chipMaster err monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+3934,"TestHarness ldut asic chipMaster err monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+3935,"TestHarness ldut asic chipMaster err monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+3936,"TestHarness ldut asic chipMaster err monitor a_first_1", false,-1);
        tracep->declBus(c+3937,"TestHarness ldut asic chipMaster err monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+3938,"TestHarness ldut asic chipMaster err monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+3939,"TestHarness ldut asic chipMaster err monitor d_first_1", false,-1);
        tracep->declArray(c+18177,"TestHarness ldut asic chipMaster err monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16056,"TestHarness ldut asic chipMaster err monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16057,"TestHarness ldut asic chipMaster err monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16058,"TestHarness ldut asic chipMaster err monitor a_set", false,-1, 127,0);
        tracep->declArray(c+3940,"TestHarness ldut asic chipMaster err monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+3944,"TestHarness ldut asic chipMaster err monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16062,"TestHarness ldut asic chipMaster err monitor same_cycle_resp", false,-1);
        tracep->declBus(c+3948,"TestHarness ldut asic chipMaster err monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+3949,"TestHarness ldut asic chipMaster err monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+16063,"TestHarness ldut asic chipMaster err monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+3950,"TestHarness ldut asic chipMaster err monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16079,"TestHarness ldut asic chipMaster err monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+3966,"TestHarness ldut asic chipMaster err monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+3967,"TestHarness ldut asic chipMaster err monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+3971,"TestHarness ldut asic chipMaster err monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+3987,"TestHarness ldut asic chipMaster err monitor c_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+3988,"TestHarness ldut asic chipMaster err monitor c_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+3989,"TestHarness ldut asic chipMaster err monitor c_first_1", false,-1);
        tracep->declBus(c+3990,"TestHarness ldut asic chipMaster err monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+3991,"TestHarness ldut asic chipMaster err monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+3992,"TestHarness ldut asic chipMaster err monitor d_first_2", false,-1);
        tracep->declArray(c+15451,"TestHarness ldut asic chipMaster err monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15455,"TestHarness ldut asic chipMaster err monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15456,"TestHarness ldut asic chipMaster err monitor c_set", false,-1, 127,0);
        tracep->declArray(c+3993,"TestHarness ldut asic chipMaster err monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+3997,"TestHarness ldut asic chipMaster err monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+15460,"TestHarness ldut asic chipMaster err monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+4001,"TestHarness ldut asic chipMaster err monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+4002,"TestHarness ldut asic chipMaster err monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+15461,"TestHarness ldut asic chipMaster err monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+4018,"TestHarness ldut asic chipMaster err monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+4019,"TestHarness ldut asic chipMaster err monitor inflight_2", false,-1);
        tracep->declBus(c+4020,"TestHarness ldut asic chipMaster err monitor d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+4021,"TestHarness ldut asic chipMaster err monitor d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+4022,"TestHarness ldut asic chipMaster err monitor d_first_3", false,-1);
        tracep->declBit(c+4023,"TestHarness ldut asic chipMaster err monitor d_set", false,-1);
        tracep->declBit(c+17146,"TestHarness ldut asic chipMaster err monitor e_clr", false,-1);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster err monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster err monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster err monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+24,"TestHarness ldut asic chipMaster err monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+24,"TestHarness ldut asic chipMaster err monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster err monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster err monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster err monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+25,"TestHarness ldut asic chipMaster err monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+25,"TestHarness ldut asic chipMaster err monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster err a clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster err a reset", false,-1);
        tracep->declBit(c+1234,"TestHarness ldut asic chipMaster err a io_enq_ready", false,-1);
        tracep->declBit(c+17958,"TestHarness ldut asic chipMaster err a io_enq_valid", false,-1);
        tracep->declBus(c+17959,"TestHarness ldut asic chipMaster err a io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17960,"TestHarness ldut asic chipMaster err a io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17961,"TestHarness ldut asic chipMaster err a io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+3816,"TestHarness ldut asic chipMaster err a io_deq_ready", false,-1);
        tracep->declBit(c+3817,"TestHarness ldut asic chipMaster err a io_deq_valid", false,-1);
        tracep->declBus(c+3818,"TestHarness ldut asic chipMaster err a io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3819,"TestHarness ldut asic chipMaster err a io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3820,"TestHarness ldut asic chipMaster err a io_deq_bits_source", false,-1, 6,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4024+i*1,"TestHarness ldut asic chipMaster err a ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+3818,"TestHarness ldut asic chipMaster err a ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster err a ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17959,"TestHarness ldut asic chipMaster err a ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster err a ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster err a ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+16095,"TestHarness ldut asic chipMaster err a ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4025+i*1,"TestHarness ldut asic chipMaster err a ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+3819,"TestHarness ldut asic chipMaster err a ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster err a ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17960,"TestHarness ldut asic chipMaster err a ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster err a ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster err a ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+16095,"TestHarness ldut asic chipMaster err a ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4026+i*1,"TestHarness ldut asic chipMaster err a ram_source", true,(i+0), 6,0);}}
        tracep->declBus(c+3820,"TestHarness ldut asic chipMaster err a ram_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster err a ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17961,"TestHarness ldut asic chipMaster err a ram_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster err a ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster err a ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+16095,"TestHarness ldut asic chipMaster err a ram_source_MPORT_en", false,-1);
        tracep->declBit(c+3817,"TestHarness ldut asic chipMaster err a maybe_full", false,-1);
        tracep->declBit(c+1234,"TestHarness ldut asic chipMaster err a empty", false,-1);
        tracep->declBit(c+18181,"TestHarness ldut asic chipMaster err a do_enq", false,-1);
        tracep->declBit(c+4027,"TestHarness ldut asic chipMaster err a do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster err c clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster err c reset", false,-1);
        tracep->declBit(c+1236,"TestHarness ldut asic chipMaster err c io_enq_ready", false,-1);
        tracep->declBit(c+17020,"TestHarness ldut asic chipMaster err c io_enq_valid", false,-1);
        tracep->declBus(c+1237,"TestHarness ldut asic chipMaster err c io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1238,"TestHarness ldut asic chipMaster err c io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+1239,"TestHarness ldut asic chipMaster err c io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1240,"TestHarness ldut asic chipMaster err c io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+3821,"TestHarness ldut asic chipMaster err c io_deq_ready", false,-1);
        tracep->declBit(c+3822,"TestHarness ldut asic chipMaster err c io_deq_valid", false,-1);
        tracep->declBus(c+3823,"TestHarness ldut asic chipMaster err c io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+3824,"TestHarness ldut asic chipMaster err c io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+3825,"TestHarness ldut asic chipMaster err c io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+3826,"TestHarness ldut asic chipMaster err c io_deq_bits_source", false,-1, 6,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4028+i*1,"TestHarness ldut asic chipMaster err c ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+3823,"TestHarness ldut asic chipMaster err c ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster err c ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+1237,"TestHarness ldut asic chipMaster err c ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster err c ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster err c ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+15477,"TestHarness ldut asic chipMaster err c ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4029+i*1,"TestHarness ldut asic chipMaster err c ram_param", true,(i+0), 2,0);}}
        tracep->declBus(c+3824,"TestHarness ldut asic chipMaster err c ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster err c ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+1238,"TestHarness ldut asic chipMaster err c ram_param_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster err c ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster err c ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+15477,"TestHarness ldut asic chipMaster err c ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4030+i*1,"TestHarness ldut asic chipMaster err c ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+3825,"TestHarness ldut asic chipMaster err c ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster err c ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+1239,"TestHarness ldut asic chipMaster err c ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster err c ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster err c ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+15477,"TestHarness ldut asic chipMaster err c ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+4031+i*1,"TestHarness ldut asic chipMaster err c ram_source", true,(i+0), 6,0);}}
        tracep->declBus(c+3826,"TestHarness ldut asic chipMaster err c ram_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster err c ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+1240,"TestHarness ldut asic chipMaster err c ram_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19430,"TestHarness ldut asic chipMaster err c ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster err c ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+15477,"TestHarness ldut asic chipMaster err c ram_source_MPORT_en", false,-1);
        tracep->declBit(c+3822,"TestHarness ldut asic chipMaster err c maybe_full", false,-1);
        tracep->declBit(c+1236,"TestHarness ldut asic chipMaster err c empty", false,-1);
        tracep->declBit(c+17147,"TestHarness ldut asic chipMaster err c do_enq", false,-1);
        tracep->declBit(c+4032,"TestHarness ldut asic chipMaster err c do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster atomics clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster atomics reset", false,-1);
        tracep->declBit(c+17964,"TestHarness ldut asic chipMaster atomics auto_in_a_ready", false,-1);
        tracep->declBit(c+17965,"TestHarness ldut asic chipMaster atomics auto_in_a_valid", false,-1);
        tracep->declBus(c+1245,"TestHarness ldut asic chipMaster atomics auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1246,"TestHarness ldut asic chipMaster atomics auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1247,"TestHarness ldut asic chipMaster atomics auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1248,"TestHarness ldut asic chipMaster atomics auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+1249,"TestHarness ldut asic chipMaster atomics auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1250,"TestHarness ldut asic chipMaster atomics auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+1251,"TestHarness ldut asic chipMaster atomics auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster atomics auto_in_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster atomics auto_in_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster atomics auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster atomics auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster atomics auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1164,"TestHarness ldut asic chipMaster atomics auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster atomics auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1253,"TestHarness ldut asic chipMaster atomics auto_in_d_ready", false,-1);
        tracep->declBit(c+1254,"TestHarness ldut asic chipMaster atomics auto_in_d_valid", false,-1);
        tracep->declBus(c+1255,"TestHarness ldut asic chipMaster atomics auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1169,"TestHarness ldut asic chipMaster atomics auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1170,"TestHarness ldut asic chipMaster atomics auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1171,"TestHarness ldut asic chipMaster atomics auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1256,"TestHarness ldut asic chipMaster atomics auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+1257,"TestHarness ldut asic chipMaster atomics auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+1259,"TestHarness ldut asic chipMaster atomics auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster atomics auto_in_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster atomics auto_in_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster atomics auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+17938,"TestHarness ldut asic chipMaster atomics auto_out_a_ready", false,-1);
        tracep->declBit(c+17939,"TestHarness ldut asic chipMaster atomics auto_out_a_valid", false,-1);
        tracep->declBus(c+17940,"TestHarness ldut asic chipMaster atomics auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17941,"TestHarness ldut asic chipMaster atomics auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17942,"TestHarness ldut asic chipMaster atomics auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17943,"TestHarness ldut asic chipMaster atomics auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17944,"TestHarness ldut asic chipMaster atomics auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+17945,"TestHarness ldut asic chipMaster atomics auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+17946,"TestHarness ldut asic chipMaster atomics auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+1159,"TestHarness ldut asic chipMaster atomics auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster atomics auto_out_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster atomics auto_out_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster atomics auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster atomics auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster atomics auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1164,"TestHarness ldut asic chipMaster atomics auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster atomics auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1166,"TestHarness ldut asic chipMaster atomics auto_out_d_ready", false,-1);
        tracep->declBit(c+1167,"TestHarness ldut asic chipMaster atomics auto_out_d_valid", false,-1);
        tracep->declBus(c+1168,"TestHarness ldut asic chipMaster atomics auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1169,"TestHarness ldut asic chipMaster atomics auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1170,"TestHarness ldut asic chipMaster atomics auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1171,"TestHarness ldut asic chipMaster atomics auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1172,"TestHarness ldut asic chipMaster atomics auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+19436,"TestHarness ldut asic chipMaster atomics auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+1173,"TestHarness ldut asic chipMaster atomics auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster atomics auto_out_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster atomics auto_out_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster atomics auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster atomics monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster atomics monitor_reset", false,-1);
        tracep->declBit(c+18182,"TestHarness ldut asic chipMaster atomics monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17965,"TestHarness ldut asic chipMaster atomics monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+1245,"TestHarness ldut asic chipMaster atomics monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1246,"TestHarness ldut asic chipMaster atomics monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1247,"TestHarness ldut asic chipMaster atomics monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1248,"TestHarness ldut asic chipMaster atomics monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+1249,"TestHarness ldut asic chipMaster atomics monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1250,"TestHarness ldut asic chipMaster atomics monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster atomics monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster atomics monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster atomics monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster atomics monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster atomics monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1164,"TestHarness ldut asic chipMaster atomics monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster atomics monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1253,"TestHarness ldut asic chipMaster atomics monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+4033,"TestHarness ldut asic chipMaster atomics monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+4034,"TestHarness ldut asic chipMaster atomics monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1169,"TestHarness ldut asic chipMaster atomics monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1170,"TestHarness ldut asic chipMaster atomics monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1171,"TestHarness ldut asic chipMaster atomics monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4035,"TestHarness ldut asic chipMaster atomics monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4036,"TestHarness ldut asic chipMaster atomics monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster atomics monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster atomics monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster atomics monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+4037,"TestHarness ldut asic chipMaster atomics cam_s_0_state", false,-1, 1,0);
        tracep->declBus(c+4038,"TestHarness ldut asic chipMaster atomics cam_a_0_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4039,"TestHarness ldut asic chipMaster atomics cam_a_0_bits_param", false,-1, 2,0);
        tracep->declBus(c+4040,"TestHarness ldut asic chipMaster atomics cam_a_0_bits_size", false,-1, 2,0);
        tracep->declBus(c+4041,"TestHarness ldut asic chipMaster atomics cam_a_0_bits_source", false,-1, 6,0);
        tracep->declBus(c+4042,"TestHarness ldut asic chipMaster atomics cam_a_0_bits_address", false,-1, 31,0);
        tracep->declBus(c+4043,"TestHarness ldut asic chipMaster atomics cam_a_0_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4044,"TestHarness ldut asic chipMaster atomics cam_a_0_bits_data", false,-1, 63,0);
        tracep->declBit(c+4046,"TestHarness ldut asic chipMaster atomics cam_a_0_fifoId", false,-1);
        tracep->declBus(c+4047,"TestHarness ldut asic chipMaster atomics cam_a_0_lut", false,-1, 3,0);
        tracep->declQuad(c+4048,"TestHarness ldut asic chipMaster atomics cam_d_0_data", false,-1, 63,0);
        tracep->declBit(c+4050,"TestHarness ldut asic chipMaster atomics cam_d_0_denied", false,-1);
        tracep->declBit(c+4051,"TestHarness ldut asic chipMaster atomics cam_d_0_corrupt", false,-1);
        tracep->declBit(c+4052,"TestHarness ldut asic chipMaster atomics cam_free_0", false,-1);
        tracep->declBit(c+4053,"TestHarness ldut asic chipMaster atomics cam_amo_0", false,-1);
        tracep->declBit(c+4054,"TestHarness ldut asic chipMaster atomics cam_abusy_0", false,-1);
        tracep->declBit(c+4055,"TestHarness ldut asic chipMaster atomics cam_dmatch_0", false,-1);
        tracep->declBit(c+4056,"TestHarness ldut asic chipMaster atomics a_isLogical", false,-1);
        tracep->declBit(c+4057,"TestHarness ldut asic chipMaster atomics a_isArithmetic", false,-1);
        tracep->declBit(c+4058,"TestHarness ldut asic chipMaster atomics a_isSupported", false,-1);
        tracep->declBit(c+4059,"TestHarness ldut asic chipMaster atomics a_cam_busy", false,-1);
        tracep->declBit(c+4060,"TestHarness ldut asic chipMaster atomics indexes_hi", false,-1);
        tracep->declBit(c+4061,"TestHarness ldut asic chipMaster atomics indexes_lo", false,-1);
        tracep->declBus(c+4062,"TestHarness ldut asic chipMaster atomics indexes_0", false,-1, 1,0);
        tracep->declBit(c+4063,"TestHarness ldut asic chipMaster atomics indexes_hi_1", false,-1);
        tracep->declBit(c+4064,"TestHarness ldut asic chipMaster atomics indexes_lo_1", false,-1);
        tracep->declBus(c+4065,"TestHarness ldut asic chipMaster atomics indexes_1", false,-1, 1,0);
        tracep->declBit(c+4066,"TestHarness ldut asic chipMaster atomics indexes_hi_2", false,-1);
        tracep->declBit(c+4067,"TestHarness ldut asic chipMaster atomics indexes_lo_2", false,-1);
        tracep->declBus(c+4068,"TestHarness ldut asic chipMaster atomics indexes_2", false,-1, 1,0);
        tracep->declBit(c+4069,"TestHarness ldut asic chipMaster atomics indexes_hi_3", false,-1);
        tracep->declBit(c+4070,"TestHarness ldut asic chipMaster atomics indexes_lo_3", false,-1);
        tracep->declBus(c+4071,"TestHarness ldut asic chipMaster atomics indexes_3", false,-1, 1,0);
        tracep->declBit(c+4072,"TestHarness ldut asic chipMaster atomics indexes_hi_4", false,-1);
        tracep->declBit(c+4073,"TestHarness ldut asic chipMaster atomics indexes_lo_4", false,-1);
        tracep->declBus(c+4074,"TestHarness ldut asic chipMaster atomics indexes_4", false,-1, 1,0);
        tracep->declBit(c+4075,"TestHarness ldut asic chipMaster atomics indexes_hi_5", false,-1);
        tracep->declBit(c+4076,"TestHarness ldut asic chipMaster atomics indexes_lo_5", false,-1);
        tracep->declBus(c+4077,"TestHarness ldut asic chipMaster atomics indexes_5", false,-1, 1,0);
        tracep->declBit(c+4078,"TestHarness ldut asic chipMaster atomics indexes_hi_6", false,-1);
        tracep->declBit(c+4079,"TestHarness ldut asic chipMaster atomics indexes_lo_6", false,-1);
        tracep->declBus(c+4080,"TestHarness ldut asic chipMaster atomics indexes_6", false,-1, 1,0);
        tracep->declBit(c+4081,"TestHarness ldut asic chipMaster atomics indexes_hi_7", false,-1);
        tracep->declBit(c+4082,"TestHarness ldut asic chipMaster atomics indexes_lo_7", false,-1);
        tracep->declBus(c+4083,"TestHarness ldut asic chipMaster atomics indexes_7", false,-1, 1,0);
        tracep->declBit(c+4084,"TestHarness ldut asic chipMaster atomics indexes_hi_8", false,-1);
        tracep->declBit(c+4085,"TestHarness ldut asic chipMaster atomics indexes_lo_8", false,-1);
        tracep->declBus(c+4086,"TestHarness ldut asic chipMaster atomics indexes_8", false,-1, 1,0);
        tracep->declBit(c+4087,"TestHarness ldut asic chipMaster atomics indexes_hi_9", false,-1);
        tracep->declBit(c+4088,"TestHarness ldut asic chipMaster atomics indexes_lo_9", false,-1);
        tracep->declBus(c+4089,"TestHarness ldut asic chipMaster atomics indexes_9", false,-1, 1,0);
        tracep->declBit(c+4090,"TestHarness ldut asic chipMaster atomics indexes_hi_10", false,-1);
        tracep->declBit(c+4091,"TestHarness ldut asic chipMaster atomics indexes_lo_10", false,-1);
        tracep->declBus(c+4092,"TestHarness ldut asic chipMaster atomics indexes_10", false,-1, 1,0);
        tracep->declBit(c+4093,"TestHarness ldut asic chipMaster atomics indexes_hi_11", false,-1);
        tracep->declBit(c+4094,"TestHarness ldut asic chipMaster atomics indexes_lo_11", false,-1);
        tracep->declBus(c+4095,"TestHarness ldut asic chipMaster atomics indexes_11", false,-1, 1,0);
        tracep->declBit(c+4096,"TestHarness ldut asic chipMaster atomics indexes_hi_12", false,-1);
        tracep->declBit(c+4097,"TestHarness ldut asic chipMaster atomics indexes_lo_12", false,-1);
        tracep->declBus(c+4098,"TestHarness ldut asic chipMaster atomics indexes_12", false,-1, 1,0);
        tracep->declBit(c+4099,"TestHarness ldut asic chipMaster atomics indexes_hi_13", false,-1);
        tracep->declBit(c+4100,"TestHarness ldut asic chipMaster atomics indexes_lo_13", false,-1);
        tracep->declBus(c+4101,"TestHarness ldut asic chipMaster atomics indexes_13", false,-1, 1,0);
        tracep->declBit(c+4102,"TestHarness ldut asic chipMaster atomics indexes_hi_14", false,-1);
        tracep->declBit(c+4103,"TestHarness ldut asic chipMaster atomics indexes_lo_14", false,-1);
        tracep->declBus(c+4104,"TestHarness ldut asic chipMaster atomics indexes_14", false,-1, 1,0);
        tracep->declBit(c+4105,"TestHarness ldut asic chipMaster atomics indexes_hi_15", false,-1);
        tracep->declBit(c+4106,"TestHarness ldut asic chipMaster atomics indexes_lo_15", false,-1);
        tracep->declBus(c+4107,"TestHarness ldut asic chipMaster atomics indexes_15", false,-1, 1,0);
        tracep->declBit(c+4108,"TestHarness ldut asic chipMaster atomics indexes_hi_16", false,-1);
        tracep->declBit(c+4109,"TestHarness ldut asic chipMaster atomics indexes_lo_16", false,-1);
        tracep->declBus(c+4110,"TestHarness ldut asic chipMaster atomics indexes_16", false,-1, 1,0);
        tracep->declBit(c+4111,"TestHarness ldut asic chipMaster atomics indexes_hi_17", false,-1);
        tracep->declBit(c+4112,"TestHarness ldut asic chipMaster atomics indexes_lo_17", false,-1);
        tracep->declBus(c+4113,"TestHarness ldut asic chipMaster atomics indexes_17", false,-1, 1,0);
        tracep->declBit(c+4114,"TestHarness ldut asic chipMaster atomics indexes_hi_18", false,-1);
        tracep->declBit(c+4115,"TestHarness ldut asic chipMaster atomics indexes_lo_18", false,-1);
        tracep->declBus(c+4116,"TestHarness ldut asic chipMaster atomics indexes_18", false,-1, 1,0);
        tracep->declBit(c+4117,"TestHarness ldut asic chipMaster atomics indexes_hi_19", false,-1);
        tracep->declBit(c+4118,"TestHarness ldut asic chipMaster atomics indexes_lo_19", false,-1);
        tracep->declBus(c+4119,"TestHarness ldut asic chipMaster atomics indexes_19", false,-1, 1,0);
        tracep->declBit(c+4120,"TestHarness ldut asic chipMaster atomics indexes_hi_20", false,-1);
        tracep->declBit(c+4121,"TestHarness ldut asic chipMaster atomics indexes_lo_20", false,-1);
        tracep->declBus(c+4122,"TestHarness ldut asic chipMaster atomics indexes_20", false,-1, 1,0);
        tracep->declBit(c+4123,"TestHarness ldut asic chipMaster atomics indexes_hi_21", false,-1);
        tracep->declBit(c+4124,"TestHarness ldut asic chipMaster atomics indexes_lo_21", false,-1);
        tracep->declBus(c+4125,"TestHarness ldut asic chipMaster atomics indexes_21", false,-1, 1,0);
        tracep->declBit(c+4126,"TestHarness ldut asic chipMaster atomics indexes_hi_22", false,-1);
        tracep->declBit(c+4127,"TestHarness ldut asic chipMaster atomics indexes_lo_22", false,-1);
        tracep->declBus(c+4128,"TestHarness ldut asic chipMaster atomics indexes_22", false,-1, 1,0);
        tracep->declBit(c+4129,"TestHarness ldut asic chipMaster atomics indexes_hi_23", false,-1);
        tracep->declBit(c+4130,"TestHarness ldut asic chipMaster atomics indexes_lo_23", false,-1);
        tracep->declBus(c+4131,"TestHarness ldut asic chipMaster atomics indexes_23", false,-1, 1,0);
        tracep->declBit(c+4132,"TestHarness ldut asic chipMaster atomics indexes_hi_24", false,-1);
        tracep->declBit(c+4133,"TestHarness ldut asic chipMaster atomics indexes_lo_24", false,-1);
        tracep->declBus(c+4134,"TestHarness ldut asic chipMaster atomics indexes_24", false,-1, 1,0);
        tracep->declBit(c+4135,"TestHarness ldut asic chipMaster atomics indexes_hi_25", false,-1);
        tracep->declBit(c+4136,"TestHarness ldut asic chipMaster atomics indexes_lo_25", false,-1);
        tracep->declBus(c+4137,"TestHarness ldut asic chipMaster atomics indexes_25", false,-1, 1,0);
        tracep->declBit(c+4138,"TestHarness ldut asic chipMaster atomics indexes_hi_26", false,-1);
        tracep->declBit(c+4139,"TestHarness ldut asic chipMaster atomics indexes_lo_26", false,-1);
        tracep->declBus(c+4140,"TestHarness ldut asic chipMaster atomics indexes_26", false,-1, 1,0);
        tracep->declBit(c+4141,"TestHarness ldut asic chipMaster atomics indexes_hi_27", false,-1);
        tracep->declBit(c+4142,"TestHarness ldut asic chipMaster atomics indexes_lo_27", false,-1);
        tracep->declBus(c+4143,"TestHarness ldut asic chipMaster atomics indexes_27", false,-1, 1,0);
        tracep->declBit(c+4144,"TestHarness ldut asic chipMaster atomics indexes_hi_28", false,-1);
        tracep->declBit(c+4145,"TestHarness ldut asic chipMaster atomics indexes_lo_28", false,-1);
        tracep->declBus(c+4146,"TestHarness ldut asic chipMaster atomics indexes_28", false,-1, 1,0);
        tracep->declBit(c+4147,"TestHarness ldut asic chipMaster atomics indexes_hi_29", false,-1);
        tracep->declBit(c+4148,"TestHarness ldut asic chipMaster atomics indexes_lo_29", false,-1);
        tracep->declBus(c+4149,"TestHarness ldut asic chipMaster atomics indexes_29", false,-1, 1,0);
        tracep->declBit(c+4150,"TestHarness ldut asic chipMaster atomics indexes_hi_30", false,-1);
        tracep->declBit(c+4151,"TestHarness ldut asic chipMaster atomics indexes_lo_30", false,-1);
        tracep->declBus(c+4152,"TestHarness ldut asic chipMaster atomics indexes_30", false,-1, 1,0);
        tracep->declBit(c+4153,"TestHarness ldut asic chipMaster atomics indexes_hi_31", false,-1);
        tracep->declBit(c+4154,"TestHarness ldut asic chipMaster atomics indexes_lo_31", false,-1);
        tracep->declBus(c+4155,"TestHarness ldut asic chipMaster atomics indexes_31", false,-1, 1,0);
        tracep->declBit(c+4156,"TestHarness ldut asic chipMaster atomics indexes_hi_32", false,-1);
        tracep->declBit(c+4157,"TestHarness ldut asic chipMaster atomics indexes_lo_32", false,-1);
        tracep->declBus(c+4158,"TestHarness ldut asic chipMaster atomics indexes_32", false,-1, 1,0);
        tracep->declBit(c+4159,"TestHarness ldut asic chipMaster atomics indexes_hi_33", false,-1);
        tracep->declBit(c+4160,"TestHarness ldut asic chipMaster atomics indexes_lo_33", false,-1);
        tracep->declBus(c+4161,"TestHarness ldut asic chipMaster atomics indexes_33", false,-1, 1,0);
        tracep->declBit(c+4162,"TestHarness ldut asic chipMaster atomics indexes_hi_34", false,-1);
        tracep->declBit(c+4163,"TestHarness ldut asic chipMaster atomics indexes_lo_34", false,-1);
        tracep->declBus(c+4164,"TestHarness ldut asic chipMaster atomics indexes_34", false,-1, 1,0);
        tracep->declBit(c+4165,"TestHarness ldut asic chipMaster atomics indexes_hi_35", false,-1);
        tracep->declBit(c+4166,"TestHarness ldut asic chipMaster atomics indexes_lo_35", false,-1);
        tracep->declBus(c+4167,"TestHarness ldut asic chipMaster atomics indexes_35", false,-1, 1,0);
        tracep->declBit(c+4168,"TestHarness ldut asic chipMaster atomics indexes_hi_36", false,-1);
        tracep->declBit(c+4169,"TestHarness ldut asic chipMaster atomics indexes_lo_36", false,-1);
        tracep->declBus(c+4170,"TestHarness ldut asic chipMaster atomics indexes_36", false,-1, 1,0);
        tracep->declBit(c+4171,"TestHarness ldut asic chipMaster atomics indexes_hi_37", false,-1);
        tracep->declBit(c+4172,"TestHarness ldut asic chipMaster atomics indexes_lo_37", false,-1);
        tracep->declBus(c+4173,"TestHarness ldut asic chipMaster atomics indexes_37", false,-1, 1,0);
        tracep->declBit(c+4174,"TestHarness ldut asic chipMaster atomics indexes_hi_38", false,-1);
        tracep->declBit(c+4175,"TestHarness ldut asic chipMaster atomics indexes_lo_38", false,-1);
        tracep->declBus(c+4176,"TestHarness ldut asic chipMaster atomics indexes_38", false,-1, 1,0);
        tracep->declBit(c+4177,"TestHarness ldut asic chipMaster atomics indexes_hi_39", false,-1);
        tracep->declBit(c+4178,"TestHarness ldut asic chipMaster atomics indexes_lo_39", false,-1);
        tracep->declBus(c+4179,"TestHarness ldut asic chipMaster atomics indexes_39", false,-1, 1,0);
        tracep->declBit(c+4180,"TestHarness ldut asic chipMaster atomics indexes_hi_40", false,-1);
        tracep->declBit(c+4181,"TestHarness ldut asic chipMaster atomics indexes_lo_40", false,-1);
        tracep->declBus(c+4182,"TestHarness ldut asic chipMaster atomics indexes_40", false,-1, 1,0);
        tracep->declBit(c+4183,"TestHarness ldut asic chipMaster atomics indexes_hi_41", false,-1);
        tracep->declBit(c+4184,"TestHarness ldut asic chipMaster atomics indexes_lo_41", false,-1);
        tracep->declBus(c+4185,"TestHarness ldut asic chipMaster atomics indexes_41", false,-1, 1,0);
        tracep->declBit(c+4186,"TestHarness ldut asic chipMaster atomics indexes_hi_42", false,-1);
        tracep->declBit(c+4187,"TestHarness ldut asic chipMaster atomics indexes_lo_42", false,-1);
        tracep->declBus(c+4188,"TestHarness ldut asic chipMaster atomics indexes_42", false,-1, 1,0);
        tracep->declBit(c+4189,"TestHarness ldut asic chipMaster atomics indexes_hi_43", false,-1);
        tracep->declBit(c+4190,"TestHarness ldut asic chipMaster atomics indexes_lo_43", false,-1);
        tracep->declBus(c+4191,"TestHarness ldut asic chipMaster atomics indexes_43", false,-1, 1,0);
        tracep->declBit(c+4192,"TestHarness ldut asic chipMaster atomics indexes_hi_44", false,-1);
        tracep->declBit(c+4193,"TestHarness ldut asic chipMaster atomics indexes_lo_44", false,-1);
        tracep->declBus(c+4194,"TestHarness ldut asic chipMaster atomics indexes_44", false,-1, 1,0);
        tracep->declBit(c+4195,"TestHarness ldut asic chipMaster atomics indexes_hi_45", false,-1);
        tracep->declBit(c+4196,"TestHarness ldut asic chipMaster atomics indexes_lo_45", false,-1);
        tracep->declBus(c+4197,"TestHarness ldut asic chipMaster atomics indexes_45", false,-1, 1,0);
        tracep->declBit(c+4198,"TestHarness ldut asic chipMaster atomics indexes_hi_46", false,-1);
        tracep->declBit(c+4199,"TestHarness ldut asic chipMaster atomics indexes_lo_46", false,-1);
        tracep->declBus(c+4200,"TestHarness ldut asic chipMaster atomics indexes_46", false,-1, 1,0);
        tracep->declBit(c+4201,"TestHarness ldut asic chipMaster atomics indexes_hi_47", false,-1);
        tracep->declBit(c+4202,"TestHarness ldut asic chipMaster atomics indexes_lo_47", false,-1);
        tracep->declBus(c+4203,"TestHarness ldut asic chipMaster atomics indexes_47", false,-1, 1,0);
        tracep->declBit(c+4204,"TestHarness ldut asic chipMaster atomics indexes_hi_48", false,-1);
        tracep->declBit(c+4205,"TestHarness ldut asic chipMaster atomics indexes_lo_48", false,-1);
        tracep->declBus(c+4206,"TestHarness ldut asic chipMaster atomics indexes_48", false,-1, 1,0);
        tracep->declBit(c+4207,"TestHarness ldut asic chipMaster atomics indexes_hi_49", false,-1);
        tracep->declBit(c+4208,"TestHarness ldut asic chipMaster atomics indexes_lo_49", false,-1);
        tracep->declBus(c+4209,"TestHarness ldut asic chipMaster atomics indexes_49", false,-1, 1,0);
        tracep->declBit(c+4210,"TestHarness ldut asic chipMaster atomics indexes_hi_50", false,-1);
        tracep->declBit(c+4211,"TestHarness ldut asic chipMaster atomics indexes_lo_50", false,-1);
        tracep->declBus(c+4212,"TestHarness ldut asic chipMaster atomics indexes_50", false,-1, 1,0);
        tracep->declBit(c+4213,"TestHarness ldut asic chipMaster atomics indexes_hi_51", false,-1);
        tracep->declBit(c+4214,"TestHarness ldut asic chipMaster atomics indexes_lo_51", false,-1);
        tracep->declBus(c+4215,"TestHarness ldut asic chipMaster atomics indexes_51", false,-1, 1,0);
        tracep->declBit(c+4216,"TestHarness ldut asic chipMaster atomics indexes_hi_52", false,-1);
        tracep->declBit(c+4217,"TestHarness ldut asic chipMaster atomics indexes_lo_52", false,-1);
        tracep->declBus(c+4218,"TestHarness ldut asic chipMaster atomics indexes_52", false,-1, 1,0);
        tracep->declBit(c+4219,"TestHarness ldut asic chipMaster atomics indexes_hi_53", false,-1);
        tracep->declBit(c+4220,"TestHarness ldut asic chipMaster atomics indexes_lo_53", false,-1);
        tracep->declBus(c+4221,"TestHarness ldut asic chipMaster atomics indexes_53", false,-1, 1,0);
        tracep->declBit(c+4222,"TestHarness ldut asic chipMaster atomics indexes_hi_54", false,-1);
        tracep->declBit(c+4223,"TestHarness ldut asic chipMaster atomics indexes_lo_54", false,-1);
        tracep->declBus(c+4224,"TestHarness ldut asic chipMaster atomics indexes_54", false,-1, 1,0);
        tracep->declBit(c+4225,"TestHarness ldut asic chipMaster atomics indexes_hi_55", false,-1);
        tracep->declBit(c+4226,"TestHarness ldut asic chipMaster atomics indexes_lo_55", false,-1);
        tracep->declBus(c+4227,"TestHarness ldut asic chipMaster atomics indexes_55", false,-1, 1,0);
        tracep->declBit(c+4228,"TestHarness ldut asic chipMaster atomics indexes_hi_56", false,-1);
        tracep->declBit(c+4229,"TestHarness ldut asic chipMaster atomics indexes_lo_56", false,-1);
        tracep->declBus(c+4230,"TestHarness ldut asic chipMaster atomics indexes_56", false,-1, 1,0);
        tracep->declBit(c+4231,"TestHarness ldut asic chipMaster atomics indexes_hi_57", false,-1);
        tracep->declBit(c+4232,"TestHarness ldut asic chipMaster atomics indexes_lo_57", false,-1);
        tracep->declBus(c+4233,"TestHarness ldut asic chipMaster atomics indexes_57", false,-1, 1,0);
        tracep->declBit(c+4234,"TestHarness ldut asic chipMaster atomics indexes_hi_58", false,-1);
        tracep->declBit(c+4235,"TestHarness ldut asic chipMaster atomics indexes_lo_58", false,-1);
        tracep->declBus(c+4236,"TestHarness ldut asic chipMaster atomics indexes_58", false,-1, 1,0);
        tracep->declBit(c+4237,"TestHarness ldut asic chipMaster atomics indexes_hi_59", false,-1);
        tracep->declBit(c+4238,"TestHarness ldut asic chipMaster atomics indexes_lo_59", false,-1);
        tracep->declBus(c+4239,"TestHarness ldut asic chipMaster atomics indexes_59", false,-1, 1,0);
        tracep->declBit(c+4240,"TestHarness ldut asic chipMaster atomics indexes_hi_60", false,-1);
        tracep->declBit(c+4241,"TestHarness ldut asic chipMaster atomics indexes_lo_60", false,-1);
        tracep->declBus(c+4242,"TestHarness ldut asic chipMaster atomics indexes_60", false,-1, 1,0);
        tracep->declBit(c+4243,"TestHarness ldut asic chipMaster atomics indexes_hi_61", false,-1);
        tracep->declBit(c+4244,"TestHarness ldut asic chipMaster atomics indexes_lo_61", false,-1);
        tracep->declBus(c+4245,"TestHarness ldut asic chipMaster atomics indexes_61", false,-1, 1,0);
        tracep->declBit(c+4246,"TestHarness ldut asic chipMaster atomics indexes_hi_62", false,-1);
        tracep->declBit(c+4247,"TestHarness ldut asic chipMaster atomics indexes_lo_62", false,-1);
        tracep->declBus(c+4248,"TestHarness ldut asic chipMaster atomics indexes_62", false,-1, 1,0);
        tracep->declBit(c+4249,"TestHarness ldut asic chipMaster atomics indexes_hi_63", false,-1);
        tracep->declBit(c+4250,"TestHarness ldut asic chipMaster atomics indexes_lo_63", false,-1);
        tracep->declBus(c+4251,"TestHarness ldut asic chipMaster atomics indexes_63", false,-1, 1,0);
        tracep->declBit(c+4252,"TestHarness ldut asic chipMaster atomics logic_out_lo_lo_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+4253,"TestHarness ldut asic chipMaster atomics logic_out_lo_lo_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+4254,"TestHarness ldut asic chipMaster atomics logic_out_lo_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+4255,"TestHarness ldut asic chipMaster atomics logic_out_lo_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+4256,"TestHarness ldut asic chipMaster atomics logic_out_lo_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+4257,"TestHarness ldut asic chipMaster atomics logic_out_lo_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+4258,"TestHarness ldut asic chipMaster atomics logic_out_lo_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+4259,"TestHarness ldut asic chipMaster atomics logic_out_lo_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+4260,"TestHarness ldut asic chipMaster atomics logic_out_lo_lo_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+4261,"TestHarness ldut asic chipMaster atomics logic_out_lo_lo_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+4262,"TestHarness ldut asic chipMaster atomics logic_out_lo_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+4263,"TestHarness ldut asic chipMaster atomics logic_out_lo_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+4264,"TestHarness ldut asic chipMaster atomics logic_out_lo_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+4265,"TestHarness ldut asic chipMaster atomics logic_out_lo_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+4266,"TestHarness ldut asic chipMaster atomics logic_out_lo_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+4267,"TestHarness ldut asic chipMaster atomics logic_out_lo_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+4268,"TestHarness ldut asic chipMaster atomics logic_out_lo_hi_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+4269,"TestHarness ldut asic chipMaster atomics logic_out_lo_hi_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+4270,"TestHarness ldut asic chipMaster atomics logic_out_lo_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+4271,"TestHarness ldut asic chipMaster atomics logic_out_lo_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+4272,"TestHarness ldut asic chipMaster atomics logic_out_lo_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+4273,"TestHarness ldut asic chipMaster atomics logic_out_lo_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+4274,"TestHarness ldut asic chipMaster atomics logic_out_lo_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+4275,"TestHarness ldut asic chipMaster atomics logic_out_lo_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+4276,"TestHarness ldut asic chipMaster atomics logic_out_lo_hi_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+4277,"TestHarness ldut asic chipMaster atomics logic_out_lo_hi_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+4278,"TestHarness ldut asic chipMaster atomics logic_out_lo_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+4279,"TestHarness ldut asic chipMaster atomics logic_out_lo_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+4280,"TestHarness ldut asic chipMaster atomics logic_out_lo_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+4281,"TestHarness ldut asic chipMaster atomics logic_out_lo_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+4282,"TestHarness ldut asic chipMaster atomics logic_out_lo_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+4283,"TestHarness ldut asic chipMaster atomics logic_out_lo_hi_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+4284,"TestHarness ldut asic chipMaster atomics logic_out_hi_lo_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+4285,"TestHarness ldut asic chipMaster atomics logic_out_hi_lo_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+4286,"TestHarness ldut asic chipMaster atomics logic_out_hi_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+4287,"TestHarness ldut asic chipMaster atomics logic_out_hi_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+4288,"TestHarness ldut asic chipMaster atomics logic_out_hi_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+4289,"TestHarness ldut asic chipMaster atomics logic_out_hi_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+4290,"TestHarness ldut asic chipMaster atomics logic_out_hi_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+4291,"TestHarness ldut asic chipMaster atomics logic_out_hi_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+4292,"TestHarness ldut asic chipMaster atomics logic_out_hi_lo_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+4293,"TestHarness ldut asic chipMaster atomics logic_out_hi_lo_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+4294,"TestHarness ldut asic chipMaster atomics logic_out_hi_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+4295,"TestHarness ldut asic chipMaster atomics logic_out_hi_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+4296,"TestHarness ldut asic chipMaster atomics logic_out_hi_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+4297,"TestHarness ldut asic chipMaster atomics logic_out_hi_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+4298,"TestHarness ldut asic chipMaster atomics logic_out_hi_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+4299,"TestHarness ldut asic chipMaster atomics logic_out_hi_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+4300,"TestHarness ldut asic chipMaster atomics logic_out_hi_hi_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+4301,"TestHarness ldut asic chipMaster atomics logic_out_hi_hi_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+4302,"TestHarness ldut asic chipMaster atomics logic_out_hi_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+4303,"TestHarness ldut asic chipMaster atomics logic_out_hi_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+4304,"TestHarness ldut asic chipMaster atomics logic_out_hi_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+4305,"TestHarness ldut asic chipMaster atomics logic_out_hi_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+4306,"TestHarness ldut asic chipMaster atomics logic_out_hi_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+4307,"TestHarness ldut asic chipMaster atomics logic_out_hi_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+4308,"TestHarness ldut asic chipMaster atomics logic_out_hi_hi_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+4309,"TestHarness ldut asic chipMaster atomics logic_out_hi_hi_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+4310,"TestHarness ldut asic chipMaster atomics logic_out_hi_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+4311,"TestHarness ldut asic chipMaster atomics logic_out_hi_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+4312,"TestHarness ldut asic chipMaster atomics logic_out_hi_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+4313,"TestHarness ldut asic chipMaster atomics logic_out_hi_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+4314,"TestHarness ldut asic chipMaster atomics logic_out_hi_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+4315,"TestHarness ldut asic chipMaster atomics logic_out_hi_hi_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+4316,"TestHarness ldut asic chipMaster atomics logic_out_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+4317,"TestHarness ldut asic chipMaster atomics logic_out_lo_lo", false,-1, 15,0);
        tracep->declBus(c+4318,"TestHarness ldut asic chipMaster atomics logic_out_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+4319,"TestHarness ldut asic chipMaster atomics logic_out_lo", false,-1, 31,0);
        tracep->declBus(c+4320,"TestHarness ldut asic chipMaster atomics logic_out_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+4321,"TestHarness ldut asic chipMaster atomics logic_out_hi_lo", false,-1, 15,0);
        tracep->declBus(c+4322,"TestHarness ldut asic chipMaster atomics logic_out_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+4323,"TestHarness ldut asic chipMaster atomics logic_out_hi", false,-1, 31,0);
        tracep->declQuad(c+4324,"TestHarness ldut asic chipMaster atomics logic_out", false,-1, 63,0);
        tracep->declBit(c+4326,"TestHarness ldut asic chipMaster atomics unsigned_", false,-1);
        tracep->declBit(c+4327,"TestHarness ldut asic chipMaster atomics take_max", false,-1);
        tracep->declBit(c+4328,"TestHarness ldut asic chipMaster atomics adder", false,-1);
        tracep->declBus(c+4329,"TestHarness ldut asic chipMaster atomics signSel", false,-1, 7,0);
        tracep->declBus(c+4330,"TestHarness ldut asic chipMaster atomics signbits_a", false,-1, 7,0);
        tracep->declBus(c+4331,"TestHarness ldut asic chipMaster atomics signbits_d", false,-1, 7,0);
        tracep->declBus(c+4332,"TestHarness ldut asic chipMaster atomics signbit_a", false,-1, 7,0);
        tracep->declBus(c+4333,"TestHarness ldut asic chipMaster atomics signbit_d", false,-1, 7,0);
        tracep->declBus(c+4334,"TestHarness ldut asic chipMaster atomics signext_a_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+4335,"TestHarness ldut asic chipMaster atomics signext_a_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+4336,"TestHarness ldut asic chipMaster atomics signext_a_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+4337,"TestHarness ldut asic chipMaster atomics signext_a_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+4338,"TestHarness ldut asic chipMaster atomics signext_a_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+4339,"TestHarness ldut asic chipMaster atomics signext_a_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+4340,"TestHarness ldut asic chipMaster atomics signext_a_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+4341,"TestHarness ldut asic chipMaster atomics signext_a_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+4342,"TestHarness ldut asic chipMaster atomics signext_a", false,-1, 63,0);
        tracep->declBus(c+4344,"TestHarness ldut asic chipMaster atomics signext_d_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+4345,"TestHarness ldut asic chipMaster atomics signext_d_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+4346,"TestHarness ldut asic chipMaster atomics signext_d_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+4347,"TestHarness ldut asic chipMaster atomics signext_d_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+4348,"TestHarness ldut asic chipMaster atomics signext_d_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+4349,"TestHarness ldut asic chipMaster atomics signext_d_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+4350,"TestHarness ldut asic chipMaster atomics signext_d_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+4351,"TestHarness ldut asic chipMaster atomics signext_d_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+4352,"TestHarness ldut asic chipMaster atomics signext_d", false,-1, 63,0);
        tracep->declBus(c+4354,"TestHarness ldut asic chipMaster atomics wide_mask_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+4355,"TestHarness ldut asic chipMaster atomics wide_mask_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+4356,"TestHarness ldut asic chipMaster atomics wide_mask_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+4357,"TestHarness ldut asic chipMaster atomics wide_mask_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+4358,"TestHarness ldut asic chipMaster atomics wide_mask_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+4359,"TestHarness ldut asic chipMaster atomics wide_mask_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+4360,"TestHarness ldut asic chipMaster atomics wide_mask_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+4361,"TestHarness ldut asic chipMaster atomics wide_mask_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+4362,"TestHarness ldut asic chipMaster atomics wide_mask", false,-1, 63,0);
        tracep->declQuad(c+4364,"TestHarness ldut asic chipMaster atomics a_a_ext", false,-1, 63,0);
        tracep->declQuad(c+4366,"TestHarness ldut asic chipMaster atomics a_d_ext", false,-1, 63,0);
        tracep->declQuad(c+4368,"TestHarness ldut asic chipMaster atomics a_d_inv", false,-1, 63,0);
        tracep->declQuad(c+4370,"TestHarness ldut asic chipMaster atomics adder_out", false,-1, 63,0);
        tracep->declBit(c+4372,"TestHarness ldut asic chipMaster atomics a_bigger_uneq", false,-1);
        tracep->declBit(c+4373,"TestHarness ldut asic chipMaster atomics a_bigger", false,-1);
        tracep->declBit(c+4374,"TestHarness ldut asic chipMaster atomics pick_a", false,-1);
        tracep->declQuad(c+4375,"TestHarness ldut asic chipMaster atomics arith_out", false,-1, 63,0);
        tracep->declQuad(c+4377,"TestHarness ldut asic chipMaster atomics amo_data", false,-1, 63,0);
        tracep->declBit(c+4379,"TestHarness ldut asic chipMaster atomics a_allow", false,-1);
        tracep->declBus(c+4380,"TestHarness ldut asic chipMaster atomics beatsLeft", false,-1, 2,0);
        tracep->declBit(c+4381,"TestHarness ldut asic chipMaster atomics idle", false,-1);
        tracep->declBit(c+18183,"TestHarness ldut asic chipMaster atomics source_i_valid", false,-1);
        tracep->declBit(c+18184,"TestHarness ldut asic chipMaster atomics readys_1", false,-1);
        tracep->declBit(c+4382,"TestHarness ldut asic chipMaster atomics state_1", false,-1);
        tracep->declBit(c+16096,"TestHarness ldut asic chipMaster atomics allowed_1", false,-1);
        tracep->declBit(c+18185,"TestHarness ldut asic chipMaster atomics out_1_ready", false,-1);
        tracep->declBus(c+4383,"TestHarness ldut asic chipMaster atomics source_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4384,"TestHarness ldut asic chipMaster atomics source_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+4385,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+4386,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+4387,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_size", false,-1);
        tracep->declBit(c+4388,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_bit", false,-1);
        tracep->declBit(c+4389,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_nbit", false,-1);
        tracep->declBit(c+4390,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_acc", false,-1);
        tracep->declBit(c+4391,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_acc_1", false,-1);
        tracep->declBit(c+4392,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_size_1", false,-1);
        tracep->declBit(c+4393,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_bit_1", false,-1);
        tracep->declBit(c+4394,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_nbit_1", false,-1);
        tracep->declBit(c+4395,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_eq_2", false,-1);
        tracep->declBit(c+4396,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_acc_2", false,-1);
        tracep->declBit(c+4397,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_eq_3", false,-1);
        tracep->declBit(c+4398,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_acc_3", false,-1);
        tracep->declBit(c+4399,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_eq_4", false,-1);
        tracep->declBit(c+4400,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_acc_4", false,-1);
        tracep->declBit(c+4401,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_eq_5", false,-1);
        tracep->declBit(c+4402,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_acc_5", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_size_2", false,-1);
        tracep->declBit(c+4403,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_bit_2", false,-1);
        tracep->declBit(c+4404,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_nbit_2", false,-1);
        tracep->declBit(c+4405,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_eq_6", false,-1);
        tracep->declBit(c+4406,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+4407,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_eq_7", false,-1);
        tracep->declBit(c+4408,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+4409,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_eq_8", false,-1);
        tracep->declBit(c+4410,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+4411,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_eq_9", false,-1);
        tracep->declBit(c+4412,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+4413,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_eq_10", false,-1);
        tracep->declBit(c+4414,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+4415,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_eq_11", false,-1);
        tracep->declBit(c+4416,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+4417,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_eq_12", false,-1);
        tracep->declBit(c+4418,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+4419,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_eq_13", false,-1);
        tracep->declBit(c+4420,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask_hi_hi_hi", false,-1);
        tracep->declBus(c+4421,"TestHarness ldut asic chipMaster atomics source_c_bits_a_mask", false,-1, 7,0);
        tracep->declBus(c+4422,"TestHarness ldut asic chipMaster atomics decode", false,-1, 2,0);
        tracep->declBit(c+4423,"TestHarness ldut asic chipMaster atomics opdata", false,-1);
        tracep->declBit(c+16097,"TestHarness ldut asic chipMaster atomics latch", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster atomics readys_0", false,-1);
        tracep->declBit(c+4053,"TestHarness ldut asic chipMaster atomics earlyWinner_0", false,-1);
        tracep->declBit(c+18186,"TestHarness ldut asic chipMaster atomics earlyWinner_1", false,-1);
        tracep->declBit(c+4424,"TestHarness ldut asic chipMaster atomics state_0", false,-1);
        tracep->declBit(c+4425,"TestHarness ldut asic chipMaster atomics muxStateEarly_0", false,-1);
        tracep->declBit(c+18187,"TestHarness ldut asic chipMaster atomics muxStateEarly_1", false,-1);
        tracep->declBit(c+16098,"TestHarness ldut asic chipMaster atomics sink_ACancel_earlyValid", false,-1);
        tracep->declBit(c+4426,"TestHarness ldut asic chipMaster atomics allowed_0", false,-1);
        tracep->declBit(c+16099,"TestHarness ldut asic chipMaster atomics out_ready", false,-1);
        tracep->declBus(c+4427,"TestHarness ldut asic chipMaster atomics d_first_counter", false,-1, 2,0);
        tracep->declBit(c+4428,"TestHarness ldut asic chipMaster atomics d_first", false,-1);
        tracep->declBit(c+4429,"TestHarness ldut asic chipMaster atomics d_ackd", false,-1);
        tracep->declBit(c+4430,"TestHarness ldut asic chipMaster atomics d_cam_sel_raw_0", false,-1);
        tracep->declBit(c+4431,"TestHarness ldut asic chipMaster atomics d_cam_sel_match_0", false,-1);
        tracep->declBit(c+4432,"TestHarness ldut asic chipMaster atomics d_drop", false,-1);
        tracep->declBit(c+4433,"TestHarness ldut asic chipMaster atomics bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+4434,"TestHarness ldut asic chipMaster atomics d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+4435,"TestHarness ldut asic chipMaster atomics d_first_beats1_opdata", false,-1);
        tracep->declBus(c+4436,"TestHarness ldut asic chipMaster atomics d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+4437,"TestHarness ldut asic chipMaster atomics d_ack", false,-1);
        tracep->declBit(c+4438,"TestHarness ldut asic chipMaster atomics d_replace", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster atomics monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster atomics monitor reset", false,-1);
        tracep->declBit(c+18182,"TestHarness ldut asic chipMaster atomics monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17965,"TestHarness ldut asic chipMaster atomics monitor io_in_a_valid", false,-1);
        tracep->declBus(c+1245,"TestHarness ldut asic chipMaster atomics monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1246,"TestHarness ldut asic chipMaster atomics monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1247,"TestHarness ldut asic chipMaster atomics monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1248,"TestHarness ldut asic chipMaster atomics monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+1249,"TestHarness ldut asic chipMaster atomics monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1250,"TestHarness ldut asic chipMaster atomics monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster atomics monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster atomics monitor io_in_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster atomics monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster atomics monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster atomics monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1164,"TestHarness ldut asic chipMaster atomics monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster atomics monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1253,"TestHarness ldut asic chipMaster atomics monitor io_in_d_ready", false,-1);
        tracep->declBit(c+4033,"TestHarness ldut asic chipMaster atomics monitor io_in_d_valid", false,-1);
        tracep->declBus(c+4034,"TestHarness ldut asic chipMaster atomics monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1169,"TestHarness ldut asic chipMaster atomics monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1170,"TestHarness ldut asic chipMaster atomics monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1171,"TestHarness ldut asic chipMaster atomics monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4035,"TestHarness ldut asic chipMaster atomics monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4036,"TestHarness ldut asic chipMaster atomics monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster atomics monitor io_in_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster atomics monitor io_in_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster atomics monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+26,"TestHarness ldut asic chipMaster atomics monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+27,"TestHarness ldut asic chipMaster atomics monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+4439,"TestHarness ldut asic chipMaster atomics monitor source_ok", false,-1);
        tracep->declBus(c+4440,"TestHarness ldut asic chipMaster atomics monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+4441,"TestHarness ldut asic chipMaster atomics monitor is_aligned", false,-1);
        tracep->declBus(c+4442,"TestHarness ldut asic chipMaster atomics monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+4443,"TestHarness ldut asic chipMaster atomics monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+4444,"TestHarness ldut asic chipMaster atomics monitor mask_size", false,-1);
        tracep->declBit(c+4445,"TestHarness ldut asic chipMaster atomics monitor mask_bit", false,-1);
        tracep->declBit(c+4446,"TestHarness ldut asic chipMaster atomics monitor mask_nbit", false,-1);
        tracep->declBit(c+4447,"TestHarness ldut asic chipMaster atomics monitor mask_acc", false,-1);
        tracep->declBit(c+4448,"TestHarness ldut asic chipMaster atomics monitor mask_acc_1", false,-1);
        tracep->declBit(c+4449,"TestHarness ldut asic chipMaster atomics monitor mask_size_1", false,-1);
        tracep->declBit(c+4450,"TestHarness ldut asic chipMaster atomics monitor mask_bit_1", false,-1);
        tracep->declBit(c+4451,"TestHarness ldut asic chipMaster atomics monitor mask_nbit_1", false,-1);
        tracep->declBit(c+4452,"TestHarness ldut asic chipMaster atomics monitor mask_eq_2", false,-1);
        tracep->declBit(c+4453,"TestHarness ldut asic chipMaster atomics monitor mask_acc_2", false,-1);
        tracep->declBit(c+4454,"TestHarness ldut asic chipMaster atomics monitor mask_eq_3", false,-1);
        tracep->declBit(c+4455,"TestHarness ldut asic chipMaster atomics monitor mask_acc_3", false,-1);
        tracep->declBit(c+4456,"TestHarness ldut asic chipMaster atomics monitor mask_eq_4", false,-1);
        tracep->declBit(c+4457,"TestHarness ldut asic chipMaster atomics monitor mask_acc_4", false,-1);
        tracep->declBit(c+4458,"TestHarness ldut asic chipMaster atomics monitor mask_eq_5", false,-1);
        tracep->declBit(c+4459,"TestHarness ldut asic chipMaster atomics monitor mask_acc_5", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster atomics monitor mask_size_2", false,-1);
        tracep->declBit(c+4460,"TestHarness ldut asic chipMaster atomics monitor mask_bit_2", false,-1);
        tracep->declBit(c+4461,"TestHarness ldut asic chipMaster atomics monitor mask_nbit_2", false,-1);
        tracep->declBit(c+4462,"TestHarness ldut asic chipMaster atomics monitor mask_eq_6", false,-1);
        tracep->declBit(c+4463,"TestHarness ldut asic chipMaster atomics monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+4464,"TestHarness ldut asic chipMaster atomics monitor mask_eq_7", false,-1);
        tracep->declBit(c+4465,"TestHarness ldut asic chipMaster atomics monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+4466,"TestHarness ldut asic chipMaster atomics monitor mask_eq_8", false,-1);
        tracep->declBit(c+4467,"TestHarness ldut asic chipMaster atomics monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+4468,"TestHarness ldut asic chipMaster atomics monitor mask_eq_9", false,-1);
        tracep->declBit(c+4469,"TestHarness ldut asic chipMaster atomics monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+4470,"TestHarness ldut asic chipMaster atomics monitor mask_eq_10", false,-1);
        tracep->declBit(c+4471,"TestHarness ldut asic chipMaster atomics monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+4472,"TestHarness ldut asic chipMaster atomics monitor mask_eq_11", false,-1);
        tracep->declBit(c+4473,"TestHarness ldut asic chipMaster atomics monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+4474,"TestHarness ldut asic chipMaster atomics monitor mask_eq_12", false,-1);
        tracep->declBit(c+4475,"TestHarness ldut asic chipMaster atomics monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+4476,"TestHarness ldut asic chipMaster atomics monitor mask_eq_13", false,-1);
        tracep->declBit(c+4477,"TestHarness ldut asic chipMaster atomics monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+4478,"TestHarness ldut asic chipMaster atomics monitor mask", false,-1, 7,0);
        tracep->declBit(c+4479,"TestHarness ldut asic chipMaster atomics monitor source_ok_1", false,-1);
        tracep->declBit(c+1297,"TestHarness ldut asic chipMaster atomics monitor source_ok_2", false,-1);
        tracep->declBus(c+1298,"TestHarness ldut asic chipMaster atomics monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+1299,"TestHarness ldut asic chipMaster atomics monitor is_aligned_2", false,-1);
        tracep->declBit(c+1300,"TestHarness ldut asic chipMaster atomics monitor address_ok_1", false,-1);
        tracep->declBit(c+1301,"TestHarness ldut asic chipMaster atomics monitor sink_ok_1", false,-1);
        tracep->declBus(c+4422,"TestHarness ldut asic chipMaster atomics monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+4423,"TestHarness ldut asic chipMaster atomics monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+4480,"TestHarness ldut asic chipMaster atomics monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+4481,"TestHarness ldut asic chipMaster atomics monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+4482,"TestHarness ldut asic chipMaster atomics monitor a_first", false,-1);
        tracep->declBus(c+4483,"TestHarness ldut asic chipMaster atomics monitor opcode", false,-1, 2,0);
        tracep->declBus(c+4484,"TestHarness ldut asic chipMaster atomics monitor param", false,-1, 2,0);
        tracep->declBus(c+4485,"TestHarness ldut asic chipMaster atomics monitor size", false,-1, 2,0);
        tracep->declBus(c+4486,"TestHarness ldut asic chipMaster atomics monitor source", false,-1, 6,0);
        tracep->declBus(c+4487,"TestHarness ldut asic chipMaster atomics monitor address", false,-1, 31,0);
        tracep->declBus(c+4434,"TestHarness ldut asic chipMaster atomics monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+4488,"TestHarness ldut asic chipMaster atomics monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+4489,"TestHarness ldut asic chipMaster atomics monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+4490,"TestHarness ldut asic chipMaster atomics monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+4491,"TestHarness ldut asic chipMaster atomics monitor d_first", false,-1);
        tracep->declBus(c+4492,"TestHarness ldut asic chipMaster atomics monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+4493,"TestHarness ldut asic chipMaster atomics monitor param_1", false,-1, 1,0);
        tracep->declBus(c+4494,"TestHarness ldut asic chipMaster atomics monitor size_1", false,-1, 2,0);
        tracep->declBus(c+4495,"TestHarness ldut asic chipMaster atomics monitor source_1", false,-1, 6,0);
        tracep->declBit(c+4496,"TestHarness ldut asic chipMaster atomics monitor denied", false,-1);
        tracep->declBus(c+1320,"TestHarness ldut asic chipMaster atomics monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+1321,"TestHarness ldut asic chipMaster atomics monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+4497,"TestHarness ldut asic chipMaster atomics monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+4498,"TestHarness ldut asic chipMaster atomics monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+4499,"TestHarness ldut asic chipMaster atomics monitor c_first", false,-1);
        tracep->declBus(c+4500,"TestHarness ldut asic chipMaster atomics monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+4501,"TestHarness ldut asic chipMaster atomics monitor param_3", false,-1, 2,0);
        tracep->declBus(c+4502,"TestHarness ldut asic chipMaster atomics monitor size_3", false,-1, 2,0);
        tracep->declBus(c+4503,"TestHarness ldut asic chipMaster atomics monitor source_3", false,-1, 6,0);
        tracep->declBus(c+4504,"TestHarness ldut asic chipMaster atomics monitor address_2", false,-1, 31,0);
        tracep->declArray(c+4505,"TestHarness ldut asic chipMaster atomics monitor inflight", false,-1, 127,0);
        tracep->declArray(c+4509,"TestHarness ldut asic chipMaster atomics monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+4525,"TestHarness ldut asic chipMaster atomics monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+4541,"TestHarness ldut asic chipMaster atomics monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+4542,"TestHarness ldut asic chipMaster atomics monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+4543,"TestHarness ldut asic chipMaster atomics monitor a_first_1", false,-1);
        tracep->declBus(c+4544,"TestHarness ldut asic chipMaster atomics monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+4545,"TestHarness ldut asic chipMaster atomics monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+4546,"TestHarness ldut asic chipMaster atomics monitor d_first_1", false,-1);
        tracep->declArray(c+18188,"TestHarness ldut asic chipMaster atomics monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16100,"TestHarness ldut asic chipMaster atomics monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16101,"TestHarness ldut asic chipMaster atomics monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16102,"TestHarness ldut asic chipMaster atomics monitor a_set", false,-1, 127,0);
        tracep->declArray(c+4547,"TestHarness ldut asic chipMaster atomics monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+4551,"TestHarness ldut asic chipMaster atomics monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16106,"TestHarness ldut asic chipMaster atomics monitor same_cycle_resp", false,-1);
        tracep->declBus(c+4555,"TestHarness ldut asic chipMaster atomics monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+4556,"TestHarness ldut asic chipMaster atomics monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+16107,"TestHarness ldut asic chipMaster atomics monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+4557,"TestHarness ldut asic chipMaster atomics monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16123,"TestHarness ldut asic chipMaster atomics monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+4573,"TestHarness ldut asic chipMaster atomics monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+4574,"TestHarness ldut asic chipMaster atomics monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+4578,"TestHarness ldut asic chipMaster atomics monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+4594,"TestHarness ldut asic chipMaster atomics monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+4595,"TestHarness ldut asic chipMaster atomics monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+4596,"TestHarness ldut asic chipMaster atomics monitor c_first_1", false,-1);
        tracep->declBus(c+4597,"TestHarness ldut asic chipMaster atomics monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+4598,"TestHarness ldut asic chipMaster atomics monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+4599,"TestHarness ldut asic chipMaster atomics monitor d_first_2", false,-1);
        tracep->declArray(c+15478,"TestHarness ldut asic chipMaster atomics monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15482,"TestHarness ldut asic chipMaster atomics monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15483,"TestHarness ldut asic chipMaster atomics monitor c_set", false,-1, 127,0);
        tracep->declArray(c+4600,"TestHarness ldut asic chipMaster atomics monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+4604,"TestHarness ldut asic chipMaster atomics monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+15487,"TestHarness ldut asic chipMaster atomics monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+4608,"TestHarness ldut asic chipMaster atomics monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+4609,"TestHarness ldut asic chipMaster atomics monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+15488,"TestHarness ldut asic chipMaster atomics monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+4625,"TestHarness ldut asic chipMaster atomics monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+4626,"TestHarness ldut asic chipMaster atomics monitor inflight_2", false,-1);
        tracep->declBus(c+4627,"TestHarness ldut asic chipMaster atomics monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+4628,"TestHarness ldut asic chipMaster atomics monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+4629,"TestHarness ldut asic chipMaster atomics monitor d_first_3", false,-1);
        tracep->declBit(c+4630,"TestHarness ldut asic chipMaster atomics monitor d_set", false,-1);
        tracep->declBit(c+15423,"TestHarness ldut asic chipMaster atomics monitor e_clr", false,-1);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster atomics monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster atomics monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster atomics monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+26,"TestHarness ldut asic chipMaster atomics monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+26,"TestHarness ldut asic chipMaster atomics monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster atomics monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster atomics monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster atomics monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+27,"TestHarness ldut asic chipMaster atomics monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+27,"TestHarness ldut asic chipMaster atomics monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster fixer_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster fixer_1 reset", false,-1);
        tracep->declBit(c+17966,"TestHarness ldut asic chipMaster fixer_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+17967,"TestHarness ldut asic chipMaster fixer_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+1245,"TestHarness ldut asic chipMaster fixer_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1246,"TestHarness ldut asic chipMaster fixer_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1247,"TestHarness ldut asic chipMaster fixer_1 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1248,"TestHarness ldut asic chipMaster fixer_1 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+1249,"TestHarness ldut asic chipMaster fixer_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1250,"TestHarness ldut asic chipMaster fixer_1 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+1251,"TestHarness ldut asic chipMaster fixer_1 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster fixer_1 auto_in_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster fixer_1 auto_in_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster fixer_1 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster fixer_1 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster fixer_1 auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1164,"TestHarness ldut asic chipMaster fixer_1 auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster fixer_1 auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1253,"TestHarness ldut asic chipMaster fixer_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+1254,"TestHarness ldut asic chipMaster fixer_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+1255,"TestHarness ldut asic chipMaster fixer_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1169,"TestHarness ldut asic chipMaster fixer_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1170,"TestHarness ldut asic chipMaster fixer_1 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1171,"TestHarness ldut asic chipMaster fixer_1 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1256,"TestHarness ldut asic chipMaster fixer_1 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+1257,"TestHarness ldut asic chipMaster fixer_1 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+1259,"TestHarness ldut asic chipMaster fixer_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster fixer_1 auto_in_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster fixer_1 auto_in_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster fixer_1 auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+17964,"TestHarness ldut asic chipMaster fixer_1 auto_out_a_ready", false,-1);
        tracep->declBit(c+17965,"TestHarness ldut asic chipMaster fixer_1 auto_out_a_valid", false,-1);
        tracep->declBus(c+1245,"TestHarness ldut asic chipMaster fixer_1 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1246,"TestHarness ldut asic chipMaster fixer_1 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1247,"TestHarness ldut asic chipMaster fixer_1 auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1248,"TestHarness ldut asic chipMaster fixer_1 auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+1249,"TestHarness ldut asic chipMaster fixer_1 auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1250,"TestHarness ldut asic chipMaster fixer_1 auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+1251,"TestHarness ldut asic chipMaster fixer_1 auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster fixer_1 auto_out_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster fixer_1 auto_out_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster fixer_1 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster fixer_1 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster fixer_1 auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1164,"TestHarness ldut asic chipMaster fixer_1 auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster fixer_1 auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1253,"TestHarness ldut asic chipMaster fixer_1 auto_out_d_ready", false,-1);
        tracep->declBit(c+1254,"TestHarness ldut asic chipMaster fixer_1 auto_out_d_valid", false,-1);
        tracep->declBus(c+1255,"TestHarness ldut asic chipMaster fixer_1 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1169,"TestHarness ldut asic chipMaster fixer_1 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1170,"TestHarness ldut asic chipMaster fixer_1 auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1171,"TestHarness ldut asic chipMaster fixer_1 auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1256,"TestHarness ldut asic chipMaster fixer_1 auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+1257,"TestHarness ldut asic chipMaster fixer_1 auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+1259,"TestHarness ldut asic chipMaster fixer_1 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster fixer_1 auto_out_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster fixer_1 auto_out_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster fixer_1 auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster fixer_1 monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster fixer_1 monitor_reset", false,-1);
        tracep->declBit(c+18192,"TestHarness ldut asic chipMaster fixer_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17967,"TestHarness ldut asic chipMaster fixer_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+1245,"TestHarness ldut asic chipMaster fixer_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1246,"TestHarness ldut asic chipMaster fixer_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1247,"TestHarness ldut asic chipMaster fixer_1 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1248,"TestHarness ldut asic chipMaster fixer_1 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+1249,"TestHarness ldut asic chipMaster fixer_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1250,"TestHarness ldut asic chipMaster fixer_1 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster fixer_1 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster fixer_1 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster fixer_1 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster fixer_1 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster fixer_1 monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1164,"TestHarness ldut asic chipMaster fixer_1 monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster fixer_1 monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1253,"TestHarness ldut asic chipMaster fixer_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+1254,"TestHarness ldut asic chipMaster fixer_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+1255,"TestHarness ldut asic chipMaster fixer_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1169,"TestHarness ldut asic chipMaster fixer_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1170,"TestHarness ldut asic chipMaster fixer_1 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1171,"TestHarness ldut asic chipMaster fixer_1 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1256,"TestHarness ldut asic chipMaster fixer_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1259,"TestHarness ldut asic chipMaster fixer_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster fixer_1 monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster fixer_1 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster fixer_1 monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+4631,"TestHarness ldut asic chipMaster fixer_1 a_id", false,-1, 1,0);
        tracep->declBit(c+4632,"TestHarness ldut asic chipMaster fixer_1 a_noDomain", false,-1);
        tracep->declBit(c+4633,"TestHarness ldut asic chipMaster fixer_1 stalls_a_sel", false,-1);
        tracep->declBus(c+4634,"TestHarness ldut asic chipMaster fixer_1 a_first_counter", false,-1, 2,0);
        tracep->declBit(c+4635,"TestHarness ldut asic chipMaster fixer_1 a_first", false,-1);
        tracep->declBit(c+4636,"TestHarness ldut asic chipMaster fixer_1 flight_16", false,-1);
        tracep->declBit(c+4637,"TestHarness ldut asic chipMaster fixer_1 flight_17", false,-1);
        tracep->declBit(c+4638,"TestHarness ldut asic chipMaster fixer_1 flight_18", false,-1);
        tracep->declBit(c+4639,"TestHarness ldut asic chipMaster fixer_1 flight_19", false,-1);
        tracep->declBit(c+4640,"TestHarness ldut asic chipMaster fixer_1 flight_20", false,-1);
        tracep->declBit(c+4641,"TestHarness ldut asic chipMaster fixer_1 flight_21", false,-1);
        tracep->declBit(c+4642,"TestHarness ldut asic chipMaster fixer_1 flight_22", false,-1);
        tracep->declBit(c+4643,"TestHarness ldut asic chipMaster fixer_1 flight_23", false,-1);
        tracep->declBit(c+4644,"TestHarness ldut asic chipMaster fixer_1 flight_24", false,-1);
        tracep->declBit(c+4645,"TestHarness ldut asic chipMaster fixer_1 flight_25", false,-1);
        tracep->declBit(c+4646,"TestHarness ldut asic chipMaster fixer_1 flight_26", false,-1);
        tracep->declBit(c+4647,"TestHarness ldut asic chipMaster fixer_1 flight_27", false,-1);
        tracep->declBit(c+4648,"TestHarness ldut asic chipMaster fixer_1 flight_28", false,-1);
        tracep->declBit(c+4649,"TestHarness ldut asic chipMaster fixer_1 flight_29", false,-1);
        tracep->declBit(c+4650,"TestHarness ldut asic chipMaster fixer_1 flight_30", false,-1);
        tracep->declBit(c+4651,"TestHarness ldut asic chipMaster fixer_1 flight_31", false,-1);
        tracep->declBus(c+4652,"TestHarness ldut asic chipMaster fixer_1 stalls_id", false,-1, 1,0);
        tracep->declBit(c+4653,"TestHarness ldut asic chipMaster fixer_1 stalls_0", false,-1);
        tracep->declBit(c+4654,"TestHarness ldut asic chipMaster fixer_1 stalls_a_sel_1", false,-1);
        tracep->declBit(c+4655,"TestHarness ldut asic chipMaster fixer_1 flight_32", false,-1);
        tracep->declBit(c+4656,"TestHarness ldut asic chipMaster fixer_1 flight_33", false,-1);
        tracep->declBit(c+4657,"TestHarness ldut asic chipMaster fixer_1 flight_34", false,-1);
        tracep->declBit(c+4658,"TestHarness ldut asic chipMaster fixer_1 flight_35", false,-1);
        tracep->declBit(c+4659,"TestHarness ldut asic chipMaster fixer_1 flight_36", false,-1);
        tracep->declBit(c+4660,"TestHarness ldut asic chipMaster fixer_1 flight_37", false,-1);
        tracep->declBit(c+4661,"TestHarness ldut asic chipMaster fixer_1 flight_38", false,-1);
        tracep->declBit(c+4662,"TestHarness ldut asic chipMaster fixer_1 flight_39", false,-1);
        tracep->declBit(c+4663,"TestHarness ldut asic chipMaster fixer_1 flight_40", false,-1);
        tracep->declBit(c+4664,"TestHarness ldut asic chipMaster fixer_1 flight_41", false,-1);
        tracep->declBit(c+4665,"TestHarness ldut asic chipMaster fixer_1 flight_42", false,-1);
        tracep->declBit(c+4666,"TestHarness ldut asic chipMaster fixer_1 flight_43", false,-1);
        tracep->declBit(c+4667,"TestHarness ldut asic chipMaster fixer_1 flight_44", false,-1);
        tracep->declBit(c+4668,"TestHarness ldut asic chipMaster fixer_1 flight_45", false,-1);
        tracep->declBit(c+4669,"TestHarness ldut asic chipMaster fixer_1 flight_46", false,-1);
        tracep->declBit(c+4670,"TestHarness ldut asic chipMaster fixer_1 flight_47", false,-1);
        tracep->declBus(c+4671,"TestHarness ldut asic chipMaster fixer_1 stalls_id_1", false,-1, 1,0);
        tracep->declBit(c+4672,"TestHarness ldut asic chipMaster fixer_1 stalls_1", false,-1);
        tracep->declBit(c+4673,"TestHarness ldut asic chipMaster fixer_1 stalls_a_sel_2", false,-1);
        tracep->declBit(c+4674,"TestHarness ldut asic chipMaster fixer_1 flight_48", false,-1);
        tracep->declBit(c+4675,"TestHarness ldut asic chipMaster fixer_1 flight_49", false,-1);
        tracep->declBit(c+4676,"TestHarness ldut asic chipMaster fixer_1 flight_50", false,-1);
        tracep->declBit(c+4677,"TestHarness ldut asic chipMaster fixer_1 flight_51", false,-1);
        tracep->declBit(c+4678,"TestHarness ldut asic chipMaster fixer_1 flight_52", false,-1);
        tracep->declBit(c+4679,"TestHarness ldut asic chipMaster fixer_1 flight_53", false,-1);
        tracep->declBit(c+4680,"TestHarness ldut asic chipMaster fixer_1 flight_54", false,-1);
        tracep->declBit(c+4681,"TestHarness ldut asic chipMaster fixer_1 flight_55", false,-1);
        tracep->declBit(c+4682,"TestHarness ldut asic chipMaster fixer_1 flight_56", false,-1);
        tracep->declBit(c+4683,"TestHarness ldut asic chipMaster fixer_1 flight_57", false,-1);
        tracep->declBit(c+4684,"TestHarness ldut asic chipMaster fixer_1 flight_58", false,-1);
        tracep->declBit(c+4685,"TestHarness ldut asic chipMaster fixer_1 flight_59", false,-1);
        tracep->declBit(c+4686,"TestHarness ldut asic chipMaster fixer_1 flight_60", false,-1);
        tracep->declBit(c+4687,"TestHarness ldut asic chipMaster fixer_1 flight_61", false,-1);
        tracep->declBit(c+4688,"TestHarness ldut asic chipMaster fixer_1 flight_62", false,-1);
        tracep->declBit(c+4689,"TestHarness ldut asic chipMaster fixer_1 flight_63", false,-1);
        tracep->declBus(c+4690,"TestHarness ldut asic chipMaster fixer_1 stalls_id_2", false,-1, 1,0);
        tracep->declBit(c+4691,"TestHarness ldut asic chipMaster fixer_1 stalls_2", false,-1);
        tracep->declBit(c+4692,"TestHarness ldut asic chipMaster fixer_1 stalls_a_sel_3", false,-1);
        tracep->declBit(c+4693,"TestHarness ldut asic chipMaster fixer_1 flight_64", false,-1);
        tracep->declBit(c+4694,"TestHarness ldut asic chipMaster fixer_1 flight_65", false,-1);
        tracep->declBit(c+4695,"TestHarness ldut asic chipMaster fixer_1 flight_66", false,-1);
        tracep->declBit(c+4696,"TestHarness ldut asic chipMaster fixer_1 flight_67", false,-1);
        tracep->declBit(c+4697,"TestHarness ldut asic chipMaster fixer_1 flight_68", false,-1);
        tracep->declBit(c+4698,"TestHarness ldut asic chipMaster fixer_1 flight_69", false,-1);
        tracep->declBit(c+4699,"TestHarness ldut asic chipMaster fixer_1 flight_70", false,-1);
        tracep->declBit(c+4700,"TestHarness ldut asic chipMaster fixer_1 flight_71", false,-1);
        tracep->declBit(c+4701,"TestHarness ldut asic chipMaster fixer_1 flight_72", false,-1);
        tracep->declBit(c+4702,"TestHarness ldut asic chipMaster fixer_1 flight_73", false,-1);
        tracep->declBit(c+4703,"TestHarness ldut asic chipMaster fixer_1 flight_74", false,-1);
        tracep->declBit(c+4704,"TestHarness ldut asic chipMaster fixer_1 flight_75", false,-1);
        tracep->declBit(c+4705,"TestHarness ldut asic chipMaster fixer_1 flight_76", false,-1);
        tracep->declBit(c+4706,"TestHarness ldut asic chipMaster fixer_1 flight_77", false,-1);
        tracep->declBit(c+4707,"TestHarness ldut asic chipMaster fixer_1 flight_78", false,-1);
        tracep->declBit(c+4708,"TestHarness ldut asic chipMaster fixer_1 flight_79", false,-1);
        tracep->declBus(c+4709,"TestHarness ldut asic chipMaster fixer_1 stalls_id_3", false,-1, 1,0);
        tracep->declBit(c+4710,"TestHarness ldut asic chipMaster fixer_1 stalls_3", false,-1);
        tracep->declBit(c+4711,"TestHarness ldut asic chipMaster fixer_1 stalls_a_sel_4", false,-1);
        tracep->declBit(c+4712,"TestHarness ldut asic chipMaster fixer_1 flight_80", false,-1);
        tracep->declBit(c+4713,"TestHarness ldut asic chipMaster fixer_1 flight_81", false,-1);
        tracep->declBit(c+4714,"TestHarness ldut asic chipMaster fixer_1 flight_82", false,-1);
        tracep->declBit(c+4715,"TestHarness ldut asic chipMaster fixer_1 flight_83", false,-1);
        tracep->declBit(c+4716,"TestHarness ldut asic chipMaster fixer_1 flight_84", false,-1);
        tracep->declBit(c+4717,"TestHarness ldut asic chipMaster fixer_1 flight_85", false,-1);
        tracep->declBit(c+4718,"TestHarness ldut asic chipMaster fixer_1 flight_86", false,-1);
        tracep->declBit(c+4719,"TestHarness ldut asic chipMaster fixer_1 flight_87", false,-1);
        tracep->declBit(c+4720,"TestHarness ldut asic chipMaster fixer_1 flight_88", false,-1);
        tracep->declBit(c+4721,"TestHarness ldut asic chipMaster fixer_1 flight_89", false,-1);
        tracep->declBit(c+4722,"TestHarness ldut asic chipMaster fixer_1 flight_90", false,-1);
        tracep->declBit(c+4723,"TestHarness ldut asic chipMaster fixer_1 flight_91", false,-1);
        tracep->declBit(c+4724,"TestHarness ldut asic chipMaster fixer_1 flight_92", false,-1);
        tracep->declBit(c+4725,"TestHarness ldut asic chipMaster fixer_1 flight_93", false,-1);
        tracep->declBit(c+4726,"TestHarness ldut asic chipMaster fixer_1 flight_94", false,-1);
        tracep->declBit(c+4727,"TestHarness ldut asic chipMaster fixer_1 flight_95", false,-1);
        tracep->declBus(c+4728,"TestHarness ldut asic chipMaster fixer_1 stalls_id_4", false,-1, 1,0);
        tracep->declBit(c+4729,"TestHarness ldut asic chipMaster fixer_1 stalls_4", false,-1);
        tracep->declBit(c+4730,"TestHarness ldut asic chipMaster fixer_1 stalls_a_sel_5", false,-1);
        tracep->declBit(c+4731,"TestHarness ldut asic chipMaster fixer_1 flight_96", false,-1);
        tracep->declBit(c+4732,"TestHarness ldut asic chipMaster fixer_1 flight_97", false,-1);
        tracep->declBit(c+4733,"TestHarness ldut asic chipMaster fixer_1 flight_98", false,-1);
        tracep->declBit(c+4734,"TestHarness ldut asic chipMaster fixer_1 flight_99", false,-1);
        tracep->declBit(c+4735,"TestHarness ldut asic chipMaster fixer_1 flight_100", false,-1);
        tracep->declBit(c+4736,"TestHarness ldut asic chipMaster fixer_1 flight_101", false,-1);
        tracep->declBit(c+4737,"TestHarness ldut asic chipMaster fixer_1 flight_102", false,-1);
        tracep->declBit(c+4738,"TestHarness ldut asic chipMaster fixer_1 flight_103", false,-1);
        tracep->declBit(c+4739,"TestHarness ldut asic chipMaster fixer_1 flight_104", false,-1);
        tracep->declBit(c+4740,"TestHarness ldut asic chipMaster fixer_1 flight_105", false,-1);
        tracep->declBit(c+4741,"TestHarness ldut asic chipMaster fixer_1 flight_106", false,-1);
        tracep->declBit(c+4742,"TestHarness ldut asic chipMaster fixer_1 flight_107", false,-1);
        tracep->declBit(c+4743,"TestHarness ldut asic chipMaster fixer_1 flight_108", false,-1);
        tracep->declBit(c+4744,"TestHarness ldut asic chipMaster fixer_1 flight_109", false,-1);
        tracep->declBit(c+4745,"TestHarness ldut asic chipMaster fixer_1 flight_110", false,-1);
        tracep->declBit(c+4746,"TestHarness ldut asic chipMaster fixer_1 flight_111", false,-1);
        tracep->declBus(c+4747,"TestHarness ldut asic chipMaster fixer_1 stalls_id_5", false,-1, 1,0);
        tracep->declBit(c+4748,"TestHarness ldut asic chipMaster fixer_1 stalls_5", false,-1);
        tracep->declBit(c+4749,"TestHarness ldut asic chipMaster fixer_1 stalls_a_sel_6", false,-1);
        tracep->declBit(c+4750,"TestHarness ldut asic chipMaster fixer_1 flight_112", false,-1);
        tracep->declBit(c+4751,"TestHarness ldut asic chipMaster fixer_1 flight_113", false,-1);
        tracep->declBit(c+4752,"TestHarness ldut asic chipMaster fixer_1 flight_114", false,-1);
        tracep->declBit(c+4753,"TestHarness ldut asic chipMaster fixer_1 flight_115", false,-1);
        tracep->declBit(c+4754,"TestHarness ldut asic chipMaster fixer_1 flight_116", false,-1);
        tracep->declBit(c+4755,"TestHarness ldut asic chipMaster fixer_1 flight_117", false,-1);
        tracep->declBit(c+4756,"TestHarness ldut asic chipMaster fixer_1 flight_118", false,-1);
        tracep->declBit(c+4757,"TestHarness ldut asic chipMaster fixer_1 flight_119", false,-1);
        tracep->declBit(c+4758,"TestHarness ldut asic chipMaster fixer_1 flight_120", false,-1);
        tracep->declBit(c+4759,"TestHarness ldut asic chipMaster fixer_1 flight_121", false,-1);
        tracep->declBit(c+4760,"TestHarness ldut asic chipMaster fixer_1 flight_122", false,-1);
        tracep->declBit(c+4761,"TestHarness ldut asic chipMaster fixer_1 flight_123", false,-1);
        tracep->declBit(c+4762,"TestHarness ldut asic chipMaster fixer_1 flight_124", false,-1);
        tracep->declBit(c+4763,"TestHarness ldut asic chipMaster fixer_1 flight_125", false,-1);
        tracep->declBit(c+4764,"TestHarness ldut asic chipMaster fixer_1 flight_126", false,-1);
        tracep->declBit(c+4765,"TestHarness ldut asic chipMaster fixer_1 flight_127", false,-1);
        tracep->declBus(c+4766,"TestHarness ldut asic chipMaster fixer_1 stalls_id_6", false,-1, 1,0);
        tracep->declBit(c+4767,"TestHarness ldut asic chipMaster fixer_1 stalls_6", false,-1);
        tracep->declBit(c+4768,"TestHarness ldut asic chipMaster fixer_1 stall", false,-1);
        tracep->declBit(c+16139,"TestHarness ldut asic chipMaster fixer_1 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+4422,"TestHarness ldut asic chipMaster fixer_1 a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+4423,"TestHarness ldut asic chipMaster fixer_1 a_first_beats1_opdata", false,-1);
        tracep->declBus(c+4769,"TestHarness ldut asic chipMaster fixer_1 a_first_counter1", false,-1, 2,0);
        tracep->declBus(c+4434,"TestHarness ldut asic chipMaster fixer_1 d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+4770,"TestHarness ldut asic chipMaster fixer_1 d_first_beats1_opdata", false,-1);
        tracep->declBus(c+4771,"TestHarness ldut asic chipMaster fixer_1 d_first_counter", false,-1, 2,0);
        tracep->declBus(c+4772,"TestHarness ldut asic chipMaster fixer_1 d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+4773,"TestHarness ldut asic chipMaster fixer_1 d_first_first", false,-1);
        tracep->declBit(c+4774,"TestHarness ldut asic chipMaster fixer_1 d_first", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster fixer_1 monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster fixer_1 monitor reset", false,-1);
        tracep->declBit(c+18192,"TestHarness ldut asic chipMaster fixer_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17967,"TestHarness ldut asic chipMaster fixer_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+1245,"TestHarness ldut asic chipMaster fixer_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1246,"TestHarness ldut asic chipMaster fixer_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1247,"TestHarness ldut asic chipMaster fixer_1 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1248,"TestHarness ldut asic chipMaster fixer_1 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+1249,"TestHarness ldut asic chipMaster fixer_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1250,"TestHarness ldut asic chipMaster fixer_1 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster fixer_1 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster fixer_1 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster fixer_1 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster fixer_1 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster fixer_1 monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1164,"TestHarness ldut asic chipMaster fixer_1 monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster fixer_1 monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1253,"TestHarness ldut asic chipMaster fixer_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+1254,"TestHarness ldut asic chipMaster fixer_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+1255,"TestHarness ldut asic chipMaster fixer_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1169,"TestHarness ldut asic chipMaster fixer_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1170,"TestHarness ldut asic chipMaster fixer_1 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1171,"TestHarness ldut asic chipMaster fixer_1 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1256,"TestHarness ldut asic chipMaster fixer_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1259,"TestHarness ldut asic chipMaster fixer_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster fixer_1 monitor io_in_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster fixer_1 monitor io_in_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster fixer_1 monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+28,"TestHarness ldut asic chipMaster fixer_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+29,"TestHarness ldut asic chipMaster fixer_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+4775,"TestHarness ldut asic chipMaster fixer_1 monitor source_ok", false,-1);
        tracep->declBus(c+4440,"TestHarness ldut asic chipMaster fixer_1 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+4441,"TestHarness ldut asic chipMaster fixer_1 monitor is_aligned", false,-1);
        tracep->declBus(c+4442,"TestHarness ldut asic chipMaster fixer_1 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+4443,"TestHarness ldut asic chipMaster fixer_1 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+4444,"TestHarness ldut asic chipMaster fixer_1 monitor mask_size", false,-1);
        tracep->declBit(c+4445,"TestHarness ldut asic chipMaster fixer_1 monitor mask_bit", false,-1);
        tracep->declBit(c+4446,"TestHarness ldut asic chipMaster fixer_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+4776,"TestHarness ldut asic chipMaster fixer_1 monitor mask_acc", false,-1);
        tracep->declBit(c+4777,"TestHarness ldut asic chipMaster fixer_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+4449,"TestHarness ldut asic chipMaster fixer_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+4450,"TestHarness ldut asic chipMaster fixer_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+4451,"TestHarness ldut asic chipMaster fixer_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+4778,"TestHarness ldut asic chipMaster fixer_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+4779,"TestHarness ldut asic chipMaster fixer_1 monitor mask_acc_2", false,-1);
        tracep->declBit(c+4780,"TestHarness ldut asic chipMaster fixer_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+4781,"TestHarness ldut asic chipMaster fixer_1 monitor mask_acc_3", false,-1);
        tracep->declBit(c+4782,"TestHarness ldut asic chipMaster fixer_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+4783,"TestHarness ldut asic chipMaster fixer_1 monitor mask_acc_4", false,-1);
        tracep->declBit(c+4784,"TestHarness ldut asic chipMaster fixer_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+4785,"TestHarness ldut asic chipMaster fixer_1 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster fixer_1 monitor mask_size_2", false,-1);
        tracep->declBit(c+4460,"TestHarness ldut asic chipMaster fixer_1 monitor mask_bit_2", false,-1);
        tracep->declBit(c+4461,"TestHarness ldut asic chipMaster fixer_1 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+4786,"TestHarness ldut asic chipMaster fixer_1 monitor mask_eq_6", false,-1);
        tracep->declBit(c+4787,"TestHarness ldut asic chipMaster fixer_1 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+4788,"TestHarness ldut asic chipMaster fixer_1 monitor mask_eq_7", false,-1);
        tracep->declBit(c+4789,"TestHarness ldut asic chipMaster fixer_1 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+4790,"TestHarness ldut asic chipMaster fixer_1 monitor mask_eq_8", false,-1);
        tracep->declBit(c+4791,"TestHarness ldut asic chipMaster fixer_1 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+4792,"TestHarness ldut asic chipMaster fixer_1 monitor mask_eq_9", false,-1);
        tracep->declBit(c+4793,"TestHarness ldut asic chipMaster fixer_1 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+4794,"TestHarness ldut asic chipMaster fixer_1 monitor mask_eq_10", false,-1);
        tracep->declBit(c+4795,"TestHarness ldut asic chipMaster fixer_1 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+4796,"TestHarness ldut asic chipMaster fixer_1 monitor mask_eq_11", false,-1);
        tracep->declBit(c+4797,"TestHarness ldut asic chipMaster fixer_1 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+4798,"TestHarness ldut asic chipMaster fixer_1 monitor mask_eq_12", false,-1);
        tracep->declBit(c+4799,"TestHarness ldut asic chipMaster fixer_1 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+4800,"TestHarness ldut asic chipMaster fixer_1 monitor mask_eq_13", false,-1);
        tracep->declBit(c+4801,"TestHarness ldut asic chipMaster fixer_1 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+4802,"TestHarness ldut asic chipMaster fixer_1 monitor mask", false,-1, 7,0);
        tracep->declBit(c+4479,"TestHarness ldut asic chipMaster fixer_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+1297,"TestHarness ldut asic chipMaster fixer_1 monitor source_ok_2", false,-1);
        tracep->declBus(c+1298,"TestHarness ldut asic chipMaster fixer_1 monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+1299,"TestHarness ldut asic chipMaster fixer_1 monitor is_aligned_2", false,-1);
        tracep->declBit(c+1300,"TestHarness ldut asic chipMaster fixer_1 monitor address_ok_1", false,-1);
        tracep->declBit(c+1301,"TestHarness ldut asic chipMaster fixer_1 monitor sink_ok_1", false,-1);
        tracep->declBus(c+4422,"TestHarness ldut asic chipMaster fixer_1 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+4423,"TestHarness ldut asic chipMaster fixer_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+4803,"TestHarness ldut asic chipMaster fixer_1 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+4804,"TestHarness ldut asic chipMaster fixer_1 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+4805,"TestHarness ldut asic chipMaster fixer_1 monitor a_first", false,-1);
        tracep->declBus(c+4806,"TestHarness ldut asic chipMaster fixer_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+4807,"TestHarness ldut asic chipMaster fixer_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+4808,"TestHarness ldut asic chipMaster fixer_1 monitor size", false,-1, 2,0);
        tracep->declBus(c+4809,"TestHarness ldut asic chipMaster fixer_1 monitor source", false,-1, 6,0);
        tracep->declBus(c+4810,"TestHarness ldut asic chipMaster fixer_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+4434,"TestHarness ldut asic chipMaster fixer_1 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+4770,"TestHarness ldut asic chipMaster fixer_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+4811,"TestHarness ldut asic chipMaster fixer_1 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+4812,"TestHarness ldut asic chipMaster fixer_1 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+4813,"TestHarness ldut asic chipMaster fixer_1 monitor d_first", false,-1);
        tracep->declBus(c+4814,"TestHarness ldut asic chipMaster fixer_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+4815,"TestHarness ldut asic chipMaster fixer_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+4816,"TestHarness ldut asic chipMaster fixer_1 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+4817,"TestHarness ldut asic chipMaster fixer_1 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+4818,"TestHarness ldut asic chipMaster fixer_1 monitor denied", false,-1);
        tracep->declBus(c+1320,"TestHarness ldut asic chipMaster fixer_1 monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+1321,"TestHarness ldut asic chipMaster fixer_1 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+4819,"TestHarness ldut asic chipMaster fixer_1 monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+4820,"TestHarness ldut asic chipMaster fixer_1 monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+4821,"TestHarness ldut asic chipMaster fixer_1 monitor c_first", false,-1);
        tracep->declBus(c+4822,"TestHarness ldut asic chipMaster fixer_1 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+4823,"TestHarness ldut asic chipMaster fixer_1 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+4824,"TestHarness ldut asic chipMaster fixer_1 monitor size_3", false,-1, 2,0);
        tracep->declBus(c+4825,"TestHarness ldut asic chipMaster fixer_1 monitor source_3", false,-1, 6,0);
        tracep->declBus(c+4826,"TestHarness ldut asic chipMaster fixer_1 monitor address_2", false,-1, 31,0);
        tracep->declArray(c+4827,"TestHarness ldut asic chipMaster fixer_1 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+4831,"TestHarness ldut asic chipMaster fixer_1 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+4847,"TestHarness ldut asic chipMaster fixer_1 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+4863,"TestHarness ldut asic chipMaster fixer_1 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+4864,"TestHarness ldut asic chipMaster fixer_1 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+4865,"TestHarness ldut asic chipMaster fixer_1 monitor a_first_1", false,-1);
        tracep->declBus(c+4866,"TestHarness ldut asic chipMaster fixer_1 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+4867,"TestHarness ldut asic chipMaster fixer_1 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+4868,"TestHarness ldut asic chipMaster fixer_1 monitor d_first_1", false,-1);
        tracep->declArray(c+18193,"TestHarness ldut asic chipMaster fixer_1 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16140,"TestHarness ldut asic chipMaster fixer_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16141,"TestHarness ldut asic chipMaster fixer_1 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16142,"TestHarness ldut asic chipMaster fixer_1 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+4869,"TestHarness ldut asic chipMaster fixer_1 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+4873,"TestHarness ldut asic chipMaster fixer_1 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16146,"TestHarness ldut asic chipMaster fixer_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+4877,"TestHarness ldut asic chipMaster fixer_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+4878,"TestHarness ldut asic chipMaster fixer_1 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+16147,"TestHarness ldut asic chipMaster fixer_1 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+4879,"TestHarness ldut asic chipMaster fixer_1 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16163,"TestHarness ldut asic chipMaster fixer_1 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+4895,"TestHarness ldut asic chipMaster fixer_1 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+4896,"TestHarness ldut asic chipMaster fixer_1 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+4900,"TestHarness ldut asic chipMaster fixer_1 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+4916,"TestHarness ldut asic chipMaster fixer_1 monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+4917,"TestHarness ldut asic chipMaster fixer_1 monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+4918,"TestHarness ldut asic chipMaster fixer_1 monitor c_first_1", false,-1);
        tracep->declBus(c+4919,"TestHarness ldut asic chipMaster fixer_1 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+4920,"TestHarness ldut asic chipMaster fixer_1 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+4921,"TestHarness ldut asic chipMaster fixer_1 monitor d_first_2", false,-1);
        tracep->declArray(c+15504,"TestHarness ldut asic chipMaster fixer_1 monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15508,"TestHarness ldut asic chipMaster fixer_1 monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15509,"TestHarness ldut asic chipMaster fixer_1 monitor c_set", false,-1, 127,0);
        tracep->declArray(c+4922,"TestHarness ldut asic chipMaster fixer_1 monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+4926,"TestHarness ldut asic chipMaster fixer_1 monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+15513,"TestHarness ldut asic chipMaster fixer_1 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+4930,"TestHarness ldut asic chipMaster fixer_1 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+4931,"TestHarness ldut asic chipMaster fixer_1 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+15514,"TestHarness ldut asic chipMaster fixer_1 monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+4947,"TestHarness ldut asic chipMaster fixer_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+4948,"TestHarness ldut asic chipMaster fixer_1 monitor inflight_2", false,-1);
        tracep->declBus(c+4949,"TestHarness ldut asic chipMaster fixer_1 monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+4950,"TestHarness ldut asic chipMaster fixer_1 monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+4951,"TestHarness ldut asic chipMaster fixer_1 monitor d_first_3", false,-1);
        tracep->declBit(c+4952,"TestHarness ldut asic chipMaster fixer_1 monitor d_set", false,-1);
        tracep->declBit(c+15423,"TestHarness ldut asic chipMaster fixer_1 monitor e_clr", false,-1);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster fixer_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster fixer_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster fixer_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+28,"TestHarness ldut asic chipMaster fixer_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+28,"TestHarness ldut asic chipMaster fixer_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster fixer_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster fixer_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster fixer_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+29,"TestHarness ldut asic chipMaster fixer_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+29,"TestHarness ldut asic chipMaster fixer_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster hints clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster hints reset", false,-1);
        tracep->declBit(c+17968,"TestHarness ldut asic chipMaster hints auto_in_a_ready", false,-1);
        tracep->declBit(c+17969,"TestHarness ldut asic chipMaster hints auto_in_a_valid", false,-1);
        tracep->declBus(c+1199,"TestHarness ldut asic chipMaster hints auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1200,"TestHarness ldut asic chipMaster hints auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1201,"TestHarness ldut asic chipMaster hints auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1202,"TestHarness ldut asic chipMaster hints auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+1203,"TestHarness ldut asic chipMaster hints auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1260,"TestHarness ldut asic chipMaster hints auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+1251,"TestHarness ldut asic chipMaster hints auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster hints auto_in_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster hints auto_in_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster hints auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster hints auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster hints auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1207,"TestHarness ldut asic chipMaster hints auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster hints auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1253,"TestHarness ldut asic chipMaster hints auto_in_d_ready", false,-1);
        tracep->declBit(c+1254,"TestHarness ldut asic chipMaster hints auto_in_d_valid", false,-1);
        tracep->declBus(c+1261,"TestHarness ldut asic chipMaster hints auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1169,"TestHarness ldut asic chipMaster hints auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1170,"TestHarness ldut asic chipMaster hints auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1262,"TestHarness ldut asic chipMaster hints auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+1256,"TestHarness ldut asic chipMaster hints auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+1257,"TestHarness ldut asic chipMaster hints auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+1259,"TestHarness ldut asic chipMaster hints auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster hints auto_in_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster hints auto_in_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster hints auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+17966,"TestHarness ldut asic chipMaster hints auto_out_a_ready", false,-1);
        tracep->declBit(c+17967,"TestHarness ldut asic chipMaster hints auto_out_a_valid", false,-1);
        tracep->declBus(c+1245,"TestHarness ldut asic chipMaster hints auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1246,"TestHarness ldut asic chipMaster hints auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1247,"TestHarness ldut asic chipMaster hints auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1248,"TestHarness ldut asic chipMaster hints auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+1249,"TestHarness ldut asic chipMaster hints auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1250,"TestHarness ldut asic chipMaster hints auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+1251,"TestHarness ldut asic chipMaster hints auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster hints auto_out_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster hints auto_out_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster hints auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster hints auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster hints auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1164,"TestHarness ldut asic chipMaster hints auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster hints auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1253,"TestHarness ldut asic chipMaster hints auto_out_d_ready", false,-1);
        tracep->declBit(c+1254,"TestHarness ldut asic chipMaster hints auto_out_d_valid", false,-1);
        tracep->declBus(c+1255,"TestHarness ldut asic chipMaster hints auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1169,"TestHarness ldut asic chipMaster hints auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1170,"TestHarness ldut asic chipMaster hints auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1171,"TestHarness ldut asic chipMaster hints auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1256,"TestHarness ldut asic chipMaster hints auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+1257,"TestHarness ldut asic chipMaster hints auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+1259,"TestHarness ldut asic chipMaster hints auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster hints auto_out_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster hints auto_out_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster hints auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster hints monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster hints monitor_reset", false,-1);
        tracep->declBit(c+17968,"TestHarness ldut asic chipMaster hints monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17969,"TestHarness ldut asic chipMaster hints monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+1199,"TestHarness ldut asic chipMaster hints monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1200,"TestHarness ldut asic chipMaster hints monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1201,"TestHarness ldut asic chipMaster hints monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1202,"TestHarness ldut asic chipMaster hints monitor_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+1203,"TestHarness ldut asic chipMaster hints monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1260,"TestHarness ldut asic chipMaster hints monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster hints monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster hints monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster hints monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster hints monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster hints monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1207,"TestHarness ldut asic chipMaster hints monitor_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster hints monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1253,"TestHarness ldut asic chipMaster hints monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+1254,"TestHarness ldut asic chipMaster hints monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+4953,"TestHarness ldut asic chipMaster hints monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1169,"TestHarness ldut asic chipMaster hints monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1170,"TestHarness ldut asic chipMaster hints monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1262,"TestHarness ldut asic chipMaster hints monitor_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+1256,"TestHarness ldut asic chipMaster hints monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1259,"TestHarness ldut asic chipMaster hints monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster hints monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster hints monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster hints monitor_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster hints a_repeater_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster hints a_repeater_reset", false,-1);
        tracep->declBit(c+4954,"TestHarness ldut asic chipMaster hints a_repeater_io_repeat", false,-1);
        tracep->declBit(c+4955,"TestHarness ldut asic chipMaster hints a_repeater_io_full", false,-1);
        tracep->declBit(c+17968,"TestHarness ldut asic chipMaster hints a_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+17969,"TestHarness ldut asic chipMaster hints a_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+1201,"TestHarness ldut asic chipMaster hints a_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1202,"TestHarness ldut asic chipMaster hints a_repeater_io_enq_bits_source", false,-1, 5,0);
        tracep->declBus(c+1203,"TestHarness ldut asic chipMaster hints a_repeater_io_enq_bits_address", false,-1, 31,0);
        tracep->declBit(c+17966,"TestHarness ldut asic chipMaster hints a_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+17967,"TestHarness ldut asic chipMaster hints a_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+1247,"TestHarness ldut asic chipMaster hints a_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4956,"TestHarness ldut asic chipMaster hints a_repeater_io_deq_bits_source", false,-1, 5,0);
        tracep->declBus(c+1249,"TestHarness ldut asic chipMaster hints a_repeater_io_deq_bits_address", false,-1, 31,0);
        tracep->declBit(c+4957,"TestHarness ldut asic chipMaster hints isHint", false,-1);
        tracep->declBit(c+4958,"TestHarness ldut asic chipMaster hints helpPP", false,-1);
        tracep->declBit(c+17967,"TestHarness ldut asic chipMaster hints a_valid", false,-1);
        tracep->declBus(c+1247,"TestHarness ldut asic chipMaster hints a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4422,"TestHarness ldut asic chipMaster hints a_repeater_io_repeat_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+4959,"TestHarness ldut asic chipMaster hints mapPP", false,-1);
        tracep->declBus(c+4960,"TestHarness ldut asic chipMaster hints bundleOut_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+4961,"TestHarness ldut asic chipMaster hints a_repeater_io_repeat_beats1_opdata", false,-1);
        tracep->declBus(c+4962,"TestHarness ldut asic chipMaster hints a_repeater_io_repeat_beats1", false,-1, 2,0);
        tracep->declBus(c+4963,"TestHarness ldut asic chipMaster hints a_repeater_io_repeat_counter", false,-1, 2,0);
        tracep->declBus(c+4964,"TestHarness ldut asic chipMaster hints a_repeater_io_repeat_counter1", false,-1, 2,0);
        tracep->declBit(c+4965,"TestHarness ldut asic chipMaster hints a_repeater_io_repeat_first", false,-1);
        tracep->declBit(c+4966,"TestHarness ldut asic chipMaster hints a_repeater_io_repeat_last", false,-1);
        tracep->declBus(c+4956,"TestHarness ldut asic chipMaster hints a_bits_source", false,-1, 5,0);
        tracep->declBit(c+4967,"TestHarness ldut asic chipMaster hints transform", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster hints monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster hints monitor reset", false,-1);
        tracep->declBit(c+17968,"TestHarness ldut asic chipMaster hints monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17969,"TestHarness ldut asic chipMaster hints monitor io_in_a_valid", false,-1);
        tracep->declBus(c+1199,"TestHarness ldut asic chipMaster hints monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1200,"TestHarness ldut asic chipMaster hints monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1201,"TestHarness ldut asic chipMaster hints monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1202,"TestHarness ldut asic chipMaster hints monitor io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+1203,"TestHarness ldut asic chipMaster hints monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1260,"TestHarness ldut asic chipMaster hints monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster hints monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster hints monitor io_in_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster hints monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster hints monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster hints monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1207,"TestHarness ldut asic chipMaster hints monitor io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster hints monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1253,"TestHarness ldut asic chipMaster hints monitor io_in_d_ready", false,-1);
        tracep->declBit(c+1254,"TestHarness ldut asic chipMaster hints monitor io_in_d_valid", false,-1);
        tracep->declBus(c+4953,"TestHarness ldut asic chipMaster hints monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1169,"TestHarness ldut asic chipMaster hints monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1170,"TestHarness ldut asic chipMaster hints monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1262,"TestHarness ldut asic chipMaster hints monitor io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+1256,"TestHarness ldut asic chipMaster hints monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1259,"TestHarness ldut asic chipMaster hints monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster hints monitor io_in_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster hints monitor io_in_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster hints monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+30,"TestHarness ldut asic chipMaster hints monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+31,"TestHarness ldut asic chipMaster hints monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+4968,"TestHarness ldut asic chipMaster hints monitor source_ok", false,-1);
        tracep->declBus(c+4969,"TestHarness ldut asic chipMaster hints monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+4970,"TestHarness ldut asic chipMaster hints monitor is_aligned", false,-1);
        tracep->declBus(c+4971,"TestHarness ldut asic chipMaster hints monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+4972,"TestHarness ldut asic chipMaster hints monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+4973,"TestHarness ldut asic chipMaster hints monitor mask_size", false,-1);
        tracep->declBit(c+4974,"TestHarness ldut asic chipMaster hints monitor mask_bit", false,-1);
        tracep->declBit(c+4975,"TestHarness ldut asic chipMaster hints monitor mask_nbit", false,-1);
        tracep->declBit(c+4976,"TestHarness ldut asic chipMaster hints monitor mask_acc", false,-1);
        tracep->declBit(c+4977,"TestHarness ldut asic chipMaster hints monitor mask_acc_1", false,-1);
        tracep->declBit(c+4978,"TestHarness ldut asic chipMaster hints monitor mask_size_1", false,-1);
        tracep->declBit(c+4979,"TestHarness ldut asic chipMaster hints monitor mask_bit_1", false,-1);
        tracep->declBit(c+4980,"TestHarness ldut asic chipMaster hints monitor mask_nbit_1", false,-1);
        tracep->declBit(c+4981,"TestHarness ldut asic chipMaster hints monitor mask_eq_2", false,-1);
        tracep->declBit(c+4982,"TestHarness ldut asic chipMaster hints monitor mask_acc_2", false,-1);
        tracep->declBit(c+4983,"TestHarness ldut asic chipMaster hints monitor mask_eq_3", false,-1);
        tracep->declBit(c+4984,"TestHarness ldut asic chipMaster hints monitor mask_acc_3", false,-1);
        tracep->declBit(c+4985,"TestHarness ldut asic chipMaster hints monitor mask_eq_4", false,-1);
        tracep->declBit(c+4986,"TestHarness ldut asic chipMaster hints monitor mask_acc_4", false,-1);
        tracep->declBit(c+4987,"TestHarness ldut asic chipMaster hints monitor mask_eq_5", false,-1);
        tracep->declBit(c+4988,"TestHarness ldut asic chipMaster hints monitor mask_acc_5", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster hints monitor mask_size_2", false,-1);
        tracep->declBit(c+4989,"TestHarness ldut asic chipMaster hints monitor mask_bit_2", false,-1);
        tracep->declBit(c+4990,"TestHarness ldut asic chipMaster hints monitor mask_nbit_2", false,-1);
        tracep->declBit(c+4991,"TestHarness ldut asic chipMaster hints monitor mask_eq_6", false,-1);
        tracep->declBit(c+4992,"TestHarness ldut asic chipMaster hints monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+4993,"TestHarness ldut asic chipMaster hints monitor mask_eq_7", false,-1);
        tracep->declBit(c+4994,"TestHarness ldut asic chipMaster hints monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+4995,"TestHarness ldut asic chipMaster hints monitor mask_eq_8", false,-1);
        tracep->declBit(c+4996,"TestHarness ldut asic chipMaster hints monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+4997,"TestHarness ldut asic chipMaster hints monitor mask_eq_9", false,-1);
        tracep->declBit(c+4998,"TestHarness ldut asic chipMaster hints monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+4999,"TestHarness ldut asic chipMaster hints monitor mask_eq_10", false,-1);
        tracep->declBit(c+5000,"TestHarness ldut asic chipMaster hints monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+5001,"TestHarness ldut asic chipMaster hints monitor mask_eq_11", false,-1);
        tracep->declBit(c+5002,"TestHarness ldut asic chipMaster hints monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+5003,"TestHarness ldut asic chipMaster hints monitor mask_eq_12", false,-1);
        tracep->declBit(c+5004,"TestHarness ldut asic chipMaster hints monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+5005,"TestHarness ldut asic chipMaster hints monitor mask_eq_13", false,-1);
        tracep->declBit(c+5006,"TestHarness ldut asic chipMaster hints monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+5007,"TestHarness ldut asic chipMaster hints monitor mask", false,-1, 7,0);
        tracep->declBit(c+5008,"TestHarness ldut asic chipMaster hints monitor source_ok_1", false,-1);
        tracep->declBit(c+5009,"TestHarness ldut asic chipMaster hints monitor source_ok_2", false,-1);
        tracep->declBus(c+1298,"TestHarness ldut asic chipMaster hints monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+1299,"TestHarness ldut asic chipMaster hints monitor is_aligned_2", false,-1);
        tracep->declBit(c+1300,"TestHarness ldut asic chipMaster hints monitor address_ok_1", false,-1);
        tracep->declBit(c+1301,"TestHarness ldut asic chipMaster hints monitor sink_ok_1", false,-1);
        tracep->declBus(c+5010,"TestHarness ldut asic chipMaster hints monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+5011,"TestHarness ldut asic chipMaster hints monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+5012,"TestHarness ldut asic chipMaster hints monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+5013,"TestHarness ldut asic chipMaster hints monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+5014,"TestHarness ldut asic chipMaster hints monitor a_first", false,-1);
        tracep->declBus(c+5015,"TestHarness ldut asic chipMaster hints monitor opcode", false,-1, 2,0);
        tracep->declBus(c+5016,"TestHarness ldut asic chipMaster hints monitor param", false,-1, 2,0);
        tracep->declBus(c+5017,"TestHarness ldut asic chipMaster hints monitor size", false,-1, 2,0);
        tracep->declBus(c+5018,"TestHarness ldut asic chipMaster hints monitor source", false,-1, 5,0);
        tracep->declBus(c+5019,"TestHarness ldut asic chipMaster hints monitor address", false,-1, 31,0);
        tracep->declBus(c+4434,"TestHarness ldut asic chipMaster hints monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+5020,"TestHarness ldut asic chipMaster hints monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+5021,"TestHarness ldut asic chipMaster hints monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+5022,"TestHarness ldut asic chipMaster hints monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+5023,"TestHarness ldut asic chipMaster hints monitor d_first", false,-1);
        tracep->declBus(c+5024,"TestHarness ldut asic chipMaster hints monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+5025,"TestHarness ldut asic chipMaster hints monitor param_1", false,-1, 1,0);
        tracep->declBus(c+5026,"TestHarness ldut asic chipMaster hints monitor size_1", false,-1, 2,0);
        tracep->declBus(c+5027,"TestHarness ldut asic chipMaster hints monitor source_1", false,-1, 5,0);
        tracep->declBit(c+5028,"TestHarness ldut asic chipMaster hints monitor denied", false,-1);
        tracep->declBus(c+1320,"TestHarness ldut asic chipMaster hints monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+1321,"TestHarness ldut asic chipMaster hints monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+5029,"TestHarness ldut asic chipMaster hints monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+5030,"TestHarness ldut asic chipMaster hints monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+5031,"TestHarness ldut asic chipMaster hints monitor c_first", false,-1);
        tracep->declBus(c+5032,"TestHarness ldut asic chipMaster hints monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+5033,"TestHarness ldut asic chipMaster hints monitor param_3", false,-1, 2,0);
        tracep->declBus(c+5034,"TestHarness ldut asic chipMaster hints monitor size_3", false,-1, 2,0);
        tracep->declBus(c+5035,"TestHarness ldut asic chipMaster hints monitor source_3", false,-1, 5,0);
        tracep->declBus(c+5036,"TestHarness ldut asic chipMaster hints monitor address_2", false,-1, 31,0);
        tracep->declQuad(c+5037,"TestHarness ldut asic chipMaster hints monitor inflight", false,-1, 63,0);
        tracep->declArray(c+5039,"TestHarness ldut asic chipMaster hints monitor inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+5047,"TestHarness ldut asic chipMaster hints monitor inflight_sizes", false,-1, 255,0);
        tracep->declBus(c+5055,"TestHarness ldut asic chipMaster hints monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+5056,"TestHarness ldut asic chipMaster hints monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+5057,"TestHarness ldut asic chipMaster hints monitor a_first_1", false,-1);
        tracep->declBus(c+5058,"TestHarness ldut asic chipMaster hints monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+5059,"TestHarness ldut asic chipMaster hints monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+5060,"TestHarness ldut asic chipMaster hints monitor d_first_1", false,-1);
        tracep->declQuad(c+18197,"TestHarness ldut asic chipMaster hints monitor a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+16179,"TestHarness ldut asic chipMaster hints monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16180,"TestHarness ldut asic chipMaster hints monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+16181,"TestHarness ldut asic chipMaster hints monitor a_set", false,-1, 63,0);
        tracep->declQuad(c+5061,"TestHarness ldut asic chipMaster hints monitor d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+5063,"TestHarness ldut asic chipMaster hints monitor d_clr", false,-1, 63,0);
        tracep->declBit(c+16183,"TestHarness ldut asic chipMaster hints monitor same_cycle_resp", false,-1);
        tracep->declBus(c+5065,"TestHarness ldut asic chipMaster hints monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+5066,"TestHarness ldut asic chipMaster hints monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+16184,"TestHarness ldut asic chipMaster hints monitor a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+5067,"TestHarness ldut asic chipMaster hints monitor d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+16192,"TestHarness ldut asic chipMaster hints monitor a_sizes_set", false,-1, 255,0);
        tracep->declBus(c+5075,"TestHarness ldut asic chipMaster hints monitor watchdog", false,-1, 31,0);
        tracep->declQuad(c+5076,"TestHarness ldut asic chipMaster hints monitor inflight_1", false,-1, 63,0);
        tracep->declArray(c+5078,"TestHarness ldut asic chipMaster hints monitor inflight_sizes_1", false,-1, 255,0);
        tracep->declBus(c+5086,"TestHarness ldut asic chipMaster hints monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+5087,"TestHarness ldut asic chipMaster hints monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+5088,"TestHarness ldut asic chipMaster hints monitor c_first_1", false,-1);
        tracep->declBus(c+5089,"TestHarness ldut asic chipMaster hints monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+5090,"TestHarness ldut asic chipMaster hints monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+5091,"TestHarness ldut asic chipMaster hints monitor d_first_2", false,-1);
        tracep->declQuad(c+15530,"TestHarness ldut asic chipMaster hints monitor c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+15532,"TestHarness ldut asic chipMaster hints monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+15533,"TestHarness ldut asic chipMaster hints monitor c_set", false,-1, 63,0);
        tracep->declQuad(c+5092,"TestHarness ldut asic chipMaster hints monitor d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+5094,"TestHarness ldut asic chipMaster hints monitor d_clr_1", false,-1, 63,0);
        tracep->declBit(c+15535,"TestHarness ldut asic chipMaster hints monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+5096,"TestHarness ldut asic chipMaster hints monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+5097,"TestHarness ldut asic chipMaster hints monitor d_opcodes_clr_1", false,-1, 255,0);
        tracep->declArray(c+15536,"TestHarness ldut asic chipMaster hints monitor c_sizes_set", false,-1, 255,0);
        tracep->declBus(c+5105,"TestHarness ldut asic chipMaster hints monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+5106,"TestHarness ldut asic chipMaster hints monitor inflight_2", false,-1);
        tracep->declBus(c+5107,"TestHarness ldut asic chipMaster hints monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+5108,"TestHarness ldut asic chipMaster hints monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+5109,"TestHarness ldut asic chipMaster hints monitor d_first_3", false,-1);
        tracep->declBit(c+5110,"TestHarness ldut asic chipMaster hints monitor d_set", false,-1);
        tracep->declBit(c+15423,"TestHarness ldut asic chipMaster hints monitor e_clr", false,-1);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster hints monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster hints monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster hints monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+30,"TestHarness ldut asic chipMaster hints monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+30,"TestHarness ldut asic chipMaster hints monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster hints monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster hints monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster hints monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+31,"TestHarness ldut asic chipMaster hints monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+31,"TestHarness ldut asic chipMaster hints monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster hints a_repeater clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster hints a_repeater reset", false,-1);
        tracep->declBit(c+4954,"TestHarness ldut asic chipMaster hints a_repeater io_repeat", false,-1);
        tracep->declBit(c+4955,"TestHarness ldut asic chipMaster hints a_repeater io_full", false,-1);
        tracep->declBit(c+17968,"TestHarness ldut asic chipMaster hints a_repeater io_enq_ready", false,-1);
        tracep->declBit(c+17969,"TestHarness ldut asic chipMaster hints a_repeater io_enq_valid", false,-1);
        tracep->declBus(c+1201,"TestHarness ldut asic chipMaster hints a_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1202,"TestHarness ldut asic chipMaster hints a_repeater io_enq_bits_source", false,-1, 5,0);
        tracep->declBus(c+1203,"TestHarness ldut asic chipMaster hints a_repeater io_enq_bits_address", false,-1, 31,0);
        tracep->declBit(c+17966,"TestHarness ldut asic chipMaster hints a_repeater io_deq_ready", false,-1);
        tracep->declBit(c+17967,"TestHarness ldut asic chipMaster hints a_repeater io_deq_valid", false,-1);
        tracep->declBus(c+1247,"TestHarness ldut asic chipMaster hints a_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4956,"TestHarness ldut asic chipMaster hints a_repeater io_deq_bits_source", false,-1, 5,0);
        tracep->declBus(c+1249,"TestHarness ldut asic chipMaster hints a_repeater io_deq_bits_address", false,-1, 31,0);
        tracep->declBit(c+4955,"TestHarness ldut asic chipMaster hints a_repeater full", false,-1);
        tracep->declBus(c+5111,"TestHarness ldut asic chipMaster hints a_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+5112,"TestHarness ldut asic chipMaster hints a_repeater saved_source", false,-1, 5,0);
        tracep->declBus(c+5113,"TestHarness ldut asic chipMaster hints a_repeater saved_address", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster widget_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster widget_1 reset", false,-1);
        tracep->declBit(c+17953,"TestHarness ldut asic chipMaster widget_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+17954,"TestHarness ldut asic chipMaster widget_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+1199,"TestHarness ldut asic chipMaster widget_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1200,"TestHarness ldut asic chipMaster widget_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1201,"TestHarness ldut asic chipMaster widget_1 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1202,"TestHarness ldut asic chipMaster widget_1 auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+1203,"TestHarness ldut asic chipMaster widget_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1204,"TestHarness ldut asic chipMaster widget_1 auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+1205,"TestHarness ldut asic chipMaster widget_1 auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+1206,"TestHarness ldut asic chipMaster widget_1 auto_in_c_ready", false,-1);
        tracep->declBit(c+17019,"TestHarness ldut asic chipMaster widget_1 auto_in_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster widget_1 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster widget_1 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster widget_1 auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1207,"TestHarness ldut asic chipMaster widget_1 auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster widget_1 auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1208,"TestHarness ldut asic chipMaster widget_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+1209,"TestHarness ldut asic chipMaster widget_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+1210,"TestHarness ldut asic chipMaster widget_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1211,"TestHarness ldut asic chipMaster widget_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1212,"TestHarness ldut asic chipMaster widget_1 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1213,"TestHarness ldut asic chipMaster widget_1 auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+1214,"TestHarness ldut asic chipMaster widget_1 auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+1215,"TestHarness ldut asic chipMaster widget_1 auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+1216,"TestHarness ldut asic chipMaster widget_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster widget_1 auto_in_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster widget_1 auto_in_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster widget_1 auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+17968,"TestHarness ldut asic chipMaster widget_1 auto_out_a_ready", false,-1);
        tracep->declBit(c+17969,"TestHarness ldut asic chipMaster widget_1 auto_out_a_valid", false,-1);
        tracep->declBus(c+1199,"TestHarness ldut asic chipMaster widget_1 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1200,"TestHarness ldut asic chipMaster widget_1 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1201,"TestHarness ldut asic chipMaster widget_1 auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1202,"TestHarness ldut asic chipMaster widget_1 auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+1203,"TestHarness ldut asic chipMaster widget_1 auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1260,"TestHarness ldut asic chipMaster widget_1 auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+1251,"TestHarness ldut asic chipMaster widget_1 auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster widget_1 auto_out_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster widget_1 auto_out_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster widget_1 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster widget_1 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster widget_1 auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1207,"TestHarness ldut asic chipMaster widget_1 auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster widget_1 auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1253,"TestHarness ldut asic chipMaster widget_1 auto_out_d_ready", false,-1);
        tracep->declBit(c+1254,"TestHarness ldut asic chipMaster widget_1 auto_out_d_valid", false,-1);
        tracep->declBus(c+1261,"TestHarness ldut asic chipMaster widget_1 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1169,"TestHarness ldut asic chipMaster widget_1 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1170,"TestHarness ldut asic chipMaster widget_1 auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1262,"TestHarness ldut asic chipMaster widget_1 auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+1256,"TestHarness ldut asic chipMaster widget_1 auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+1257,"TestHarness ldut asic chipMaster widget_1 auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+1259,"TestHarness ldut asic chipMaster widget_1 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster widget_1 auto_out_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster widget_1 auto_out_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster widget_1 auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster widget_1 monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster widget_1 monitor_reset", false,-1);
        tracep->declBit(c+18199,"TestHarness ldut asic chipMaster widget_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17954,"TestHarness ldut asic chipMaster widget_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+1199,"TestHarness ldut asic chipMaster widget_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1200,"TestHarness ldut asic chipMaster widget_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1201,"TestHarness ldut asic chipMaster widget_1 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1202,"TestHarness ldut asic chipMaster widget_1 monitor_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+1203,"TestHarness ldut asic chipMaster widget_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1204,"TestHarness ldut asic chipMaster widget_1 monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+5114,"TestHarness ldut asic chipMaster widget_1 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17019,"TestHarness ldut asic chipMaster widget_1 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster widget_1 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster widget_1 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster widget_1 monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1207,"TestHarness ldut asic chipMaster widget_1 monitor_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster widget_1 monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1208,"TestHarness ldut asic chipMaster widget_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+1209,"TestHarness ldut asic chipMaster widget_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+1210,"TestHarness ldut asic chipMaster widget_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1211,"TestHarness ldut asic chipMaster widget_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1212,"TestHarness ldut asic chipMaster widget_1 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1213,"TestHarness ldut asic chipMaster widget_1 monitor_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+1214,"TestHarness ldut asic chipMaster widget_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1216,"TestHarness ldut asic chipMaster widget_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster widget_1 monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster widget_1 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster widget_1 monitor_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster widget_1 repeated_repeater_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster widget_1 repeated_repeater_reset", false,-1);
        tracep->declBit(c+5115,"TestHarness ldut asic chipMaster widget_1 repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+1253,"TestHarness ldut asic chipMaster widget_1 repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+1254,"TestHarness ldut asic chipMaster widget_1 repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+1261,"TestHarness ldut asic chipMaster widget_1 repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1169,"TestHarness ldut asic chipMaster widget_1 repeated_repeater_io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+1170,"TestHarness ldut asic chipMaster widget_1 repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1262,"TestHarness ldut asic chipMaster widget_1 repeated_repeater_io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+1256,"TestHarness ldut asic chipMaster widget_1 repeated_repeater_io_enq_bits_denied", false,-1);
        tracep->declQuad(c+1257,"TestHarness ldut asic chipMaster widget_1 repeated_repeater_io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+1259,"TestHarness ldut asic chipMaster widget_1 repeated_repeater_io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+1208,"TestHarness ldut asic chipMaster widget_1 repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+1209,"TestHarness ldut asic chipMaster widget_1 repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+1210,"TestHarness ldut asic chipMaster widget_1 repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1211,"TestHarness ldut asic chipMaster widget_1 repeated_repeater_io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+1212,"TestHarness ldut asic chipMaster widget_1 repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1213,"TestHarness ldut asic chipMaster widget_1 repeated_repeater_io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+1214,"TestHarness ldut asic chipMaster widget_1 repeated_repeater_io_deq_bits_denied", false,-1);
        tracep->declQuad(c+5116,"TestHarness ldut asic chipMaster widget_1 repeated_repeater_io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+1216,"TestHarness ldut asic chipMaster widget_1 repeated_repeater_io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+5011,"TestHarness ldut asic chipMaster widget_1 hasData", false,-1);
        tracep->declBit(c+5118,"TestHarness ldut asic chipMaster widget_1 limit", false,-1);
        tracep->declBit(c+5119,"TestHarness ldut asic chipMaster widget_1 count", false,-1);
        tracep->declBit(c+5120,"TestHarness ldut asic chipMaster widget_1 last", false,-1);
        tracep->declBit(c+5121,"TestHarness ldut asic chipMaster widget_1 enable_0", false,-1);
        tracep->declBit(c+16200,"TestHarness ldut asic chipMaster widget_1 bundleIn_0_a_ready", false,-1);
        tracep->declBit(c+5122,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_data_rdata_written_once", false,-1);
        tracep->declBit(c+5123,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_data_masked_enable_0", false,-1);
        tracep->declBus(c+5124,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_data_rdata_0", false,-1, 31,0);
        tracep->declBus(c+5125,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_data_lo", false,-1, 31,0);
        tracep->declBus(c+4971,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+4972,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+4973,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_size", false,-1);
        tracep->declBit(c+4974,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_bit", false,-1);
        tracep->declBit(c+4975,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_nbit", false,-1);
        tracep->declBit(c+5126,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc", false,-1);
        tracep->declBit(c+5127,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_1", false,-1);
        tracep->declBit(c+4978,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_size_1", false,-1);
        tracep->declBit(c+4979,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_bit_1", false,-1);
        tracep->declBit(c+4980,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_nbit_1", false,-1);
        tracep->declBit(c+5128,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_2", false,-1);
        tracep->declBit(c+5129,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_2", false,-1);
        tracep->declBit(c+5130,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_3", false,-1);
        tracep->declBit(c+5131,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_3", false,-1);
        tracep->declBit(c+5132,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_4", false,-1);
        tracep->declBit(c+5133,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_4", false,-1);
        tracep->declBit(c+5134,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_5", false,-1);
        tracep->declBit(c+5135,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_5", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_size_2", false,-1);
        tracep->declBit(c+4989,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_bit_2", false,-1);
        tracep->declBit(c+4990,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_nbit_2", false,-1);
        tracep->declBit(c+5136,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_6", false,-1);
        tracep->declBit(c+5137,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+5138,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_7", false,-1);
        tracep->declBit(c+5139,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+5140,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_8", false,-1);
        tracep->declBit(c+5141,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+5142,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_9", false,-1);
        tracep->declBit(c+5143,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+5144,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_10", false,-1);
        tracep->declBit(c+5145,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+5146,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_11", false,-1);
        tracep->declBit(c+5147,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+5148,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_12", false,-1);
        tracep->declBit(c+5149,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+5150,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_13", false,-1);
        tracep->declBit(c+5151,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_hi_hi_hi", false,-1);
        tracep->declBit(c+5152,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_rdata_written_once", false,-1);
        tracep->declBit(c+5153,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_masked_enable_0", false,-1);
        tracep->declBus(c+5154,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_rdata_0", false,-1, 3,0);
        tracep->declBus(c+5155,"TestHarness ldut asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_1", false,-1, 3,0);
        tracep->declBus(c+5156,"TestHarness ldut asic chipMaster widget_1 cated_bits_data_hi", false,-1, 31,0);
        tracep->declBus(c+5157,"TestHarness ldut asic chipMaster widget_1 cated_bits_data_lo", false,-1, 31,0);
        tracep->declQuad(c+5158,"TestHarness ldut asic chipMaster widget_1 cated_bits_data", false,-1, 63,0);
        tracep->declBus(c+1210,"TestHarness ldut asic chipMaster widget_1 cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+1796,"TestHarness ldut asic chipMaster widget_1 repeat_hasData", false,-1);
        tracep->declBus(c+1212,"TestHarness ldut asic chipMaster widget_1 cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+5160,"TestHarness ldut asic chipMaster widget_1 repeat_limit", false,-1);
        tracep->declBit(c+5161,"TestHarness ldut asic chipMaster widget_1 repeat_count", false,-1);
        tracep->declBit(c+5162,"TestHarness ldut asic chipMaster widget_1 repeat_first", false,-1);
        tracep->declBit(c+5163,"TestHarness ldut asic chipMaster widget_1 repeat_last", false,-1);
        tracep->declBit(c+1209,"TestHarness ldut asic chipMaster widget_1 cated_valid", false,-1);
        tracep->declBit(c+5164,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_0", false,-1);
        tracep->declBit(c+5165,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_1", false,-1);
        tracep->declBit(c+5166,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_2", false,-1);
        tracep->declBit(c+5167,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_3", false,-1);
        tracep->declBit(c+5168,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_4", false,-1);
        tracep->declBit(c+5169,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_5", false,-1);
        tracep->declBit(c+5170,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_6", false,-1);
        tracep->declBit(c+5171,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_7", false,-1);
        tracep->declBit(c+5172,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_8", false,-1);
        tracep->declBit(c+5173,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_9", false,-1);
        tracep->declBit(c+5174,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_10", false,-1);
        tracep->declBit(c+5175,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_11", false,-1);
        tracep->declBit(c+5176,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_12", false,-1);
        tracep->declBit(c+5177,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_13", false,-1);
        tracep->declBit(c+5178,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_14", false,-1);
        tracep->declBit(c+5179,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_15", false,-1);
        tracep->declBit(c+5180,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_16", false,-1);
        tracep->declBit(c+5181,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_17", false,-1);
        tracep->declBit(c+5182,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_18", false,-1);
        tracep->declBit(c+5183,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_19", false,-1);
        tracep->declBit(c+5184,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_20", false,-1);
        tracep->declBit(c+5185,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_21", false,-1);
        tracep->declBit(c+5186,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_22", false,-1);
        tracep->declBit(c+5187,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_23", false,-1);
        tracep->declBit(c+5188,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_24", false,-1);
        tracep->declBit(c+5189,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_25", false,-1);
        tracep->declBit(c+5190,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_26", false,-1);
        tracep->declBit(c+5191,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_27", false,-1);
        tracep->declBit(c+5192,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_28", false,-1);
        tracep->declBit(c+5193,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_29", false,-1);
        tracep->declBit(c+5194,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_30", false,-1);
        tracep->declBit(c+5195,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_31", false,-1);
        tracep->declBit(c+5196,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_32", false,-1);
        tracep->declBit(c+5197,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_33", false,-1);
        tracep->declBit(c+5198,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_34", false,-1);
        tracep->declBit(c+5199,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_35", false,-1);
        tracep->declBit(c+5200,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_36", false,-1);
        tracep->declBit(c+5201,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_37", false,-1);
        tracep->declBit(c+5202,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_38", false,-1);
        tracep->declBit(c+5203,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_39", false,-1);
        tracep->declBit(c+5204,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_40", false,-1);
        tracep->declBit(c+5205,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_41", false,-1);
        tracep->declBit(c+5206,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_42", false,-1);
        tracep->declBit(c+5207,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_43", false,-1);
        tracep->declBit(c+5208,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_44", false,-1);
        tracep->declBit(c+5209,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_45", false,-1);
        tracep->declBit(c+5210,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_46", false,-1);
        tracep->declBit(c+5211,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_47", false,-1);
        tracep->declBit(c+5212,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_48", false,-1);
        tracep->declBit(c+5213,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_49", false,-1);
        tracep->declBit(c+5214,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_50", false,-1);
        tracep->declBit(c+5215,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_51", false,-1);
        tracep->declBit(c+5216,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_52", false,-1);
        tracep->declBit(c+5217,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_53", false,-1);
        tracep->declBit(c+5218,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_54", false,-1);
        tracep->declBit(c+5219,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_55", false,-1);
        tracep->declBit(c+5220,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_56", false,-1);
        tracep->declBit(c+5221,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_57", false,-1);
        tracep->declBit(c+5222,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_58", false,-1);
        tracep->declBit(c+5223,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_59", false,-1);
        tracep->declBit(c+5224,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_60", false,-1);
        tracep->declBit(c+5225,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_61", false,-1);
        tracep->declBit(c+5226,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_62", false,-1);
        tracep->declBit(c+5227,"TestHarness ldut asic chipMaster widget_1 repeat_sel_sel_sources_63", false,-1);
        tracep->declBus(c+1213,"TestHarness ldut asic chipMaster widget_1 cated_bits_source", false,-1, 5,0);
        tracep->declBit(c+5228,"TestHarness ldut asic chipMaster widget_1 repeat_sel_hold_r", false,-1);
        tracep->declBit(c+5229,"TestHarness ldut asic chipMaster widget_1 repeat_sel", false,-1);
        tracep->declBit(c+5230,"TestHarness ldut asic chipMaster widget_1 repeat_index", false,-1);
        tracep->declBus(c+5231,"TestHarness ldut asic chipMaster widget_1 repeat_bundleIn_0_d_bits_data_mux_0", false,-1, 31,0);
        tracep->declBus(c+5232,"TestHarness ldut asic chipMaster widget_1 repeat_bundleIn_0_d_bits_data_mux_1", false,-1, 31,0);
        tracep->declBit(c+1321,"TestHarness ldut asic chipMaster widget_1 hasData_1", false,-1);
        tracep->declBit(c+5233,"TestHarness ldut asic chipMaster widget_1 limit_1", false,-1);
        tracep->declBit(c+5234,"TestHarness ldut asic chipMaster widget_1 count_1", false,-1);
        tracep->declBit(c+5235,"TestHarness ldut asic chipMaster widget_1 last_1", false,-1);
        tracep->declBit(c+5236,"TestHarness ldut asic chipMaster widget_1 bundleIn_0_c_ready", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster widget_1 monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster widget_1 monitor reset", false,-1);
        tracep->declBit(c+18199,"TestHarness ldut asic chipMaster widget_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17954,"TestHarness ldut asic chipMaster widget_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+1199,"TestHarness ldut asic chipMaster widget_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1200,"TestHarness ldut asic chipMaster widget_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+1201,"TestHarness ldut asic chipMaster widget_1 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+1202,"TestHarness ldut asic chipMaster widget_1 monitor io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+1203,"TestHarness ldut asic chipMaster widget_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+1204,"TestHarness ldut asic chipMaster widget_1 monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+5114,"TestHarness ldut asic chipMaster widget_1 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17019,"TestHarness ldut asic chipMaster widget_1 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster widget_1 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster widget_1 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster widget_1 monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1207,"TestHarness ldut asic chipMaster widget_1 monitor io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+1165,"TestHarness ldut asic chipMaster widget_1 monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+1208,"TestHarness ldut asic chipMaster widget_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+1209,"TestHarness ldut asic chipMaster widget_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+1210,"TestHarness ldut asic chipMaster widget_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1211,"TestHarness ldut asic chipMaster widget_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1212,"TestHarness ldut asic chipMaster widget_1 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1213,"TestHarness ldut asic chipMaster widget_1 monitor io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+1214,"TestHarness ldut asic chipMaster widget_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1216,"TestHarness ldut asic chipMaster widget_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+1174,"TestHarness ldut asic chipMaster widget_1 monitor io_in_e_ready", false,-1);
        tracep->declBit(c+17017,"TestHarness ldut asic chipMaster widget_1 monitor io_in_e_valid", false,-1);
        tracep->declBit(c+1175,"TestHarness ldut asic chipMaster widget_1 monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+32,"TestHarness ldut asic chipMaster widget_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+33,"TestHarness ldut asic chipMaster widget_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+5237,"TestHarness ldut asic chipMaster widget_1 monitor source_ok", false,-1);
        tracep->declBus(c+4969,"TestHarness ldut asic chipMaster widget_1 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+4970,"TestHarness ldut asic chipMaster widget_1 monitor is_aligned", false,-1);
        tracep->declBit(c+5238,"TestHarness ldut asic chipMaster widget_1 monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+5239,"TestHarness ldut asic chipMaster widget_1 monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+5240,"TestHarness ldut asic chipMaster widget_1 monitor mask_size", false,-1);
        tracep->declBit(c+4979,"TestHarness ldut asic chipMaster widget_1 monitor mask_bit", false,-1);
        tracep->declBit(c+4980,"TestHarness ldut asic chipMaster widget_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+5241,"TestHarness ldut asic chipMaster widget_1 monitor mask_acc", false,-1);
        tracep->declBit(c+5242,"TestHarness ldut asic chipMaster widget_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster widget_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+4989,"TestHarness ldut asic chipMaster widget_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+4990,"TestHarness ldut asic chipMaster widget_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+5243,"TestHarness ldut asic chipMaster widget_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+5244,"TestHarness ldut asic chipMaster widget_1 monitor mask_lo_lo", false,-1);
        tracep->declBit(c+5245,"TestHarness ldut asic chipMaster widget_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+5246,"TestHarness ldut asic chipMaster widget_1 monitor mask_lo_hi", false,-1);
        tracep->declBit(c+5247,"TestHarness ldut asic chipMaster widget_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+5248,"TestHarness ldut asic chipMaster widget_1 monitor mask_hi_lo", false,-1);
        tracep->declBit(c+5249,"TestHarness ldut asic chipMaster widget_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+5250,"TestHarness ldut asic chipMaster widget_1 monitor mask_hi_hi", false,-1);
        tracep->declBus(c+5251,"TestHarness ldut asic chipMaster widget_1 monitor mask", false,-1, 3,0);
        tracep->declBit(c+1856,"TestHarness ldut asic chipMaster widget_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+5009,"TestHarness ldut asic chipMaster widget_1 monitor source_ok_2", false,-1);
        tracep->declBus(c+1298,"TestHarness ldut asic chipMaster widget_1 monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+1299,"TestHarness ldut asic chipMaster widget_1 monitor is_aligned_2", false,-1);
        tracep->declBit(c+1300,"TestHarness ldut asic chipMaster widget_1 monitor address_ok_1", false,-1);
        tracep->declBit(c+1301,"TestHarness ldut asic chipMaster widget_1 monitor sink_ok_1", false,-1);
        tracep->declBus(c+5252,"TestHarness ldut asic chipMaster widget_1 monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+5011,"TestHarness ldut asic chipMaster widget_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+5253,"TestHarness ldut asic chipMaster widget_1 monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+5254,"TestHarness ldut asic chipMaster widget_1 monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+5255,"TestHarness ldut asic chipMaster widget_1 monitor a_first", false,-1);
        tracep->declBus(c+5256,"TestHarness ldut asic chipMaster widget_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+5257,"TestHarness ldut asic chipMaster widget_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+5258,"TestHarness ldut asic chipMaster widget_1 monitor size", false,-1, 2,0);
        tracep->declBus(c+5259,"TestHarness ldut asic chipMaster widget_1 monitor source", false,-1, 5,0);
        tracep->declBus(c+5260,"TestHarness ldut asic chipMaster widget_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+1795,"TestHarness ldut asic chipMaster widget_1 monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1796,"TestHarness ldut asic chipMaster widget_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+5261,"TestHarness ldut asic chipMaster widget_1 monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+5262,"TestHarness ldut asic chipMaster widget_1 monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+5263,"TestHarness ldut asic chipMaster widget_1 monitor d_first", false,-1);
        tracep->declBus(c+5264,"TestHarness ldut asic chipMaster widget_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+5265,"TestHarness ldut asic chipMaster widget_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+5266,"TestHarness ldut asic chipMaster widget_1 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+5267,"TestHarness ldut asic chipMaster widget_1 monitor source_1", false,-1, 5,0);
        tracep->declBit(c+5268,"TestHarness ldut asic chipMaster widget_1 monitor denied", false,-1);
        tracep->declBus(c+5269,"TestHarness ldut asic chipMaster widget_1 monitor c_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1321,"TestHarness ldut asic chipMaster widget_1 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+5270,"TestHarness ldut asic chipMaster widget_1 monitor c_first_counter", false,-1, 3,0);
        tracep->declBus(c+5271,"TestHarness ldut asic chipMaster widget_1 monitor c_first_counter1", false,-1, 3,0);
        tracep->declBit(c+5272,"TestHarness ldut asic chipMaster widget_1 monitor c_first", false,-1);
        tracep->declBus(c+5273,"TestHarness ldut asic chipMaster widget_1 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+5274,"TestHarness ldut asic chipMaster widget_1 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+5275,"TestHarness ldut asic chipMaster widget_1 monitor size_3", false,-1, 2,0);
        tracep->declBus(c+5276,"TestHarness ldut asic chipMaster widget_1 monitor source_3", false,-1, 5,0);
        tracep->declBus(c+5277,"TestHarness ldut asic chipMaster widget_1 monitor address_2", false,-1, 31,0);
        tracep->declQuad(c+5278,"TestHarness ldut asic chipMaster widget_1 monitor inflight", false,-1, 63,0);
        tracep->declArray(c+5280,"TestHarness ldut asic chipMaster widget_1 monitor inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+5288,"TestHarness ldut asic chipMaster widget_1 monitor inflight_sizes", false,-1, 255,0);
        tracep->declBus(c+5296,"TestHarness ldut asic chipMaster widget_1 monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+5297,"TestHarness ldut asic chipMaster widget_1 monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+5298,"TestHarness ldut asic chipMaster widget_1 monitor a_first_1", false,-1);
        tracep->declBus(c+5299,"TestHarness ldut asic chipMaster widget_1 monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+5300,"TestHarness ldut asic chipMaster widget_1 monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+5301,"TestHarness ldut asic chipMaster widget_1 monitor d_first_1", false,-1);
        tracep->declQuad(c+18200,"TestHarness ldut asic chipMaster widget_1 monitor a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+16201,"TestHarness ldut asic chipMaster widget_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16202,"TestHarness ldut asic chipMaster widget_1 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+16203,"TestHarness ldut asic chipMaster widget_1 monitor a_set", false,-1, 63,0);
        tracep->declQuad(c+5302,"TestHarness ldut asic chipMaster widget_1 monitor d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+5304,"TestHarness ldut asic chipMaster widget_1 monitor d_clr", false,-1, 63,0);
        tracep->declBit(c+16205,"TestHarness ldut asic chipMaster widget_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+5306,"TestHarness ldut asic chipMaster widget_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+5307,"TestHarness ldut asic chipMaster widget_1 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+16206,"TestHarness ldut asic chipMaster widget_1 monitor a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+5308,"TestHarness ldut asic chipMaster widget_1 monitor d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+16214,"TestHarness ldut asic chipMaster widget_1 monitor a_sizes_set", false,-1, 255,0);
        tracep->declBus(c+5316,"TestHarness ldut asic chipMaster widget_1 monitor watchdog", false,-1, 31,0);
        tracep->declQuad(c+5317,"TestHarness ldut asic chipMaster widget_1 monitor inflight_1", false,-1, 63,0);
        tracep->declArray(c+5319,"TestHarness ldut asic chipMaster widget_1 monitor inflight_sizes_1", false,-1, 255,0);
        tracep->declBus(c+5327,"TestHarness ldut asic chipMaster widget_1 monitor c_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+5328,"TestHarness ldut asic chipMaster widget_1 monitor c_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+5329,"TestHarness ldut asic chipMaster widget_1 monitor c_first_1", false,-1);
        tracep->declBus(c+5330,"TestHarness ldut asic chipMaster widget_1 monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+5331,"TestHarness ldut asic chipMaster widget_1 monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+5332,"TestHarness ldut asic chipMaster widget_1 monitor d_first_2", false,-1);
        tracep->declQuad(c+15544,"TestHarness ldut asic chipMaster widget_1 monitor c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+15546,"TestHarness ldut asic chipMaster widget_1 monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+15547,"TestHarness ldut asic chipMaster widget_1 monitor c_set", false,-1, 63,0);
        tracep->declQuad(c+5333,"TestHarness ldut asic chipMaster widget_1 monitor d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+5335,"TestHarness ldut asic chipMaster widget_1 monitor d_clr_1", false,-1, 63,0);
        tracep->declBit(c+15549,"TestHarness ldut asic chipMaster widget_1 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+5337,"TestHarness ldut asic chipMaster widget_1 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+5338,"TestHarness ldut asic chipMaster widget_1 monitor d_opcodes_clr_1", false,-1, 255,0);
        tracep->declArray(c+15550,"TestHarness ldut asic chipMaster widget_1 monitor c_sizes_set", false,-1, 255,0);
        tracep->declBus(c+5346,"TestHarness ldut asic chipMaster widget_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+5347,"TestHarness ldut asic chipMaster widget_1 monitor inflight_2", false,-1);
        tracep->declBus(c+5348,"TestHarness ldut asic chipMaster widget_1 monitor d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+5349,"TestHarness ldut asic chipMaster widget_1 monitor d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+5350,"TestHarness ldut asic chipMaster widget_1 monitor d_first_3", false,-1);
        tracep->declBit(c+5351,"TestHarness ldut asic chipMaster widget_1 monitor d_set", false,-1);
        tracep->declBit(c+15423,"TestHarness ldut asic chipMaster widget_1 monitor e_clr", false,-1);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster widget_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster widget_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster widget_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+32,"TestHarness ldut asic chipMaster widget_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+32,"TestHarness ldut asic chipMaster widget_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster widget_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster widget_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster widget_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+33,"TestHarness ldut asic chipMaster widget_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+33,"TestHarness ldut asic chipMaster widget_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster widget_1 repeated_repeater clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster widget_1 repeated_repeater reset", false,-1);
        tracep->declBit(c+5115,"TestHarness ldut asic chipMaster widget_1 repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+1253,"TestHarness ldut asic chipMaster widget_1 repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+1254,"TestHarness ldut asic chipMaster widget_1 repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+1261,"TestHarness ldut asic chipMaster widget_1 repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1169,"TestHarness ldut asic chipMaster widget_1 repeated_repeater io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+1170,"TestHarness ldut asic chipMaster widget_1 repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1262,"TestHarness ldut asic chipMaster widget_1 repeated_repeater io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+1256,"TestHarness ldut asic chipMaster widget_1 repeated_repeater io_enq_bits_denied", false,-1);
        tracep->declQuad(c+1257,"TestHarness ldut asic chipMaster widget_1 repeated_repeater io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+1259,"TestHarness ldut asic chipMaster widget_1 repeated_repeater io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+1208,"TestHarness ldut asic chipMaster widget_1 repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+1209,"TestHarness ldut asic chipMaster widget_1 repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+1210,"TestHarness ldut asic chipMaster widget_1 repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1211,"TestHarness ldut asic chipMaster widget_1 repeated_repeater io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+1212,"TestHarness ldut asic chipMaster widget_1 repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1213,"TestHarness ldut asic chipMaster widget_1 repeated_repeater io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+1214,"TestHarness ldut asic chipMaster widget_1 repeated_repeater io_deq_bits_denied", false,-1);
        tracep->declQuad(c+5116,"TestHarness ldut asic chipMaster widget_1 repeated_repeater io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+1216,"TestHarness ldut asic chipMaster widget_1 repeated_repeater io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+5352,"TestHarness ldut asic chipMaster widget_1 repeated_repeater full", false,-1);
        tracep->declBus(c+5353,"TestHarness ldut asic chipMaster widget_1 repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+5354,"TestHarness ldut asic chipMaster widget_1 repeated_repeater saved_param", false,-1, 1,0);
        tracep->declBus(c+5355,"TestHarness ldut asic chipMaster widget_1 repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+5356,"TestHarness ldut asic chipMaster widget_1 repeated_repeater saved_source", false,-1, 5,0);
        tracep->declBit(c+5357,"TestHarness ldut asic chipMaster widget_1 repeated_repeater saved_denied", false,-1);
        tracep->declQuad(c+5358,"TestHarness ldut asic chipMaster widget_1 repeated_repeater saved_data", false,-1, 63,0);
        tracep->declBit(c+5360,"TestHarness ldut asic chipMaster widget_1 repeated_repeater saved_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster widget_2 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster widget_2 reset", false,-1);
        tracep->declBit(c+1176,"TestHarness ldut asic chipMaster widget_2 auto_in_a_ready", false,-1);
        tracep->declBit(c+17948,"TestHarness ldut asic chipMaster widget_2 auto_in_a_valid", false,-1);
        tracep->declBus(c+17940,"TestHarness ldut asic chipMaster widget_2 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17941,"TestHarness ldut asic chipMaster widget_2 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17942,"TestHarness ldut asic chipMaster widget_2 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17943,"TestHarness ldut asic chipMaster widget_2 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17949,"TestHarness ldut asic chipMaster widget_2 auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17945,"TestHarness ldut asic chipMaster widget_2 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+1159,"TestHarness ldut asic chipMaster widget_2 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster widget_2 auto_in_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster widget_2 auto_in_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster widget_2 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster widget_2 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster widget_2 auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1164,"TestHarness ldut asic chipMaster widget_2 auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1177,"TestHarness ldut asic chipMaster widget_2 auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+1178,"TestHarness ldut asic chipMaster widget_2 auto_in_d_ready", false,-1);
        tracep->declBit(c+1179,"TestHarness ldut asic chipMaster widget_2 auto_in_d_valid", false,-1);
        tracep->declBus(c+1180,"TestHarness ldut asic chipMaster widget_2 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1181,"TestHarness ldut asic chipMaster widget_2 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1182,"TestHarness ldut asic chipMaster widget_2 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1183,"TestHarness ldut asic chipMaster widget_2 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1184,"TestHarness ldut asic chipMaster widget_2 auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+1185,"TestHarness ldut asic chipMaster widget_2 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17018,"TestHarness ldut asic chipMaster widget_2 auto_in_e_valid", false,-1);
        tracep->declBit(c+1234,"TestHarness ldut asic chipMaster widget_2 auto_out_a_ready", false,-1);
        tracep->declBit(c+17958,"TestHarness ldut asic chipMaster widget_2 auto_out_a_valid", false,-1);
        tracep->declBus(c+17959,"TestHarness ldut asic chipMaster widget_2 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15910,"TestHarness ldut asic chipMaster widget_2 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17960,"TestHarness ldut asic chipMaster widget_2 auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17961,"TestHarness ldut asic chipMaster widget_2 auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17962,"TestHarness ldut asic chipMaster widget_2 auto_out_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17963,"TestHarness ldut asic chipMaster widget_2 auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+1235,"TestHarness ldut asic chipMaster widget_2 auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+1236,"TestHarness ldut asic chipMaster widget_2 auto_out_c_ready", false,-1);
        tracep->declBit(c+17020,"TestHarness ldut asic chipMaster widget_2 auto_out_c_valid", false,-1);
        tracep->declBus(c+1237,"TestHarness ldut asic chipMaster widget_2 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1238,"TestHarness ldut asic chipMaster widget_2 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1239,"TestHarness ldut asic chipMaster widget_2 auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1240,"TestHarness ldut asic chipMaster widget_2 auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1241,"TestHarness ldut asic chipMaster widget_2 auto_out_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+1242,"TestHarness ldut asic chipMaster widget_2 auto_out_d_ready", false,-1);
        tracep->declBit(c+1243,"TestHarness ldut asic chipMaster widget_2 auto_out_d_valid", false,-1);
        tracep->declBus(c+1180,"TestHarness ldut asic chipMaster widget_2 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1181,"TestHarness ldut asic chipMaster widget_2 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1182,"TestHarness ldut asic chipMaster widget_2 auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1183,"TestHarness ldut asic chipMaster widget_2 auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1184,"TestHarness ldut asic chipMaster widget_2 auto_out_d_bits_denied", false,-1);
        tracep->declBit(c+1244,"TestHarness ldut asic chipMaster widget_2 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+17018,"TestHarness ldut asic chipMaster widget_2 auto_out_e_valid", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster widget_2 monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster widget_2 monitor_reset", false,-1);
        tracep->declBit(c+1176,"TestHarness ldut asic chipMaster widget_2 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+17948,"TestHarness ldut asic chipMaster widget_2 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+17940,"TestHarness ldut asic chipMaster widget_2 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17941,"TestHarness ldut asic chipMaster widget_2 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17942,"TestHarness ldut asic chipMaster widget_2 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17943,"TestHarness ldut asic chipMaster widget_2 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17949,"TestHarness ldut asic chipMaster widget_2 monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17945,"TestHarness ldut asic chipMaster widget_2 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+1159,"TestHarness ldut asic chipMaster widget_2 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster widget_2 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster widget_2 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster widget_2 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster widget_2 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster widget_2 monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1164,"TestHarness ldut asic chipMaster widget_2 monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1177,"TestHarness ldut asic chipMaster widget_2 monitor_io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+1178,"TestHarness ldut asic chipMaster widget_2 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+5361,"TestHarness ldut asic chipMaster widget_2 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+1180,"TestHarness ldut asic chipMaster widget_2 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1181,"TestHarness ldut asic chipMaster widget_2 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1182,"TestHarness ldut asic chipMaster widget_2 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1183,"TestHarness ldut asic chipMaster widget_2 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1184,"TestHarness ldut asic chipMaster widget_2 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+5362,"TestHarness ldut asic chipMaster widget_2 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17018,"TestHarness ldut asic chipMaster widget_2 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_reset", false,-1);
        tracep->declBit(c+18202,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+1176,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+17948,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+17940,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17941,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+17942,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17943,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+17949,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_io_enq_bits_address", false,-1, 12,0);
        tracep->declBus(c+17945,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_io_enq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+1159,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+1234,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+17958,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+17959,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15910,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+17960,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17961,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+17962,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18203,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_io_deq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+1235,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1_reset", false,-1);
        tracep->declBit(c+5363,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1_io_repeat", false,-1);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1_io_enq_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1_io_enq_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1164,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+1177,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_address", false,-1, 12,0);
        tracep->declBit(c+1236,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1_io_deq_ready", false,-1);
        tracep->declBit(c+17020,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1_io_deq_valid", false,-1);
        tracep->declBus(c+1237,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1238,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+1239,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1240,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+1241,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+17959,"TestHarness ldut asic chipMaster widget_2 cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+18176,"TestHarness ldut asic chipMaster widget_2 repeat_hasData", false,-1);
        tracep->declBus(c+17960,"TestHarness ldut asic chipMaster widget_2 cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+18204,"TestHarness ldut asic chipMaster widget_2 repeat_limit", false,-1);
        tracep->declBit(c+5364,"TestHarness ldut asic chipMaster widget_2 repeat_count", false,-1);
        tracep->declBit(c+18205,"TestHarness ldut asic chipMaster widget_2 repeat_last", false,-1);
        tracep->declBit(c+17958,"TestHarness ldut asic chipMaster widget_2 cated_valid", false,-1);
        tracep->declBus(c+17962,"TestHarness ldut asic chipMaster widget_2 cated_bits_address", false,-1, 12,0);
        tracep->declBit(c+18206,"TestHarness ldut asic chipMaster widget_2 repeat_sel", false,-1);
        tracep->declBit(c+16222,"TestHarness ldut asic chipMaster widget_2 repeat_index", false,-1);
        tracep->declBus(c+18203,"TestHarness ldut asic chipMaster widget_2 cated_bits_mask", false,-1, 7,0);
        tracep->declBus(c+18207,"TestHarness ldut asic chipMaster widget_2 repeat_bundleOut_0_a_bits_mask_mux_0", false,-1, 3,0);
        tracep->declBus(c+18208,"TestHarness ldut asic chipMaster widget_2 repeat_bundleOut_0_a_bits_mask_mux_1", false,-1, 3,0);
        tracep->declBit(c+1289,"TestHarness ldut asic chipMaster widget_2 hasData", false,-1);
        tracep->declBit(c+5365,"TestHarness ldut asic chipMaster widget_2 limit", false,-1);
        tracep->declBit(c+5366,"TestHarness ldut asic chipMaster widget_2 count", false,-1);
        tracep->declBit(c+5367,"TestHarness ldut asic chipMaster widget_2 last", false,-1);
        tracep->declBit(c+5368,"TestHarness ldut asic chipMaster widget_2 corrupt_reg", false,-1);
        tracep->declBit(c+5362,"TestHarness ldut asic chipMaster widget_2 corrupt_out", false,-1);
        tracep->declBit(c+5369,"TestHarness ldut asic chipMaster widget_2 bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+1237,"TestHarness ldut asic chipMaster widget_2 cated_1_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+3889,"TestHarness ldut asic chipMaster widget_2 repeat_hasData_1", false,-1);
        tracep->declBus(c+1239,"TestHarness ldut asic chipMaster widget_2 cated_1_bits_size", false,-1, 2,0);
        tracep->declBit(c+5370,"TestHarness ldut asic chipMaster widget_2 repeat_limit_1", false,-1);
        tracep->declBit(c+5371,"TestHarness ldut asic chipMaster widget_2 repeat_count_1", false,-1);
        tracep->declBit(c+5372,"TestHarness ldut asic chipMaster widget_2 repeat_last_1", false,-1);
        tracep->declBit(c+17020,"TestHarness ldut asic chipMaster widget_2 cated_1_valid", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster widget_2 monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster widget_2 monitor reset", false,-1);
        tracep->declBit(c+1176,"TestHarness ldut asic chipMaster widget_2 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+17948,"TestHarness ldut asic chipMaster widget_2 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+17940,"TestHarness ldut asic chipMaster widget_2 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17941,"TestHarness ldut asic chipMaster widget_2 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+17942,"TestHarness ldut asic chipMaster widget_2 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+17943,"TestHarness ldut asic chipMaster widget_2 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+17949,"TestHarness ldut asic chipMaster widget_2 monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+17945,"TestHarness ldut asic chipMaster widget_2 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+1159,"TestHarness ldut asic chipMaster widget_2 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster widget_2 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster widget_2 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster widget_2 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster widget_2 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster widget_2 monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+1164,"TestHarness ldut asic chipMaster widget_2 monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+1177,"TestHarness ldut asic chipMaster widget_2 monitor io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+1178,"TestHarness ldut asic chipMaster widget_2 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+5361,"TestHarness ldut asic chipMaster widget_2 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+1180,"TestHarness ldut asic chipMaster widget_2 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1181,"TestHarness ldut asic chipMaster widget_2 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1182,"TestHarness ldut asic chipMaster widget_2 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1183,"TestHarness ldut asic chipMaster widget_2 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1184,"TestHarness ldut asic chipMaster widget_2 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+5362,"TestHarness ldut asic chipMaster widget_2 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17018,"TestHarness ldut asic chipMaster widget_2 monitor io_in_e_valid", false,-1);
        tracep->declBus(c+34,"TestHarness ldut asic chipMaster widget_2 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+35,"TestHarness ldut asic chipMaster widget_2 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18120,"TestHarness ldut asic chipMaster widget_2 monitor source_ok", false,-1);
        tracep->declBus(c+17974,"TestHarness ldut asic chipMaster widget_2 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18209,"TestHarness ldut asic chipMaster widget_2 monitor is_aligned", false,-1);
        tracep->declBus(c+17976,"TestHarness ldut asic chipMaster widget_2 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+17977,"TestHarness ldut asic chipMaster widget_2 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+17978,"TestHarness ldut asic chipMaster widget_2 monitor mask_size", false,-1);
        tracep->declBit(c+18210,"TestHarness ldut asic chipMaster widget_2 monitor mask_bit", false,-1);
        tracep->declBit(c+18211,"TestHarness ldut asic chipMaster widget_2 monitor mask_nbit", false,-1);
        tracep->declBit(c+18212,"TestHarness ldut asic chipMaster widget_2 monitor mask_acc", false,-1);
        tracep->declBit(c+18213,"TestHarness ldut asic chipMaster widget_2 monitor mask_acc_1", false,-1);
        tracep->declBit(c+17983,"TestHarness ldut asic chipMaster widget_2 monitor mask_size_1", false,-1);
        tracep->declBit(c+18214,"TestHarness ldut asic chipMaster widget_2 monitor mask_bit_1", false,-1);
        tracep->declBit(c+18215,"TestHarness ldut asic chipMaster widget_2 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18216,"TestHarness ldut asic chipMaster widget_2 monitor mask_eq_2", false,-1);
        tracep->declBit(c+18217,"TestHarness ldut asic chipMaster widget_2 monitor mask_acc_2", false,-1);
        tracep->declBit(c+18218,"TestHarness ldut asic chipMaster widget_2 monitor mask_eq_3", false,-1);
        tracep->declBit(c+18219,"TestHarness ldut asic chipMaster widget_2 monitor mask_acc_3", false,-1);
        tracep->declBit(c+18220,"TestHarness ldut asic chipMaster widget_2 monitor mask_eq_4", false,-1);
        tracep->declBit(c+18221,"TestHarness ldut asic chipMaster widget_2 monitor mask_acc_4", false,-1);
        tracep->declBit(c+18222,"TestHarness ldut asic chipMaster widget_2 monitor mask_eq_5", false,-1);
        tracep->declBit(c+18223,"TestHarness ldut asic chipMaster widget_2 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic chipMaster widget_2 monitor mask_size_2", false,-1);
        tracep->declBit(c+18224,"TestHarness ldut asic chipMaster widget_2 monitor mask_bit_2", false,-1);
        tracep->declBit(c+18225,"TestHarness ldut asic chipMaster widget_2 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+18226,"TestHarness ldut asic chipMaster widget_2 monitor mask_eq_6", false,-1);
        tracep->declBit(c+18227,"TestHarness ldut asic chipMaster widget_2 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+18228,"TestHarness ldut asic chipMaster widget_2 monitor mask_eq_7", false,-1);
        tracep->declBit(c+18229,"TestHarness ldut asic chipMaster widget_2 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+18230,"TestHarness ldut asic chipMaster widget_2 monitor mask_eq_8", false,-1);
        tracep->declBit(c+18231,"TestHarness ldut asic chipMaster widget_2 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+18232,"TestHarness ldut asic chipMaster widget_2 monitor mask_eq_9", false,-1);
        tracep->declBit(c+18233,"TestHarness ldut asic chipMaster widget_2 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+18234,"TestHarness ldut asic chipMaster widget_2 monitor mask_eq_10", false,-1);
        tracep->declBit(c+18235,"TestHarness ldut asic chipMaster widget_2 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+18236,"TestHarness ldut asic chipMaster widget_2 monitor mask_eq_11", false,-1);
        tracep->declBit(c+18237,"TestHarness ldut asic chipMaster widget_2 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+18238,"TestHarness ldut asic chipMaster widget_2 monitor mask_eq_12", false,-1);
        tracep->declBit(c+18239,"TestHarness ldut asic chipMaster widget_2 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+18240,"TestHarness ldut asic chipMaster widget_2 monitor mask_eq_13", false,-1);
        tracep->declBit(c+18241,"TestHarness ldut asic chipMaster widget_2 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+18242,"TestHarness ldut asic chipMaster widget_2 monitor mask", false,-1, 7,0);
        tracep->declBit(c+5373,"TestHarness ldut asic chipMaster widget_2 monitor source_ok_1", false,-1);
        tracep->declBit(c+1297,"TestHarness ldut asic chipMaster widget_2 monitor source_ok_2", false,-1);
        tracep->declBus(c+1298,"TestHarness ldut asic chipMaster widget_2 monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+5374,"TestHarness ldut asic chipMaster widget_2 monitor is_aligned_2", false,-1);
        tracep->declBus(c+18013,"TestHarness ldut asic chipMaster widget_2 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+18014,"TestHarness ldut asic chipMaster widget_2 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+5375,"TestHarness ldut asic chipMaster widget_2 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+5376,"TestHarness ldut asic chipMaster widget_2 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+5377,"TestHarness ldut asic chipMaster widget_2 monitor a_first", false,-1);
        tracep->declBus(c+5378,"TestHarness ldut asic chipMaster widget_2 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+5379,"TestHarness ldut asic chipMaster widget_2 monitor param", false,-1, 2,0);
        tracep->declBus(c+5380,"TestHarness ldut asic chipMaster widget_2 monitor size", false,-1, 2,0);
        tracep->declBus(c+5381,"TestHarness ldut asic chipMaster widget_2 monitor source", false,-1, 6,0);
        tracep->declBus(c+5382,"TestHarness ldut asic chipMaster widget_2 monitor address", false,-1, 12,0);
        tracep->declBus(c+1288,"TestHarness ldut asic chipMaster widget_2 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+1289,"TestHarness ldut asic chipMaster widget_2 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+5383,"TestHarness ldut asic chipMaster widget_2 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+5384,"TestHarness ldut asic chipMaster widget_2 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+5385,"TestHarness ldut asic chipMaster widget_2 monitor d_first", false,-1);
        tracep->declBus(c+5386,"TestHarness ldut asic chipMaster widget_2 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+5387,"TestHarness ldut asic chipMaster widget_2 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+5388,"TestHarness ldut asic chipMaster widget_2 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+5389,"TestHarness ldut asic chipMaster widget_2 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+5390,"TestHarness ldut asic chipMaster widget_2 monitor denied", false,-1);
        tracep->declBus(c+1320,"TestHarness ldut asic chipMaster widget_2 monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+1321,"TestHarness ldut asic chipMaster widget_2 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+5391,"TestHarness ldut asic chipMaster widget_2 monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+5392,"TestHarness ldut asic chipMaster widget_2 monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+5393,"TestHarness ldut asic chipMaster widget_2 monitor c_first", false,-1);
        tracep->declBus(c+5394,"TestHarness ldut asic chipMaster widget_2 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+5395,"TestHarness ldut asic chipMaster widget_2 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+5396,"TestHarness ldut asic chipMaster widget_2 monitor size_3", false,-1, 2,0);
        tracep->declBus(c+5397,"TestHarness ldut asic chipMaster widget_2 monitor source_3", false,-1, 6,0);
        tracep->declBus(c+5398,"TestHarness ldut asic chipMaster widget_2 monitor address_2", false,-1, 12,0);
        tracep->declArray(c+5399,"TestHarness ldut asic chipMaster widget_2 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+5403,"TestHarness ldut asic chipMaster widget_2 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+5419,"TestHarness ldut asic chipMaster widget_2 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+5435,"TestHarness ldut asic chipMaster widget_2 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+5436,"TestHarness ldut asic chipMaster widget_2 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+5437,"TestHarness ldut asic chipMaster widget_2 monitor a_first_1", false,-1);
        tracep->declBus(c+5438,"TestHarness ldut asic chipMaster widget_2 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+5439,"TestHarness ldut asic chipMaster widget_2 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+5440,"TestHarness ldut asic chipMaster widget_2 monitor d_first_1", false,-1);
        tracep->declArray(c+18243,"TestHarness ldut asic chipMaster widget_2 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16223,"TestHarness ldut asic chipMaster widget_2 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16224,"TestHarness ldut asic chipMaster widget_2 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16225,"TestHarness ldut asic chipMaster widget_2 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+5441,"TestHarness ldut asic chipMaster widget_2 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+5445,"TestHarness ldut asic chipMaster widget_2 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16229,"TestHarness ldut asic chipMaster widget_2 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+5449,"TestHarness ldut asic chipMaster widget_2 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+5450,"TestHarness ldut asic chipMaster widget_2 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+16230,"TestHarness ldut asic chipMaster widget_2 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+5451,"TestHarness ldut asic chipMaster widget_2 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16246,"TestHarness ldut asic chipMaster widget_2 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+5467,"TestHarness ldut asic chipMaster widget_2 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+5468,"TestHarness ldut asic chipMaster widget_2 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+5472,"TestHarness ldut asic chipMaster widget_2 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+5488,"TestHarness ldut asic chipMaster widget_2 monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+5489,"TestHarness ldut asic chipMaster widget_2 monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+5490,"TestHarness ldut asic chipMaster widget_2 monitor c_first_1", false,-1);
        tracep->declBus(c+5491,"TestHarness ldut asic chipMaster widget_2 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+5492,"TestHarness ldut asic chipMaster widget_2 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+5493,"TestHarness ldut asic chipMaster widget_2 monitor d_first_2", false,-1);
        tracep->declArray(c+15558,"TestHarness ldut asic chipMaster widget_2 monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15562,"TestHarness ldut asic chipMaster widget_2 monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15563,"TestHarness ldut asic chipMaster widget_2 monitor c_set", false,-1, 127,0);
        tracep->declArray(c+5494,"TestHarness ldut asic chipMaster widget_2 monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+5498,"TestHarness ldut asic chipMaster widget_2 monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+15567,"TestHarness ldut asic chipMaster widget_2 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+5502,"TestHarness ldut asic chipMaster widget_2 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+5503,"TestHarness ldut asic chipMaster widget_2 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+15568,"TestHarness ldut asic chipMaster widget_2 monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+5519,"TestHarness ldut asic chipMaster widget_2 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+5520,"TestHarness ldut asic chipMaster widget_2 monitor inflight_2", false,-1);
        tracep->declBus(c+5521,"TestHarness ldut asic chipMaster widget_2 monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+5522,"TestHarness ldut asic chipMaster widget_2 monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+5523,"TestHarness ldut asic chipMaster widget_2 monitor d_first_3", false,-1);
        tracep->declBit(c+5524,"TestHarness ldut asic chipMaster widget_2 monitor d_set", false,-1);
        tracep->declBit(c+17146,"TestHarness ldut asic chipMaster widget_2 monitor e_clr", false,-1);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster widget_2 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster widget_2 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster widget_2 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+34,"TestHarness ldut asic chipMaster widget_2 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+34,"TestHarness ldut asic chipMaster widget_2 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut asic chipMaster widget_2 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut asic chipMaster widget_2 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut asic chipMaster widget_2 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+35,"TestHarness ldut asic chipMaster widget_2 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+35,"TestHarness ldut asic chipMaster widget_2 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster widget_2 repeated_repeater clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster widget_2 repeated_repeater reset", false,-1);
        tracep->declBit(c+18202,"TestHarness ldut asic chipMaster widget_2 repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+1176,"TestHarness ldut asic chipMaster widget_2 repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+17948,"TestHarness ldut asic chipMaster widget_2 repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+17940,"TestHarness ldut asic chipMaster widget_2 repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17941,"TestHarness ldut asic chipMaster widget_2 repeated_repeater io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+17942,"TestHarness ldut asic chipMaster widget_2 repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17943,"TestHarness ldut asic chipMaster widget_2 repeated_repeater io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+17949,"TestHarness ldut asic chipMaster widget_2 repeated_repeater io_enq_bits_address", false,-1, 12,0);
        tracep->declBus(c+17945,"TestHarness ldut asic chipMaster widget_2 repeated_repeater io_enq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+1159,"TestHarness ldut asic chipMaster widget_2 repeated_repeater io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+1234,"TestHarness ldut asic chipMaster widget_2 repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+17958,"TestHarness ldut asic chipMaster widget_2 repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+17959,"TestHarness ldut asic chipMaster widget_2 repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15910,"TestHarness ldut asic chipMaster widget_2 repeated_repeater io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+17960,"TestHarness ldut asic chipMaster widget_2 repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+17961,"TestHarness ldut asic chipMaster widget_2 repeated_repeater io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+17962,"TestHarness ldut asic chipMaster widget_2 repeated_repeater io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18203,"TestHarness ldut asic chipMaster widget_2 repeated_repeater io_deq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+1235,"TestHarness ldut asic chipMaster widget_2 repeated_repeater io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+5525,"TestHarness ldut asic chipMaster widget_2 repeated_repeater full", false,-1);
        tracep->declBus(c+5526,"TestHarness ldut asic chipMaster widget_2 repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+5527,"TestHarness ldut asic chipMaster widget_2 repeated_repeater saved_param", false,-1, 2,0);
        tracep->declBus(c+5528,"TestHarness ldut asic chipMaster widget_2 repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+5529,"TestHarness ldut asic chipMaster widget_2 repeated_repeater saved_source", false,-1, 6,0);
        tracep->declBus(c+5530,"TestHarness ldut asic chipMaster widget_2 repeated_repeater saved_address", false,-1, 12,0);
        tracep->declBus(c+5531,"TestHarness ldut asic chipMaster widget_2 repeated_repeater saved_mask", false,-1, 7,0);
        tracep->declBit(c+5532,"TestHarness ldut asic chipMaster widget_2 repeated_repeater saved_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1 reset", false,-1);
        tracep->declBit(c+5363,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1 io_repeat", false,-1);
        tracep->declBit(c+1160,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1 io_enq_ready", false,-1);
        tracep->declBit(c+17016,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1 io_enq_valid", false,-1);
        tracep->declBus(c+1161,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1162,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+1163,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1164,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+1177,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_address", false,-1, 12,0);
        tracep->declBit(c+1236,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1 io_deq_ready", false,-1);
        tracep->declBit(c+17020,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1 io_deq_valid", false,-1);
        tracep->declBus(c+1237,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1238,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+1239,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1240,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+1241,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_address", false,-1, 12,0);
        tracep->declBit(c+5533,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1 full", false,-1);
        tracep->declBus(c+5534,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1 saved_opcode", false,-1, 2,0);
        tracep->declBus(c+5535,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1 saved_param", false,-1, 2,0);
        tracep->declBus(c+5536,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1 saved_size", false,-1, 2,0);
        tracep->declBus(c+5537,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1 saved_source", false,-1, 6,0);
        tracep->declBus(c+5538,"TestHarness ldut asic chipMaster widget_2 repeated_repeater_1 saved_address", false,-1, 12,0);
        tracep->declBit(c+19394,"TestHarness ldut asic axi4xbar clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic axi4xbar reset", false,-1);
        tracep->declBit(c+85,"TestHarness ldut asic axi4xbar auto_in_awready", false,-1);
        tracep->declBit(c+1142,"TestHarness ldut asic axi4xbar auto_in_awvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic axi4xbar auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+75,"TestHarness ldut asic axi4xbar auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic axi4xbar auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic axi4xbar auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic axi4xbar auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+850,"TestHarness ldut asic axi4xbar auto_in_wready", false,-1);
        tracep->declBit(c+1143,"TestHarness ldut asic axi4xbar auto_in_wvalid", false,-1);
        tracep->declQuad(c+1138,"TestHarness ldut asic axi4xbar auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic axi4xbar auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+1140,"TestHarness ldut asic axi4xbar auto_in_wlast", false,-1);
        tracep->declBit(c+1144,"TestHarness ldut asic axi4xbar auto_in_bready", false,-1);
        tracep->declBit(c+851,"TestHarness ldut asic axi4xbar auto_in_bvalid", false,-1);
        tracep->declBus(c+86,"TestHarness ldut asic axi4xbar auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+852,"TestHarness ldut asic axi4xbar auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+87,"TestHarness ldut asic axi4xbar auto_in_arready", false,-1);
        tracep->declBit(c+1145,"TestHarness ldut asic axi4xbar auto_in_arvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic axi4xbar auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+75,"TestHarness ldut asic axi4xbar auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic axi4xbar auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic axi4xbar auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic axi4xbar auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+88,"TestHarness ldut asic axi4xbar auto_in_rready", false,-1);
        tracep->declBit(c+89,"TestHarness ldut asic axi4xbar auto_in_rvalid", false,-1);
        tracep->declBus(c+90,"TestHarness ldut asic axi4xbar auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+19398,"TestHarness ldut asic axi4xbar auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+853,"TestHarness ldut asic axi4xbar auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"TestHarness ldut asic axi4xbar auto_in_rlast", false,-1);
        tracep->declBit(c+1146,"TestHarness ldut asic axi4xbar auto_out_1_awready", false,-1);
        tracep->declBit(c+92,"TestHarness ldut asic axi4xbar auto_out_1_awvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic axi4xbar auto_out_1_awid", false,-1, 3,0);
        tracep->declBus(c+93,"TestHarness ldut asic axi4xbar auto_out_1_awaddr", false,-1, 29,0);
        tracep->declBus(c+19434,"TestHarness ldut asic axi4xbar auto_out_1_awlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic axi4xbar auto_out_1_awsize", false,-1, 2,0);
        tracep->declBit(c+1147,"TestHarness ldut asic axi4xbar auto_out_1_wready", false,-1);
        tracep->declBit(c+94,"TestHarness ldut asic axi4xbar auto_out_1_wvalid", false,-1);
        tracep->declQuad(c+1138,"TestHarness ldut asic axi4xbar auto_out_1_wdata", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic axi4xbar auto_out_1_wstrb", false,-1, 7,0);
        tracep->declBit(c+854,"TestHarness ldut asic axi4xbar auto_out_1_bready", false,-1);
        tracep->declBit(c+1148,"TestHarness ldut asic axi4xbar auto_out_1_bvalid", false,-1);
        tracep->declBus(c+1149,"TestHarness ldut asic axi4xbar auto_out_1_bid", false,-1, 3,0);
        tracep->declBus(c+19431,"TestHarness ldut asic axi4xbar auto_out_1_bresp", false,-1, 1,0);
        tracep->declBit(c+1150,"TestHarness ldut asic axi4xbar auto_out_1_arready", false,-1);
        tracep->declBit(c+95,"TestHarness ldut asic axi4xbar auto_out_1_arvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic axi4xbar auto_out_1_arid", false,-1, 3,0);
        tracep->declBus(c+93,"TestHarness ldut asic axi4xbar auto_out_1_araddr", false,-1, 29,0);
        tracep->declBus(c+19434,"TestHarness ldut asic axi4xbar auto_out_1_arlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic axi4xbar auto_out_1_arsize", false,-1, 2,0);
        tracep->declBit(c+855,"TestHarness ldut asic axi4xbar auto_out_1_rready", false,-1);
        tracep->declBit(c+17918,"TestHarness ldut asic axi4xbar auto_out_1_rvalid", false,-1);
        tracep->declBus(c+1151,"TestHarness ldut asic axi4xbar auto_out_1_rid", false,-1, 3,0);
        tracep->declQuad(c+19400,"TestHarness ldut asic axi4xbar auto_out_1_rdata", false,-1, 63,0);
        tracep->declBus(c+19431,"TestHarness ldut asic axi4xbar auto_out_1_rresp", false,-1, 1,0);
        tracep->declBit(c+1136,"TestHarness ldut asic axi4xbar auto_out_0_awready", false,-1);
        tracep->declBit(c+74,"TestHarness ldut asic axi4xbar auto_out_0_awvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic axi4xbar auto_out_0_awid", false,-1, 3,0);
        tracep->declBus(c+75,"TestHarness ldut asic axi4xbar auto_out_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic axi4xbar auto_out_0_awlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic axi4xbar auto_out_0_awsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic axi4xbar auto_out_0_awburst", false,-1, 1,0);
        tracep->declBit(c+1137,"TestHarness ldut asic axi4xbar auto_out_0_wready", false,-1);
        tracep->declBit(c+77,"TestHarness ldut asic axi4xbar auto_out_0_wvalid", false,-1);
        tracep->declQuad(c+1138,"TestHarness ldut asic axi4xbar auto_out_0_wdata", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic axi4xbar auto_out_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+1140,"TestHarness ldut asic axi4xbar auto_out_0_wlast", false,-1);
        tracep->declBit(c+79,"TestHarness ldut asic axi4xbar auto_out_0_bready", false,-1);
        tracep->declBit(c+80,"TestHarness ldut asic axi4xbar auto_out_0_bvalid", false,-1);
        tracep->declBus(c+844,"TestHarness ldut asic axi4xbar auto_out_0_bid", false,-1, 3,0);
        tracep->declBus(c+845,"TestHarness ldut asic axi4xbar auto_out_0_bresp", false,-1, 1,0);
        tracep->declBit(c+1141,"TestHarness ldut asic axi4xbar auto_out_0_arready", false,-1);
        tracep->declBit(c+81,"TestHarness ldut asic axi4xbar auto_out_0_arvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic axi4xbar auto_out_0_arid", false,-1, 3,0);
        tracep->declBus(c+75,"TestHarness ldut asic axi4xbar auto_out_0_araddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic axi4xbar auto_out_0_arlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic axi4xbar auto_out_0_arsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic axi4xbar auto_out_0_arburst", false,-1, 1,0);
        tracep->declBit(c+82,"TestHarness ldut asic axi4xbar auto_out_0_rready", false,-1);
        tracep->declBit(c+83,"TestHarness ldut asic axi4xbar auto_out_0_rvalid", false,-1);
        tracep->declBus(c+846,"TestHarness ldut asic axi4xbar auto_out_0_rid", false,-1, 3,0);
        tracep->declQuad(c+847,"TestHarness ldut asic axi4xbar auto_out_0_rdata", false,-1, 63,0);
        tracep->declBus(c+849,"TestHarness ldut asic axi4xbar auto_out_0_rresp", false,-1, 1,0);
        tracep->declBit(c+84,"TestHarness ldut asic axi4xbar auto_out_0_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic axi4xbar awIn_0_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic axi4xbar awIn_0_reset", false,-1);
        tracep->declBit(c+5539,"TestHarness ldut asic axi4xbar awIn_0_io_enq_ready", false,-1);
        tracep->declBit(c+5540,"TestHarness ldut asic axi4xbar awIn_0_io_enq_valid", false,-1);
        tracep->declBus(c+630,"TestHarness ldut asic axi4xbar awIn_0_io_enq_bits", false,-1, 1,0);
        tracep->declBit(c+631,"TestHarness ldut asic axi4xbar awIn_0_io_deq_ready", false,-1);
        tracep->declBit(c+5541,"TestHarness ldut asic axi4xbar awIn_0_io_deq_valid", false,-1);
        tracep->declBus(c+632,"TestHarness ldut asic axi4xbar awIn_0_io_deq_bits", false,-1, 1,0);
        tracep->declBit(c+633,"TestHarness ldut asic axi4xbar requestARIO_0_0", false,-1);
        tracep->declBit(c+634,"TestHarness ldut asic axi4xbar requestARIO_0_1", false,-1);
        tracep->declBit(c+635,"TestHarness ldut asic axi4xbar requestAWIO_0_0", false,-1);
        tracep->declBit(c+634,"TestHarness ldut asic axi4xbar requestAWIO_0_1", false,-1);
        tracep->declBit(c+636,"TestHarness ldut asic axi4xbar requestWIO_0_0", false,-1);
        tracep->declBit(c+637,"TestHarness ldut asic axi4xbar requestWIO_0_1", false,-1);
        tracep->declBit(c+5542,"TestHarness ldut asic axi4xbar idle_2", false,-1);
        tracep->declBus(c+638,"TestHarness ldut asic axi4xbar readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+5543,"TestHarness ldut asic axi4xbar readys_mask", false,-1, 1,0);
        tracep->declBus(c+1024,"TestHarness ldut asic axi4xbar readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+639,"TestHarness ldut asic axi4xbar readys_filter", false,-1, 3,0);
        tracep->declBus(c+640,"TestHarness ldut asic axi4xbar readys_unready", false,-1, 3,0);
        tracep->declBus(c+641,"TestHarness ldut asic axi4xbar readys_readys", false,-1, 1,0);
        tracep->declBit(c+642,"TestHarness ldut asic axi4xbar readys_2_0", false,-1);
        tracep->declBit(c+643,"TestHarness ldut asic axi4xbar winner_2_0", false,-1);
        tracep->declBit(c+5544,"TestHarness ldut asic axi4xbar state_2_0", false,-1);
        tracep->declBit(c+644,"TestHarness ldut asic axi4xbar muxState_2_0", false,-1);
        tracep->declBit(c+645,"TestHarness ldut asic axi4xbar readys_2_1", false,-1);
        tracep->declBit(c+646,"TestHarness ldut asic axi4xbar winner_2_1", false,-1);
        tracep->declBit(c+5545,"TestHarness ldut asic axi4xbar state_2_1", false,-1);
        tracep->declBit(c+647,"TestHarness ldut asic axi4xbar muxState_2_1", false,-1);
        tracep->declBus(c+648,"TestHarness ldut asic axi4xbar in_0_rid", false,-1, 3,0);
        tracep->declBit(c+5546,"TestHarness ldut asic axi4xbar idle_3", false,-1);
        tracep->declBus(c+649,"TestHarness ldut asic axi4xbar readys_filter_lo_1", false,-1, 1,0);
        tracep->declBus(c+5547,"TestHarness ldut asic axi4xbar readys_mask_1", false,-1, 1,0);
        tracep->declBus(c+1025,"TestHarness ldut asic axi4xbar readys_filter_hi_1", false,-1, 1,0);
        tracep->declBus(c+650,"TestHarness ldut asic axi4xbar readys_filter_1", false,-1, 3,0);
        tracep->declBus(c+651,"TestHarness ldut asic axi4xbar readys_unready_1", false,-1, 3,0);
        tracep->declBus(c+652,"TestHarness ldut asic axi4xbar readys_readys_1", false,-1, 1,0);
        tracep->declBit(c+653,"TestHarness ldut asic axi4xbar readys_3_0", false,-1);
        tracep->declBit(c+654,"TestHarness ldut asic axi4xbar winner_3_0", false,-1);
        tracep->declBit(c+5548,"TestHarness ldut asic axi4xbar state_3_0", false,-1);
        tracep->declBit(c+655,"TestHarness ldut asic axi4xbar muxState_3_0", false,-1);
        tracep->declBit(c+656,"TestHarness ldut asic axi4xbar readys_3_1", false,-1);
        tracep->declBit(c+657,"TestHarness ldut asic axi4xbar winner_3_1", false,-1);
        tracep->declBit(c+5549,"TestHarness ldut asic axi4xbar state_3_1", false,-1);
        tracep->declBit(c+658,"TestHarness ldut asic axi4xbar muxState_3_1", false,-1);
        tracep->declBus(c+659,"TestHarness ldut asic axi4xbar in_0_bid", false,-1, 3,0);
        tracep->declBus(c+20309,"TestHarness ldut asic axi4xbar arSel", false,-1, 15,0);
        tracep->declBus(c+20309,"TestHarness ldut asic axi4xbar awSel", false,-1, 15,0);
        tracep->declBus(c+660,"TestHarness ldut asic axi4xbar rSel", false,-1, 15,0);
        tracep->declBus(c+661,"TestHarness ldut asic axi4xbar bSel", false,-1, 15,0);
        tracep->declBit(c+662,"TestHarness ldut asic axi4xbar arTag", false,-1);
        tracep->declBit(c+663,"TestHarness ldut asic axi4xbar awTag", false,-1);
        tracep->declBit(c+664,"TestHarness ldut asic axi4xbar in_0_arready", false,-1);
        tracep->declBus(c+5550,"TestHarness ldut asic axi4xbar arFIFOMap_15_count", false,-1, 2,0);
        tracep->declBit(c+20310,"TestHarness ldut asic axi4xbar arFIFOMap_15_last", false,-1);
        tracep->declBit(c+665,"TestHarness ldut asic axi4xbar arFIFOMap_15_portMatch", false,-1);
        tracep->declBit(c+1026,"TestHarness ldut asic axi4xbar arFIFOMap_15", false,-1);
        tracep->declBus(c+5551,"TestHarness ldut asic axi4xbar arFIFOMap_14_count", false,-1, 2,0);
        tracep->declBit(c+20311,"TestHarness ldut asic axi4xbar arFIFOMap_14_last", false,-1);
        tracep->declBit(c+666,"TestHarness ldut asic axi4xbar arFIFOMap_14_portMatch", false,-1);
        tracep->declBit(c+1027,"TestHarness ldut asic axi4xbar arFIFOMap_14", false,-1);
        tracep->declBus(c+5552,"TestHarness ldut asic axi4xbar arFIFOMap_13_count", false,-1, 2,0);
        tracep->declBit(c+20312,"TestHarness ldut asic axi4xbar arFIFOMap_13_last", false,-1);
        tracep->declBit(c+667,"TestHarness ldut asic axi4xbar arFIFOMap_13_portMatch", false,-1);
        tracep->declBit(c+1028,"TestHarness ldut asic axi4xbar arFIFOMap_13", false,-1);
        tracep->declBus(c+5553,"TestHarness ldut asic axi4xbar arFIFOMap_12_count", false,-1, 2,0);
        tracep->declBit(c+20313,"TestHarness ldut asic axi4xbar arFIFOMap_12_last", false,-1);
        tracep->declBit(c+668,"TestHarness ldut asic axi4xbar arFIFOMap_12_portMatch", false,-1);
        tracep->declBit(c+1029,"TestHarness ldut asic axi4xbar arFIFOMap_12", false,-1);
        tracep->declBus(c+5554,"TestHarness ldut asic axi4xbar arFIFOMap_11_count", false,-1, 2,0);
        tracep->declBit(c+20314,"TestHarness ldut asic axi4xbar arFIFOMap_11_last", false,-1);
        tracep->declBit(c+669,"TestHarness ldut asic axi4xbar arFIFOMap_11_portMatch", false,-1);
        tracep->declBit(c+1030,"TestHarness ldut asic axi4xbar arFIFOMap_11", false,-1);
        tracep->declBus(c+5555,"TestHarness ldut asic axi4xbar arFIFOMap_10_count", false,-1, 2,0);
        tracep->declBit(c+20315,"TestHarness ldut asic axi4xbar arFIFOMap_10_last", false,-1);
        tracep->declBit(c+670,"TestHarness ldut asic axi4xbar arFIFOMap_10_portMatch", false,-1);
        tracep->declBit(c+1031,"TestHarness ldut asic axi4xbar arFIFOMap_10", false,-1);
        tracep->declBus(c+5556,"TestHarness ldut asic axi4xbar arFIFOMap_9_count", false,-1, 2,0);
        tracep->declBit(c+20316,"TestHarness ldut asic axi4xbar arFIFOMap_9_last", false,-1);
        tracep->declBit(c+671,"TestHarness ldut asic axi4xbar arFIFOMap_9_portMatch", false,-1);
        tracep->declBit(c+1032,"TestHarness ldut asic axi4xbar arFIFOMap_9", false,-1);
        tracep->declBus(c+5557,"TestHarness ldut asic axi4xbar arFIFOMap_8_count", false,-1, 2,0);
        tracep->declBit(c+20317,"TestHarness ldut asic axi4xbar arFIFOMap_8_last", false,-1);
        tracep->declBit(c+672,"TestHarness ldut asic axi4xbar arFIFOMap_8_portMatch", false,-1);
        tracep->declBit(c+1033,"TestHarness ldut asic axi4xbar arFIFOMap_8", false,-1);
        tracep->declBus(c+5558,"TestHarness ldut asic axi4xbar arFIFOMap_7_count", false,-1, 2,0);
        tracep->declBit(c+20318,"TestHarness ldut asic axi4xbar arFIFOMap_7_last", false,-1);
        tracep->declBit(c+673,"TestHarness ldut asic axi4xbar arFIFOMap_7_portMatch", false,-1);
        tracep->declBit(c+1034,"TestHarness ldut asic axi4xbar arFIFOMap_7", false,-1);
        tracep->declBus(c+5559,"TestHarness ldut asic axi4xbar arFIFOMap_6_count", false,-1, 2,0);
        tracep->declBit(c+20319,"TestHarness ldut asic axi4xbar arFIFOMap_6_last", false,-1);
        tracep->declBit(c+674,"TestHarness ldut asic axi4xbar arFIFOMap_6_portMatch", false,-1);
        tracep->declBit(c+1035,"TestHarness ldut asic axi4xbar arFIFOMap_6", false,-1);
        tracep->declBus(c+5560,"TestHarness ldut asic axi4xbar arFIFOMap_5_count", false,-1, 2,0);
        tracep->declBit(c+20320,"TestHarness ldut asic axi4xbar arFIFOMap_5_last", false,-1);
        tracep->declBit(c+675,"TestHarness ldut asic axi4xbar arFIFOMap_5_portMatch", false,-1);
        tracep->declBit(c+1036,"TestHarness ldut asic axi4xbar arFIFOMap_5", false,-1);
        tracep->declBus(c+5561,"TestHarness ldut asic axi4xbar arFIFOMap_4_count", false,-1, 2,0);
        tracep->declBit(c+20321,"TestHarness ldut asic axi4xbar arFIFOMap_4_last", false,-1);
        tracep->declBit(c+676,"TestHarness ldut asic axi4xbar arFIFOMap_4_portMatch", false,-1);
        tracep->declBit(c+1037,"TestHarness ldut asic axi4xbar arFIFOMap_4", false,-1);
        tracep->declBus(c+5562,"TestHarness ldut asic axi4xbar arFIFOMap_3_count", false,-1, 2,0);
        tracep->declBit(c+20322,"TestHarness ldut asic axi4xbar arFIFOMap_3_last", false,-1);
        tracep->declBit(c+677,"TestHarness ldut asic axi4xbar arFIFOMap_3_portMatch", false,-1);
        tracep->declBit(c+1038,"TestHarness ldut asic axi4xbar arFIFOMap_3", false,-1);
        tracep->declBus(c+5563,"TestHarness ldut asic axi4xbar arFIFOMap_2_count", false,-1, 2,0);
        tracep->declBit(c+20323,"TestHarness ldut asic axi4xbar arFIFOMap_2_last", false,-1);
        tracep->declBit(c+678,"TestHarness ldut asic axi4xbar arFIFOMap_2_portMatch", false,-1);
        tracep->declBit(c+1039,"TestHarness ldut asic axi4xbar arFIFOMap_2", false,-1);
        tracep->declBus(c+5564,"TestHarness ldut asic axi4xbar arFIFOMap_1_count", false,-1, 2,0);
        tracep->declBit(c+20324,"TestHarness ldut asic axi4xbar arFIFOMap_1_last", false,-1);
        tracep->declBit(c+679,"TestHarness ldut asic axi4xbar arFIFOMap_1_portMatch", false,-1);
        tracep->declBit(c+1040,"TestHarness ldut asic axi4xbar arFIFOMap_1", false,-1);
        tracep->declBus(c+5565,"TestHarness ldut asic axi4xbar arFIFOMap_0_count", false,-1, 2,0);
        tracep->declBit(c+5566,"TestHarness ldut asic axi4xbar arFIFOMap_0_last", false,-1);
        tracep->declBit(c+1041,"TestHarness ldut asic axi4xbar arFIFOMap_0_portMatch", false,-1);
        tracep->declBit(c+1042,"TestHarness ldut asic axi4xbar arFIFOMap_0", false,-1);
        tracep->declBit(c+87,"TestHarness ldut asic axi4xbar io_in_0_arready", false,-1);
        tracep->declBit(c+680,"TestHarness ldut asic axi4xbar anyValid", false,-1);
        tracep->declBit(c+1043,"TestHarness ldut asic axi4xbar in_0_rvalid", false,-1);
        tracep->declBit(c+681,"TestHarness ldut asic axi4xbar in_0_rlast", false,-1);
        tracep->declBit(c+682,"TestHarness ldut asic axi4xbar in_0_awready", false,-1);
        tracep->declBit(c+5567,"TestHarness ldut asic axi4xbar latched", false,-1);
        tracep->declBus(c+5568,"TestHarness ldut asic axi4xbar awFIFOMap_15_count", false,-1, 2,0);
        tracep->declBit(c+20325,"TestHarness ldut asic axi4xbar awFIFOMap_15_last", false,-1);
        tracep->declBit(c+683,"TestHarness ldut asic axi4xbar awFIFOMap_15_portMatch", false,-1);
        tracep->declBit(c+1044,"TestHarness ldut asic axi4xbar awFIFOMap_15", false,-1);
        tracep->declBus(c+5569,"TestHarness ldut asic axi4xbar awFIFOMap_14_count", false,-1, 2,0);
        tracep->declBit(c+20326,"TestHarness ldut asic axi4xbar awFIFOMap_14_last", false,-1);
        tracep->declBit(c+684,"TestHarness ldut asic axi4xbar awFIFOMap_14_portMatch", false,-1);
        tracep->declBit(c+1045,"TestHarness ldut asic axi4xbar awFIFOMap_14", false,-1);
        tracep->declBus(c+5570,"TestHarness ldut asic axi4xbar awFIFOMap_13_count", false,-1, 2,0);
        tracep->declBit(c+20327,"TestHarness ldut asic axi4xbar awFIFOMap_13_last", false,-1);
        tracep->declBit(c+685,"TestHarness ldut asic axi4xbar awFIFOMap_13_portMatch", false,-1);
        tracep->declBit(c+1046,"TestHarness ldut asic axi4xbar awFIFOMap_13", false,-1);
        tracep->declBus(c+5571,"TestHarness ldut asic axi4xbar awFIFOMap_12_count", false,-1, 2,0);
        tracep->declBit(c+20328,"TestHarness ldut asic axi4xbar awFIFOMap_12_last", false,-1);
        tracep->declBit(c+686,"TestHarness ldut asic axi4xbar awFIFOMap_12_portMatch", false,-1);
        tracep->declBit(c+1047,"TestHarness ldut asic axi4xbar awFIFOMap_12", false,-1);
        tracep->declBus(c+5572,"TestHarness ldut asic axi4xbar awFIFOMap_11_count", false,-1, 2,0);
        tracep->declBit(c+20329,"TestHarness ldut asic axi4xbar awFIFOMap_11_last", false,-1);
        tracep->declBit(c+687,"TestHarness ldut asic axi4xbar awFIFOMap_11_portMatch", false,-1);
        tracep->declBit(c+1048,"TestHarness ldut asic axi4xbar awFIFOMap_11", false,-1);
        tracep->declBus(c+5573,"TestHarness ldut asic axi4xbar awFIFOMap_10_count", false,-1, 2,0);
        tracep->declBit(c+20330,"TestHarness ldut asic axi4xbar awFIFOMap_10_last", false,-1);
        tracep->declBit(c+688,"TestHarness ldut asic axi4xbar awFIFOMap_10_portMatch", false,-1);
        tracep->declBit(c+1049,"TestHarness ldut asic axi4xbar awFIFOMap_10", false,-1);
        tracep->declBus(c+5574,"TestHarness ldut asic axi4xbar awFIFOMap_9_count", false,-1, 2,0);
        tracep->declBit(c+20331,"TestHarness ldut asic axi4xbar awFIFOMap_9_last", false,-1);
        tracep->declBit(c+689,"TestHarness ldut asic axi4xbar awFIFOMap_9_portMatch", false,-1);
        tracep->declBit(c+1050,"TestHarness ldut asic axi4xbar awFIFOMap_9", false,-1);
        tracep->declBus(c+5575,"TestHarness ldut asic axi4xbar awFIFOMap_8_count", false,-1, 2,0);
        tracep->declBit(c+20332,"TestHarness ldut asic axi4xbar awFIFOMap_8_last", false,-1);
        tracep->declBit(c+690,"TestHarness ldut asic axi4xbar awFIFOMap_8_portMatch", false,-1);
        tracep->declBit(c+1051,"TestHarness ldut asic axi4xbar awFIFOMap_8", false,-1);
        tracep->declBus(c+5576,"TestHarness ldut asic axi4xbar awFIFOMap_7_count", false,-1, 2,0);
        tracep->declBit(c+20333,"TestHarness ldut asic axi4xbar awFIFOMap_7_last", false,-1);
        tracep->declBit(c+691,"TestHarness ldut asic axi4xbar awFIFOMap_7_portMatch", false,-1);
        tracep->declBit(c+1052,"TestHarness ldut asic axi4xbar awFIFOMap_7", false,-1);
        tracep->declBus(c+5577,"TestHarness ldut asic axi4xbar awFIFOMap_6_count", false,-1, 2,0);
        tracep->declBit(c+20334,"TestHarness ldut asic axi4xbar awFIFOMap_6_last", false,-1);
        tracep->declBit(c+692,"TestHarness ldut asic axi4xbar awFIFOMap_6_portMatch", false,-1);
        tracep->declBit(c+1053,"TestHarness ldut asic axi4xbar awFIFOMap_6", false,-1);
        tracep->declBus(c+5578,"TestHarness ldut asic axi4xbar awFIFOMap_5_count", false,-1, 2,0);
        tracep->declBit(c+20335,"TestHarness ldut asic axi4xbar awFIFOMap_5_last", false,-1);
        tracep->declBit(c+693,"TestHarness ldut asic axi4xbar awFIFOMap_5_portMatch", false,-1);
        tracep->declBit(c+1054,"TestHarness ldut asic axi4xbar awFIFOMap_5", false,-1);
        tracep->declBus(c+5579,"TestHarness ldut asic axi4xbar awFIFOMap_4_count", false,-1, 2,0);
        tracep->declBit(c+20336,"TestHarness ldut asic axi4xbar awFIFOMap_4_last", false,-1);
        tracep->declBit(c+694,"TestHarness ldut asic axi4xbar awFIFOMap_4_portMatch", false,-1);
        tracep->declBit(c+1055,"TestHarness ldut asic axi4xbar awFIFOMap_4", false,-1);
        tracep->declBus(c+5580,"TestHarness ldut asic axi4xbar awFIFOMap_3_count", false,-1, 2,0);
        tracep->declBit(c+20337,"TestHarness ldut asic axi4xbar awFIFOMap_3_last", false,-1);
        tracep->declBit(c+695,"TestHarness ldut asic axi4xbar awFIFOMap_3_portMatch", false,-1);
        tracep->declBit(c+1056,"TestHarness ldut asic axi4xbar awFIFOMap_3", false,-1);
        tracep->declBus(c+5581,"TestHarness ldut asic axi4xbar awFIFOMap_2_count", false,-1, 2,0);
        tracep->declBit(c+20338,"TestHarness ldut asic axi4xbar awFIFOMap_2_last", false,-1);
        tracep->declBit(c+696,"TestHarness ldut asic axi4xbar awFIFOMap_2_portMatch", false,-1);
        tracep->declBit(c+1057,"TestHarness ldut asic axi4xbar awFIFOMap_2", false,-1);
        tracep->declBus(c+5582,"TestHarness ldut asic axi4xbar awFIFOMap_1_count", false,-1, 2,0);
        tracep->declBit(c+20339,"TestHarness ldut asic axi4xbar awFIFOMap_1_last", false,-1);
        tracep->declBit(c+697,"TestHarness ldut asic axi4xbar awFIFOMap_1_portMatch", false,-1);
        tracep->declBit(c+1058,"TestHarness ldut asic axi4xbar awFIFOMap_1", false,-1);
        tracep->declBus(c+5583,"TestHarness ldut asic axi4xbar awFIFOMap_0_count", false,-1, 2,0);
        tracep->declBit(c+5584,"TestHarness ldut asic axi4xbar awFIFOMap_0_last", false,-1);
        tracep->declBit(c+1059,"TestHarness ldut asic axi4xbar awFIFOMap_0_portMatch", false,-1);
        tracep->declBit(c+1060,"TestHarness ldut asic axi4xbar awFIFOMap_0", false,-1);
        tracep->declBit(c+1061,"TestHarness ldut asic axi4xbar io_in_0_awready", false,-1);
        tracep->declBit(c+698,"TestHarness ldut asic axi4xbar anyValid_1", false,-1);
        tracep->declBit(c+851,"TestHarness ldut asic axi4xbar in_0_bvalid", false,-1);
        tracep->declBit(c+699,"TestHarness ldut asic axi4xbar in_0_arvalid", false,-1);
        tracep->declBit(c+700,"TestHarness ldut asic axi4xbar in_0_awvalid", false,-1);
        tracep->declBit(c+5585,"TestHarness ldut asic axi4xbar in_0_wvalid", false,-1);
        tracep->declBit(c+701,"TestHarness ldut asic axi4xbar in_0_wready", false,-1);
        tracep->declBit(c+702,"TestHarness ldut asic axi4xbar portsAROI_filtered_0_valid", false,-1);
        tracep->declBit(c+703,"TestHarness ldut asic axi4xbar portsAROI_filtered_1_valid", false,-1);
        tracep->declBit(c+704,"TestHarness ldut asic axi4xbar portsAWOI_filtered_0_valid", false,-1);
        tracep->declBit(c+705,"TestHarness ldut asic axi4xbar portsAWOI_filtered_1_valid", false,-1);
        tracep->declBit(c+1062,"TestHarness ldut asic axi4xbar allowed__0", false,-1);
        tracep->declBit(c+1063,"TestHarness ldut asic axi4xbar allowed__1", false,-1);
        tracep->declBit(c+1064,"TestHarness ldut asic axi4xbar allowed_1_0", false,-1);
        tracep->declBit(c+1065,"TestHarness ldut asic axi4xbar allowed_1_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic axi4xbar awIn_0 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic axi4xbar awIn_0 reset", false,-1);
        tracep->declBit(c+5539,"TestHarness ldut asic axi4xbar awIn_0 io_enq_ready", false,-1);
        tracep->declBit(c+5540,"TestHarness ldut asic axi4xbar awIn_0 io_enq_valid", false,-1);
        tracep->declBus(c+630,"TestHarness ldut asic axi4xbar awIn_0 io_enq_bits", false,-1, 1,0);
        tracep->declBit(c+631,"TestHarness ldut asic axi4xbar awIn_0 io_deq_ready", false,-1);
        tracep->declBit(c+5541,"TestHarness ldut asic axi4xbar awIn_0 io_deq_valid", false,-1);
        tracep->declBus(c+632,"TestHarness ldut asic axi4xbar awIn_0 io_deq_bits", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+5586+i*1,"TestHarness ldut asic axi4xbar awIn_0 ram", true,(i+0), 1,0);}}
        tracep->declBus(c+5588,"TestHarness ldut asic axi4xbar awIn_0 ram_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+5589,"TestHarness ldut asic axi4xbar awIn_0 ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+630,"TestHarness ldut asic axi4xbar awIn_0 ram_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+5590,"TestHarness ldut asic axi4xbar awIn_0 ram_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic axi4xbar awIn_0 ram_MPORT_mask", false,-1);
        tracep->declBit(c+1066,"TestHarness ldut asic axi4xbar awIn_0 ram_MPORT_en", false,-1);
        tracep->declBit(c+5590,"TestHarness ldut asic axi4xbar awIn_0 enq_ptr_value", false,-1);
        tracep->declBit(c+5589,"TestHarness ldut asic axi4xbar awIn_0 deq_ptr_value", false,-1);
        tracep->declBit(c+5591,"TestHarness ldut asic axi4xbar awIn_0 maybe_full", false,-1);
        tracep->declBit(c+5592,"TestHarness ldut asic axi4xbar awIn_0 ptr_match", false,-1);
        tracep->declBit(c+5593,"TestHarness ldut asic axi4xbar awIn_0 empty", false,-1);
        tracep->declBit(c+5594,"TestHarness ldut asic axi4xbar awIn_0 full", false,-1);
        tracep->declBit(c+706,"TestHarness ldut asic axi4xbar awIn_0 do_enq", false,-1);
        tracep->declBit(c+707,"TestHarness ldut asic axi4xbar awIn_0 do_deq", false,-1);
        tracep->declBit(c+1152,"TestHarness ldut asic apbxbar auto_in_psel", false,-1);
        tracep->declBit(c+1153,"TestHarness ldut asic apbxbar auto_in_penable", false,-1);
        tracep->declBit(c+1154,"TestHarness ldut asic apbxbar auto_in_pwrite", false,-1);
        tracep->declBus(c+17919,"TestHarness ldut asic apbxbar auto_in_paddr", false,-1, 29,0);
        tracep->declBus(c+1155,"TestHarness ldut asic apbxbar auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+1156,"TestHarness ldut asic apbxbar auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+17920,"TestHarness ldut asic apbxbar auto_in_pready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic apbxbar auto_in_pslverr", false,-1);
        tracep->declBus(c+19402,"TestHarness ldut asic apbxbar auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+17921,"TestHarness ldut asic apbxbar auto_out_1_psel", false,-1);
        tracep->declBit(c+17922,"TestHarness ldut asic apbxbar auto_out_1_penable", false,-1);
        tracep->declBit(c+1154,"TestHarness ldut asic apbxbar auto_out_1_pwrite", false,-1);
        tracep->declBus(c+17923,"TestHarness ldut asic apbxbar auto_out_1_paddr", false,-1, 28,0);
        tracep->declBus(c+1155,"TestHarness ldut asic apbxbar auto_out_1_pwdata", false,-1, 31,0);
        tracep->declBus(c+1156,"TestHarness ldut asic apbxbar auto_out_1_pstrb", false,-1, 3,0);
        tracep->declBit(c+17924,"TestHarness ldut asic apbxbar auto_out_1_pready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic apbxbar auto_out_1_pslverr", false,-1);
        tracep->declBus(c+19403,"TestHarness ldut asic apbxbar auto_out_1_prdata", false,-1, 31,0);
        tracep->declBit(c+17925,"TestHarness ldut asic apbxbar auto_out_0_psel", false,-1);
        tracep->declBit(c+17926,"TestHarness ldut asic apbxbar auto_out_0_penable", false,-1);
        tracep->declBit(c+1154,"TestHarness ldut asic apbxbar auto_out_0_pwrite", false,-1);
        tracep->declBus(c+17919,"TestHarness ldut asic apbxbar auto_out_0_paddr", false,-1, 29,0);
        tracep->declBus(c+1155,"TestHarness ldut asic apbxbar auto_out_0_pwdata", false,-1, 31,0);
        tracep->declBus(c+1156,"TestHarness ldut asic apbxbar auto_out_0_pstrb", false,-1, 3,0);
        tracep->declBit(c+17927,"TestHarness ldut asic apbxbar auto_out_0_pready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic apbxbar auto_out_0_pslverr", false,-1);
        tracep->declBus(c+1157,"TestHarness ldut asic apbxbar auto_out_0_prdata", false,-1, 31,0);
        tracep->declBit(c+17928,"TestHarness ldut asic apbxbar sel_0", false,-1);
        tracep->declBit(c+17929,"TestHarness ldut asic apbxbar sel_1", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu clock", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu reset", false,-1);
        tracep->declBit(c+85,"TestHarness ldut asic cpu auto_master_out_awready", false,-1);
        tracep->declBit(c+1142,"TestHarness ldut asic cpu auto_master_out_awvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic cpu auto_master_out_awid", false,-1, 3,0);
        tracep->declBus(c+75,"TestHarness ldut asic cpu auto_master_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic cpu auto_master_out_awlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic cpu auto_master_out_awsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic cpu auto_master_out_awburst", false,-1, 1,0);
        tracep->declBit(c+850,"TestHarness ldut asic cpu auto_master_out_wready", false,-1);
        tracep->declBit(c+1143,"TestHarness ldut asic cpu auto_master_out_wvalid", false,-1);
        tracep->declQuad(c+1138,"TestHarness ldut asic cpu auto_master_out_wdata", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic cpu auto_master_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+1140,"TestHarness ldut asic cpu auto_master_out_wlast", false,-1);
        tracep->declBit(c+1144,"TestHarness ldut asic cpu auto_master_out_bready", false,-1);
        tracep->declBit(c+851,"TestHarness ldut asic cpu auto_master_out_bvalid", false,-1);
        tracep->declBus(c+86,"TestHarness ldut asic cpu auto_master_out_bid", false,-1, 3,0);
        tracep->declBus(c+852,"TestHarness ldut asic cpu auto_master_out_bresp", false,-1, 1,0);
        tracep->declBit(c+87,"TestHarness ldut asic cpu auto_master_out_arready", false,-1);
        tracep->declBit(c+1145,"TestHarness ldut asic cpu auto_master_out_arvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic cpu auto_master_out_arid", false,-1, 3,0);
        tracep->declBus(c+75,"TestHarness ldut asic cpu auto_master_out_araddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic cpu auto_master_out_arlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic cpu auto_master_out_arsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic cpu auto_master_out_arburst", false,-1, 1,0);
        tracep->declBit(c+88,"TestHarness ldut asic cpu auto_master_out_rready", false,-1);
        tracep->declBit(c+89,"TestHarness ldut asic cpu auto_master_out_rvalid", false,-1);
        tracep->declBus(c+90,"TestHarness ldut asic cpu auto_master_out_rid", false,-1, 3,0);
        tracep->declQuad(c+19398,"TestHarness ldut asic cpu auto_master_out_rdata", false,-1, 63,0);
        tracep->declBus(c+853,"TestHarness ldut asic cpu auto_master_out_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"TestHarness ldut asic cpu auto_master_out_rlast", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu interrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu_clock", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu_reset", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu_io_interrupt", false,-1);
        tracep->declBit(c+85,"TestHarness ldut asic cpu cpu_io_master_awready", false,-1);
        tracep->declBit(c+1142,"TestHarness ldut asic cpu cpu_io_master_awvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic cpu cpu_io_master_awid", false,-1, 3,0);
        tracep->declBus(c+75,"TestHarness ldut asic cpu cpu_io_master_awaddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic cpu cpu_io_master_awlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic cpu cpu_io_master_awsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic cpu cpu_io_master_awburst", false,-1, 1,0);
        tracep->declBit(c+850,"TestHarness ldut asic cpu cpu_io_master_wready", false,-1);
        tracep->declBit(c+1143,"TestHarness ldut asic cpu cpu_io_master_wvalid", false,-1);
        tracep->declQuad(c+1138,"TestHarness ldut asic cpu cpu_io_master_wdata", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic cpu cpu_io_master_wstrb", false,-1, 7,0);
        tracep->declBit(c+1140,"TestHarness ldut asic cpu cpu_io_master_wlast", false,-1);
        tracep->declBit(c+1144,"TestHarness ldut asic cpu cpu_io_master_bready", false,-1);
        tracep->declBit(c+851,"TestHarness ldut asic cpu cpu_io_master_bvalid", false,-1);
        tracep->declBus(c+86,"TestHarness ldut asic cpu cpu_io_master_bid", false,-1, 3,0);
        tracep->declBus(c+852,"TestHarness ldut asic cpu cpu_io_master_bresp", false,-1, 1,0);
        tracep->declBit(c+87,"TestHarness ldut asic cpu cpu_io_master_arready", false,-1);
        tracep->declBit(c+1145,"TestHarness ldut asic cpu cpu_io_master_arvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic cpu cpu_io_master_arid", false,-1, 3,0);
        tracep->declBus(c+75,"TestHarness ldut asic cpu cpu_io_master_araddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic cpu cpu_io_master_arlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic cpu cpu_io_master_arsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic cpu cpu_io_master_arburst", false,-1, 1,0);
        tracep->declBit(c+88,"TestHarness ldut asic cpu cpu_io_master_rready", false,-1);
        tracep->declBit(c+89,"TestHarness ldut asic cpu cpu_io_master_rvalid", false,-1);
        tracep->declBus(c+90,"TestHarness ldut asic cpu cpu_io_master_rid", false,-1, 3,0);
        tracep->declQuad(c+19398,"TestHarness ldut asic cpu cpu_io_master_rdata", false,-1, 63,0);
        tracep->declBus(c+853,"TestHarness ldut asic cpu cpu_io_master_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"TestHarness ldut asic cpu cpu_io_master_rlast", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu_io_slave_awready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu_io_slave_awvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic cpu cpu_io_slave_awid", false,-1, 3,0);
        tracep->declBus(c+19445,"TestHarness ldut asic cpu cpu_io_slave_awaddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic cpu cpu_io_slave_awlen", false,-1, 7,0);
        tracep->declBus(c+19438,"TestHarness ldut asic cpu cpu_io_slave_awsize", false,-1, 2,0);
        tracep->declBus(c+19431,"TestHarness ldut asic cpu cpu_io_slave_awburst", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu_io_slave_wready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu_io_slave_wvalid", false,-1);
        tracep->declQuad(c+19436,"TestHarness ldut asic cpu cpu_io_slave_wdata", false,-1, 63,0);
        tracep->declBus(c+19434,"TestHarness ldut asic cpu cpu_io_slave_wstrb", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu_io_slave_wlast", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu_io_slave_bready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu_io_slave_bvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic cpu cpu_io_slave_bid", false,-1, 3,0);
        tracep->declBus(c+19431,"TestHarness ldut asic cpu cpu_io_slave_bresp", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu_io_slave_arready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu_io_slave_arvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic cpu cpu_io_slave_arid", false,-1, 3,0);
        tracep->declBus(c+19445,"TestHarness ldut asic cpu cpu_io_slave_araddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut asic cpu cpu_io_slave_arlen", false,-1, 7,0);
        tracep->declBus(c+19438,"TestHarness ldut asic cpu cpu_io_slave_arsize", false,-1, 2,0);
        tracep->declBus(c+19431,"TestHarness ldut asic cpu cpu_io_slave_arburst", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu_io_slave_rready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu_io_slave_rvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic cpu cpu_io_slave_rid", false,-1, 3,0);
        tracep->declQuad(c+19436,"TestHarness ldut asic cpu cpu_io_slave_rdata", false,-1, 63,0);
        tracep->declBus(c+19431,"TestHarness ldut asic cpu cpu_io_slave_rresp", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu_io_slave_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu clock", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu reset", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu io_interrupt", false,-1);
        tracep->declBit(c+85,"TestHarness ldut asic cpu cpu io_master_awready", false,-1);
        tracep->declBit(c+1142,"TestHarness ldut asic cpu cpu io_master_awvalid", false,-1);
        tracep->declBus(c+75,"TestHarness ldut asic cpu cpu io_master_awaddr", false,-1, 31,0);
        tracep->declBus(c+19433,"TestHarness ldut asic cpu cpu io_master_awid", false,-1, 3,0);
        tracep->declBus(c+19434,"TestHarness ldut asic cpu cpu io_master_awlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic cpu cpu io_master_awsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic cpu cpu io_master_awburst", false,-1, 1,0);
        tracep->declBit(c+850,"TestHarness ldut asic cpu cpu io_master_wready", false,-1);
        tracep->declBit(c+1143,"TestHarness ldut asic cpu cpu io_master_wvalid", false,-1);
        tracep->declQuad(c+1138,"TestHarness ldut asic cpu cpu io_master_wdata", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic cpu cpu io_master_wstrb", false,-1, 7,0);
        tracep->declBit(c+1140,"TestHarness ldut asic cpu cpu io_master_wlast", false,-1);
        tracep->declBit(c+1144,"TestHarness ldut asic cpu cpu io_master_bready", false,-1);
        tracep->declBit(c+851,"TestHarness ldut asic cpu cpu io_master_bvalid", false,-1);
        tracep->declBus(c+852,"TestHarness ldut asic cpu cpu io_master_bresp", false,-1, 1,0);
        tracep->declBus(c+86,"TestHarness ldut asic cpu cpu io_master_bid", false,-1, 3,0);
        tracep->declBit(c+87,"TestHarness ldut asic cpu cpu io_master_arready", false,-1);
        tracep->declBit(c+1145,"TestHarness ldut asic cpu cpu io_master_arvalid", false,-1);
        tracep->declBus(c+75,"TestHarness ldut asic cpu cpu io_master_araddr", false,-1, 31,0);
        tracep->declBus(c+19433,"TestHarness ldut asic cpu cpu io_master_arid", false,-1, 3,0);
        tracep->declBus(c+19434,"TestHarness ldut asic cpu cpu io_master_arlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic cpu cpu io_master_arsize", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic cpu cpu io_master_arburst", false,-1, 1,0);
        tracep->declBit(c+88,"TestHarness ldut asic cpu cpu io_master_rready", false,-1);
        tracep->declBit(c+89,"TestHarness ldut asic cpu cpu io_master_rvalid", false,-1);
        tracep->declBus(c+853,"TestHarness ldut asic cpu cpu io_master_rresp", false,-1, 1,0);
        tracep->declQuad(c+19398,"TestHarness ldut asic cpu cpu io_master_rdata", false,-1, 63,0);
        tracep->declBit(c+91,"TestHarness ldut asic cpu cpu io_master_rlast", false,-1);
        tracep->declBus(c+90,"TestHarness ldut asic cpu cpu io_master_rid", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu io_slave_awready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu io_slave_awvalid", false,-1);
        tracep->declBus(c+19445,"TestHarness ldut asic cpu cpu io_slave_awaddr", false,-1, 31,0);
        tracep->declBus(c+19433,"TestHarness ldut asic cpu cpu io_slave_awid", false,-1, 3,0);
        tracep->declBus(c+19434,"TestHarness ldut asic cpu cpu io_slave_awlen", false,-1, 7,0);
        tracep->declBus(c+19438,"TestHarness ldut asic cpu cpu io_slave_awsize", false,-1, 2,0);
        tracep->declBus(c+19431,"TestHarness ldut asic cpu cpu io_slave_awburst", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu io_slave_wready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu io_slave_wvalid", false,-1);
        tracep->declQuad(c+19436,"TestHarness ldut asic cpu cpu io_slave_wdata", false,-1, 63,0);
        tracep->declBus(c+19434,"TestHarness ldut asic cpu cpu io_slave_wstrb", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu io_slave_wlast", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu io_slave_bready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu io_slave_bvalid", false,-1);
        tracep->declBus(c+19431,"TestHarness ldut asic cpu cpu io_slave_bresp", false,-1, 1,0);
        tracep->declBus(c+19433,"TestHarness ldut asic cpu cpu io_slave_bid", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu io_slave_arready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu io_slave_arvalid", false,-1);
        tracep->declBus(c+19445,"TestHarness ldut asic cpu cpu io_slave_araddr", false,-1, 31,0);
        tracep->declBus(c+19433,"TestHarness ldut asic cpu cpu io_slave_arid", false,-1, 3,0);
        tracep->declBus(c+19434,"TestHarness ldut asic cpu cpu io_slave_arlen", false,-1, 7,0);
        tracep->declBus(c+19438,"TestHarness ldut asic cpu cpu io_slave_arsize", false,-1, 2,0);
        tracep->declBus(c+19431,"TestHarness ldut asic cpu cpu io_slave_arburst", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu io_slave_rready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu io_slave_rvalid", false,-1);
        tracep->declBus(c+19431,"TestHarness ldut asic cpu cpu io_slave_rresp", false,-1, 1,0);
        tracep->declQuad(c+19436,"TestHarness ldut asic cpu cpu io_slave_rdata", false,-1, 63,0);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu io_slave_rlast", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic cpu cpu io_slave_rid", false,-1, 3,0);
        tracep->declBit(c+85,"TestHarness ldut asic cpu cpu aw_ready", false,-1);
        tracep->declBit(c+1142,"TestHarness ldut asic cpu cpu aw_valid", false,-1);
        tracep->declBus(c+75,"TestHarness ldut asic cpu cpu aw_addr", false,-1, 31,0);
        tracep->declBus(c+19433,"TestHarness ldut asic cpu cpu aw_id", false,-1, 3,0);
        tracep->declBus(c+19434,"TestHarness ldut asic cpu cpu aw_len", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic cpu cpu aw_size", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic cpu cpu aw_burst", false,-1, 1,0);
        tracep->declBit(c+850,"TestHarness ldut asic cpu cpu w_ready", false,-1);
        tracep->declBit(c+1143,"TestHarness ldut asic cpu cpu w_valid", false,-1);
        tracep->declQuad(c+1138,"TestHarness ldut asic cpu cpu w_data", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic cpu cpu w_strb", false,-1, 7,0);
        tracep->declBit(c+1140,"TestHarness ldut asic cpu cpu w_last", false,-1);
        tracep->declBit(c+1144,"TestHarness ldut asic cpu cpu b_ready", false,-1);
        tracep->declBit(c+851,"TestHarness ldut asic cpu cpu b_valid", false,-1);
        tracep->declBus(c+852,"TestHarness ldut asic cpu cpu b_resp", false,-1, 1,0);
        tracep->declBus(c+86,"TestHarness ldut asic cpu cpu b_id", false,-1, 3,0);
        tracep->declBit(c+87,"TestHarness ldut asic cpu cpu ar_ready", false,-1);
        tracep->declBit(c+1145,"TestHarness ldut asic cpu cpu ar_valid", false,-1);
        tracep->declBus(c+75,"TestHarness ldut asic cpu cpu ar_addr", false,-1, 31,0);
        tracep->declBus(c+19433,"TestHarness ldut asic cpu cpu ar_id", false,-1, 3,0);
        tracep->declBus(c+19434,"TestHarness ldut asic cpu cpu ar_len", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic cpu cpu ar_size", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic cpu cpu ar_burst", false,-1, 1,0);
        tracep->declBit(c+88,"TestHarness ldut asic cpu cpu r_ready", false,-1);
        tracep->declBit(c+89,"TestHarness ldut asic cpu cpu r_valid", false,-1);
        tracep->declBus(c+853,"TestHarness ldut asic cpu cpu r_resp", false,-1, 1,0);
        tracep->declQuad(c+19398,"TestHarness ldut asic cpu cpu r_data", false,-1, 63,0);
        tracep->declBit(c+91,"TestHarness ldut asic cpu cpu r_last", false,-1);
        tracep->declBus(c+90,"TestHarness ldut asic cpu cpu r_id", false,-1, 3,0);
        tracep->declBit(c+708,"TestHarness ldut asic cpu cpu if_valid", false,-1);
        tracep->declBit(c+5595,"TestHarness ldut asic cpu cpu if_ready", false,-1);
        tracep->declBit(c+709,"TestHarness ldut asic cpu cpu if_read_enable", false,-1);
        tracep->declBit(c+710,"TestHarness ldut asic cpu cpu if_write_enable", false,-1);
        tracep->declBit(c+711,"TestHarness ldut asic cpu cpu req", false,-1);
        tracep->declQuad(c+5596,"TestHarness ldut asic cpu cpu if_data_read", false,-1, 63,0);
        tracep->declQuad(c+712,"TestHarness ldut asic cpu cpu if_data_write", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic cpu cpu if_data_write_mask", false,-1, 7,0);
        tracep->declQuad(c+714,"TestHarness ldut asic cpu cpu if_addr", false,-1, 63,0);
        tracep->declBus(c+76,"TestHarness ldut asic cpu cpu if_size", false,-1, 2,0);
        tracep->declBus(c+5598,"TestHarness ldut asic cpu cpu if_resp", false,-1, 1,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi RW_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi AXI_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19444,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi AXI_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+20341,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi AXI_ID_WIDTH", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi clock", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi reset", false,-1);
        tracep->declBit(c+708,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi rw_valid_i", false,-1);
        tracep->declBit(c+5595,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi rw_ready_o", false,-1);
        tracep->declBit(c+711,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi rw_req_i", false,-1);
        tracep->declQuad(c+5596,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi data_read_o", false,-1, 63,0);
        tracep->declQuad(c+712,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi data_write_i", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi data_write_mask_i", false,-1, 7,0);
        tracep->declBus(c+75,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi rw_addr_i", false,-1, 31,0);
        tracep->declBus(c+76,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi rw_size_i", false,-1, 2,0);
        tracep->declBus(c+5598,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi rw_resp_o", false,-1, 1,0);
        tracep->declBit(c+85,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_aw_ready_i", false,-1);
        tracep->declBit(c+1142,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_aw_valid_o", false,-1);
        tracep->declBus(c+75,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_aw_addr_o", false,-1, 31,0);
        tracep->declBus(c+19433,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_aw_id_o", false,-1, 3,0);
        tracep->declBus(c+19434,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_aw_len_o", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_aw_size_o", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_aw_burst_o", false,-1, 1,0);
        tracep->declBit(c+850,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_w_ready_i", false,-1);
        tracep->declBit(c+1143,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_w_valid_o", false,-1);
        tracep->declQuad(c+1138,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_w_data_o", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_w_strb_o", false,-1, 7,0);
        tracep->declBit(c+1140,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_w_last_o", false,-1);
        tracep->declBit(c+1144,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_b_ready_o", false,-1);
        tracep->declBit(c+851,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_b_valid_i", false,-1);
        tracep->declBus(c+852,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_b_resp_i", false,-1, 1,0);
        tracep->declBus(c+86,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_b_id_i", false,-1, 3,0);
        tracep->declBit(c+87,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_ar_ready_i", false,-1);
        tracep->declBit(c+1145,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_ar_valid_o", false,-1);
        tracep->declBus(c+75,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_ar_addr_o", false,-1, 31,0);
        tracep->declBus(c+19433,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_ar_id_o", false,-1, 3,0);
        tracep->declBus(c+19434,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_ar_len_o", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_ar_size_o", false,-1, 2,0);
        tracep->declBus(c+19435,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_ar_burst_o", false,-1, 1,0);
        tracep->declBit(c+88,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_r_ready_o", false,-1);
        tracep->declBit(c+89,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_r_valid_i", false,-1);
        tracep->declBus(c+853,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_r_resp_i", false,-1, 1,0);
        tracep->declQuad(c+19398,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_r_data_i", false,-1, 63,0);
        tracep->declBit(c+91,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_r_last_i", false,-1);
        tracep->declBus(c+90,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_r_id_i", false,-1, 3,0);
        tracep->declBit(c+711,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi w_trans", false,-1);
        tracep->declBit(c+716,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi r_trans", false,-1);
        tracep->declBit(c+717,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi w_valid", false,-1);
        tracep->declBit(c+718,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi r_valid", false,-1);
        tracep->declBit(c+1067,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi aw_hs", false,-1);
        tracep->declBit(c+1068,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi w_hs", false,-1);
        tracep->declBit(c+719,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi b_hs", false,-1);
        tracep->declBit(c+1069,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi ar_hs", false,-1);
        tracep->declBit(c+720,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi r_hs", false,-1);
        tracep->declBit(c+1070,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi w_done", false,-1);
        tracep->declBit(c+721,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi r_done", false,-1);
        tracep->declBit(c+722,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi trans_done", false,-1);
        tracep->declBus(c+19431,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi W_STATE_IDLE", false,-1, 1,0);
        tracep->declBus(c+19435,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi W_STATE_ADDR", false,-1, 1,0);
        tracep->declBus(c+20342,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi W_STATE_WRITE", false,-1, 1,0);
        tracep->declBus(c+20343,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi W_STATE_RESP", false,-1, 1,0);
        tracep->declBus(c+19431,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi R_STATE_IDLE", false,-1, 1,0);
        tracep->declBus(c+19435,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi R_STATE_ADDR", false,-1, 1,0);
        tracep->declBus(c+20342,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi R_STATE_READ", false,-1, 1,0);
        tracep->declBus(c+5599,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi w_state", false,-1, 1,0);
        tracep->declBus(c+5600,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi r_state", false,-1, 1,0);
        tracep->declBit(c+1142,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi w_state_addr", false,-1);
        tracep->declBit(c+1143,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi w_state_write", false,-1);
        tracep->declBit(c+1144,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi w_state_resp", false,-1);
        tracep->declBit(c+1145,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi r_state_addr", false,-1);
        tracep->declBit(c+5601,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi r_state_read", false,-1);
        tracep->declBus(c+19434,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_len", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_size", false,-1, 2,0);
        tracep->declBus(c+75,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_addr", false,-1, 31,0);
        tracep->declBus(c+19433,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi axi_id", false,-1, 3,0);
        tracep->declBit(c+5595,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi rw_ready", false,-1);
        tracep->declBit(c+722,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi rw_ready_nxt", false,-1);
        tracep->declBit(c+1071,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi rw_ready_en", false,-1);
        tracep->declBus(c+5598,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi rw_resp", false,-1, 1,0);
        tracep->declBus(c+1072,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi rw_resp_nxt", false,-1, 1,0);
        tracep->declBit(c+722,"TestHarness ldut asic cpu cpu u_ysyx_210407_axi resp_en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu rst", false,-1);
        tracep->declBit(c+708,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu if_valid", false,-1);
        tracep->declBit(c+5595,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu if_ready", false,-1);
        tracep->declBit(c+709,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu if_read_enable", false,-1);
        tracep->declBit(c+710,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu if_write_enable", false,-1);
        tracep->declQuad(c+5596,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu if_data_read", false,-1, 63,0);
        tracep->declQuad(c+712,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu if_data_write", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu if_data_write_mask", false,-1, 7,0);
        tracep->declQuad(c+714,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu if_addr", false,-1, 63,0);
        tracep->declBus(c+76,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu if_size", false,-1, 2,0);
        tracep->declBus(c+5598,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu if_resp", false,-1, 1,0);
        tracep->declBit(c+5602,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu CoreLock", false,-1);
        tracep->declBit(c+723,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu jump", false,-1);
        tracep->declQuad(c+5603,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu jumpAddr", false,-1, 63,0);
        tracep->declBus(c+5605,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu instD", false,-1, 31,0);
        tracep->declQuad(c+5606,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu pcD", false,-1, 63,0);
        tracep->declBit(c+724,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu flushD", false,-1);
        tracep->declBus(c+5608,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu memFuncE", false,-1, 10,0);
        tracep->declQuad(c+5609,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu pcE", false,-1, 63,0);
        tracep->declBus(c+5611,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu instTypeE", false,-1, 11,0);
        tracep->declBus(c+5612,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu instFuncE", false,-1, 13,0);
        tracep->declBus(c+5613,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu csrFuncE", false,-1, 5,0);
        tracep->declQuad(c+5614,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu csrReadDataE", false,-1, 63,0);
        tracep->declBus(c+5616,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu csrWriteAddrE", false,-1, 11,0);
        tracep->declQuad(c+5617,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu rs1DataE", false,-1, 63,0);
        tracep->declQuad(c+5619,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu rs2DataE", false,-1, 63,0);
        tracep->declQuad(c+5621,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu imm", false,-1, 63,0);
        tracep->declQuad(c+1073,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu rs1DataD", false,-1, 63,0);
        tracep->declQuad(c+1075,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu rs2DataD", false,-1, 63,0);
        tracep->declBit(c+5623,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu rs1ReadEnable", false,-1);
        tracep->declBit(c+5624,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu rs2ReadEnable", false,-1);
        tracep->declBit(c+5625,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu rdWriteEnableE", false,-1);
        tracep->declBus(c+5626,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu rs1ReadAddr", false,-1, 4,0);
        tracep->declBus(c+5627,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu rs2ReadAddr", false,-1, 4,0);
        tracep->declBus(c+5628,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu rdWriteAddrE", false,-1, 4,0);
        tracep->declBit(c+5629,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu BusReadEnableE", false,-1);
        tracep->declBit(c+5630,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu BusWriteEnableE", false,-1);
        tracep->declBit(c+5631,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu rdWriteEnableM", false,-1);
        tracep->declBus(c+5632,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu rdWriteAddrM", false,-1, 4,0);
        tracep->declQuad(c+5633,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu rdWriteDataM", false,-1, 63,0);
        tracep->declBit(c+725,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu flushE", false,-1);
        tracep->declBus(c+5635,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu memFuncM", false,-1, 10,0);
        tracep->declQuad(c+5636,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu BusWriteAddrM", false,-1, 63,0);
        tracep->declQuad(c+5638,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu BusWriteDataM", false,-1, 63,0);
        tracep->declQuad(c+5640,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu BusReadAddrM", false,-1, 63,0);
        tracep->declBit(c+5642,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu BusWriteEnableM", false,-1);
        tracep->declBit(c+5643,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu BusReadEnableM", false,-1);
        tracep->declQuad(c+5644,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu pcM", false,-1, 63,0);
        tracep->declBus(c+5646,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu csrWriteAddrM", false,-1, 11,0);
        tracep->declBit(c+5647,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu csrWriteEnableM", false,-1);
        tracep->declQuad(c+5648,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu csrWriteDataM", false,-1, 63,0);
        tracep->declBit(c+5650,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu rdWriteEnableW", false,-1);
        tracep->declBus(c+5651,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu rdWriteAddrW", false,-1, 4,0);
        tracep->declQuad(c+5652,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu rdWriteDataW", false,-1, 63,0);
        tracep->declQuad(c+5654,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu pcW", false,-1, 63,0);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu flushM", false,-1);
        tracep->declBus(c+5656,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu csrWriteAddrW", false,-1, 11,0);
        tracep->declBit(c+5657,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu csrWriteEnableW", false,-1);
        tracep->declQuad(c+5658,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu csrWriteDataW", false,-1, 63,0);
        tracep->declQuad(c+726,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu BusReadAddr", false,-1, 63,0);
        tracep->declQuad(c+728,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu BusWriteAddr", false,-1, 63,0);
        tracep->declQuad(c+1077,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu BusReadData", false,-1, 63,0);
        tracep->declQuad(c+730,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu BusWriteData", false,-1, 63,0);
        tracep->declBus(c+1079,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu BusWriteMask", false,-1, 7,0);
        tracep->declBit(c+732,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu BusReadEnable", false,-1);
        tracep->declBit(c+733,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu BusWriteEnable", false,-1);
        tracep->declQuad(c+734,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu ClintReadAddr", false,-1, 63,0);
        tracep->declQuad(c+736,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu ClintWriteAddr", false,-1, 63,0);
        tracep->declQuad(c+1080,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu ClintReadData", false,-1, 63,0);
        tracep->declQuad(c+738,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu ClintWriteData", false,-1, 63,0);
        tracep->declBit(c+740,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu ClintReadEnable", false,-1);
        tracep->declBit(c+741,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu ClintWriteEnable", false,-1);
        tracep->declBit(c+5660,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu LoadStoreE", false,-1);
        tracep->declBit(c+742,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu LoadStoreM", false,-1);
        tracep->declQuad(c+743,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu pcF", false,-1, 63,0);
        tracep->declBit(c+745,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu pcEnable", false,-1);
        tracep->declBus(c+5661,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu Redirect1", false,-1, 1,0);
        tracep->declBus(c+5662,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu Redirect2", false,-1, 1,0);
        tracep->declBit(c+5663,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu csrReadEnable", false,-1);
        tracep->declBus(c+5664,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu csrReadAddr", false,-1, 11,0);
        tracep->declQuad(c+1082,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu csrReadData", false,-1, 63,0);
        tracep->declBus(c+5665,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu IRQtype", false,-1, 1,0);
        tracep->declBit(c+5666,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu IRQret", false,-1);
        tracep->declQuad(c+5667,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu mepcWriteData", false,-1, 63,0);
        tracep->declQuad(c+5669,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu irqAddr", false,-1, 63,0);
        tracep->declBit(c+5671,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu ITtime", false,-1);
        tracep->declQuad(c+5672,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu mepc_o", false,-1, 63,0);
        tracep->declBit(c+746,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu stallF", false,-1);
        tracep->declBit(c+747,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu stallD", false,-1);
        tracep->declBit(c+748,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu stallE", false,-1);
        tracep->declBit(c+749,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu stallM", false,-1);
        tracep->declBit(c+5674,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu mret", false,-1);
        tracep->declQuad(c+750,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu jAddr", false,-1, 63,0);
        tracep->declBit(c+5675,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu mecall", false,-1);
        tracep->declBit(c+5676,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu jalbranch", false,-1);
        tracep->declBit(c+752,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu RamReadEnable", false,-1);
        tracep->declBit(c+710,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu RamWriteEnable", false,-1);
        tracep->declBus(c+5677,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu BusSize", false,-1, 2,0);
        tracep->declQuad(c+1084,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu RamReadData", false,-1, 63,0);
        tracep->declQuad(c+753,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu RamReadAddr", false,-1, 63,0);
        tracep->declQuad(c+755,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu RamWriteAddr", false,-1, 63,0);
        tracep->declQuad(c+757,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu RamWriteData", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu RamWriteMask", false,-1, 7,0);
        tracep->declBus(c+1086,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu instF", false,-1, 31,0);
        tracep->declBit(c+759,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu ClintBus", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_if_stage clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_if_stage rst", false,-1);
        tracep->declBit(c+723,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_if_stage jump", false,-1);
        tracep->declBit(c+746,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_if_stage stallF", false,-1);
        tracep->declQuad(c+750,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_if_stage jAddr", false,-1, 63,0);
        tracep->declBus(c+1086,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_if_stage instF", false,-1, 31,0);
        tracep->declQuad(c+743,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_if_stage pcF", false,-1, 63,0);
        tracep->declQuad(c+5606,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_if_stage pcD", false,-1, 63,0);
        tracep->declBit(c+745,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_if_stage pcEnable", false,-1);
        tracep->declBus(c+5605,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_if_stage instD", false,-1, 31,0);
        tracep->declQuad(c+5678,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_if_stage pc", false,-1, 63,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_if_stage pcD_dff DW", false,-1, 31,0);
        tracep->declQuad(c+743,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_if_stage pcD_dff din", false,-1, 63,0);
        tracep->declQuad(c+5606,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_if_stage pcD_dff qout", false,-1, 63,0);
        tracep->declBit(c+760,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_if_stage pcD_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_if_stage pcD_dff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_if_stage pcD_dff rst", false,-1);
        tracep->declQuad(c+5606,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_if_stage pcD_dff qout_r", false,-1, 63,0);
        tracep->declBus(c+19444,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_if_stage instD_dff DW", false,-1, 31,0);
        tracep->declBus(c+1086,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_if_stage instD_dff din", false,-1, 31,0);
        tracep->declBus(c+5605,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_if_stage instD_dff qout", false,-1, 31,0);
        tracep->declBit(c+760,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_if_stage instD_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_if_stage instD_dff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_if_stage instD_dff rst", false,-1);
        tracep->declBus(c+5605,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_if_stage instD_dff qout_r", false,-1, 31,0);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rst", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage clk", false,-1);
        tracep->declBit(c+724,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage flushD", false,-1);
        tracep->declBit(c+747,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage stallD", false,-1);
        tracep->declQuad(c+5606,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage pcD", false,-1, 63,0);
        tracep->declBus(c+5605,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage instD", false,-1, 31,0);
        tracep->declQuad(c+1073,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rs1DataD", false,-1, 63,0);
        tracep->declQuad(c+1075,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rs2DataD", false,-1, 63,0);
        tracep->declQuad(c+1082,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrReadData", false,-1, 63,0);
        tracep->declBit(c+5623,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rs1ReadEnable", false,-1);
        tracep->declBus(c+5626,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rs1ReadAddr", false,-1, 4,0);
        tracep->declBit(c+5624,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rs2ReadEnable", false,-1);
        tracep->declBus(c+5627,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rs2ReadAddr", false,-1, 4,0);
        tracep->declBit(c+5625,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rdWriteEnableE", false,-1);
        tracep->declBus(c+5628,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rdWriteAddrE", false,-1, 4,0);
        tracep->declBit(c+5629,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage BusReadEnableE", false,-1);
        tracep->declBit(c+5630,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage BusWriteEnableE", false,-1);
        tracep->declBus(c+5608,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage memFuncE", false,-1, 10,0);
        tracep->declQuad(c+5609,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage pcE", false,-1, 63,0);
        tracep->declBus(c+5611,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage instTypeE", false,-1, 11,0);
        tracep->declBus(c+5612,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage instFuncE", false,-1, 13,0);
        tracep->declBit(c+5663,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrReadEnable", false,-1);
        tracep->declBus(c+5664,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrReadAddr", false,-1, 11,0);
        tracep->declBus(c+5613,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrFuncE", false,-1, 5,0);
        tracep->declBus(c+5616,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrWriteAddrE", false,-1, 11,0);
        tracep->declQuad(c+5614,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrReadDataE", false,-1, 63,0);
        tracep->declQuad(c+5617,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rs1DataE", false,-1, 63,0);
        tracep->declQuad(c+5619,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rs2DataE", false,-1, 63,0);
        tracep->declQuad(c+5621,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage imm", false,-1, 63,0);
        tracep->declBus(c+5680,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage opcode", false,-1, 6,0);
        tracep->declBus(c+5681,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rd", false,-1, 4,0);
        tracep->declBus(c+5682,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage func3", false,-1, 2,0);
        tracep->declBus(c+5683,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage func7", false,-1, 6,0);
        tracep->declBus(c+5684,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage func6", false,-1, 5,0);
        tracep->declBus(c+5685,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rs1", false,-1, 4,0);
        tracep->declBus(c+5686,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rs2", false,-1, 4,0);
        tracep->declQuad(c+5687,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage immI", false,-1, 63,0);
        tracep->declQuad(c+5689,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage immS", false,-1, 63,0);
        tracep->declQuad(c+5691,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage immB", false,-1, 63,0);
        tracep->declQuad(c+5693,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage immU", false,-1, 63,0);
        tracep->declQuad(c+5695,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage immJ", false,-1, 63,0);
        tracep->declQuad(c+5697,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage immCSR", false,-1, 63,0);
        tracep->declBit(c+5699,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage func3_000", false,-1);
        tracep->declBit(c+5700,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage func3_001", false,-1);
        tracep->declBit(c+5701,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage func3_010", false,-1);
        tracep->declBit(c+5702,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage func3_011", false,-1);
        tracep->declBit(c+5703,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage func3_100", false,-1);
        tracep->declBit(c+5704,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage func3_101", false,-1);
        tracep->declBit(c+5705,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage func3_110", false,-1);
        tracep->declBit(c+5706,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage func3_111", false,-1);
        tracep->declBit(c+5707,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage func7_0", false,-1);
        tracep->declBit(c+5708,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage func7_20", false,-1);
        tracep->declBit(c+5709,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage func6_0", false,-1);
        tracep->declBit(c+5710,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage func6_10", false,-1);
        tracep->declBit(c+5711,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage opcode_0000011", false,-1);
        tracep->declBit(c+5712,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage opcode_0001111", false,-1);
        tracep->declBit(c+5713,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage opcode_0010011", false,-1);
        tracep->declBit(c+5714,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage opcode_0010111", false,-1);
        tracep->declBit(c+5715,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage opcode_0011011", false,-1);
        tracep->declBit(c+5716,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage opcode_0100011", false,-1);
        tracep->declBit(c+5717,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage opcode_0110011", false,-1);
        tracep->declBit(c+5718,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage opcode_0110111", false,-1);
        tracep->declBit(c+5719,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage opcode_0111011", false,-1);
        tracep->declBit(c+5720,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage opcode_1100011", false,-1);
        tracep->declBit(c+5721,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage opcode_1100111", false,-1);
        tracep->declBit(c+5722,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage opcode_1101111", false,-1);
        tracep->declBit(c+5663,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage opcode_1110011", false,-1);
        tracep->declBit(c+5723,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage Rtype", false,-1);
        tracep->declBit(c+5724,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage Itype", false,-1);
        tracep->declBit(c+5716,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage Stype", false,-1);
        tracep->declBit(c+5720,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage Btype", false,-1);
        tracep->declBit(c+5725,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage Utype", false,-1);
        tracep->declBit(c+5722,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage Jtype", false,-1);
        tracep->declBit(c+5663,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage CSRtype", false,-1);
        tracep->declBit(c+5718,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage LUI", false,-1);
        tracep->declBit(c+5714,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage AUIPC", false,-1);
        tracep->declBit(c+5720,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage branch", false,-1);
        tracep->declBit(c+5711,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage load", false,-1);
        tracep->declBit(c+5716,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage store", false,-1);
        tracep->declBit(c+5726,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage mathImm", false,-1);
        tracep->declBit(c+5727,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage mathReg", false,-1);
        tracep->declBit(c+5728,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage type32", false,-1);
        tracep->declBit(c+5729,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage ADDI", false,-1);
        tracep->declBit(c+5730,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage SLTI", false,-1);
        tracep->declBit(c+5731,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage SLTIU", false,-1);
        tracep->declBit(c+5732,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage XORI", false,-1);
        tracep->declBit(c+5733,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage ORI", false,-1);
        tracep->declBit(c+5734,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage ANDI", false,-1);
        tracep->declBit(c+5735,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage SLLI", false,-1);
        tracep->declBit(c+5736,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage SRLI", false,-1);
        tracep->declBit(c+5737,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage SRAI", false,-1);
        tracep->declBit(c+5738,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage ADDIW", false,-1);
        tracep->declBit(c+5739,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage SLLIW", false,-1);
        tracep->declBit(c+5740,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage SRLIW", false,-1);
        tracep->declBit(c+5741,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage SRAIW", false,-1);
        tracep->declBit(c+5742,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage JALR", false,-1);
        tracep->declBit(c+5743,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage ADD", false,-1);
        tracep->declBit(c+5744,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage SUB", false,-1);
        tracep->declBit(c+5745,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage SLL", false,-1);
        tracep->declBit(c+5746,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage SLT", false,-1);
        tracep->declBit(c+5747,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage SLTU", false,-1);
        tracep->declBit(c+5748,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage XOR", false,-1);
        tracep->declBit(c+5749,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage SRL", false,-1);
        tracep->declBit(c+5750,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage SRA", false,-1);
        tracep->declBit(c+5751,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage OR", false,-1);
        tracep->declBit(c+5752,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage AND", false,-1);
        tracep->declBit(c+5753,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage ADDW", false,-1);
        tracep->declBit(c+5754,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage SUBW", false,-1);
        tracep->declBit(c+5755,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage SLLW", false,-1);
        tracep->declBit(c+5756,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage SRLW", false,-1);
        tracep->declBit(c+5757,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage SRAW", false,-1);
        tracep->declBit(c+5758,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage BEQ", false,-1);
        tracep->declBit(c+5759,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage BNE", false,-1);
        tracep->declBit(c+5760,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage BLT", false,-1);
        tracep->declBit(c+5761,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage BLTU", false,-1);
        tracep->declBit(c+5762,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage BGT", false,-1);
        tracep->declBit(c+5763,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage BGTU", false,-1);
        tracep->declBit(c+5722,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage JAL", false,-1);
        tracep->declBit(c+5764,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage LB", false,-1);
        tracep->declBit(c+5765,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage LBU", false,-1);
        tracep->declBit(c+5766,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage LH", false,-1);
        tracep->declBit(c+5767,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage LHU", false,-1);
        tracep->declBit(c+5768,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage LW", false,-1);
        tracep->declBit(c+5769,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage LWU", false,-1);
        tracep->declBit(c+5770,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage LD", false,-1);
        tracep->declBit(c+5771,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage SB", false,-1);
        tracep->declBit(c+5772,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage SH", false,-1);
        tracep->declBit(c+5773,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage SW", false,-1);
        tracep->declBit(c+5774,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage SD", false,-1);
        tracep->declBus(c+5775,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage memFuncE_r", false,-1, 10,0);
        tracep->declBus(c+5776,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage instFuncE_r", false,-1, 13,0);
        tracep->declBit(c+5777,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage CSRRW", false,-1);
        tracep->declBit(c+5778,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage CSRRS", false,-1);
        tracep->declBit(c+5779,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage CSRRC", false,-1);
        tracep->declBit(c+5780,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage CSRRWI", false,-1);
        tracep->declBit(c+5781,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage CSRRSI", false,-1);
        tracep->declBit(c+5782,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage CSRRCI", false,-1);
        tracep->declBit(c+5783,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csri", false,-1);
        tracep->declBit(c+5784,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csr", false,-1);
        tracep->declBus(c+5785,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrFuncE_r", false,-1, 5,0);
        tracep->declBit(c+5786,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage ECALL", false,-1);
        tracep->declBit(c+5787,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage MRET", false,-1);
        tracep->declBus(c+5788,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage instTypeE_r", false,-1, 11,0);
        tracep->declBit(c+5711,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage BusReadEnableE_r", false,-1);
        tracep->declBit(c+5716,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage BusWriteEnableE_r", false,-1);
        tracep->declBit(c+5789,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rdWriteEnableE_r", false,-1);
        tracep->declBus(c+5790,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rdWriteAddrE_r", false,-1, 4,0);
        tracep->declQuad(c+5791,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage imm_r", false,-1, 63,0);
        tracep->declBus(c+20344,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage memFuncE_dff DW", false,-1, 31,0);
        tracep->declBus(c+5775,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage memFuncE_dff din", false,-1, 10,0);
        tracep->declBus(c+5608,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage memFuncE_dff qout", false,-1, 10,0);
        tracep->declBit(c+761,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage memFuncE_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage memFuncE_dff clk", false,-1);
        tracep->declBit(c+762,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage memFuncE_dff rst", false,-1);
        tracep->declBus(c+5608,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage memFuncE_dff qout_r", false,-1, 10,0);
        tracep->declBus(c+20345,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage instFuncE_dff DW", false,-1, 31,0);
        tracep->declBus(c+5776,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage instFuncE_dff din", false,-1, 13,0);
        tracep->declBus(c+5612,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage instFuncE_dff qout", false,-1, 13,0);
        tracep->declBit(c+761,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage instFuncE_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage instFuncE_dff clk", false,-1);
        tracep->declBit(c+762,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage instFuncE_dff rst", false,-1);
        tracep->declBus(c+5612,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage instFuncE_dff qout_r", false,-1, 13,0);
        tracep->declBus(c+20346,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrFuncE_dff DW", false,-1, 31,0);
        tracep->declBus(c+5785,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrFuncE_dff din", false,-1, 5,0);
        tracep->declBus(c+5613,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrFuncE_dff qout", false,-1, 5,0);
        tracep->declBit(c+761,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrFuncE_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrFuncE_dff clk", false,-1);
        tracep->declBit(c+762,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrFuncE_dff rst", false,-1);
        tracep->declBus(c+5613,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrFuncE_dff qout_r", false,-1, 5,0);
        tracep->declBus(c+20347,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrWriteAddrE_dff DW", false,-1, 31,0);
        tracep->declBus(c+5664,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrWriteAddrE_dff din", false,-1, 11,0);
        tracep->declBus(c+5616,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrWriteAddrE_dff qout", false,-1, 11,0);
        tracep->declBit(c+761,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrWriteAddrE_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrWriteAddrE_dff clk", false,-1);
        tracep->declBit(c+762,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrWriteAddrE_dff rst", false,-1);
        tracep->declBus(c+5616,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrWriteAddrE_dff qout_r", false,-1, 11,0);
        tracep->declBus(c+20347,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage instTypeE_dff DW", false,-1, 31,0);
        tracep->declBus(c+5788,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage instTypeE_dff din", false,-1, 11,0);
        tracep->declBus(c+5611,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage instTypeE_dff qout", false,-1, 11,0);
        tracep->declBit(c+761,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage instTypeE_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage instTypeE_dff clk", false,-1);
        tracep->declBit(c+762,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage instTypeE_dff rst", false,-1);
        tracep->declBus(c+5611,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage instTypeE_dff qout_r", false,-1, 11,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage pcE_dff DW", false,-1, 31,0);
        tracep->declQuad(c+5606,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage pcE_dff din", false,-1, 63,0);
        tracep->declQuad(c+5609,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage pcE_dff qout", false,-1, 63,0);
        tracep->declBit(c+761,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage pcE_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage pcE_dff clk", false,-1);
        tracep->declBit(c+762,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage pcE_dff rst", false,-1);
        tracep->declQuad(c+5609,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage pcE_dff qout_r", false,-1, 63,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrReadDataE_dff DW", false,-1, 31,0);
        tracep->declQuad(c+1082,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrReadDataE_dff din", false,-1, 63,0);
        tracep->declQuad(c+5614,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrReadDataE_dff qout", false,-1, 63,0);
        tracep->declBit(c+761,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrReadDataE_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrReadDataE_dff clk", false,-1);
        tracep->declBit(c+762,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrReadDataE_dff rst", false,-1);
        tracep->declQuad(c+5614,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage csrReadDataE_dff qout_r", false,-1, 63,0);
        tracep->declBus(c+20348,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage BusReadEnableE_dff DW", false,-1, 31,0);
        tracep->declBus(c+5711,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage BusReadEnableE_dff din", false,-1, 0,0);
        tracep->declBus(c+5629,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage BusReadEnableE_dff qout", false,-1, 0,0);
        tracep->declBit(c+761,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage BusReadEnableE_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage BusReadEnableE_dff clk", false,-1);
        tracep->declBit(c+762,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage BusReadEnableE_dff rst", false,-1);
        tracep->declBus(c+5629,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage BusReadEnableE_dff qout_r", false,-1, 0,0);
        tracep->declBus(c+20348,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage BusWriteEnableE_dff DW", false,-1, 31,0);
        tracep->declBus(c+5716,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage BusWriteEnableE_dff din", false,-1, 0,0);
        tracep->declBus(c+5630,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage BusWriteEnableE_dff qout", false,-1, 0,0);
        tracep->declBit(c+761,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage BusWriteEnableE_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage BusWriteEnableE_dff clk", false,-1);
        tracep->declBit(c+762,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage BusWriteEnableE_dff rst", false,-1);
        tracep->declBus(c+5630,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage BusWriteEnableE_dff qout_r", false,-1, 0,0);
        tracep->declBus(c+20346,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rd_dff DW", false,-1, 31,0);
        tracep->declBus(c+5793,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rd_dff din", false,-1, 5,0);
        tracep->declBus(c+5794,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rd_dff qout", false,-1, 5,0);
        tracep->declBit(c+761,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rd_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rd_dff clk", false,-1);
        tracep->declBit(c+762,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rd_dff rst", false,-1);
        tracep->declBus(c+5794,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rd_dff qout_r", false,-1, 5,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage imm_dff DW", false,-1, 31,0);
        tracep->declQuad(c+5791,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage imm_dff din", false,-1, 63,0);
        tracep->declQuad(c+5621,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage imm_dff qout", false,-1, 63,0);
        tracep->declBit(c+761,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage imm_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage imm_dff clk", false,-1);
        tracep->declBit(c+762,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage imm_dff rst", false,-1);
        tracep->declQuad(c+5621,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage imm_dff qout_r", false,-1, 63,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rs1DataE_dff DW", false,-1, 31,0);
        tracep->declQuad(c+1073,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rs1DataE_dff din", false,-1, 63,0);
        tracep->declQuad(c+5617,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rs1DataE_dff qout", false,-1, 63,0);
        tracep->declBit(c+761,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rs1DataE_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rs1DataE_dff clk", false,-1);
        tracep->declBit(c+762,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rs1DataE_dff rst", false,-1);
        tracep->declQuad(c+5617,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rs1DataE_dff qout_r", false,-1, 63,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rs2DataE_dff DW", false,-1, 31,0);
        tracep->declQuad(c+1075,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rs2DataE_dff din", false,-1, 63,0);
        tracep->declQuad(c+5619,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rs2DataE_dff qout", false,-1, 63,0);
        tracep->declBit(c+761,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rs2DataE_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rs2DataE_dff clk", false,-1);
        tracep->declBit(c+762,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rs2DataE_dff rst", false,-1);
        tracep->declQuad(c+5619,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_id_stage rs2DataE_dff qout_r", false,-1, 63,0);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rst", false,-1);
        tracep->declQuad(c+5609,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage pcE", false,-1, 63,0);
        tracep->declBit(c+725,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage flushE", false,-1);
        tracep->declBit(c+748,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage stallE", false,-1);
        tracep->declBus(c+5611,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage instTypeE", false,-1, 11,0);
        tracep->declBus(c+5612,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage instFuncE", false,-1, 13,0);
        tracep->declBus(c+5613,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrFuncE", false,-1, 5,0);
        tracep->declQuad(c+5614,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrReadDataE", false,-1, 63,0);
        tracep->declBus(c+5616,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteAddrE", false,-1, 11,0);
        tracep->declQuad(c+5621,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage imm", false,-1, 63,0);
        tracep->declQuad(c+5617,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rs1DataE", false,-1, 63,0);
        tracep->declQuad(c+5619,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rs2DataE", false,-1, 63,0);
        tracep->declBit(c+5625,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rdWriteEnableE", false,-1);
        tracep->declBus(c+5628,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rdWriteAddrE", false,-1, 4,0);
        tracep->declQuad(c+5633,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rdWriteDataPre1", false,-1, 63,0);
        tracep->declQuad(c+5652,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rdWriteDataPre2", false,-1, 63,0);
        tracep->declBus(c+5661,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage Redirect1", false,-1, 1,0);
        tracep->declBus(c+5662,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage Redirect2", false,-1, 1,0);
        tracep->declBus(c+5608,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage memFuncE", false,-1, 10,0);
        tracep->declBit(c+5629,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusReadEnableE", false,-1);
        tracep->declBit(c+5630,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteEnableE", false,-1);
        tracep->declBus(c+5635,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage memFuncM", false,-1, 10,0);
        tracep->declQuad(c+5636,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteAddrM", false,-1, 63,0);
        tracep->declQuad(c+5638,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteDataM", false,-1, 63,0);
        tracep->declQuad(c+5640,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusReadAddrM", false,-1, 63,0);
        tracep->declBit(c+5643,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusReadEnableM", false,-1);
        tracep->declBit(c+5642,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteEnableM", false,-1);
        tracep->declBit(c+5631,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rdWriteEnableM", false,-1);
        tracep->declBus(c+5632,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rdWriteAddrM", false,-1, 4,0);
        tracep->declQuad(c+5633,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rdWriteDataM", false,-1, 63,0);
        tracep->declBus(c+5646,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteAddrM", false,-1, 11,0);
        tracep->declQuad(c+5648,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteDataM", false,-1, 63,0);
        tracep->declBit(c+5647,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteEnableM", false,-1);
        tracep->declBit(c+5675,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage mecall", false,-1);
        tracep->declBit(c+5674,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage mret", false,-1);
        tracep->declBit(c+5660,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage LoadStoreE", false,-1);
        tracep->declBit(c+5676,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage jalbranch", false,-1);
        tracep->declQuad(c+5603,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage jumpAddr", false,-1, 63,0);
        tracep->declQuad(c+5644,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage pcM", false,-1, 63,0);
        tracep->declQuad(c+5795,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rs1Data", false,-1, 63,0);
        tracep->declQuad(c+5797,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rs2Data", false,-1, 63,0);
        tracep->declQuad(c+763,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage op1", false,-1, 63,0);
        tracep->declQuad(c+765,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage op2", false,-1, 63,0);
        tracep->declQuad(c+5799,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage adder1", false,-1, 63,0);
        tracep->declQuad(c+5801,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage adder2", false,-1, 63,0);
        tracep->declQuad(c+5614,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrop1", false,-1, 63,0);
        tracep->declQuad(c+5803,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrop2", false,-1, 63,0);
        tracep->declQuad(c+5805,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage resADD", false,-1, 63,0);
        tracep->declQuad(c+767,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage resSUB", false,-1, 63,0);
        tracep->declQuad(c+1087,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage resSLL", false,-1, 63,0);
        tracep->declQuad(c+769,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage resLESU", false,-1, 63,0);
        tracep->declQuad(c+771,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage resLES", false,-1, 63,0);
        tracep->declQuad(c+773,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage resSRL", false,-1, 63,0);
        tracep->declQuad(c+775,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage resSRA", false,-1, 63,0);
        tracep->declBus(c+777,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage resSRLW", false,-1, 31,0);
        tracep->declBus(c+778,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage resSRAW", false,-1, 31,0);
        tracep->declQuad(c+779,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage resXOR", false,-1, 63,0);
        tracep->declQuad(c+781,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage resOR", false,-1, 63,0);
        tracep->declQuad(c+783,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage resAND", false,-1, 63,0);
        tracep->declQuad(c+785,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage resBIGU", false,-1, 63,0);
        tracep->declQuad(c+787,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage resBIG", false,-1, 63,0);
        tracep->declQuad(c+789,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage resEQ", false,-1, 63,0);
        tracep->declQuad(c+791,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage resNEQ", false,-1, 63,0);
        tracep->declQuad(c+5803,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage resCSRRW", false,-1, 63,0);
        tracep->declQuad(c+5807,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage resCSRRS", false,-1, 63,0);
        tracep->declQuad(c+5809,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage resCSRRC", false,-1, 63,0);
        tracep->declQuad(c+5811,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteDataM_r", false,-1, 63,0);
        tracep->declBit(c+5813,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteEnableM_r", false,-1);
        tracep->declQuad(c+793,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage result", false,-1, 63,0);
        tracep->declQuad(c+1089,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteAddrM_r", false,-1, 63,0);
        tracep->declQuad(c+1091,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteDataM_r", false,-1, 63,0);
        tracep->declQuad(c+1089,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusReadAddr_r", false,-1, 63,0);
        tracep->declBit(c+1093,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusReadEnable_r", false,-1);
        tracep->declBit(c+1094,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage resBranch", false,-1);
        tracep->declBit(c+795,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage jalbranch_r", false,-1);
        tracep->declQuad(c+1095,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage jumpAddr_r", false,-1, 63,0);
        tracep->declQuad(c+5814,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage pcSave", false,-1, 63,0);
        tracep->declBit(c+5625,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rdWriteEnableE_r", false,-1);
        tracep->declQuad(c+1097,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rdWriteDataM_r", false,-1, 63,0);
        tracep->declBus(c+20347,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteAddrM_clk_diff DW", false,-1, 31,0);
        tracep->declBus(c+5616,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteAddrM_clk_diff din", false,-1, 11,0);
        tracep->declBus(c+5646,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteAddrM_clk_diff qout", false,-1, 11,0);
        tracep->declBit(c+796,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteAddrM_clk_diff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteAddrM_clk_diff clk", false,-1);
        tracep->declBit(c+797,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteAddrM_clk_diff rst", false,-1);
        tracep->declBus(c+5646,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteAddrM_clk_diff qout_r", false,-1, 11,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteDataM_clk_diff DW", false,-1, 31,0);
        tracep->declQuad(c+5811,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteDataM_clk_diff din", false,-1, 63,0);
        tracep->declQuad(c+5648,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteDataM_clk_diff qout", false,-1, 63,0);
        tracep->declBit(c+796,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteDataM_clk_diff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteDataM_clk_diff clk", false,-1);
        tracep->declBit(c+797,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteDataM_clk_diff rst", false,-1);
        tracep->declQuad(c+5648,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteDataM_clk_diff qout_r", false,-1, 63,0);
        tracep->declBus(c+20348,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteEnableM_clk_diff DW", false,-1, 31,0);
        tracep->declBus(c+5813,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteEnableM_clk_diff din", false,-1, 0,0);
        tracep->declBus(c+5647,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteEnableM_clk_diff qout", false,-1, 0,0);
        tracep->declBit(c+796,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteEnableM_clk_diff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteEnableM_clk_diff clk", false,-1);
        tracep->declBit(c+797,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteEnableM_clk_diff rst", false,-1);
        tracep->declBus(c+5647,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage csrWriteEnableM_clk_diff qout_r", false,-1, 0,0);
        tracep->declBus(c+20344,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage memFuncM_clk_diff DW", false,-1, 31,0);
        tracep->declBus(c+5608,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage memFuncM_clk_diff din", false,-1, 10,0);
        tracep->declBus(c+5635,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage memFuncM_clk_diff qout", false,-1, 10,0);
        tracep->declBit(c+796,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage memFuncM_clk_diff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage memFuncM_clk_diff clk", false,-1);
        tracep->declBit(c+797,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage memFuncM_clk_diff rst", false,-1);
        tracep->declBus(c+5635,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage memFuncM_clk_diff qout_r", false,-1, 10,0);
        tracep->declBus(c+20348,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusReadEnableM_clk_diff DW", false,-1, 31,0);
        tracep->declBus(c+1093,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusReadEnableM_clk_diff din", false,-1, 0,0);
        tracep->declBus(c+5643,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusReadEnableM_clk_diff qout", false,-1, 0,0);
        tracep->declBit(c+796,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusReadEnableM_clk_diff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusReadEnableM_clk_diff clk", false,-1);
        tracep->declBit(c+797,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusReadEnableM_clk_diff rst", false,-1);
        tracep->declBus(c+5643,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusReadEnableM_clk_diff qout_r", false,-1, 0,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusReadAddrM_clk_diff DW", false,-1, 31,0);
        tracep->declQuad(c+1089,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusReadAddrM_clk_diff din", false,-1, 63,0);
        tracep->declQuad(c+5640,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusReadAddrM_clk_diff qout", false,-1, 63,0);
        tracep->declBit(c+796,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusReadAddrM_clk_diff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusReadAddrM_clk_diff clk", false,-1);
        tracep->declBit(c+797,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusReadAddrM_clk_diff rst", false,-1);
        tracep->declQuad(c+5640,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusReadAddrM_clk_diff qout_r", false,-1, 63,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteAddrM_clk_diff DW", false,-1, 31,0);
        tracep->declQuad(c+1089,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteAddrM_clk_diff din", false,-1, 63,0);
        tracep->declQuad(c+5636,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteAddrM_clk_diff qout", false,-1, 63,0);
        tracep->declBit(c+796,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteAddrM_clk_diff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteAddrM_clk_diff clk", false,-1);
        tracep->declBit(c+797,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteAddrM_clk_diff rst", false,-1);
        tracep->declQuad(c+5636,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteAddrM_clk_diff qout_r", false,-1, 63,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteDataM_clk_diff DW", false,-1, 31,0);
        tracep->declQuad(c+1091,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteDataM_clk_diff din", false,-1, 63,0);
        tracep->declQuad(c+5638,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteDataM_clk_diff qout", false,-1, 63,0);
        tracep->declBit(c+796,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteDataM_clk_diff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteDataM_clk_diff clk", false,-1);
        tracep->declBit(c+797,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteDataM_clk_diff rst", false,-1);
        tracep->declQuad(c+5638,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteDataM_clk_diff qout_r", false,-1, 63,0);
        tracep->declBus(c+20348,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteEnableM_clk_diff DW", false,-1, 31,0);
        tracep->declBus(c+5630,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteEnableM_clk_diff din", false,-1, 0,0);
        tracep->declBus(c+5642,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteEnableM_clk_diff qout", false,-1, 0,0);
        tracep->declBit(c+796,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteEnableM_clk_diff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteEnableM_clk_diff clk", false,-1);
        tracep->declBit(c+797,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteEnableM_clk_diff rst", false,-1);
        tracep->declBus(c+5642,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage BusWriteEnableM_clk_diff qout_r", false,-1, 0,0);
        tracep->declBus(c+20348,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage jalbranch_dff DW", false,-1, 31,0);
        tracep->declBus(c+795,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage jalbranch_dff din", false,-1, 0,0);
        tracep->declBus(c+5676,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage jalbranch_dff qout", false,-1, 0,0);
        tracep->declBit(c+796,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage jalbranch_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage jalbranch_dff clk", false,-1);
        tracep->declBit(c+797,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage jalbranch_dff rst", false,-1);
        tracep->declBus(c+5676,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage jalbranch_dff qout_r", false,-1, 0,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage jumpAddr_dff DW", false,-1, 31,0);
        tracep->declQuad(c+1095,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage jumpAddr_dff din", false,-1, 63,0);
        tracep->declQuad(c+5603,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage jumpAddr_dff qout", false,-1, 63,0);
        tracep->declBit(c+796,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage jumpAddr_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage jumpAddr_dff clk", false,-1);
        tracep->declBit(c+797,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage jumpAddr_dff rst", false,-1);
        tracep->declQuad(c+5603,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage jumpAddr_dff qout_r", false,-1, 63,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rdWriteDataE_clk_diff DW", false,-1, 31,0);
        tracep->declQuad(c+1097,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rdWriteDataE_clk_diff din", false,-1, 63,0);
        tracep->declQuad(c+5633,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rdWriteDataE_clk_diff qout", false,-1, 63,0);
        tracep->declBit(c+796,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rdWriteDataE_clk_diff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rdWriteDataE_clk_diff clk", false,-1);
        tracep->declBit(c+797,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rdWriteDataE_clk_diff rst", false,-1);
        tracep->declQuad(c+5633,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rdWriteDataE_clk_diff qout_r", false,-1, 63,0);
        tracep->declBus(c+20346,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rd_r_clk_diff DW", false,-1, 31,0);
        tracep->declBus(c+5794,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rd_r_clk_diff din", false,-1, 5,0);
        tracep->declBus(c+5816,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rd_r_clk_diff qout", false,-1, 5,0);
        tracep->declBit(c+796,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rd_r_clk_diff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rd_r_clk_diff clk", false,-1);
        tracep->declBit(c+797,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rd_r_clk_diff rst", false,-1);
        tracep->declBus(c+5816,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage rd_r_clk_diff qout_r", false,-1, 5,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage pcM_dff DW", false,-1, 31,0);
        tracep->declQuad(c+5609,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage pcM_dff din", false,-1, 63,0);
        tracep->declQuad(c+5644,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage pcM_dff qout", false,-1, 63,0);
        tracep->declBit(c+796,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage pcM_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage pcM_dff clk", false,-1);
        tracep->declBit(c+797,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage pcM_dff rst", false,-1);
        tracep->declQuad(c+5644,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ex_stage pcM_dff qout_r", false,-1, 63,0);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rst", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage clk", false,-1);
        tracep->declBit(c+749,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage stallM", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage flushM", false,-1);
        tracep->declQuad(c+5644,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage pcM", false,-1, 63,0);
        tracep->declBus(c+5635,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage memFuncM", false,-1, 10,0);
        tracep->declQuad(c+5636,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage BusWriteAddrM", false,-1, 63,0);
        tracep->declQuad(c+5638,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage BusWriteDataM", false,-1, 63,0);
        tracep->declBit(c+5642,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage BusWriteEnableM", false,-1);
        tracep->declQuad(c+5640,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage BusReadAddrM", false,-1, 63,0);
        tracep->declBit(c+5643,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage BusReadEnableM", false,-1);
        tracep->declQuad(c+1077,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage BusReadDataM", false,-1, 63,0);
        tracep->declBus(c+5646,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteAddrM", false,-1, 11,0);
        tracep->declQuad(c+5648,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteDataM", false,-1, 63,0);
        tracep->declBit(c+5647,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteEnableM", false,-1);
        tracep->declBit(c+742,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage LoadStoreM", false,-1);
        tracep->declBus(c+5677,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage BusSize", false,-1, 2,0);
        tracep->declQuad(c+728,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage BusWriteAddr", false,-1, 63,0);
        tracep->declQuad(c+730,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage BusWriteData", false,-1, 63,0);
        tracep->declBit(c+733,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage BusWriteEnable", false,-1);
        tracep->declBus(c+1079,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage BusWriteMask", false,-1, 7,0);
        tracep->declQuad(c+726,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage BusReadAddr", false,-1, 63,0);
        tracep->declBit(c+732,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage BusReadEnable", false,-1);
        tracep->declBit(c+5631,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteEnableM", false,-1);
        tracep->declBus(c+5632,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteAddrM", false,-1, 4,0);
        tracep->declQuad(c+5633,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteDataM", false,-1, 63,0);
        tracep->declBit(c+5650,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteEnableW", false,-1);
        tracep->declBus(c+5651,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteAddrW", false,-1, 4,0);
        tracep->declQuad(c+5652,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteDataW", false,-1, 63,0);
        tracep->declBus(c+5656,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteAddrW", false,-1, 11,0);
        tracep->declQuad(c+5658,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteDataW", false,-1, 63,0);
        tracep->declBit(c+5657,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteEnableW", false,-1);
        tracep->declQuad(c+5654,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage pcW", false,-1, 63,0);
        tracep->declBus(c+5817,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage ReadShamt", false,-1, 5,0);
        tracep->declQuad(c+798,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage loadRes", false,-1, 63,0);
        tracep->declBus(c+800,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage loadRes8", false,-1, 7,0);
        tracep->declBus(c+801,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage loadRes16", false,-1, 15,0);
        tracep->declBus(c+802,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage loadRes32", false,-1, 31,0);
        tracep->declQuad(c+798,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage loadRes64", false,-1, 63,0);
        tracep->declBus(c+5818,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage WriteShamt", false,-1, 5,0);
        tracep->declBus(c+5819,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage WriteMaskShamt", false,-1, 2,0);
        tracep->declQuad(c+5820,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage storeRes8", false,-1, 63,0);
        tracep->declBus(c+5822,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage BusWriteMask8", false,-1, 7,0);
        tracep->declQuad(c+5820,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage storeRes16", false,-1, 63,0);
        tracep->declBus(c+5823,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage BusWriteMask16", false,-1, 7,0);
        tracep->declQuad(c+5820,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage storeRes32", false,-1, 63,0);
        tracep->declBus(c+5824,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage BusWriteMask32", false,-1, 7,0);
        tracep->declQuad(c+5638,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage storeRes64", false,-1, 63,0);
        tracep->declBus(c+20349,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage BusWriteMask64", false,-1, 7,0);
        tracep->declBus(c+5825,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage BusWriteMask_r", false,-1, 7,0);
        tracep->declQuad(c+5826,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage storeRes", false,-1, 63,0);
        tracep->declQuad(c+803,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rd8", false,-1, 63,0);
        tracep->declQuad(c+805,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rd8u", false,-1, 63,0);
        tracep->declQuad(c+807,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rd16", false,-1, 63,0);
        tracep->declQuad(c+809,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rd16u", false,-1, 63,0);
        tracep->declQuad(c+811,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rd32", false,-1, 63,0);
        tracep->declQuad(c+813,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rd32u", false,-1, 63,0);
        tracep->declQuad(c+815,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rd64", false,-1, 63,0);
        tracep->declQuad(c+817,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteDataM_r", false,-1, 63,0);
        tracep->declBus(c+20348,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteEnableW_clk_diff DW", false,-1, 31,0);
        tracep->declBus(c+5631,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteEnableW_clk_diff din", false,-1, 0,0);
        tracep->declBus(c+5650,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteEnableW_clk_diff qout", false,-1, 0,0);
        tracep->declBit(c+819,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteEnableW_clk_diff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteEnableW_clk_diff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteEnableW_clk_diff rst", false,-1);
        tracep->declBus(c+5650,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteEnableW_clk_diff qout_r", false,-1, 0,0);
        tracep->declBus(c+20350,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteAddrW_clk_diff DW", false,-1, 31,0);
        tracep->declBus(c+5632,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteAddrW_clk_diff din", false,-1, 4,0);
        tracep->declBus(c+5651,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteAddrW_clk_diff qout", false,-1, 4,0);
        tracep->declBit(c+819,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteAddrW_clk_diff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteAddrW_clk_diff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteAddrW_clk_diff rst", false,-1);
        tracep->declBus(c+5651,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteAddrW_clk_diff qout_r", false,-1, 4,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteDataW_clk_diff DW", false,-1, 31,0);
        tracep->declQuad(c+817,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteDataW_clk_diff din", false,-1, 63,0);
        tracep->declQuad(c+5652,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteDataW_clk_diff qout", false,-1, 63,0);
        tracep->declBit(c+819,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteDataW_clk_diff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteDataW_clk_diff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteDataW_clk_diff rst", false,-1);
        tracep->declQuad(c+5652,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage rdWriteDataW_clk_diff qout_r", false,-1, 63,0);
        tracep->declBus(c+20347,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteAddrW_clk_diff DW", false,-1, 31,0);
        tracep->declBus(c+5646,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteAddrW_clk_diff din", false,-1, 11,0);
        tracep->declBus(c+5656,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteAddrW_clk_diff qout", false,-1, 11,0);
        tracep->declBit(c+819,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteAddrW_clk_diff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteAddrW_clk_diff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteAddrW_clk_diff rst", false,-1);
        tracep->declBus(c+5656,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteAddrW_clk_diff qout_r", false,-1, 11,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteDataW_clk_diff DW", false,-1, 31,0);
        tracep->declQuad(c+5648,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteDataW_clk_diff din", false,-1, 63,0);
        tracep->declQuad(c+5658,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteDataW_clk_diff qout", false,-1, 63,0);
        tracep->declBit(c+819,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteDataW_clk_diff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteDataW_clk_diff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteDataW_clk_diff rst", false,-1);
        tracep->declQuad(c+5658,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteDataW_clk_diff qout_r", false,-1, 63,0);
        tracep->declBus(c+20348,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteEnableW_clk_diff DW", false,-1, 31,0);
        tracep->declBus(c+5647,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteEnableW_clk_diff din", false,-1, 0,0);
        tracep->declBus(c+5657,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteEnableW_clk_diff qout", false,-1, 0,0);
        tracep->declBit(c+819,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteEnableW_clk_diff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteEnableW_clk_diff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteEnableW_clk_diff rst", false,-1);
        tracep->declBus(c+5657,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage csrWriteEnableW_clk_diff qout_r", false,-1, 0,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage pcW_dff DW", false,-1, 31,0);
        tracep->declQuad(c+5644,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage pcW_dff din", false,-1, 63,0);
        tracep->declQuad(c+5654,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage pcW_dff qout", false,-1, 63,0);
        tracep->declBit(c+819,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage pcW_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage pcW_dff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage pcW_dff rst", false,-1);
        tracep->declQuad(c+5654,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_me_stage pcW_dff qout_r", false,-1, 63,0);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_regfile clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_regfile rst", false,-1);
        tracep->declBus(c+5651,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_regfile WriteAddr", false,-1, 4,0);
        tracep->declQuad(c+5652,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_regfile WriteData", false,-1, 63,0);
        tracep->declBit(c+5650,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_regfile WriteEnable", false,-1);
        tracep->declBus(c+5626,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_regfile ReadAddr1", false,-1, 4,0);
        tracep->declQuad(c+1073,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_regfile ReadData1", false,-1, 63,0);
        tracep->declBit(c+5623,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_regfile ReadEnable1", false,-1);
        tracep->declBus(c+5627,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_regfile ReadAddr2", false,-1, 4,0);
        tracep->declQuad(c+1075,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_regfile ReadData2", false,-1, 63,0);
        tracep->declBit(c+5624,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_regfile ReadEnable2", false,-1);
        {int i; for (i=0; i<32; i++) {
                tracep->declQuad(c+5828+i*2,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_regfile regs", true,(i+0), 63,0);}}
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile rst", false,-1);
        tracep->declBit(c+5602,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile CoreLock", false,-1);
        tracep->declBus(c+5665,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile IRQtype", false,-1, 1,0);
        tracep->declBit(c+5666,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile IRQret", false,-1);
        tracep->declQuad(c+5667,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile retAddr", false,-1, 63,0);
        tracep->declQuad(c+5654,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile pcW", false,-1, 63,0);
        tracep->declQuad(c+734,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile ClintReadAddr", false,-1, 63,0);
        tracep->declQuad(c+736,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile ClintWriteAddr", false,-1, 63,0);
        tracep->declQuad(c+1080,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile ClintReadData", false,-1, 63,0);
        tracep->declQuad(c+738,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile ClintWriteData", false,-1, 63,0);
        tracep->declBit(c+740,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile ClintReadEnable", false,-1);
        tracep->declBit(c+741,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile ClintWriteEnable", false,-1);
        tracep->declBus(c+5656,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile WriteCSR", false,-1, 11,0);
        tracep->declQuad(c+5658,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile WriteData", false,-1, 63,0);
        tracep->declBit(c+5657,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile WriteEnable", false,-1);
        tracep->declBus(c+5664,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile ReadCSR", false,-1, 11,0);
        tracep->declQuad(c+1082,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile ReadData", false,-1, 63,0);
        tracep->declBit(c+5663,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile ReadEnable", false,-1);
        tracep->declQuad(c+5669,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile irqAddr", false,-1, 63,0);
        tracep->declBit(c+5671,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile ITtime", false,-1);
        tracep->declQuad(c+5672,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mepc_o", false,-1, 63,0);
        tracep->declQuad(c+20351,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mvendorid", false,-1, 63,0);
        tracep->declQuad(c+20353,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile marchid", false,-1, 63,0);
        tracep->declQuad(c+20355,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mimpid", false,-1, 63,0);
        tracep->declQuad(c+19436,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mhartid", false,-1, 63,0);
        tracep->declQuad(c+5892,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mstatus", false,-1, 63,0);
        tracep->declQuad(c+20357,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile misa", false,-1, 63,0);
        tracep->declQuad(c+5894,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile medeleg", false,-1, 63,0);
        tracep->declQuad(c+5896,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mideleg", false,-1, 63,0);
        tracep->declQuad(c+5898,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mie", false,-1, 63,0);
        tracep->declQuad(c+5900,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mip", false,-1, 63,0);
        tracep->declQuad(c+5669,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mtvec", false,-1, 63,0);
        tracep->declQuad(c+5902,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mcause", false,-1, 63,0);
        tracep->declQuad(c+5672,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mepc", false,-1, 63,0);
        tracep->declQuad(c+5904,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mscratch", false,-1, 63,0);
        tracep->declQuad(c+5906,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mcycle", false,-1, 63,0);
        tracep->declQuad(c+5908,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile minstret", false,-1, 63,0);
        tracep->declQuad(c+5910,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile sstatus", false,-1, 63,0);
        tracep->declQuad(c+820,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile ReadData_r", false,-1, 63,0);
        tracep->declQuad(c+5912,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mstatus_t", false,-1, 63,0);
        tracep->declQuad(c+822,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mstatus_r", false,-1, 63,0);
        tracep->declQuad(c+5914,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile sstatus_t", false,-1, 63,0);
        tracep->declQuad(c+824,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile sstatus_r", false,-1, 63,0);
        tracep->declQuad(c+5916,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mtvec_t", false,-1, 63,0);
        tracep->declQuad(c+5918,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mtvec_r", false,-1, 63,0);
        tracep->declQuad(c+5920,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mie_t", false,-1, 63,0);
        tracep->declQuad(c+1099,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mie_r", false,-1, 63,0);
        tracep->declQuad(c+5922,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mip_t", false,-1, 63,0);
        tracep->declQuad(c+19436,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mip_r", false,-1, 63,0);
        tracep->declQuad(c+5924,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mepc_t", false,-1, 63,0);
        tracep->declQuad(c+5926,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mepc_r", false,-1, 63,0);
        tracep->declQuad(c+5928,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mscratch_t", false,-1, 63,0);
        tracep->declQuad(c+1101,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mscratch_r", false,-1, 63,0);
        tracep->declQuad(c+5930,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mcause_t", false,-1, 63,0);
        tracep->declQuad(c+5932,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mcause_r", false,-1, 63,0);
        tracep->declQuad(c+1103,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mcycle_t", false,-1, 63,0);
        tracep->declQuad(c+1105,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mcycle_r", false,-1, 63,0);
        tracep->declQuad(c+826,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile minstret_t", false,-1, 63,0);
        tracep->declQuad(c+1107,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile minstret_r", false,-1, 63,0);
        tracep->declQuad(c+828,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile medeleg_t", false,-1, 63,0);
        tracep->declQuad(c+1109,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile medeleg_r", false,-1, 63,0);
        tracep->declQuad(c+830,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mideleg_t", false,-1, 63,0);
        tracep->declQuad(c+1111,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mideleg_r", false,-1, 63,0);
        tracep->declQuad(c+5934,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mtime", false,-1, 63,0);
        tracep->declBus(c+5936,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile timediv", false,-1, 2,0);
        tracep->declQuad(c+5937,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mtimecmp", false,-1, 63,0);
        tracep->declQuad(c+5934,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mtime_r", false,-1, 63,0);
        tracep->declQuad(c+5937,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mtimecmp_r", false,-1, 63,0);
        tracep->declBit(c+1113,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile ITtime_r", false,-1);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mstatus_dff DW", false,-1, 31,0);
        tracep->declQuad(c+822,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mstatus_dff din", false,-1, 63,0);
        tracep->declQuad(c+5892,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mstatus_dff qout", false,-1, 63,0);
        tracep->declBit(c+5939,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mstatus_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mstatus_dff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mstatus_dff rst", false,-1);
        tracep->declQuad(c+5892,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mstatus_dff qout_r", false,-1, 63,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile sstatus_dff DW", false,-1, 31,0);
        tracep->declQuad(c+824,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile sstatus_dff din", false,-1, 63,0);
        tracep->declQuad(c+5910,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile sstatus_dff qout", false,-1, 63,0);
        tracep->declBit(c+5939,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile sstatus_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile sstatus_dff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile sstatus_dff rst", false,-1);
        tracep->declQuad(c+5910,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile sstatus_dff qout_r", false,-1, 63,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mtvec_dff DW", false,-1, 31,0);
        tracep->declQuad(c+5918,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mtvec_dff din", false,-1, 63,0);
        tracep->declQuad(c+5669,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mtvec_dff qout", false,-1, 63,0);
        tracep->declBit(c+5939,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mtvec_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mtvec_dff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mtvec_dff rst", false,-1);
        tracep->declQuad(c+5669,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mtvec_dff qout_r", false,-1, 63,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mie_dff DW", false,-1, 31,0);
        tracep->declQuad(c+1099,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mie_dff din", false,-1, 63,0);
        tracep->declQuad(c+5898,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mie_dff qout", false,-1, 63,0);
        tracep->declBit(c+5939,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mie_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mie_dff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mie_dff rst", false,-1);
        tracep->declQuad(c+5898,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mie_dff qout_r", false,-1, 63,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mip_dff DW", false,-1, 31,0);
        tracep->declQuad(c+19436,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mip_dff din", false,-1, 63,0);
        tracep->declQuad(c+5900,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mip_dff qout", false,-1, 63,0);
        tracep->declBit(c+5939,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mip_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mip_dff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mip_dff rst", false,-1);
        tracep->declQuad(c+5900,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mip_dff qout_r", false,-1, 63,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mepc_dff DW", false,-1, 31,0);
        tracep->declQuad(c+5926,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mepc_dff din", false,-1, 63,0);
        tracep->declQuad(c+5672,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mepc_dff qout", false,-1, 63,0);
        tracep->declBit(c+5939,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mepc_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mepc_dff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mepc_dff rst", false,-1);
        tracep->declQuad(c+5672,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mepc_dff qout_r", false,-1, 63,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mscratch_dff DW", false,-1, 31,0);
        tracep->declQuad(c+1101,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mscratch_dff din", false,-1, 63,0);
        tracep->declQuad(c+5904,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mscratch_dff qout", false,-1, 63,0);
        tracep->declBit(c+5939,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mscratch_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mscratch_dff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mscratch_dff rst", false,-1);
        tracep->declQuad(c+5904,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mscratch_dff qout_r", false,-1, 63,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mcause_dff DW", false,-1, 31,0);
        tracep->declQuad(c+5932,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mcause_dff din", false,-1, 63,0);
        tracep->declQuad(c+5902,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mcause_dff qout", false,-1, 63,0);
        tracep->declBit(c+5939,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mcause_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mcause_dff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mcause_dff rst", false,-1);
        tracep->declQuad(c+5902,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mcause_dff qout_r", false,-1, 63,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mcycle_dff DW", false,-1, 31,0);
        tracep->declQuad(c+1105,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mcycle_dff din", false,-1, 63,0);
        tracep->declQuad(c+5906,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mcycle_dff qout", false,-1, 63,0);
        tracep->declBit(c+5939,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mcycle_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mcycle_dff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mcycle_dff rst", false,-1);
        tracep->declQuad(c+5906,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mcycle_dff qout_r", false,-1, 63,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile minstret_dff DW", false,-1, 31,0);
        tracep->declQuad(c+1107,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile minstret_dff din", false,-1, 63,0);
        tracep->declQuad(c+5908,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile minstret_dff qout", false,-1, 63,0);
        tracep->declBit(c+5939,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile minstret_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile minstret_dff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile minstret_dff rst", false,-1);
        tracep->declQuad(c+5908,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile minstret_dff qout_r", false,-1, 63,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile medeleg_dff DW", false,-1, 31,0);
        tracep->declQuad(c+1109,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile medeleg_dff din", false,-1, 63,0);
        tracep->declQuad(c+5894,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile medeleg_dff qout", false,-1, 63,0);
        tracep->declBit(c+5939,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile medeleg_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile medeleg_dff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile medeleg_dff rst", false,-1);
        tracep->declQuad(c+5894,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile medeleg_dff qout_r", false,-1, 63,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mideleg_dff DW", false,-1, 31,0);
        tracep->declQuad(c+1111,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mideleg_dff din", false,-1, 63,0);
        tracep->declQuad(c+5896,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mideleg_dff qout", false,-1, 63,0);
        tracep->declBit(c+5939,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mideleg_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mideleg_dff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mideleg_dff rst", false,-1);
        tracep->declQuad(c+5896,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile mideleg_dff qout_r", false,-1, 63,0);
        tracep->declBus(c+20348,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile ITtime_dff DW", false,-1, 31,0);
        tracep->declBus(c+1113,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile ITtime_dff din", false,-1, 0,0);
        tracep->declBus(c+5671,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile ITtime_dff qout", false,-1, 0,0);
        tracep->declBit(c+5939,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile ITtime_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile ITtime_dff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile ITtime_dff rst", false,-1);
        tracep->declBus(c+5671,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_csrfile ITtime_dff qout_r", false,-1, 0,0);
        tracep->declBit(c+5676,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl jalbranch", false,-1);
        tracep->declQuad(c+5603,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl jumpAddr", false,-1, 63,0);
        tracep->declBit(c+5660,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl LoadStoreE", false,-1);
        tracep->declBit(c+742,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl LoadStoreM", false,-1);
        tracep->declBit(c+5675,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl mecall", false,-1);
        tracep->declBit(c+5674,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl mret", false,-1);
        tracep->declBit(c+5671,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl ITtime", false,-1);
        tracep->declBit(c+5602,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl CoreLock", false,-1);
        tracep->declQuad(c+5669,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl irqAddr", false,-1, 63,0);
        tracep->declQuad(c+5672,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl mepc_o", false,-1, 63,0);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl rst", false,-1);
        tracep->declQuad(c+743,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl pcF", false,-1, 63,0);
        tracep->declQuad(c+5606,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl pcD", false,-1, 63,0);
        tracep->declQuad(c+5609,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl pcE", false,-1, 63,0);
        tracep->declBus(c+5628,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl rdWriteAddrE", false,-1, 4,0);
        tracep->declBus(c+5632,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl rdWriteAddrM", false,-1, 4,0);
        tracep->declBit(c+5623,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl rs1ReadEnable", false,-1);
        tracep->declBit(c+5624,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl rs2ReadEnable", false,-1);
        tracep->declBus(c+5626,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl rs1ReadAddr", false,-1, 4,0);
        tracep->declBus(c+5627,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl rs2ReadAddr", false,-1, 4,0);
        tracep->declBus(c+5661,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl Redirect1", false,-1, 1,0);
        tracep->declBus(c+5662,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl Redirect2", false,-1, 1,0);
        tracep->declBit(c+724,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl flushD", false,-1);
        tracep->declBit(c+725,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl flushE", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl flushM", false,-1);
        tracep->declBit(c+746,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl stallF", false,-1);
        tracep->declBit(c+747,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl stallD", false,-1);
        tracep->declBit(c+748,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl stallE", false,-1);
        tracep->declBit(c+749,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl stallM", false,-1);
        tracep->declBit(c+723,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl jump", false,-1);
        tracep->declQuad(c+750,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl jAddr", false,-1, 63,0);
        tracep->declQuad(c+5667,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl mepcWriteDataW", false,-1, 63,0);
        tracep->declBus(c+5665,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQtypeW", false,-1, 1,0);
        tracep->declBit(c+5666,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQretW", false,-1);
        tracep->declBus(c+5940,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQtype", false,-1, 1,0);
        tracep->declBit(c+5941,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQret", false,-1);
        tracep->declQuad(c+5942,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl mepcWriteData", false,-1, 63,0);
        tracep->declBus(c+5944,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl Redirect1_r", false,-1, 1,0);
        tracep->declBus(c+5945,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl Redirect2_r", false,-1, 1,0);
        tracep->declBit(c+5946,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl itWhit", false,-1);
        tracep->declBit(c+832,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl ITtime_r", false,-1);
        tracep->declBus(c+833,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQtype_r", false,-1, 1,0);
        tracep->declBit(c+5674,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQret_r", false,-1);
        tracep->declQuad(c+1114,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl mepcWriteData_r", false,-1, 63,0);
        tracep->declBit(c+1116,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl flushF", false,-1);
        tracep->declBus(c+20359,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl Redirect1_dff DW", false,-1, 31,0);
        tracep->declBus(c+5944,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl Redirect1_dff din", false,-1, 1,0);
        tracep->declBus(c+5661,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl Redirect1_dff qout", false,-1, 1,0);
        tracep->declBit(c+5939,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl Redirect1_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl Redirect1_dff clk", false,-1);
        tracep->declBit(c+762,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl Redirect1_dff rst", false,-1);
        tracep->declBus(c+5661,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl Redirect1_dff qout_r", false,-1, 1,0);
        tracep->declBus(c+20359,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl Redirect2_dff DW", false,-1, 31,0);
        tracep->declBus(c+5945,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl Redirect2_dff din", false,-1, 1,0);
        tracep->declBus(c+5662,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl Redirect2_dff qout", false,-1, 1,0);
        tracep->declBit(c+5939,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl Redirect2_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl Redirect2_dff clk", false,-1);
        tracep->declBit(c+762,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl Redirect2_dff rst", false,-1);
        tracep->declBus(c+5662,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl Redirect2_dff qout_r", false,-1, 1,0);
        tracep->declBus(c+20359,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQtype_dff DW", false,-1, 31,0);
        tracep->declBus(c+833,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQtype_dff din", false,-1, 1,0);
        tracep->declBus(c+5940,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQtype_dff qout", false,-1, 1,0);
        tracep->declBit(c+5939,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQtype_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQtype_dff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQtype_dff rst", false,-1);
        tracep->declBus(c+5940,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQtype_dff qout_r", false,-1, 1,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl mepcWriteData_dff DW", false,-1, 31,0);
        tracep->declQuad(c+1114,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl mepcWriteData_dff din", false,-1, 63,0);
        tracep->declQuad(c+5942,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl mepcWriteData_dff qout", false,-1, 63,0);
        tracep->declBit(c+5939,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl mepcWriteData_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl mepcWriteData_dff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl mepcWriteData_dff rst", false,-1);
        tracep->declQuad(c+5942,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl mepcWriteData_dff qout_r", false,-1, 63,0);
        tracep->declBus(c+20348,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQret_dff DW", false,-1, 31,0);
        tracep->declBus(c+5674,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQret_dff din", false,-1, 0,0);
        tracep->declBus(c+5941,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQret_dff qout", false,-1, 0,0);
        tracep->declBit(c+5939,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQret_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQret_dff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQret_dff rst", false,-1);
        tracep->declBus(c+5941,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQret_dff qout_r", false,-1, 0,0);
        tracep->declBus(c+20340,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl mepcWriteDataW_dff DW", false,-1, 31,0);
        tracep->declQuad(c+5942,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl mepcWriteDataW_dff din", false,-1, 63,0);
        tracep->declQuad(c+5667,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl mepcWriteDataW_dff qout", false,-1, 63,0);
        tracep->declBit(c+5939,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl mepcWriteDataW_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl mepcWriteDataW_dff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl mepcWriteDataW_dff rst", false,-1);
        tracep->declQuad(c+5667,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl mepcWriteDataW_dff qout_r", false,-1, 63,0);
        tracep->declBus(c+20359,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQtypeW_dff DW", false,-1, 31,0);
        tracep->declBus(c+5940,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQtypeW_dff din", false,-1, 1,0);
        tracep->declBus(c+5665,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQtypeW_dff qout", false,-1, 1,0);
        tracep->declBit(c+5939,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQtypeW_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQtypeW_dff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQtypeW_dff rst", false,-1);
        tracep->declBus(c+5665,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQtypeW_dff qout_r", false,-1, 1,0);
        tracep->declBus(c+20348,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQretW_dff DW", false,-1, 31,0);
        tracep->declBus(c+5941,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQretW_dff din", false,-1, 0,0);
        tracep->declBus(c+5666,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQretW_dff qout", false,-1, 0,0);
        tracep->declBit(c+5939,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQretW_dff en", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQretW_dff clk", false,-1);
        tracep->declBit(c+96,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQretW_dff rst", false,-1);
        tracep->declBus(c+5666,"TestHarness ldut asic cpu cpu u_ysyx_210407_rvcpu u_ysyx_210407_ctrl IRQretW_dff qout_r", false,-1, 0,0);
        tracep->declBit(c+19394,"TestHarness ldut asic luart clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic luart reset", false,-1);
        tracep->declBit(c+17921,"TestHarness ldut asic luart auto_in_psel", false,-1);
        tracep->declBit(c+17922,"TestHarness ldut asic luart auto_in_penable", false,-1);
        tracep->declBit(c+1154,"TestHarness ldut asic luart auto_in_pwrite", false,-1);
        tracep->declBus(c+17923,"TestHarness ldut asic luart auto_in_paddr", false,-1, 28,0);
        tracep->declBus(c+1155,"TestHarness ldut asic luart auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+1156,"TestHarness ldut asic luart auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+17924,"TestHarness ldut asic luart auto_in_pready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic luart auto_in_pslverr", false,-1);
        tracep->declBus(c+19403,"TestHarness ldut asic luart auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut asic luart uart_rx", false,-1);
        tracep->declBit(c+17015,"TestHarness ldut asic luart uart_tx", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic luart muart_clk", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic luart muart_resetn", false,-1);
        tracep->declBit(c+17921,"TestHarness ldut asic luart muart_in_psel", false,-1);
        tracep->declBit(c+17922,"TestHarness ldut asic luart muart_in_penable", false,-1);
        tracep->declBit(c+1154,"TestHarness ldut asic luart muart_in_pwrite", false,-1);
        tracep->declBus(c+17930,"TestHarness ldut asic luart muart_in_paddr", false,-1, 31,0);
        tracep->declBus(c+20360,"TestHarness ldut asic luart muart_in_pprot", false,-1, 2,0);
        tracep->declBus(c+1155,"TestHarness ldut asic luart muart_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+1156,"TestHarness ldut asic luart muart_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+17924,"TestHarness ldut asic luart muart_in_pready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic luart muart_in_pslverr", false,-1);
        tracep->declBus(c+19403,"TestHarness ldut asic luart muart_in_prdata", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut asic luart muart_uart_rx", false,-1);
        tracep->declBit(c+17015,"TestHarness ldut asic luart muart_uart_tx", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic luart muart resetn", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic luart muart clk", false,-1);
        tracep->declBit(c+17921,"TestHarness ldut asic luart muart in_psel", false,-1);
        tracep->declBit(c+17922,"TestHarness ldut asic luart muart in_penable", false,-1);
        tracep->declBus(c+20360,"TestHarness ldut asic luart muart in_pprot", false,-1, 2,0);
        tracep->declBit(c+17924,"TestHarness ldut asic luart muart in_pready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic luart muart in_pslverr", false,-1);
        tracep->declBus(c+17930,"TestHarness ldut asic luart muart in_paddr", false,-1, 31,0);
        tracep->declBit(c+1154,"TestHarness ldut asic luart muart in_pwrite", false,-1);
        tracep->declBus(c+19403,"TestHarness ldut asic luart muart in_prdata", false,-1, 31,0);
        tracep->declBus(c+1155,"TestHarness ldut asic luart muart in_pwdata", false,-1, 31,0);
        tracep->declBus(c+1156,"TestHarness ldut asic luart muart in_pstrb", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut asic luart muart uart_rx", false,-1);
        tracep->declBit(c+17015,"TestHarness ldut asic luart muart uart_tx", false,-1);
        tracep->declBit(c+17148,"TestHarness ldut asic luart muart rtsn", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic luart muart ctsn", false,-1);
        tracep->declBit(c+17149,"TestHarness ldut asic luart muart dtr_pad_o", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic luart muart dsr_pad_i", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic luart muart ri_pad_i", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic luart muart dcd_pad_i", false,-1);
        tracep->declBit(c+17150,"TestHarness ldut asic luart muart interrupt", false,-1);
        tracep->declBit(c+834,"TestHarness ldut asic luart muart reg_we", false,-1);
        tracep->declBit(c+835,"TestHarness ldut asic luart muart reg_re", false,-1);
        tracep->declBus(c+17931,"TestHarness ldut asic luart muart reg_adr", false,-1, 2,0);
        tracep->declBus(c+17932,"TestHarness ldut asic luart muart reg_dat8_w", false,-1, 7,0);
        tracep->declBus(c+5947,"TestHarness ldut asic luart muart reg_dat8_w_reg", false,-1, 7,0);
        tracep->declBus(c+19418,"TestHarness ldut asic luart muart reg_dat8_r", false,-1, 7,0);
        tracep->declBit(c+17151,"TestHarness ldut asic luart muart rts_internal", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic luart muart Uregs clk", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic luart muart Uregs wb_rst_i", false,-1);
        tracep->declBus(c+17931,"TestHarness ldut asic luart muart Uregs wb_addr_i", false,-1, 2,0);
        tracep->declBus(c+17933,"TestHarness ldut asic luart muart Uregs wb_dat_i", false,-1, 7,0);
        tracep->declBus(c+19418,"TestHarness ldut asic luart muart Uregs wb_dat_o", false,-1, 7,0);
        tracep->declBit(c+834,"TestHarness ldut asic luart muart Uregs wb_we_i", false,-1);
        tracep->declBit(c+835,"TestHarness ldut asic luart muart Uregs wb_re_i", false,-1);
        tracep->declBit(c+17015,"TestHarness ldut asic luart muart Uregs stx_pad_o", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic luart muart Uregs srx_pad_i", false,-1);
        tracep->declBus(c+20361,"TestHarness ldut asic luart muart Uregs modem_inputs", false,-1, 3,0);
        tracep->declBit(c+17151,"TestHarness ldut asic luart muart Uregs rts_pad_o", false,-1);
        tracep->declBit(c+17149,"TestHarness ldut asic luart muart Uregs dtr_pad_o", false,-1);
        tracep->declBit(c+17150,"TestHarness ldut asic luart muart Uregs int_o", false,-1);
        tracep->declBit(c+17152,"TestHarness ldut asic luart muart Uregs enable", false,-1);
        tracep->declBit(c+17153,"TestHarness ldut asic luart muart Uregs srx_pad", false,-1);
        tracep->declBus(c+17154,"TestHarness ldut asic luart muart Uregs ier", false,-1, 3,0);
        tracep->declBus(c+17155,"TestHarness ldut asic luart muart Uregs iir", false,-1, 3,0);
        tracep->declBus(c+17156,"TestHarness ldut asic luart muart Uregs fcr", false,-1, 1,0);
        tracep->declBus(c+17157,"TestHarness ldut asic luart muart Uregs mcr", false,-1, 4,0);
        tracep->declBus(c+17158,"TestHarness ldut asic luart muart Uregs lcr", false,-1, 7,0);
        tracep->declBus(c+17159,"TestHarness ldut asic luart muart Uregs msr", false,-1, 7,0);
        tracep->declBus(c+17160,"TestHarness ldut asic luart muart Uregs dl", false,-1, 15,0);
        tracep->declBus(c+17161,"TestHarness ldut asic luart muart Uregs scratch", false,-1, 7,0);
        tracep->declBit(c+17162,"TestHarness ldut asic luart muart Uregs start_dlc", false,-1);
        tracep->declBit(c+17163,"TestHarness ldut asic luart muart Uregs lsr_mask_d", false,-1);
        tracep->declBit(c+17164,"TestHarness ldut asic luart muart Uregs msi_reset", false,-1);
        tracep->declBus(c+17165,"TestHarness ldut asic luart muart Uregs dlc", false,-1, 15,0);
        tracep->declBus(c+17166,"TestHarness ldut asic luart muart Uregs trigger_level", false,-1, 3,0);
        tracep->declBit(c+17167,"TestHarness ldut asic luart muart Uregs rx_reset", false,-1);
        tracep->declBit(c+17168,"TestHarness ldut asic luart muart Uregs tx_reset", false,-1);
        tracep->declBit(c+17169,"TestHarness ldut asic luart muart Uregs dlab", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic luart muart Uregs cts_pad_i", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic luart muart Uregs dsr_pad_i", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic luart muart Uregs ri_pad_i", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic luart muart Uregs dcd_pad_i", false,-1);
        tracep->declBit(c+17170,"TestHarness ldut asic luart muart Uregs loopback", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic luart muart Uregs cts", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic luart muart Uregs dsr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic luart muart Uregs ri", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic luart muart Uregs dcd", false,-1);
        tracep->declBit(c+17171,"TestHarness ldut asic luart muart Uregs cts_c", false,-1);
        tracep->declBit(c+17172,"TestHarness ldut asic luart muart Uregs dsr_c", false,-1);
        tracep->declBit(c+17173,"TestHarness ldut asic luart muart Uregs ri_c", false,-1);
        tracep->declBit(c+17174,"TestHarness ldut asic luart muart Uregs dcd_c", false,-1);
        tracep->declBus(c+17175,"TestHarness ldut asic luart muart Uregs lsr", false,-1, 7,0);
        tracep->declBit(c+17176,"TestHarness ldut asic luart muart Uregs lsr0", false,-1);
        tracep->declBit(c+17177,"TestHarness ldut asic luart muart Uregs lsr1", false,-1);
        tracep->declBit(c+17178,"TestHarness ldut asic luart muart Uregs lsr2", false,-1);
        tracep->declBit(c+17179,"TestHarness ldut asic luart muart Uregs lsr3", false,-1);
        tracep->declBit(c+17180,"TestHarness ldut asic luart muart Uregs lsr4", false,-1);
        tracep->declBit(c+17181,"TestHarness ldut asic luart muart Uregs lsr5", false,-1);
        tracep->declBit(c+17182,"TestHarness ldut asic luart muart Uregs lsr6", false,-1);
        tracep->declBit(c+17183,"TestHarness ldut asic luart muart Uregs lsr7", false,-1);
        tracep->declBit(c+17184,"TestHarness ldut asic luart muart Uregs lsr0r", false,-1);
        tracep->declBit(c+17185,"TestHarness ldut asic luart muart Uregs lsr1r", false,-1);
        tracep->declBit(c+17186,"TestHarness ldut asic luart muart Uregs lsr2r", false,-1);
        tracep->declBit(c+17187,"TestHarness ldut asic luart muart Uregs lsr3r", false,-1);
        tracep->declBit(c+17188,"TestHarness ldut asic luart muart Uregs lsr4r", false,-1);
        tracep->declBit(c+17189,"TestHarness ldut asic luart muart Uregs lsr5r", false,-1);
        tracep->declBit(c+17190,"TestHarness ldut asic luart muart Uregs lsr6r", false,-1);
        tracep->declBit(c+17191,"TestHarness ldut asic luart muart Uregs lsr7r", false,-1);
        tracep->declBit(c+836,"TestHarness ldut asic luart muart Uregs lsr_mask", false,-1);
        tracep->declBit(c+17192,"TestHarness ldut asic luart muart Uregs rls_int", false,-1);
        tracep->declBit(c+17193,"TestHarness ldut asic luart muart Uregs rda_int", false,-1);
        tracep->declBit(c+17194,"TestHarness ldut asic luart muart Uregs ti_int", false,-1);
        tracep->declBit(c+17195,"TestHarness ldut asic luart muart Uregs thre_int", false,-1);
        tracep->declBit(c+17196,"TestHarness ldut asic luart muart Uregs ms_int", false,-1);
        tracep->declBit(c+17197,"TestHarness ldut asic luart muart Uregs tf_push", false,-1);
        tracep->declBit(c+17198,"TestHarness ldut asic luart muart Uregs rf_pop", false,-1);
        tracep->declBus(c+17199,"TestHarness ldut asic luart muart Uregs rf_data_out", false,-1, 10,0);
        tracep->declBit(c+17200,"TestHarness ldut asic luart muart Uregs rf_error_bit", false,-1);
        tracep->declBit(c+17177,"TestHarness ldut asic luart muart Uregs rf_overrun", false,-1);
        tracep->declBit(c+17201,"TestHarness ldut asic luart muart Uregs rf_push_pulse", false,-1);
        tracep->declBus(c+17202,"TestHarness ldut asic luart muart Uregs rf_count", false,-1, 4,0);
        tracep->declBus(c+17203,"TestHarness ldut asic luart muart Uregs tf_count", false,-1, 4,0);
        tracep->declBus(c+17204,"TestHarness ldut asic luart muart Uregs tstate", false,-1, 2,0);
        tracep->declBus(c+17205,"TestHarness ldut asic luart muart Uregs rstate", false,-1, 3,0);
        tracep->declBus(c+17206,"TestHarness ldut asic luart muart Uregs counter_t", false,-1, 9,0);
        tracep->declBit(c+17207,"TestHarness ldut asic luart muart Uregs thre_set_en", false,-1);
        tracep->declBus(c+17208,"TestHarness ldut asic luart muart Uregs block_cnt", false,-1, 7,0);
        tracep->declBus(c+17209,"TestHarness ldut asic luart muart Uregs block_value", false,-1, 7,0);
        tracep->declBit(c+17210,"TestHarness ldut asic luart muart Uregs serial_out", false,-1);
        tracep->declBit(c+17211,"TestHarness ldut asic luart muart Uregs serial_in", false,-1);
        tracep->declBit(c+837,"TestHarness ldut asic luart muart Uregs lsr_mask_condition", false,-1);
        tracep->declBit(c+838,"TestHarness ldut asic luart muart Uregs iir_read", false,-1);
        tracep->declBit(c+839,"TestHarness ldut asic luart muart Uregs msr_read", false,-1);
        tracep->declBit(c+840,"TestHarness ldut asic luart muart Uregs fifo_read", false,-1);
        tracep->declBit(c+841,"TestHarness ldut asic luart muart Uregs fifo_write", false,-1);
        tracep->declBus(c+17212,"TestHarness ldut asic luart muart Uregs delayed_modem_signals", false,-1, 3,0);
        tracep->declBit(c+17213,"TestHarness ldut asic luart muart Uregs lsr0_d", false,-1);
        tracep->declBit(c+17214,"TestHarness ldut asic luart muart Uregs lsr1_d", false,-1);
        tracep->declBit(c+17215,"TestHarness ldut asic luart muart Uregs lsr2_d", false,-1);
        tracep->declBit(c+17216,"TestHarness ldut asic luart muart Uregs lsr3_d", false,-1);
        tracep->declBit(c+17217,"TestHarness ldut asic luart muart Uregs lsr4_d", false,-1);
        tracep->declBit(c+17218,"TestHarness ldut asic luart muart Uregs lsr5_d", false,-1);
        tracep->declBit(c+17219,"TestHarness ldut asic luart muart Uregs lsr6_d", false,-1);
        tracep->declBit(c+17220,"TestHarness ldut asic luart muart Uregs lsr7_d", false,-1);
        tracep->declBit(c+17221,"TestHarness ldut asic luart muart Uregs rls_int_d", false,-1);
        tracep->declBit(c+17222,"TestHarness ldut asic luart muart Uregs thre_int_d", false,-1);
        tracep->declBit(c+17223,"TestHarness ldut asic luart muart Uregs ms_int_d", false,-1);
        tracep->declBit(c+17224,"TestHarness ldut asic luart muart Uregs ti_int_d", false,-1);
        tracep->declBit(c+17225,"TestHarness ldut asic luart muart Uregs rda_int_d", false,-1);
        tracep->declBit(c+17226,"TestHarness ldut asic luart muart Uregs rls_int_rise", false,-1);
        tracep->declBit(c+17227,"TestHarness ldut asic luart muart Uregs thre_int_rise", false,-1);
        tracep->declBit(c+17228,"TestHarness ldut asic luart muart Uregs ms_int_rise", false,-1);
        tracep->declBit(c+17229,"TestHarness ldut asic luart muart Uregs ti_int_rise", false,-1);
        tracep->declBit(c+17230,"TestHarness ldut asic luart muart Uregs rda_int_rise", false,-1);
        tracep->declBit(c+17231,"TestHarness ldut asic luart muart Uregs rls_int_pnd", false,-1);
        tracep->declBit(c+17232,"TestHarness ldut asic luart muart Uregs rda_int_pnd", false,-1);
        tracep->declBit(c+17233,"TestHarness ldut asic luart muart Uregs thre_int_pnd", false,-1);
        tracep->declBit(c+17234,"TestHarness ldut asic luart muart Uregs ms_int_pnd", false,-1);
        tracep->declBit(c+17235,"TestHarness ldut asic luart muart Uregs ti_int_pnd", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic luart muart Uregs transmitter clk", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic luart muart Uregs transmitter wb_rst_i", false,-1);
        tracep->declBus(c+17158,"TestHarness ldut asic luart muart Uregs transmitter lcr", false,-1, 7,0);
        tracep->declBit(c+17197,"TestHarness ldut asic luart muart Uregs transmitter tf_push", false,-1);
        tracep->declBus(c+17933,"TestHarness ldut asic luart muart Uregs transmitter wb_dat_i", false,-1, 7,0);
        tracep->declBit(c+17152,"TestHarness ldut asic luart muart Uregs transmitter enable", false,-1);
        tracep->declBit(c+17168,"TestHarness ldut asic luart muart Uregs transmitter tx_reset", false,-1);
        tracep->declBit(c+836,"TestHarness ldut asic luart muart Uregs transmitter lsr_mask", false,-1);
        tracep->declBit(c+17210,"TestHarness ldut asic luart muart Uregs transmitter stx_pad_o", false,-1);
        tracep->declBus(c+17204,"TestHarness ldut asic luart muart Uregs transmitter tstate", false,-1, 2,0);
        tracep->declBus(c+17203,"TestHarness ldut asic luart muart Uregs transmitter tf_count", false,-1, 4,0);
        tracep->declBus(c+17236,"TestHarness ldut asic luart muart Uregs transmitter counter", false,-1, 4,0);
        tracep->declBus(c+17237,"TestHarness ldut asic luart muart Uregs transmitter bit_counter", false,-1, 2,0);
        tracep->declBus(c+17238,"TestHarness ldut asic luart muart Uregs transmitter shift_out", false,-1, 6,0);
        tracep->declBit(c+17239,"TestHarness ldut asic luart muart Uregs transmitter stx_o_tmp", false,-1);
        tracep->declBit(c+17240,"TestHarness ldut asic luart muart Uregs transmitter parity_xor", false,-1);
        tracep->declBit(c+17241,"TestHarness ldut asic luart muart Uregs transmitter tf_pop", false,-1);
        tracep->declBit(c+17242,"TestHarness ldut asic luart muart Uregs transmitter bit_out", false,-1);
        tracep->declBus(c+17933,"TestHarness ldut asic luart muart Uregs transmitter tf_data_in", false,-1, 7,0);
        tracep->declBus(c+17243,"TestHarness ldut asic luart muart Uregs transmitter tf_data_out", false,-1, 7,0);
        tracep->declBit(c+17244,"TestHarness ldut asic luart muart Uregs transmitter tf_overrun", false,-1);
        tracep->declBus(c+19438,"TestHarness ldut asic luart muart Uregs transmitter s_idle", false,-1, 2,0);
        tracep->declBus(c+20360,"TestHarness ldut asic luart muart Uregs transmitter s_send_start", false,-1, 2,0);
        tracep->declBus(c+20362,"TestHarness ldut asic luart muart Uregs transmitter s_send_byte", false,-1, 2,0);
        tracep->declBus(c+20363,"TestHarness ldut asic luart muart Uregs transmitter s_send_parity", false,-1, 2,0);
        tracep->declBus(c+20364,"TestHarness ldut asic luart muart Uregs transmitter s_send_stop", false,-1, 2,0);
        tracep->declBus(c+20365,"TestHarness ldut asic luart muart Uregs transmitter s_pop_byte", false,-1, 2,0);
        tracep->declBus(c+20366,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx fifo_width", false,-1, 31,0);
        tracep->declBus(c+20367,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx fifo_depth", false,-1, 31,0);
        tracep->declBus(c+20341,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx fifo_pointer_w", false,-1, 31,0);
        tracep->declBus(c+20350,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx fifo_counter_w", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx clk", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx wb_rst_i", false,-1);
        tracep->declBit(c+17197,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx push", false,-1);
        tracep->declBit(c+17241,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx pop", false,-1);
        tracep->declBus(c+17933,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx data_in", false,-1, 7,0);
        tracep->declBit(c+17168,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx fifo_reset", false,-1);
        tracep->declBit(c+836,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx reset_status", false,-1);
        tracep->declBus(c+17243,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx data_out", false,-1, 7,0);
        tracep->declBit(c+17244,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx overrun", false,-1);
        tracep->declBus(c+17203,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx count", false,-1, 4,0);
        tracep->declBus(c+17245,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx top", false,-1, 3,0);
        tracep->declBus(c+17246,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx bottom", false,-1, 3,0);
        tracep->declBus(c+17247,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx top_plus_1", false,-1, 3,0);
        tracep->declBus(c+20341,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx tfifo addr_width", false,-1, 31,0);
        tracep->declBus(c+20366,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx tfifo data_width", false,-1, 31,0);
        tracep->declBus(c+20367,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx tfifo depth", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx tfifo clk", false,-1);
        tracep->declBit(c+17197,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx tfifo we", false,-1);
        tracep->declBus(c+17245,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx tfifo a", false,-1, 3,0);
        tracep->declBus(c+17246,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx tfifo dpra", false,-1, 3,0);
        tracep->declBus(c+17933,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx tfifo di", false,-1, 7,0);
        tracep->declBus(c+17243,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx tfifo dpo", false,-1, 7,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+5948+i*1,"TestHarness ldut asic luart muart Uregs transmitter fifo_tx tfifo ram", true,(i+0), 7,0);}}
        tracep->declBus(c+20348,"TestHarness ldut asic luart muart Uregs i_uart_sync_flops width", false,-1, 31,0);
        tracep->declBus(c+20368,"TestHarness ldut asic luart muart Uregs i_uart_sync_flops init_value", false,-1, 0,0);
        tracep->declBus(c+20348,"TestHarness ldut asic luart muart Uregs i_uart_sync_flops Tp", false,-1, 31,0);
        tracep->declBit(c+19395,"TestHarness ldut asic luart muart Uregs i_uart_sync_flops rst_i", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic luart muart Uregs i_uart_sync_flops clk_i", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic luart muart Uregs i_uart_sync_flops stage1_rst_i", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut asic luart muart Uregs i_uart_sync_flops stage1_clk_en_i", false,-1);
        tracep->declBus(c+19430,"TestHarness ldut asic luart muart Uregs i_uart_sync_flops async_dat_i", false,-1, 0,0);
        tracep->declBus(c+17153,"TestHarness ldut asic luart muart Uregs i_uart_sync_flops sync_dat_o", false,-1, 0,0);
        tracep->declBus(c+17248,"TestHarness ldut asic luart muart Uregs i_uart_sync_flops flop_0", false,-1, 0,0);
        tracep->declBit(c+19394,"TestHarness ldut asic luart muart Uregs receiver clk", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic luart muart Uregs receiver wb_rst_i", false,-1);
        tracep->declBus(c+17158,"TestHarness ldut asic luart muart Uregs receiver lcr", false,-1, 7,0);
        tracep->declBit(c+17198,"TestHarness ldut asic luart muart Uregs receiver rf_pop", false,-1);
        tracep->declBit(c+17211,"TestHarness ldut asic luart muart Uregs receiver srx_pad_i", false,-1);
        tracep->declBit(c+17152,"TestHarness ldut asic luart muart Uregs receiver enable", false,-1);
        tracep->declBit(c+17167,"TestHarness ldut asic luart muart Uregs receiver rx_reset", false,-1);
        tracep->declBit(c+836,"TestHarness ldut asic luart muart Uregs receiver lsr_mask", false,-1);
        tracep->declBus(c+17206,"TestHarness ldut asic luart muart Uregs receiver counter_t", false,-1, 9,0);
        tracep->declBus(c+17202,"TestHarness ldut asic luart muart Uregs receiver rf_count", false,-1, 4,0);
        tracep->declBus(c+17199,"TestHarness ldut asic luart muart Uregs receiver rf_data_out", false,-1, 10,0);
        tracep->declBit(c+17177,"TestHarness ldut asic luart muart Uregs receiver rf_overrun", false,-1);
        tracep->declBit(c+17200,"TestHarness ldut asic luart muart Uregs receiver rf_error_bit", false,-1);
        tracep->declBus(c+17205,"TestHarness ldut asic luart muart Uregs receiver rstate", false,-1, 3,0);
        tracep->declBit(c+17201,"TestHarness ldut asic luart muart Uregs receiver rf_push_pulse", false,-1);
        tracep->declBus(c+17249,"TestHarness ldut asic luart muart Uregs receiver rcounter16", false,-1, 3,0);
        tracep->declBus(c+17250,"TestHarness ldut asic luart muart Uregs receiver rbit_counter", false,-1, 2,0);
        tracep->declBus(c+17251,"TestHarness ldut asic luart muart Uregs receiver rshift", false,-1, 7,0);
        tracep->declBit(c+17252,"TestHarness ldut asic luart muart Uregs receiver rparity", false,-1);
        tracep->declBit(c+17253,"TestHarness ldut asic luart muart Uregs receiver rparity_error", false,-1);
        tracep->declBit(c+17254,"TestHarness ldut asic luart muart Uregs receiver rframing_error", false,-1);
        tracep->declBit(c+17255,"TestHarness ldut asic luart muart Uregs receiver rbit_in", false,-1);
        tracep->declBit(c+17256,"TestHarness ldut asic luart muart Uregs receiver rparity_xor", false,-1);
        tracep->declBus(c+17257,"TestHarness ldut asic luart muart Uregs receiver counter_b", false,-1, 7,0);
        tracep->declBit(c+17258,"TestHarness ldut asic luart muart Uregs receiver rf_push_q", false,-1);
        tracep->declBus(c+17259,"TestHarness ldut asic luart muart Uregs receiver rf_data_in", false,-1, 10,0);
        tracep->declBit(c+17260,"TestHarness ldut asic luart muart Uregs receiver rf_push", false,-1);
        tracep->declBit(c+17261,"TestHarness ldut asic luart muart Uregs receiver break_error", false,-1);
        tracep->declBit(c+17262,"TestHarness ldut asic luart muart Uregs receiver rcounter16_eq_7", false,-1);
        tracep->declBit(c+17263,"TestHarness ldut asic luart muart Uregs receiver rcounter16_eq_0", false,-1);
        tracep->declBit(c+17264,"TestHarness ldut asic luart muart Uregs receiver rcounter16_eq_1", false,-1);
        tracep->declBus(c+17265,"TestHarness ldut asic luart muart Uregs receiver rcounter16_minus_1", false,-1, 3,0);
        tracep->declBus(c+19433,"TestHarness ldut asic luart muart Uregs receiver sr_idle", false,-1, 3,0);
        tracep->declBus(c+20369,"TestHarness ldut asic luart muart Uregs receiver sr_rec_start", false,-1, 3,0);
        tracep->declBus(c+20370,"TestHarness ldut asic luart muart Uregs receiver sr_rec_bit", false,-1, 3,0);
        tracep->declBus(c+20371,"TestHarness ldut asic luart muart Uregs receiver sr_rec_parity", false,-1, 3,0);
        tracep->declBus(c+20372,"TestHarness ldut asic luart muart Uregs receiver sr_rec_stop", false,-1, 3,0);
        tracep->declBus(c+20373,"TestHarness ldut asic luart muart Uregs receiver sr_check_parity", false,-1, 3,0);
        tracep->declBus(c+20374,"TestHarness ldut asic luart muart Uregs receiver sr_rec_prepare", false,-1, 3,0);
        tracep->declBus(c+20375,"TestHarness ldut asic luart muart Uregs receiver sr_end_bit", false,-1, 3,0);
        tracep->declBus(c+20361,"TestHarness ldut asic luart muart Uregs receiver sr_ca_lc_parity", false,-1, 3,0);
        tracep->declBus(c+20376,"TestHarness ldut asic luart muart Uregs receiver sr_wait1", false,-1, 3,0);
        tracep->declBus(c+20377,"TestHarness ldut asic luart muart Uregs receiver sr_push", false,-1, 3,0);
        tracep->declBus(c+17266,"TestHarness ldut asic luart muart Uregs receiver toc_value", false,-1, 9,0);
        tracep->declBus(c+17267,"TestHarness ldut asic luart muart Uregs receiver brc_value", false,-1, 7,0);
        tracep->declBus(c+20344,"TestHarness ldut asic luart muart Uregs receiver fifo_rx fifo_width", false,-1, 31,0);
        tracep->declBus(c+20367,"TestHarness ldut asic luart muart Uregs receiver fifo_rx fifo_depth", false,-1, 31,0);
        tracep->declBus(c+20341,"TestHarness ldut asic luart muart Uregs receiver fifo_rx fifo_pointer_w", false,-1, 31,0);
        tracep->declBus(c+20350,"TestHarness ldut asic luart muart Uregs receiver fifo_rx fifo_counter_w", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic luart muart Uregs receiver fifo_rx clk", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic luart muart Uregs receiver fifo_rx wb_rst_i", false,-1);
        tracep->declBit(c+17201,"TestHarness ldut asic luart muart Uregs receiver fifo_rx push", false,-1);
        tracep->declBit(c+17198,"TestHarness ldut asic luart muart Uregs receiver fifo_rx pop", false,-1);
        tracep->declBus(c+17259,"TestHarness ldut asic luart muart Uregs receiver fifo_rx data_in", false,-1, 10,0);
        tracep->declBit(c+17167,"TestHarness ldut asic luart muart Uregs receiver fifo_rx fifo_reset", false,-1);
        tracep->declBit(c+836,"TestHarness ldut asic luart muart Uregs receiver fifo_rx reset_status", false,-1);
        tracep->declBus(c+17199,"TestHarness ldut asic luart muart Uregs receiver fifo_rx data_out", false,-1, 10,0);
        tracep->declBit(c+17177,"TestHarness ldut asic luart muart Uregs receiver fifo_rx overrun", false,-1);
        tracep->declBus(c+17202,"TestHarness ldut asic luart muart Uregs receiver fifo_rx count", false,-1, 4,0);
        tracep->declBit(c+17200,"TestHarness ldut asic luart muart Uregs receiver fifo_rx error_bit", false,-1);
        tracep->declBus(c+15584,"TestHarness ldut asic luart muart Uregs receiver fifo_rx data8_out", false,-1, 7,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+17268+i*1,"TestHarness ldut asic luart muart Uregs receiver fifo_rx fifo", true,(i+0), 2,0);}}
        tracep->declBus(c+17284,"TestHarness ldut asic luart muart Uregs receiver fifo_rx top", false,-1, 3,0);
        tracep->declBus(c+17285,"TestHarness ldut asic luart muart Uregs receiver fifo_rx bottom", false,-1, 3,0);
        tracep->declBus(c+17286,"TestHarness ldut asic luart muart Uregs receiver fifo_rx top_plus_1", false,-1, 3,0);
        tracep->declBus(c+17287,"TestHarness ldut asic luart muart Uregs receiver fifo_rx word0", false,-1, 2,0);
        tracep->declBus(c+17288,"TestHarness ldut asic luart muart Uregs receiver fifo_rx word1", false,-1, 2,0);
        tracep->declBus(c+17289,"TestHarness ldut asic luart muart Uregs receiver fifo_rx word2", false,-1, 2,0);
        tracep->declBus(c+17290,"TestHarness ldut asic luart muart Uregs receiver fifo_rx word3", false,-1, 2,0);
        tracep->declBus(c+17291,"TestHarness ldut asic luart muart Uregs receiver fifo_rx word4", false,-1, 2,0);
        tracep->declBus(c+17292,"TestHarness ldut asic luart muart Uregs receiver fifo_rx word5", false,-1, 2,0);
        tracep->declBus(c+17293,"TestHarness ldut asic luart muart Uregs receiver fifo_rx word6", false,-1, 2,0);
        tracep->declBus(c+17294,"TestHarness ldut asic luart muart Uregs receiver fifo_rx word7", false,-1, 2,0);
        tracep->declBus(c+17295,"TestHarness ldut asic luart muart Uregs receiver fifo_rx word8", false,-1, 2,0);
        tracep->declBus(c+17296,"TestHarness ldut asic luart muart Uregs receiver fifo_rx word9", false,-1, 2,0);
        tracep->declBus(c+17297,"TestHarness ldut asic luart muart Uregs receiver fifo_rx word10", false,-1, 2,0);
        tracep->declBus(c+17298,"TestHarness ldut asic luart muart Uregs receiver fifo_rx word11", false,-1, 2,0);
        tracep->declBus(c+17299,"TestHarness ldut asic luart muart Uregs receiver fifo_rx word12", false,-1, 2,0);
        tracep->declBus(c+17300,"TestHarness ldut asic luart muart Uregs receiver fifo_rx word13", false,-1, 2,0);
        tracep->declBus(c+17301,"TestHarness ldut asic luart muart Uregs receiver fifo_rx word14", false,-1, 2,0);
        tracep->declBus(c+17302,"TestHarness ldut asic luart muart Uregs receiver fifo_rx word15", false,-1, 2,0);
        tracep->declBus(c+20341,"TestHarness ldut asic luart muart Uregs receiver fifo_rx rfifo addr_width", false,-1, 31,0);
        tracep->declBus(c+20366,"TestHarness ldut asic luart muart Uregs receiver fifo_rx rfifo data_width", false,-1, 31,0);
        tracep->declBus(c+20367,"TestHarness ldut asic luart muart Uregs receiver fifo_rx rfifo depth", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic luart muart Uregs receiver fifo_rx rfifo clk", false,-1);
        tracep->declBit(c+17201,"TestHarness ldut asic luart muart Uregs receiver fifo_rx rfifo we", false,-1);
        tracep->declBus(c+17284,"TestHarness ldut asic luart muart Uregs receiver fifo_rx rfifo a", false,-1, 3,0);
        tracep->declBus(c+17285,"TestHarness ldut asic luart muart Uregs receiver fifo_rx rfifo dpra", false,-1, 3,0);
        tracep->declBus(c+17303,"TestHarness ldut asic luart muart Uregs receiver fifo_rx rfifo di", false,-1, 7,0);
        tracep->declBus(c+15584,"TestHarness ldut asic luart muart Uregs receiver fifo_rx rfifo dpo", false,-1, 7,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+5964+i*1,"TestHarness ldut asic luart muart Uregs receiver fifo_rx rfifo ram", true,(i+0), 7,0);}}
        tracep->declBit(c+19394,"TestHarness ldut asic lspi clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic lspi reset", false,-1);
        tracep->declBit(c+17925,"TestHarness ldut asic lspi auto_in_psel", false,-1);
        tracep->declBit(c+17926,"TestHarness ldut asic lspi auto_in_penable", false,-1);
        tracep->declBit(c+1154,"TestHarness ldut asic lspi auto_in_pwrite", false,-1);
        tracep->declBus(c+17919,"TestHarness ldut asic lspi auto_in_paddr", false,-1, 29,0);
        tracep->declBus(c+1155,"TestHarness ldut asic lspi auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+1156,"TestHarness ldut asic lspi auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+17927,"TestHarness ldut asic lspi auto_in_pready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic lspi auto_in_pslverr", false,-1);
        tracep->declBus(c+1157,"TestHarness ldut asic lspi auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+1,"TestHarness ldut asic lspi spi_bundle_clk", false,-1);
        tracep->declBus(c+19431,"TestHarness ldut asic lspi spi_bundle_cs", false,-1, 1,0);
        tracep->declBit(c+19432,"TestHarness ldut asic lspi spi_bundle_mosi", false,-1);
        tracep->declBit(c+17878,"TestHarness ldut asic lspi spi_bundle_miso", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic lspi mspi_clk", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic lspi mspi_resetn", false,-1);
        tracep->declBit(c+17925,"TestHarness ldut asic lspi mspi_in_psel", false,-1);
        tracep->declBit(c+17926,"TestHarness ldut asic lspi mspi_in_penable", false,-1);
        tracep->declBit(c+1154,"TestHarness ldut asic lspi mspi_in_pwrite", false,-1);
        tracep->declBus(c+17934,"TestHarness ldut asic lspi mspi_in_paddr", false,-1, 31,0);
        tracep->declBus(c+20360,"TestHarness ldut asic lspi mspi_in_pprot", false,-1, 2,0);
        tracep->declBus(c+1155,"TestHarness ldut asic lspi mspi_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+1156,"TestHarness ldut asic lspi mspi_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+17927,"TestHarness ldut asic lspi mspi_in_pready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic lspi mspi_in_pslverr", false,-1);
        tracep->declBus(c+1157,"TestHarness ldut asic lspi mspi_in_prdata", false,-1, 31,0);
        tracep->declBit(c+1,"TestHarness ldut asic lspi mspi_spi_clk", false,-1);
        tracep->declBus(c+19431,"TestHarness ldut asic lspi mspi_spi_cs", false,-1, 1,0);
        tracep->declBit(c+19432,"TestHarness ldut asic lspi mspi_spi_mosi", false,-1);
        tracep->declBit(c+17878,"TestHarness ldut asic lspi mspi_spi_miso", false,-1);
        tracep->declBit(c+20378,"TestHarness ldut asic lspi mspi_spi_irq_out", false,-1);
        tracep->declBus(c+20379,"TestHarness ldut asic lspi mspi flash_addr_start", false,-1, 31,0);
        tracep->declBus(c+20380,"TestHarness ldut asic lspi mspi flash_addr_end", false,-1, 31,0);
        tracep->declBus(c+20359,"TestHarness ldut asic lspi mspi spi_cs_num", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut asic lspi mspi clk", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut asic lspi mspi resetn", false,-1);
        tracep->declBus(c+17934,"TestHarness ldut asic lspi mspi in_paddr", false,-1, 31,0);
        tracep->declBit(c+17925,"TestHarness ldut asic lspi mspi in_psel", false,-1);
        tracep->declBit(c+17926,"TestHarness ldut asic lspi mspi in_penable", false,-1);
        tracep->declBus(c+20360,"TestHarness ldut asic lspi mspi in_pprot", false,-1, 2,0);
        tracep->declBit(c+1154,"TestHarness ldut asic lspi mspi in_pwrite", false,-1);
        tracep->declBus(c+1155,"TestHarness ldut asic lspi mspi in_pwdata", false,-1, 31,0);
        tracep->declBus(c+1156,"TestHarness ldut asic lspi mspi in_pstrb", false,-1, 3,0);
        tracep->declBit(c+17927,"TestHarness ldut asic lspi mspi in_pready", false,-1);
        tracep->declBus(c+1157,"TestHarness ldut asic lspi mspi in_prdata", false,-1, 31,0);
        tracep->declBit(c+19430,"TestHarness ldut asic lspi mspi in_pslverr", false,-1);
        tracep->declBit(c+1,"TestHarness ldut asic lspi mspi spi_clk", false,-1);
        tracep->declBus(c+19431,"TestHarness ldut asic lspi mspi spi_cs", false,-1, 1,0);
        tracep->declBit(c+19432,"TestHarness ldut asic lspi mspi spi_mosi", false,-1);
        tracep->declBit(c+17878,"TestHarness ldut asic lspi mspi spi_miso", false,-1);
        tracep->declBit(c+20378,"TestHarness ldut asic lspi mspi spi_irq_out", false,-1);
        tracep->declQuad(c+5980,"TestHarness ldut asic lspi mspi data", false,-1, 63,0);
        tracep->declBit(c+17935,"TestHarness ldut asic lspi mspi ren", false,-1);
        tracep->declBit(c+19419,"TestHarness ldut asic lspi mspi wen", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic lspi mspi flashRead clock", false,-1);
        tracep->declBit(c+17935,"TestHarness ldut asic lspi mspi flashRead ren", false,-1);
        tracep->declQuad(c+17936,"TestHarness ldut asic lspi mspi flashRead addr", false,-1, 63,0);
        tracep->declQuad(c+5980,"TestHarness ldut asic lspi mspi flashRead data", false,-1, 63,0);
        tracep->declBit(c+19394,"TestHarness ldut asic axi42apb clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic axi42apb reset", false,-1);
        tracep->declBit(c+1146,"TestHarness ldut asic axi42apb auto_in_awready", false,-1);
        tracep->declBit(c+92,"TestHarness ldut asic axi42apb auto_in_awvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic axi42apb auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+93,"TestHarness ldut asic axi42apb auto_in_awaddr", false,-1, 29,0);
        tracep->declBus(c+19434,"TestHarness ldut asic axi42apb auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic axi42apb auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+1147,"TestHarness ldut asic axi42apb auto_in_wready", false,-1);
        tracep->declBit(c+94,"TestHarness ldut asic axi42apb auto_in_wvalid", false,-1);
        tracep->declQuad(c+1138,"TestHarness ldut asic axi42apb auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+78,"TestHarness ldut asic axi42apb auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+854,"TestHarness ldut asic axi42apb auto_in_bready", false,-1);
        tracep->declBit(c+1148,"TestHarness ldut asic axi42apb auto_in_bvalid", false,-1);
        tracep->declBus(c+1149,"TestHarness ldut asic axi42apb auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+19431,"TestHarness ldut asic axi42apb auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+1150,"TestHarness ldut asic axi42apb auto_in_arready", false,-1);
        tracep->declBit(c+95,"TestHarness ldut asic axi42apb auto_in_arvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut asic axi42apb auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+93,"TestHarness ldut asic axi42apb auto_in_araddr", false,-1, 29,0);
        tracep->declBus(c+19434,"TestHarness ldut asic axi42apb auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+76,"TestHarness ldut asic axi42apb auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+855,"TestHarness ldut asic axi42apb auto_in_rready", false,-1);
        tracep->declBit(c+17918,"TestHarness ldut asic axi42apb auto_in_rvalid", false,-1);
        tracep->declBus(c+1151,"TestHarness ldut asic axi42apb auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+19400,"TestHarness ldut asic axi42apb auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+19431,"TestHarness ldut asic axi42apb auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+1152,"TestHarness ldut asic axi42apb auto_out_psel", false,-1);
        tracep->declBit(c+1153,"TestHarness ldut asic axi42apb auto_out_penable", false,-1);
        tracep->declBit(c+1154,"TestHarness ldut asic axi42apb auto_out_pwrite", false,-1);
        tracep->declBus(c+17919,"TestHarness ldut asic axi42apb auto_out_paddr", false,-1, 29,0);
        tracep->declBus(c+1155,"TestHarness ldut asic axi42apb auto_out_pwdata", false,-1, 31,0);
        tracep->declBus(c+1156,"TestHarness ldut asic axi42apb auto_out_pstrb", false,-1, 3,0);
        tracep->declBit(c+17920,"TestHarness ldut asic axi42apb auto_out_pready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut asic axi42apb auto_out_pslverr", false,-1);
        tracep->declBus(c+19402,"TestHarness ldut asic axi42apb auto_out_prdata", false,-1, 31,0);
        tracep->declBus(c+5982,"TestHarness ldut asic axi42apb state", false,-1, 2,0);
        tracep->declBit(c+1150,"TestHarness ldut asic axi42apb is_ar", false,-1);
        tracep->declBit(c+5983,"TestHarness ldut asic axi42apb is_r", false,-1);
        tracep->declBit(c+5984,"TestHarness ldut asic axi42apb is_aw", false,-1);
        tracep->declBit(c+5985,"TestHarness ldut asic axi42apb is_w", false,-1);
        tracep->declBit(c+1148,"TestHarness ldut asic axi42apb is_b", false,-1);
        tracep->declBit(c+5986,"TestHarness ldut asic axi42apb is_write", false,-1);
        tracep->declBus(c+1151,"TestHarness ldut asic axi42apb rid_reg", false,-1, 3,0);
        tracep->declBit(c+5987,"TestHarness ldut asic axi42apb bundleIn_0_awready_REG", false,-1);
        tracep->declBit(c+1146,"TestHarness ldut asic axi42apb bundleIn_0_awready", false,-1);
        tracep->declBus(c+1149,"TestHarness ldut asic axi42apb bid_reg", false,-1, 3,0);
        tracep->declBus(c+5988,"TestHarness ldut asic axi42apb araddr_reg", false,-1, 29,0);
        tracep->declBus(c+5989,"TestHarness ldut asic axi42apb awaddr_reg", false,-1, 29,0);
        tracep->declBit(c+5990,"TestHarness ldut asic axi42apb bundleIn_0_wready_REG", false,-1);
        tracep->declBit(c+1147,"TestHarness ldut asic axi42apb bundleIn_0_wready", false,-1);
        tracep->declQuad(c+5991,"TestHarness ldut asic axi42apb wdata_reg", false,-1, 63,0);
        tracep->declBus(c+5993,"TestHarness ldut asic axi42apb wstrb_reg", false,-1, 7,0);
        tracep->declBit(c+5994,"TestHarness ldut asic axi42apb bundleOut_0_psel", false,-1);
        tracep->declBit(c+5995,"TestHarness ldut asic axi42apb bundleOut_0_penable_REG", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu_reset_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic cpu_reset_chain io_d", false,-1);
        tracep->declBit(c+1158,"TestHarness ldut asic cpu_reset_chain io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic cpu_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+1158,"TestHarness ldut asic cpu_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut asic cpu_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut asic cpu_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+1158,"TestHarness ldut asic cpu_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+1158,"TestHarness ldut asic cpu_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+5996,"TestHarness ldut asic cpu_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+5997,"TestHarness ldut asic cpu_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+5998,"TestHarness ldut asic cpu_reset_chain output_chain sync_3", false,-1);
        tracep->declBit(c+5999,"TestHarness ldut asic cpu_reset_chain output_chain sync_4", false,-1);
        tracep->declBit(c+6000,"TestHarness ldut asic cpu_reset_chain output_chain sync_5", false,-1);
        tracep->declBit(c+6001,"TestHarness ldut asic cpu_reset_chain output_chain sync_6", false,-1);
        tracep->declBit(c+6002,"TestHarness ldut asic cpu_reset_chain output_chain sync_7", false,-1);
        tracep->declBit(c+6003,"TestHarness ldut asic cpu_reset_chain output_chain sync_8", false,-1);
        tracep->declBit(c+6004,"TestHarness ldut asic cpu_reset_chain output_chain sync_9", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga reset", false,-1);
        tracep->declBit(c+1121,"TestHarness ldut fpga master_mem_0_awready", false,-1);
        tracep->declBit(c+18414,"TestHarness ldut fpga master_mem_0_awvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut fpga master_mem_0_awid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut fpga master_mem_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut fpga master_mem_0_awlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut fpga master_mem_0_awsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut fpga master_mem_0_awburst", false,-1, 1,0);
        tracep->declBit(c+1123,"TestHarness ldut fpga master_mem_0_wready", false,-1);
        tracep->declBit(c+18419,"TestHarness ldut fpga master_mem_0_wvalid", false,-1);
        tracep->declQuad(c+18420,"TestHarness ldut fpga master_mem_0_wdata", false,-1, 63,0);
        tracep->declBus(c+18422,"TestHarness ldut fpga master_mem_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+18423,"TestHarness ldut fpga master_mem_0_wlast", false,-1);
        tracep->declBit(c+1124,"TestHarness ldut fpga master_mem_0_bready", false,-1);
        tracep->declBit(c+1125,"TestHarness ldut fpga master_mem_0_bvalid", false,-1);
        tracep->declBus(c+1126,"TestHarness ldut fpga master_mem_0_bid", false,-1, 3,0);
        tracep->declBus(c+1127,"TestHarness ldut fpga master_mem_0_bresp", false,-1, 1,0);
        tracep->declBit(c+1128,"TestHarness ldut fpga master_mem_0_arready", false,-1);
        tracep->declBit(c+18424,"TestHarness ldut fpga master_mem_0_arvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut fpga master_mem_0_arid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut fpga master_mem_0_araddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut fpga master_mem_0_arlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut fpga master_mem_0_arsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut fpga master_mem_0_arburst", false,-1, 1,0);
        tracep->declBit(c+1129,"TestHarness ldut fpga master_mem_0_rready", false,-1);
        tracep->declBit(c+1130,"TestHarness ldut fpga master_mem_0_rvalid", false,-1);
        tracep->declBus(c+1131,"TestHarness ldut fpga master_mem_0_rid", false,-1, 3,0);
        tracep->declQuad(c+1132,"TestHarness ldut fpga master_mem_0_rdata", false,-1, 63,0);
        tracep->declBus(c+1134,"TestHarness ldut fpga master_mem_0_rresp", false,-1, 1,0);
        tracep->declBit(c+1135,"TestHarness ldut fpga master_mem_0_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+19397,"TestHarness ldut fpga fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+1119,"TestHarness ldut fpga fpga_io_c2b_send", false,-1);
        tracep->declBus(c+1120,"TestHarness ldut fpga fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+19396,"TestHarness ldut fpga fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+1117,"TestHarness ldut fpga fpga_io_b2c_send", false,-1);
        tracep->declBus(c+1118,"TestHarness ldut fpga fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga xbar_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga xbar_reset", false,-1);
        tracep->declBit(c+18425,"TestHarness ldut fpga xbar_auto_in_a_ready", false,-1);
        tracep->declBit(c+18426,"TestHarness ldut fpga xbar_auto_in_a_valid", false,-1);
        tracep->declBus(c+18427,"TestHarness ldut fpga xbar_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18428,"TestHarness ldut fpga xbar_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18429,"TestHarness ldut fpga xbar_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga xbar_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18431,"TestHarness ldut fpga xbar_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga xbar_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18433,"TestHarness ldut fpga xbar_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+6005,"TestHarness ldut fpga xbar_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+6006,"TestHarness ldut fpga xbar_auto_in_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga xbar_auto_in_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga xbar_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga xbar_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga xbar_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6010,"TestHarness ldut fpga xbar_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga xbar_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6012,"TestHarness ldut fpga xbar_auto_in_d_ready", false,-1);
        tracep->declBit(c+6013,"TestHarness ldut fpga xbar_auto_in_d_valid", false,-1);
        tracep->declBus(c+6014,"TestHarness ldut fpga xbar_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6015,"TestHarness ldut fpga xbar_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6016,"TestHarness ldut fpga xbar_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6017,"TestHarness ldut fpga xbar_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6018,"TestHarness ldut fpga xbar_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+6019,"TestHarness ldut fpga xbar_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+6021,"TestHarness ldut fpga xbar_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga xbar_auto_in_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga xbar_auto_in_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga xbar_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+6024,"TestHarness ldut fpga xbar_auto_out_2_a_ready", false,-1);
        tracep->declBit(c+18435,"TestHarness ldut fpga xbar_auto_out_2_a_valid", false,-1);
        tracep->declBus(c+18427,"TestHarness ldut fpga xbar_auto_out_2_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18428,"TestHarness ldut fpga xbar_auto_out_2_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18436,"TestHarness ldut fpga xbar_auto_out_2_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga xbar_auto_out_2_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18437,"TestHarness ldut fpga xbar_auto_out_2_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga xbar_auto_out_2_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+6005,"TestHarness ldut fpga xbar_auto_out_2_a_bits_corrupt", false,-1);
        tracep->declBit(c+6006,"TestHarness ldut fpga xbar_auto_out_2_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga xbar_auto_out_2_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga xbar_auto_out_2_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga xbar_auto_out_2_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6025,"TestHarness ldut fpga xbar_auto_out_2_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+6010,"TestHarness ldut fpga xbar_auto_out_2_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6026,"TestHarness ldut fpga xbar_auto_out_2_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+6027,"TestHarness ldut fpga xbar_auto_out_2_d_ready", false,-1);
        tracep->declBit(c+6028,"TestHarness ldut fpga xbar_auto_out_2_d_valid", false,-1);
        tracep->declBus(c+6029,"TestHarness ldut fpga xbar_auto_out_2_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6030,"TestHarness ldut fpga xbar_auto_out_2_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6031,"TestHarness ldut fpga xbar_auto_out_2_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6032,"TestHarness ldut fpga xbar_auto_out_2_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6033,"TestHarness ldut fpga xbar_auto_out_2_d_bits_denied", false,-1);
        tracep->declBit(c+6034,"TestHarness ldut fpga xbar_auto_out_2_d_bits_corrupt", false,-1);
        tracep->declBit(c+17306,"TestHarness ldut fpga xbar_auto_out_2_e_valid", false,-1);
        tracep->declBit(c+18438,"TestHarness ldut fpga xbar_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+18439,"TestHarness ldut fpga xbar_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+18427,"TestHarness ldut fpga xbar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18428,"TestHarness ldut fpga xbar_auto_out_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18429,"TestHarness ldut fpga xbar_auto_out_1_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga xbar_auto_out_1_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18440,"TestHarness ldut fpga xbar_auto_out_1_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga xbar_auto_out_1_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18433,"TestHarness ldut fpga xbar_auto_out_1_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+6005,"TestHarness ldut fpga xbar_auto_out_1_a_bits_corrupt", false,-1);
        tracep->declBit(c+6035,"TestHarness ldut fpga xbar_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+6036,"TestHarness ldut fpga xbar_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+6037,"TestHarness ldut fpga xbar_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6038,"TestHarness ldut fpga xbar_auto_out_1_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6039,"TestHarness ldut fpga xbar_auto_out_1_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6040,"TestHarness ldut fpga xbar_auto_out_1_d_bits_denied", false,-1);
        tracep->declQuad(c+6041,"TestHarness ldut fpga xbar_auto_out_1_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+6043,"TestHarness ldut fpga xbar_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+18441,"TestHarness ldut fpga xbar_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+18442,"TestHarness ldut fpga xbar_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+18427,"TestHarness ldut fpga xbar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18428,"TestHarness ldut fpga xbar_auto_out_0_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18436,"TestHarness ldut fpga xbar_auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga xbar_auto_out_0_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18431,"TestHarness ldut fpga xbar_auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga xbar_auto_out_0_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18433,"TestHarness ldut fpga xbar_auto_out_0_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+6005,"TestHarness ldut fpga xbar_auto_out_0_a_bits_corrupt", false,-1);
        tracep->declBit(c+6044,"TestHarness ldut fpga xbar_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+6045,"TestHarness ldut fpga xbar_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+6046,"TestHarness ldut fpga xbar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6047,"TestHarness ldut fpga xbar_auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6048,"TestHarness ldut fpga xbar_auto_out_0_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6049,"TestHarness ldut fpga xbar_auto_out_0_d_bits_denied", false,-1);
        tracep->declQuad(c+1132,"TestHarness ldut fpga xbar_auto_out_0_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+6050,"TestHarness ldut fpga xbar_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga xbar_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga xbar_1_reset", false,-1);
        tracep->declBit(c+18443,"TestHarness ldut fpga xbar_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+6051,"TestHarness ldut fpga xbar_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga xbar_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga xbar_1_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga xbar_1_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga xbar_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga xbar_1_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6057,"TestHarness ldut fpga xbar_1_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18444,"TestHarness ldut fpga xbar_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+18445,"TestHarness ldut fpga xbar_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+18446,"TestHarness ldut fpga xbar_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18447,"TestHarness ldut fpga xbar_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18448,"TestHarness ldut fpga xbar_1_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18449,"TestHarness ldut fpga xbar_1_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18450,"TestHarness ldut fpga xbar_1_auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18451,"TestHarness ldut fpga xbar_1_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+18452,"TestHarness ldut fpga xbar_1_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18453,"TestHarness ldut fpga xbar_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6058,"TestHarness ldut fpga xbar_1_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+6059,"TestHarness ldut fpga xbar_1_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga xbar_1_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga xbar_1_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga xbar_1_auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6060,"TestHarness ldut fpga xbar_1_auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga xbar_1_auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18454,"TestHarness ldut fpga xbar_1_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+6061,"TestHarness ldut fpga xbar_1_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+6062,"TestHarness ldut fpga xbar_1_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6063,"TestHarness ldut fpga xbar_1_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6064,"TestHarness ldut fpga xbar_1_auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+6065,"TestHarness ldut fpga xbar_1_auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+6066,"TestHarness ldut fpga xbar_1_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+18455,"TestHarness ldut fpga xbar_1_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+6067,"TestHarness ldut fpga xbar_1_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga xbar_1_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga xbar_1_auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga xbar_1_auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga xbar_1_auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga xbar_1_auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6057,"TestHarness ldut fpga xbar_1_auto_out_0_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18456,"TestHarness ldut fpga xbar_1_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+18457,"TestHarness ldut fpga xbar_1_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+18458,"TestHarness ldut fpga xbar_1_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18459,"TestHarness ldut fpga xbar_1_auto_out_0_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18460,"TestHarness ldut fpga xbar_1_auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+16268,"TestHarness ldut fpga xbar_1_auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+16269,"TestHarness ldut fpga xbar_1_auto_out_0_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18461,"TestHarness ldut fpga xbar_1_auto_out_0_d_bits_denied", false,-1);
        tracep->declBus(c+16270,"TestHarness ldut fpga xbar_1_auto_out_0_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+16271,"TestHarness ldut fpga xbar_1_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga ferr_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga ferr_reset", false,-1);
        tracep->declBit(c+6058,"TestHarness ldut fpga ferr_auto_in_a_ready", false,-1);
        tracep->declBit(c+6059,"TestHarness ldut fpga ferr_auto_in_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga ferr_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga ferr_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga ferr_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6060,"TestHarness ldut fpga ferr_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga ferr_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18454,"TestHarness ldut fpga ferr_auto_in_d_ready", false,-1);
        tracep->declBit(c+6061,"TestHarness ldut fpga ferr_auto_in_d_valid", false,-1);
        tracep->declBus(c+6062,"TestHarness ldut fpga ferr_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6063,"TestHarness ldut fpga ferr_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6064,"TestHarness ldut fpga ferr_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+6065,"TestHarness ldut fpga ferr_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+6066,"TestHarness ldut fpga ferr_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink_reset", false,-1);
        tracep->declBit(c+18462,"TestHarness ldut fpga chiplink_auto_mbypass_out_a_ready", false,-1);
        tracep->declBit(c+18463,"TestHarness ldut fpga chiplink_auto_mbypass_out_a_valid", false,-1);
        tracep->declBus(c+6068,"TestHarness ldut fpga chiplink_auto_mbypass_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6069,"TestHarness ldut fpga chiplink_auto_mbypass_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6070,"TestHarness ldut fpga chiplink_auto_mbypass_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6071,"TestHarness ldut fpga chiplink_auto_mbypass_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+6072,"TestHarness ldut fpga chiplink_auto_mbypass_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6073,"TestHarness ldut fpga chiplink_auto_mbypass_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6074,"TestHarness ldut fpga chiplink_auto_mbypass_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+6075,"TestHarness ldut fpga chiplink_auto_mbypass_out_c_ready", false,-1);
        tracep->declBit(c+17307,"TestHarness ldut fpga chiplink_auto_mbypass_out_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga chiplink_auto_mbypass_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga chiplink_auto_mbypass_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga chiplink_auto_mbypass_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6076,"TestHarness ldut fpga chiplink_auto_mbypass_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga chiplink_auto_mbypass_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6077,"TestHarness ldut fpga chiplink_auto_mbypass_out_d_ready", false,-1);
        tracep->declBit(c+6078,"TestHarness ldut fpga chiplink_auto_mbypass_out_d_valid", false,-1);
        tracep->declBus(c+6079,"TestHarness ldut fpga chiplink_auto_mbypass_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6080,"TestHarness ldut fpga chiplink_auto_mbypass_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6081,"TestHarness ldut fpga chiplink_auto_mbypass_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6082,"TestHarness ldut fpga chiplink_auto_mbypass_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+6083,"TestHarness ldut fpga chiplink_auto_mbypass_out_d_bits_denied", false,-1);
        tracep->declBus(c+6084,"TestHarness ldut fpga chiplink_auto_mbypass_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+6085,"TestHarness ldut fpga chiplink_auto_mbypass_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga chiplink_auto_mbypass_out_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga chiplink_auto_mbypass_out_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga chiplink_auto_mbypass_out_e_bits_sink", false,-1);
        tracep->declBit(c+18455,"TestHarness ldut fpga chiplink_auto_sbypass_node_in_in_a_ready", false,-1);
        tracep->declBit(c+6067,"TestHarness ldut fpga chiplink_auto_sbypass_node_in_in_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga chiplink_auto_sbypass_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga chiplink_auto_sbypass_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga chiplink_auto_sbypass_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga chiplink_auto_sbypass_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga chiplink_auto_sbypass_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6057,"TestHarness ldut fpga chiplink_auto_sbypass_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18456,"TestHarness ldut fpga chiplink_auto_sbypass_node_in_in_d_ready", false,-1);
        tracep->declBit(c+18457,"TestHarness ldut fpga chiplink_auto_sbypass_node_in_in_d_valid", false,-1);
        tracep->declBus(c+18458,"TestHarness ldut fpga chiplink_auto_sbypass_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18459,"TestHarness ldut fpga chiplink_auto_sbypass_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18460,"TestHarness ldut fpga chiplink_auto_sbypass_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+16268,"TestHarness ldut fpga chiplink_auto_sbypass_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+16269,"TestHarness ldut fpga chiplink_auto_sbypass_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18461,"TestHarness ldut fpga chiplink_auto_sbypass_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+16270,"TestHarness ldut fpga chiplink_auto_sbypass_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+16271,"TestHarness ldut fpga chiplink_auto_sbypass_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink_auto_io_out_c2b_clk", false,-1);
        tracep->declBit(c+19397,"TestHarness ldut fpga chiplink_auto_io_out_c2b_rst", false,-1);
        tracep->declBit(c+1119,"TestHarness ldut fpga chiplink_auto_io_out_c2b_send", false,-1);
        tracep->declBus(c+1120,"TestHarness ldut fpga chiplink_auto_io_out_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink_auto_io_out_b2c_clk", false,-1);
        tracep->declBit(c+19396,"TestHarness ldut fpga chiplink_auto_io_out_b2c_rst", false,-1);
        tracep->declBit(c+1117,"TestHarness ldut fpga chiplink_auto_io_out_b2c_send", false,-1);
        tracep->declBus(c+1118,"TestHarness ldut fpga chiplink_auto_io_out_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_reset", false,-1);
        tracep->declBit(c+16272,"TestHarness ldut fpga axi4yank_auto_in_awready", false,-1);
        tracep->declBit(c+18464,"TestHarness ldut fpga axi4yank_auto_in_awvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut fpga axi4yank_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut fpga axi4yank_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut fpga axi4yank_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut fpga axi4yank_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut fpga axi4yank_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank_auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+1123,"TestHarness ldut fpga axi4yank_auto_in_wready", false,-1);
        tracep->declBit(c+18419,"TestHarness ldut fpga axi4yank_auto_in_wvalid", false,-1);
        tracep->declQuad(c+18420,"TestHarness ldut fpga axi4yank_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18422,"TestHarness ldut fpga axi4yank_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+18423,"TestHarness ldut fpga axi4yank_auto_in_wlast", false,-1);
        tracep->declBit(c+1124,"TestHarness ldut fpga axi4yank_auto_in_bready", false,-1);
        tracep->declBit(c+1125,"TestHarness ldut fpga axi4yank_auto_in_bvalid", false,-1);
        tracep->declBus(c+1126,"TestHarness ldut fpga axi4yank_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+1127,"TestHarness ldut fpga axi4yank_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+6086,"TestHarness ldut fpga axi4yank_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6087,"TestHarness ldut fpga axi4yank_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6088,"TestHarness ldut fpga axi4yank_auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+16273,"TestHarness ldut fpga axi4yank_auto_in_arready", false,-1);
        tracep->declBit(c+18468,"TestHarness ldut fpga axi4yank_auto_in_arvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut fpga axi4yank_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut fpga axi4yank_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut fpga axi4yank_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut fpga axi4yank_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut fpga axi4yank_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4yank_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4yank_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4yank_auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+1129,"TestHarness ldut fpga axi4yank_auto_in_rready", false,-1);
        tracep->declBit(c+1130,"TestHarness ldut fpga axi4yank_auto_in_rvalid", false,-1);
        tracep->declBus(c+1131,"TestHarness ldut fpga axi4yank_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+1132,"TestHarness ldut fpga axi4yank_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+1134,"TestHarness ldut fpga axi4yank_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+6089,"TestHarness ldut fpga axi4yank_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6090,"TestHarness ldut fpga axi4yank_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6091,"TestHarness ldut fpga axi4yank_auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+1135,"TestHarness ldut fpga axi4yank_auto_in_rlast", false,-1);
        tracep->declBit(c+1121,"TestHarness ldut fpga axi4yank_auto_out_awready", false,-1);
        tracep->declBit(c+18414,"TestHarness ldut fpga axi4yank_auto_out_awvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut fpga axi4yank_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut fpga axi4yank_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut fpga axi4yank_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut fpga axi4yank_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut fpga axi4yank_auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+1123,"TestHarness ldut fpga axi4yank_auto_out_wready", false,-1);
        tracep->declBit(c+18419,"TestHarness ldut fpga axi4yank_auto_out_wvalid", false,-1);
        tracep->declQuad(c+18420,"TestHarness ldut fpga axi4yank_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18422,"TestHarness ldut fpga axi4yank_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+18423,"TestHarness ldut fpga axi4yank_auto_out_wlast", false,-1);
        tracep->declBit(c+1124,"TestHarness ldut fpga axi4yank_auto_out_bready", false,-1);
        tracep->declBit(c+1125,"TestHarness ldut fpga axi4yank_auto_out_bvalid", false,-1);
        tracep->declBus(c+1126,"TestHarness ldut fpga axi4yank_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+1127,"TestHarness ldut fpga axi4yank_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+1128,"TestHarness ldut fpga axi4yank_auto_out_arready", false,-1);
        tracep->declBit(c+18424,"TestHarness ldut fpga axi4yank_auto_out_arvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut fpga axi4yank_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut fpga axi4yank_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut fpga axi4yank_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut fpga axi4yank_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut fpga axi4yank_auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+1129,"TestHarness ldut fpga axi4yank_auto_out_rready", false,-1);
        tracep->declBit(c+1130,"TestHarness ldut fpga axi4yank_auto_out_rvalid", false,-1);
        tracep->declBus(c+1131,"TestHarness ldut fpga axi4yank_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+1132,"TestHarness ldut fpga axi4yank_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+1134,"TestHarness ldut fpga axi4yank_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+1135,"TestHarness ldut fpga axi4yank_auto_out_rlast", false,-1);
        tracep->declBit(c+16272,"TestHarness ldut fpga axi4index_auto_in_awready", false,-1);
        tracep->declBit(c+18464,"TestHarness ldut fpga axi4index_auto_in_awvalid", false,-1);
        tracep->declBus(c+18469,"TestHarness ldut fpga axi4index_auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+18416,"TestHarness ldut fpga axi4index_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut fpga axi4index_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut fpga axi4index_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut fpga axi4index_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4index_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4index_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1123,"TestHarness ldut fpga axi4index_auto_in_wready", false,-1);
        tracep->declBit(c+18419,"TestHarness ldut fpga axi4index_auto_in_wvalid", false,-1);
        tracep->declQuad(c+18420,"TestHarness ldut fpga axi4index_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18422,"TestHarness ldut fpga axi4index_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+18423,"TestHarness ldut fpga axi4index_auto_in_wlast", false,-1);
        tracep->declBit(c+1124,"TestHarness ldut fpga axi4index_auto_in_bready", false,-1);
        tracep->declBit(c+1125,"TestHarness ldut fpga axi4index_auto_in_bvalid", false,-1);
        tracep->declBus(c+6092,"TestHarness ldut fpga axi4index_auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+1127,"TestHarness ldut fpga axi4index_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+6086,"TestHarness ldut fpga axi4index_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6087,"TestHarness ldut fpga axi4index_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+16273,"TestHarness ldut fpga axi4index_auto_in_arready", false,-1);
        tracep->declBit(c+18468,"TestHarness ldut fpga axi4index_auto_in_arvalid", false,-1);
        tracep->declBus(c+18469,"TestHarness ldut fpga axi4index_auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+18416,"TestHarness ldut fpga axi4index_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut fpga axi4index_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut fpga axi4index_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut fpga axi4index_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4index_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4index_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1129,"TestHarness ldut fpga axi4index_auto_in_rready", false,-1);
        tracep->declBit(c+1130,"TestHarness ldut fpga axi4index_auto_in_rvalid", false,-1);
        tracep->declBus(c+6093,"TestHarness ldut fpga axi4index_auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+1132,"TestHarness ldut fpga axi4index_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+1134,"TestHarness ldut fpga axi4index_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+6089,"TestHarness ldut fpga axi4index_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6090,"TestHarness ldut fpga axi4index_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1135,"TestHarness ldut fpga axi4index_auto_in_rlast", false,-1);
        tracep->declBit(c+16272,"TestHarness ldut fpga axi4index_auto_out_awready", false,-1);
        tracep->declBit(c+18464,"TestHarness ldut fpga axi4index_auto_out_awvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut fpga axi4index_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut fpga axi4index_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut fpga axi4index_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut fpga axi4index_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut fpga axi4index_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4index_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4index_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4index_auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+1123,"TestHarness ldut fpga axi4index_auto_out_wready", false,-1);
        tracep->declBit(c+18419,"TestHarness ldut fpga axi4index_auto_out_wvalid", false,-1);
        tracep->declQuad(c+18420,"TestHarness ldut fpga axi4index_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18422,"TestHarness ldut fpga axi4index_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+18423,"TestHarness ldut fpga axi4index_auto_out_wlast", false,-1);
        tracep->declBit(c+1124,"TestHarness ldut fpga axi4index_auto_out_bready", false,-1);
        tracep->declBit(c+1125,"TestHarness ldut fpga axi4index_auto_out_bvalid", false,-1);
        tracep->declBus(c+1126,"TestHarness ldut fpga axi4index_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+1127,"TestHarness ldut fpga axi4index_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+6086,"TestHarness ldut fpga axi4index_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6087,"TestHarness ldut fpga axi4index_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6088,"TestHarness ldut fpga axi4index_auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+16273,"TestHarness ldut fpga axi4index_auto_out_arready", false,-1);
        tracep->declBit(c+18468,"TestHarness ldut fpga axi4index_auto_out_arvalid", false,-1);
        tracep->declBus(c+18415,"TestHarness ldut fpga axi4index_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18416,"TestHarness ldut fpga axi4index_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut fpga axi4index_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut fpga axi4index_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut fpga axi4index_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga axi4index_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga axi4index_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18467,"TestHarness ldut fpga axi4index_auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+1129,"TestHarness ldut fpga axi4index_auto_out_rready", false,-1);
        tracep->declBit(c+1130,"TestHarness ldut fpga axi4index_auto_out_rvalid", false,-1);
        tracep->declBus(c+1131,"TestHarness ldut fpga axi4index_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+1132,"TestHarness ldut fpga axi4index_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+1134,"TestHarness ldut fpga axi4index_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+6089,"TestHarness ldut fpga axi4index_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6090,"TestHarness ldut fpga axi4index_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6091,"TestHarness ldut fpga axi4index_auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+1135,"TestHarness ldut fpga axi4index_auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga tl2axi4_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga tl2axi4_reset", false,-1);
        tracep->declBit(c+18441,"TestHarness ldut fpga tl2axi4_auto_in_a_ready", false,-1);
        tracep->declBit(c+18442,"TestHarness ldut fpga tl2axi4_auto_in_a_valid", false,-1);
        tracep->declBus(c+18427,"TestHarness ldut fpga tl2axi4_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18428,"TestHarness ldut fpga tl2axi4_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18436,"TestHarness ldut fpga tl2axi4_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga tl2axi4_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18431,"TestHarness ldut fpga tl2axi4_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga tl2axi4_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18433,"TestHarness ldut fpga tl2axi4_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+6005,"TestHarness ldut fpga tl2axi4_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+6044,"TestHarness ldut fpga tl2axi4_auto_in_d_ready", false,-1);
        tracep->declBit(c+6045,"TestHarness ldut fpga tl2axi4_auto_in_d_valid", false,-1);
        tracep->declBus(c+6046,"TestHarness ldut fpga tl2axi4_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6047,"TestHarness ldut fpga tl2axi4_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6048,"TestHarness ldut fpga tl2axi4_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6049,"TestHarness ldut fpga tl2axi4_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+1132,"TestHarness ldut fpga tl2axi4_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+6050,"TestHarness ldut fpga tl2axi4_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16272,"TestHarness ldut fpga tl2axi4_auto_out_awready", false,-1);
        tracep->declBit(c+18464,"TestHarness ldut fpga tl2axi4_auto_out_awvalid", false,-1);
        tracep->declBus(c+18469,"TestHarness ldut fpga tl2axi4_auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+18416,"TestHarness ldut fpga tl2axi4_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut fpga tl2axi4_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut fpga tl2axi4_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut fpga tl2axi4_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga tl2axi4_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga tl2axi4_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1123,"TestHarness ldut fpga tl2axi4_auto_out_wready", false,-1);
        tracep->declBit(c+18419,"TestHarness ldut fpga tl2axi4_auto_out_wvalid", false,-1);
        tracep->declQuad(c+18420,"TestHarness ldut fpga tl2axi4_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18422,"TestHarness ldut fpga tl2axi4_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+18423,"TestHarness ldut fpga tl2axi4_auto_out_wlast", false,-1);
        tracep->declBit(c+1124,"TestHarness ldut fpga tl2axi4_auto_out_bready", false,-1);
        tracep->declBit(c+1125,"TestHarness ldut fpga tl2axi4_auto_out_bvalid", false,-1);
        tracep->declBus(c+6092,"TestHarness ldut fpga tl2axi4_auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+1127,"TestHarness ldut fpga tl2axi4_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+6086,"TestHarness ldut fpga tl2axi4_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6087,"TestHarness ldut fpga tl2axi4_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+16273,"TestHarness ldut fpga tl2axi4_auto_out_arready", false,-1);
        tracep->declBit(c+18468,"TestHarness ldut fpga tl2axi4_auto_out_arvalid", false,-1);
        tracep->declBus(c+18469,"TestHarness ldut fpga tl2axi4_auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+18416,"TestHarness ldut fpga tl2axi4_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18417,"TestHarness ldut fpga tl2axi4_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18418,"TestHarness ldut fpga tl2axi4_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+1122,"TestHarness ldut fpga tl2axi4_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+18465,"TestHarness ldut fpga tl2axi4_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18466,"TestHarness ldut fpga tl2axi4_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1129,"TestHarness ldut fpga tl2axi4_auto_out_rready", false,-1);
        tracep->declBit(c+1130,"TestHarness ldut fpga tl2axi4_auto_out_rvalid", false,-1);
        tracep->declBus(c+6093,"TestHarness ldut fpga tl2axi4_auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+1132,"TestHarness ldut fpga tl2axi4_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+1134,"TestHarness ldut fpga tl2axi4_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+6089,"TestHarness ldut fpga tl2axi4_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6090,"TestHarness ldut fpga tl2axi4_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+1135,"TestHarness ldut fpga tl2axi4_auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4buf_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4buf_reset", false,-1);
        tracep->declBit(c+6094,"TestHarness ldut fpga axi4buf_auto_in_awready", false,-1);
        tracep->declBit(c+18470,"TestHarness ldut fpga axi4buf_auto_in_awvalid", false,-1);
        tracep->declBit(c+6095,"TestHarness ldut fpga axi4buf_auto_in_wready", false,-1);
        tracep->declBit(c+18471,"TestHarness ldut fpga axi4buf_auto_in_wvalid", false,-1);
        tracep->declQuad(c+16274,"TestHarness ldut fpga axi4buf_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16276,"TestHarness ldut fpga axi4buf_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+6096,"TestHarness ldut fpga axi4buf_auto_in_bready", false,-1);
        tracep->declBit(c+6097,"TestHarness ldut fpga axi4buf_auto_in_bvalid", false,-1);
        tracep->declBus(c+6098,"TestHarness ldut fpga axi4buf_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+6099,"TestHarness ldut fpga axi4buf_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+6100,"TestHarness ldut fpga axi4buf_auto_in_arready", false,-1);
        tracep->declBit(c+18472,"TestHarness ldut fpga axi4buf_auto_in_arvalid", false,-1);
        tracep->declBit(c+6101,"TestHarness ldut fpga axi4buf_auto_in_rready", false,-1);
        tracep->declBit(c+6102,"TestHarness ldut fpga axi4buf_auto_in_rvalid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4buf_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4buf_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4buf_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4buf_auto_in_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_1_reset", false,-1);
        tracep->declBit(c+16277,"TestHarness ldut fpga axi4yank_1_auto_in_awready", false,-1);
        tracep->declBit(c+18473,"TestHarness ldut fpga axi4yank_1_auto_in_awvalid", false,-1);
        tracep->declBus(c+18474,"TestHarness ldut fpga axi4yank_1_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1_auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+6095,"TestHarness ldut fpga axi4yank_1_auto_in_wready", false,-1);
        tracep->declBit(c+18471,"TestHarness ldut fpga axi4yank_1_auto_in_wvalid", false,-1);
        tracep->declQuad(c+16274,"TestHarness ldut fpga axi4yank_1_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16276,"TestHarness ldut fpga axi4yank_1_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+6096,"TestHarness ldut fpga axi4yank_1_auto_in_bready", false,-1);
        tracep->declBit(c+6097,"TestHarness ldut fpga axi4yank_1_auto_in_bvalid", false,-1);
        tracep->declBus(c+6098,"TestHarness ldut fpga axi4yank_1_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+6099,"TestHarness ldut fpga axi4yank_1_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+6108,"TestHarness ldut fpga axi4yank_1_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6109,"TestHarness ldut fpga axi4yank_1_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6110,"TestHarness ldut fpga axi4yank_1_auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+16278,"TestHarness ldut fpga axi4yank_1_auto_in_arready", false,-1);
        tracep->declBit(c+18478,"TestHarness ldut fpga axi4yank_1_auto_in_arvalid", false,-1);
        tracep->declBus(c+18474,"TestHarness ldut fpga axi4yank_1_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4yank_1_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4yank_1_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4yank_1_auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+6101,"TestHarness ldut fpga axi4yank_1_auto_in_rready", false,-1);
        tracep->declBit(c+6102,"TestHarness ldut fpga axi4yank_1_auto_in_rvalid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4yank_1_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4yank_1_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4yank_1_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4yank_1_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4yank_1_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4yank_1_auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4yank_1_auto_in_rlast", false,-1);
        tracep->declBit(c+6094,"TestHarness ldut fpga axi4yank_1_auto_out_awready", false,-1);
        tracep->declBit(c+18470,"TestHarness ldut fpga axi4yank_1_auto_out_awvalid", false,-1);
        tracep->declBit(c+6095,"TestHarness ldut fpga axi4yank_1_auto_out_wready", false,-1);
        tracep->declBit(c+18471,"TestHarness ldut fpga axi4yank_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+16274,"TestHarness ldut fpga axi4yank_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16276,"TestHarness ldut fpga axi4yank_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+6096,"TestHarness ldut fpga axi4yank_1_auto_out_bready", false,-1);
        tracep->declBit(c+6097,"TestHarness ldut fpga axi4yank_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+6098,"TestHarness ldut fpga axi4yank_1_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+6099,"TestHarness ldut fpga axi4yank_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+6100,"TestHarness ldut fpga axi4yank_1_auto_out_arready", false,-1);
        tracep->declBit(c+18472,"TestHarness ldut fpga axi4yank_1_auto_out_arvalid", false,-1);
        tracep->declBit(c+6101,"TestHarness ldut fpga axi4yank_1_auto_out_rready", false,-1);
        tracep->declBit(c+6102,"TestHarness ldut fpga axi4yank_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4yank_1_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4yank_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4yank_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4yank_1_auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4deint_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4deint_reset", false,-1);
        tracep->declBit(c+16277,"TestHarness ldut fpga axi4deint_auto_in_awready", false,-1);
        tracep->declBit(c+18473,"TestHarness ldut fpga axi4deint_auto_in_awvalid", false,-1);
        tracep->declBus(c+18474,"TestHarness ldut fpga axi4deint_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4deint_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4deint_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4deint_auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+6095,"TestHarness ldut fpga axi4deint_auto_in_wready", false,-1);
        tracep->declBit(c+18471,"TestHarness ldut fpga axi4deint_auto_in_wvalid", false,-1);
        tracep->declQuad(c+16274,"TestHarness ldut fpga axi4deint_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16276,"TestHarness ldut fpga axi4deint_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+6096,"TestHarness ldut fpga axi4deint_auto_in_bready", false,-1);
        tracep->declBit(c+6097,"TestHarness ldut fpga axi4deint_auto_in_bvalid", false,-1);
        tracep->declBus(c+6098,"TestHarness ldut fpga axi4deint_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+6099,"TestHarness ldut fpga axi4deint_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+6108,"TestHarness ldut fpga axi4deint_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6109,"TestHarness ldut fpga axi4deint_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6110,"TestHarness ldut fpga axi4deint_auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+16278,"TestHarness ldut fpga axi4deint_auto_in_arready", false,-1);
        tracep->declBit(c+18478,"TestHarness ldut fpga axi4deint_auto_in_arvalid", false,-1);
        tracep->declBus(c+18474,"TestHarness ldut fpga axi4deint_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4deint_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4deint_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4deint_auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+6114,"TestHarness ldut fpga axi4deint_auto_in_rready", false,-1);
        tracep->declBit(c+6115,"TestHarness ldut fpga axi4deint_auto_in_rvalid", false,-1);
        tracep->declBus(c+6116,"TestHarness ldut fpga axi4deint_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+6041,"TestHarness ldut fpga axi4deint_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+6117,"TestHarness ldut fpga axi4deint_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+6118,"TestHarness ldut fpga axi4deint_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6119,"TestHarness ldut fpga axi4deint_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6120,"TestHarness ldut fpga axi4deint_auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+6121,"TestHarness ldut fpga axi4deint_auto_in_rlast", false,-1);
        tracep->declBit(c+16277,"TestHarness ldut fpga axi4deint_auto_out_awready", false,-1);
        tracep->declBit(c+18473,"TestHarness ldut fpga axi4deint_auto_out_awvalid", false,-1);
        tracep->declBus(c+18474,"TestHarness ldut fpga axi4deint_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4deint_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4deint_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4deint_auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+6095,"TestHarness ldut fpga axi4deint_auto_out_wready", false,-1);
        tracep->declBit(c+18471,"TestHarness ldut fpga axi4deint_auto_out_wvalid", false,-1);
        tracep->declQuad(c+16274,"TestHarness ldut fpga axi4deint_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16276,"TestHarness ldut fpga axi4deint_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+6096,"TestHarness ldut fpga axi4deint_auto_out_bready", false,-1);
        tracep->declBit(c+6097,"TestHarness ldut fpga axi4deint_auto_out_bvalid", false,-1);
        tracep->declBus(c+6098,"TestHarness ldut fpga axi4deint_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+6099,"TestHarness ldut fpga axi4deint_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+6108,"TestHarness ldut fpga axi4deint_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6109,"TestHarness ldut fpga axi4deint_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6110,"TestHarness ldut fpga axi4deint_auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+16278,"TestHarness ldut fpga axi4deint_auto_out_arready", false,-1);
        tracep->declBit(c+18478,"TestHarness ldut fpga axi4deint_auto_out_arvalid", false,-1);
        tracep->declBus(c+18474,"TestHarness ldut fpga axi4deint_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4deint_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4deint_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4deint_auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+6101,"TestHarness ldut fpga axi4deint_auto_out_rready", false,-1);
        tracep->declBit(c+6102,"TestHarness ldut fpga axi4deint_auto_out_rvalid", false,-1);
        tracep->declBus(c+6103,"TestHarness ldut fpga axi4deint_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+6104,"TestHarness ldut fpga axi4deint_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+6106,"TestHarness ldut fpga axi4deint_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+6111,"TestHarness ldut fpga axi4deint_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6112,"TestHarness ldut fpga axi4deint_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6113,"TestHarness ldut fpga axi4deint_auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+6107,"TestHarness ldut fpga axi4deint_auto_out_rlast", false,-1);
        tracep->declBit(c+16277,"TestHarness ldut fpga axi4index_1_auto_in_awready", false,-1);
        tracep->declBit(c+18473,"TestHarness ldut fpga axi4index_1_auto_in_awvalid", false,-1);
        tracep->declBus(c+18479,"TestHarness ldut fpga axi4index_1_auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4index_1_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4index_1_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6095,"TestHarness ldut fpga axi4index_1_auto_in_wready", false,-1);
        tracep->declBit(c+18471,"TestHarness ldut fpga axi4index_1_auto_in_wvalid", false,-1);
        tracep->declQuad(c+16274,"TestHarness ldut fpga axi4index_1_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16276,"TestHarness ldut fpga axi4index_1_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+6096,"TestHarness ldut fpga axi4index_1_auto_in_bready", false,-1);
        tracep->declBit(c+6097,"TestHarness ldut fpga axi4index_1_auto_in_bvalid", false,-1);
        tracep->declBus(c+6122,"TestHarness ldut fpga axi4index_1_auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+6099,"TestHarness ldut fpga axi4index_1_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+6108,"TestHarness ldut fpga axi4index_1_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6109,"TestHarness ldut fpga axi4index_1_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+16278,"TestHarness ldut fpga axi4index_1_auto_in_arready", false,-1);
        tracep->declBit(c+18478,"TestHarness ldut fpga axi4index_1_auto_in_arvalid", false,-1);
        tracep->declBus(c+18479,"TestHarness ldut fpga axi4index_1_auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4index_1_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4index_1_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6114,"TestHarness ldut fpga axi4index_1_auto_in_rready", false,-1);
        tracep->declBit(c+6115,"TestHarness ldut fpga axi4index_1_auto_in_rvalid", false,-1);
        tracep->declBus(c+6123,"TestHarness ldut fpga axi4index_1_auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+6041,"TestHarness ldut fpga axi4index_1_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+6117,"TestHarness ldut fpga axi4index_1_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+6118,"TestHarness ldut fpga axi4index_1_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6119,"TestHarness ldut fpga axi4index_1_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6121,"TestHarness ldut fpga axi4index_1_auto_in_rlast", false,-1);
        tracep->declBit(c+16277,"TestHarness ldut fpga axi4index_1_auto_out_awready", false,-1);
        tracep->declBit(c+18473,"TestHarness ldut fpga axi4index_1_auto_out_awvalid", false,-1);
        tracep->declBus(c+18474,"TestHarness ldut fpga axi4index_1_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4index_1_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4index_1_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4index_1_auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+6095,"TestHarness ldut fpga axi4index_1_auto_out_wready", false,-1);
        tracep->declBit(c+18471,"TestHarness ldut fpga axi4index_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+16274,"TestHarness ldut fpga axi4index_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16276,"TestHarness ldut fpga axi4index_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+6096,"TestHarness ldut fpga axi4index_1_auto_out_bready", false,-1);
        tracep->declBit(c+6097,"TestHarness ldut fpga axi4index_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+6098,"TestHarness ldut fpga axi4index_1_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+6099,"TestHarness ldut fpga axi4index_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+6108,"TestHarness ldut fpga axi4index_1_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6109,"TestHarness ldut fpga axi4index_1_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6110,"TestHarness ldut fpga axi4index_1_auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+16278,"TestHarness ldut fpga axi4index_1_auto_out_arready", false,-1);
        tracep->declBit(c+18478,"TestHarness ldut fpga axi4index_1_auto_out_arvalid", false,-1);
        tracep->declBus(c+18474,"TestHarness ldut fpga axi4index_1_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga axi4index_1_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga axi4index_1_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18477,"TestHarness ldut fpga axi4index_1_auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+6114,"TestHarness ldut fpga axi4index_1_auto_out_rready", false,-1);
        tracep->declBit(c+6115,"TestHarness ldut fpga axi4index_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+6116,"TestHarness ldut fpga axi4index_1_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+6041,"TestHarness ldut fpga axi4index_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+6117,"TestHarness ldut fpga axi4index_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+6118,"TestHarness ldut fpga axi4index_1_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6119,"TestHarness ldut fpga axi4index_1_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6120,"TestHarness ldut fpga axi4index_1_auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+6121,"TestHarness ldut fpga axi4index_1_auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga tl2axi4_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga tl2axi4_1_reset", false,-1);
        tracep->declBit(c+18438,"TestHarness ldut fpga tl2axi4_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+18439,"TestHarness ldut fpga tl2axi4_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+18427,"TestHarness ldut fpga tl2axi4_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18428,"TestHarness ldut fpga tl2axi4_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18429,"TestHarness ldut fpga tl2axi4_1_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga tl2axi4_1_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18440,"TestHarness ldut fpga tl2axi4_1_auto_in_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga tl2axi4_1_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18433,"TestHarness ldut fpga tl2axi4_1_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+6005,"TestHarness ldut fpga tl2axi4_1_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+6035,"TestHarness ldut fpga tl2axi4_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+6036,"TestHarness ldut fpga tl2axi4_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+6037,"TestHarness ldut fpga tl2axi4_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6038,"TestHarness ldut fpga tl2axi4_1_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6039,"TestHarness ldut fpga tl2axi4_1_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6040,"TestHarness ldut fpga tl2axi4_1_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+6041,"TestHarness ldut fpga tl2axi4_1_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+6043,"TestHarness ldut fpga tl2axi4_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16277,"TestHarness ldut fpga tl2axi4_1_auto_out_awready", false,-1);
        tracep->declBit(c+18473,"TestHarness ldut fpga tl2axi4_1_auto_out_awvalid", false,-1);
        tracep->declBus(c+18479,"TestHarness ldut fpga tl2axi4_1_auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga tl2axi4_1_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga tl2axi4_1_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6095,"TestHarness ldut fpga tl2axi4_1_auto_out_wready", false,-1);
        tracep->declBit(c+18471,"TestHarness ldut fpga tl2axi4_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+16274,"TestHarness ldut fpga tl2axi4_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16276,"TestHarness ldut fpga tl2axi4_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+6096,"TestHarness ldut fpga tl2axi4_1_auto_out_bready", false,-1);
        tracep->declBit(c+6097,"TestHarness ldut fpga tl2axi4_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+6122,"TestHarness ldut fpga tl2axi4_1_auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+6099,"TestHarness ldut fpga tl2axi4_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+6108,"TestHarness ldut fpga tl2axi4_1_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6109,"TestHarness ldut fpga tl2axi4_1_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+16278,"TestHarness ldut fpga tl2axi4_1_auto_out_arready", false,-1);
        tracep->declBit(c+18478,"TestHarness ldut fpga tl2axi4_1_auto_out_arvalid", false,-1);
        tracep->declBus(c+18479,"TestHarness ldut fpga tl2axi4_1_auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+18475,"TestHarness ldut fpga tl2axi4_1_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18476,"TestHarness ldut fpga tl2axi4_1_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6114,"TestHarness ldut fpga tl2axi4_1_auto_out_rready", false,-1);
        tracep->declBit(c+6115,"TestHarness ldut fpga tl2axi4_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+6123,"TestHarness ldut fpga tl2axi4_1_auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+6041,"TestHarness ldut fpga tl2axi4_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+6117,"TestHarness ldut fpga tl2axi4_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+6118,"TestHarness ldut fpga tl2axi4_1_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6119,"TestHarness ldut fpga tl2axi4_1_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6121,"TestHarness ldut fpga tl2axi4_1_auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga fixer_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga fixer_reset", false,-1);
        tracep->declBit(c+18480,"TestHarness ldut fpga fixer_auto_in_a_ready", false,-1);
        tracep->declBit(c+6124,"TestHarness ldut fpga fixer_auto_in_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga fixer_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga fixer_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga fixer_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga fixer_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga fixer_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6057,"TestHarness ldut fpga fixer_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18444,"TestHarness ldut fpga fixer_auto_in_d_ready", false,-1);
        tracep->declBit(c+18445,"TestHarness ldut fpga fixer_auto_in_d_valid", false,-1);
        tracep->declBus(c+18446,"TestHarness ldut fpga fixer_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18447,"TestHarness ldut fpga fixer_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18448,"TestHarness ldut fpga fixer_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18449,"TestHarness ldut fpga fixer_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18450,"TestHarness ldut fpga fixer_auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18451,"TestHarness ldut fpga fixer_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+18452,"TestHarness ldut fpga fixer_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18453,"TestHarness ldut fpga fixer_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18443,"TestHarness ldut fpga fixer_auto_out_a_ready", false,-1);
        tracep->declBit(c+6051,"TestHarness ldut fpga fixer_auto_out_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga fixer_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga fixer_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga fixer_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga fixer_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga fixer_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6057,"TestHarness ldut fpga fixer_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18444,"TestHarness ldut fpga fixer_auto_out_d_ready", false,-1);
        tracep->declBit(c+18445,"TestHarness ldut fpga fixer_auto_out_d_valid", false,-1);
        tracep->declBus(c+18446,"TestHarness ldut fpga fixer_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18447,"TestHarness ldut fpga fixer_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18448,"TestHarness ldut fpga fixer_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18449,"TestHarness ldut fpga fixer_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18450,"TestHarness ldut fpga fixer_auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18451,"TestHarness ldut fpga fixer_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+18452,"TestHarness ldut fpga fixer_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18453,"TestHarness ldut fpga fixer_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga widget_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga widget_reset", false,-1);
        tracep->declBit(c+18481,"TestHarness ldut fpga widget_auto_in_a_ready", false,-1);
        tracep->declBit(c+6125,"TestHarness ldut fpga widget_auto_in_a_valid", false,-1);
        tracep->declBus(c+6126,"TestHarness ldut fpga widget_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6127,"TestHarness ldut fpga widget_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6128,"TestHarness ldut fpga widget_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6129,"TestHarness ldut fpga widget_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6130,"TestHarness ldut fpga widget_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+6131,"TestHarness ldut fpga widget_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+18482,"TestHarness ldut fpga widget_auto_in_d_ready", false,-1);
        tracep->declBit(c+18483,"TestHarness ldut fpga widget_auto_in_d_valid", false,-1);
        tracep->declBus(c+18446,"TestHarness ldut fpga widget_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18448,"TestHarness ldut fpga widget_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18449,"TestHarness ldut fpga widget_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18451,"TestHarness ldut fpga widget_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+18484,"TestHarness ldut fpga widget_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+18486,"TestHarness ldut fpga widget_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18480,"TestHarness ldut fpga widget_auto_out_a_ready", false,-1);
        tracep->declBit(c+6124,"TestHarness ldut fpga widget_auto_out_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga widget_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga widget_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga widget_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga widget_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga widget_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6057,"TestHarness ldut fpga widget_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18444,"TestHarness ldut fpga widget_auto_out_d_ready", false,-1);
        tracep->declBit(c+18445,"TestHarness ldut fpga widget_auto_out_d_valid", false,-1);
        tracep->declBus(c+18446,"TestHarness ldut fpga widget_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18447,"TestHarness ldut fpga widget_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18448,"TestHarness ldut fpga widget_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18449,"TestHarness ldut fpga widget_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18450,"TestHarness ldut fpga widget_auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18451,"TestHarness ldut fpga widget_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+18452,"TestHarness ldut fpga widget_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18453,"TestHarness ldut fpga widget_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi42tl_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi42tl_reset", false,-1);
        tracep->declBit(c+18487,"TestHarness ldut fpga axi42tl_auto_in_awready", false,-1);
        tracep->declBit(c+6133,"TestHarness ldut fpga axi42tl_auto_in_awvalid", false,-1);
        tracep->declBit(c+6134,"TestHarness ldut fpga axi42tl_auto_in_awid", false,-1);
        tracep->declBus(c+6135,"TestHarness ldut fpga axi42tl_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+6136,"TestHarness ldut fpga axi42tl_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+6137,"TestHarness ldut fpga axi42tl_auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+18488,"TestHarness ldut fpga axi42tl_auto_in_wready", false,-1);
        tracep->declBit(c+6138,"TestHarness ldut fpga axi42tl_auto_in_wvalid", false,-1);
        tracep->declQuad(c+6139,"TestHarness ldut fpga axi42tl_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+6141,"TestHarness ldut fpga axi42tl_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+6142,"TestHarness ldut fpga axi42tl_auto_in_wlast", false,-1);
        tracep->declBit(c+18489,"TestHarness ldut fpga axi42tl_auto_in_bready", false,-1);
        tracep->declBit(c+18490,"TestHarness ldut fpga axi42tl_auto_in_bvalid", false,-1);
        tracep->declBit(c+18491,"TestHarness ldut fpga axi42tl_auto_in_bid", false,-1);
        tracep->declBus(c+18492,"TestHarness ldut fpga axi42tl_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+18493,"TestHarness ldut fpga axi42tl_auto_in_arready", false,-1);
        tracep->declBit(c+6143,"TestHarness ldut fpga axi42tl_auto_in_arvalid", false,-1);
        tracep->declBit(c+6144,"TestHarness ldut fpga axi42tl_auto_in_arid", false,-1);
        tracep->declBus(c+6145,"TestHarness ldut fpga axi42tl_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+6146,"TestHarness ldut fpga axi42tl_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+6147,"TestHarness ldut fpga axi42tl_auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi42tl_auto_in_rready", false,-1);
        tracep->declBit(c+16279,"TestHarness ldut fpga axi42tl_auto_in_rvalid", false,-1);
        tracep->declBit(c+18494,"TestHarness ldut fpga axi42tl_auto_in_rid", false,-1);
        tracep->declQuad(c+16280,"TestHarness ldut fpga axi42tl_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+16282,"TestHarness ldut fpga axi42tl_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+16283,"TestHarness ldut fpga axi42tl_auto_in_rlast", false,-1);
        tracep->declBit(c+18481,"TestHarness ldut fpga axi42tl_auto_out_a_ready", false,-1);
        tracep->declBit(c+6125,"TestHarness ldut fpga axi42tl_auto_out_a_valid", false,-1);
        tracep->declBus(c+6126,"TestHarness ldut fpga axi42tl_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6127,"TestHarness ldut fpga axi42tl_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6128,"TestHarness ldut fpga axi42tl_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6129,"TestHarness ldut fpga axi42tl_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6130,"TestHarness ldut fpga axi42tl_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+6131,"TestHarness ldut fpga axi42tl_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+18482,"TestHarness ldut fpga axi42tl_auto_out_d_ready", false,-1);
        tracep->declBit(c+18483,"TestHarness ldut fpga axi42tl_auto_out_d_valid", false,-1);
        tracep->declBus(c+18446,"TestHarness ldut fpga axi42tl_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18448,"TestHarness ldut fpga axi42tl_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18449,"TestHarness ldut fpga axi42tl_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18451,"TestHarness ldut fpga axi42tl_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+18484,"TestHarness ldut fpga axi42tl_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+18486,"TestHarness ldut fpga axi42tl_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4yank_2_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4yank_2_reset", false,-1);
        tracep->declBit(c+18495,"TestHarness ldut fpga axi4yank_2_auto_in_awready", false,-1);
        tracep->declBit(c+6148,"TestHarness ldut fpga axi4yank_2_auto_in_awvalid", false,-1);
        tracep->declBit(c+6134,"TestHarness ldut fpga axi4yank_2_auto_in_awid", false,-1);
        tracep->declBus(c+6135,"TestHarness ldut fpga axi4yank_2_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+6136,"TestHarness ldut fpga axi4yank_2_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+6137,"TestHarness ldut fpga axi4yank_2_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+6149,"TestHarness ldut fpga axi4yank_2_auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+6150,"TestHarness ldut fpga axi4yank_2_auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+18488,"TestHarness ldut fpga axi4yank_2_auto_in_wready", false,-1);
        tracep->declBit(c+6138,"TestHarness ldut fpga axi4yank_2_auto_in_wvalid", false,-1);
        tracep->declQuad(c+6139,"TestHarness ldut fpga axi4yank_2_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+6141,"TestHarness ldut fpga axi4yank_2_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+6142,"TestHarness ldut fpga axi4yank_2_auto_in_wlast", false,-1);
        tracep->declBit(c+18489,"TestHarness ldut fpga axi4yank_2_auto_in_bready", false,-1);
        tracep->declBit(c+18490,"TestHarness ldut fpga axi4yank_2_auto_in_bvalid", false,-1);
        tracep->declBit(c+18491,"TestHarness ldut fpga axi4yank_2_auto_in_bid", false,-1);
        tracep->declBus(c+18492,"TestHarness ldut fpga axi4yank_2_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+16284,"TestHarness ldut fpga axi4yank_2_auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+18496,"TestHarness ldut fpga axi4yank_2_auto_in_becho_real_last", false,-1);
        tracep->declBit(c+18497,"TestHarness ldut fpga axi4yank_2_auto_in_arready", false,-1);
        tracep->declBit(c+6151,"TestHarness ldut fpga axi4yank_2_auto_in_arvalid", false,-1);
        tracep->declBit(c+6144,"TestHarness ldut fpga axi4yank_2_auto_in_arid", false,-1);
        tracep->declBus(c+6145,"TestHarness ldut fpga axi4yank_2_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+6146,"TestHarness ldut fpga axi4yank_2_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+6147,"TestHarness ldut fpga axi4yank_2_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+6152,"TestHarness ldut fpga axi4yank_2_auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+6153,"TestHarness ldut fpga axi4yank_2_auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_2_auto_in_rready", false,-1);
        tracep->declBit(c+16279,"TestHarness ldut fpga axi4yank_2_auto_in_rvalid", false,-1);
        tracep->declBit(c+18494,"TestHarness ldut fpga axi4yank_2_auto_in_rid", false,-1);
        tracep->declQuad(c+16280,"TestHarness ldut fpga axi4yank_2_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+16282,"TestHarness ldut fpga axi4yank_2_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+16285,"TestHarness ldut fpga axi4yank_2_auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+16286,"TestHarness ldut fpga axi4yank_2_auto_in_recho_real_last", false,-1);
        tracep->declBit(c+16283,"TestHarness ldut fpga axi4yank_2_auto_in_rlast", false,-1);
        tracep->declBit(c+18487,"TestHarness ldut fpga axi4yank_2_auto_out_awready", false,-1);
        tracep->declBit(c+6133,"TestHarness ldut fpga axi4yank_2_auto_out_awvalid", false,-1);
        tracep->declBit(c+6134,"TestHarness ldut fpga axi4yank_2_auto_out_awid", false,-1);
        tracep->declBus(c+6135,"TestHarness ldut fpga axi4yank_2_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+6136,"TestHarness ldut fpga axi4yank_2_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+6137,"TestHarness ldut fpga axi4yank_2_auto_out_awsize", false,-1, 2,0);
        tracep->declBit(c+18488,"TestHarness ldut fpga axi4yank_2_auto_out_wready", false,-1);
        tracep->declBit(c+6138,"TestHarness ldut fpga axi4yank_2_auto_out_wvalid", false,-1);
        tracep->declQuad(c+6139,"TestHarness ldut fpga axi4yank_2_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+6141,"TestHarness ldut fpga axi4yank_2_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+6142,"TestHarness ldut fpga axi4yank_2_auto_out_wlast", false,-1);
        tracep->declBit(c+18489,"TestHarness ldut fpga axi4yank_2_auto_out_bready", false,-1);
        tracep->declBit(c+18490,"TestHarness ldut fpga axi4yank_2_auto_out_bvalid", false,-1);
        tracep->declBit(c+18491,"TestHarness ldut fpga axi4yank_2_auto_out_bid", false,-1);
        tracep->declBus(c+18492,"TestHarness ldut fpga axi4yank_2_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+18493,"TestHarness ldut fpga axi4yank_2_auto_out_arready", false,-1);
        tracep->declBit(c+6143,"TestHarness ldut fpga axi4yank_2_auto_out_arvalid", false,-1);
        tracep->declBit(c+6144,"TestHarness ldut fpga axi4yank_2_auto_out_arid", false,-1);
        tracep->declBus(c+6145,"TestHarness ldut fpga axi4yank_2_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+6146,"TestHarness ldut fpga axi4yank_2_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+6147,"TestHarness ldut fpga axi4yank_2_auto_out_arsize", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4yank_2_auto_out_rready", false,-1);
        tracep->declBit(c+16279,"TestHarness ldut fpga axi4yank_2_auto_out_rvalid", false,-1);
        tracep->declBit(c+18494,"TestHarness ldut fpga axi4yank_2_auto_out_rid", false,-1);
        tracep->declQuad(c+16280,"TestHarness ldut fpga axi4yank_2_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+16282,"TestHarness ldut fpga axi4yank_2_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+16283,"TestHarness ldut fpga axi4yank_2_auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga axi4frag_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga axi4frag_reset", false,-1);
        tracep->declBit(c+6154,"TestHarness ldut fpga axi4frag_auto_in_awready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag_auto_in_awvalid", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag_auto_in_awid", false,-1);
        tracep->declBus(c+19445,"TestHarness ldut fpga axi4frag_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4frag_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4frag_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+19431,"TestHarness ldut fpga axi4frag_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4frag_auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+6155,"TestHarness ldut fpga axi4frag_auto_in_wready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag_auto_in_wvalid", false,-1);
        tracep->declQuad(c+19436,"TestHarness ldut fpga axi4frag_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4frag_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag_auto_in_wlast", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag_auto_in_bready", false,-1);
        tracep->declBit(c+18498,"TestHarness ldut fpga axi4frag_auto_in_bvalid", false,-1);
        tracep->declBit(c+18491,"TestHarness ldut fpga axi4frag_auto_in_bid", false,-1);
        tracep->declBus(c+16287,"TestHarness ldut fpga axi4frag_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+16284,"TestHarness ldut fpga axi4frag_auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+6156,"TestHarness ldut fpga axi4frag_auto_in_arready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag_auto_in_arvalid", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag_auto_in_arid", false,-1);
        tracep->declBus(c+19445,"TestHarness ldut fpga axi4frag_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4frag_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4frag_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+19431,"TestHarness ldut fpga axi4frag_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4frag_auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag_auto_in_rready", false,-1);
        tracep->declBit(c+16279,"TestHarness ldut fpga axi4frag_auto_in_rvalid", false,-1);
        tracep->declBit(c+18494,"TestHarness ldut fpga axi4frag_auto_in_rid", false,-1);
        tracep->declQuad(c+16280,"TestHarness ldut fpga axi4frag_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+16282,"TestHarness ldut fpga axi4frag_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+16285,"TestHarness ldut fpga axi4frag_auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+16288,"TestHarness ldut fpga axi4frag_auto_in_rlast", false,-1);
        tracep->declBit(c+18495,"TestHarness ldut fpga axi4frag_auto_out_awready", false,-1);
        tracep->declBit(c+6148,"TestHarness ldut fpga axi4frag_auto_out_awvalid", false,-1);
        tracep->declBit(c+6134,"TestHarness ldut fpga axi4frag_auto_out_awid", false,-1);
        tracep->declBus(c+6135,"TestHarness ldut fpga axi4frag_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+6136,"TestHarness ldut fpga axi4frag_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+6137,"TestHarness ldut fpga axi4frag_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+6149,"TestHarness ldut fpga axi4frag_auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+6150,"TestHarness ldut fpga axi4frag_auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+18488,"TestHarness ldut fpga axi4frag_auto_out_wready", false,-1);
        tracep->declBit(c+6138,"TestHarness ldut fpga axi4frag_auto_out_wvalid", false,-1);
        tracep->declQuad(c+6139,"TestHarness ldut fpga axi4frag_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+6141,"TestHarness ldut fpga axi4frag_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+6142,"TestHarness ldut fpga axi4frag_auto_out_wlast", false,-1);
        tracep->declBit(c+18489,"TestHarness ldut fpga axi4frag_auto_out_bready", false,-1);
        tracep->declBit(c+18490,"TestHarness ldut fpga axi4frag_auto_out_bvalid", false,-1);
        tracep->declBit(c+18491,"TestHarness ldut fpga axi4frag_auto_out_bid", false,-1);
        tracep->declBus(c+18492,"TestHarness ldut fpga axi4frag_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+16284,"TestHarness ldut fpga axi4frag_auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+18496,"TestHarness ldut fpga axi4frag_auto_out_becho_real_last", false,-1);
        tracep->declBit(c+18497,"TestHarness ldut fpga axi4frag_auto_out_arready", false,-1);
        tracep->declBit(c+6151,"TestHarness ldut fpga axi4frag_auto_out_arvalid", false,-1);
        tracep->declBit(c+6144,"TestHarness ldut fpga axi4frag_auto_out_arid", false,-1);
        tracep->declBus(c+6145,"TestHarness ldut fpga axi4frag_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+6146,"TestHarness ldut fpga axi4frag_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+6147,"TestHarness ldut fpga axi4frag_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+6152,"TestHarness ldut fpga axi4frag_auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+6153,"TestHarness ldut fpga axi4frag_auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4frag_auto_out_rready", false,-1);
        tracep->declBit(c+16279,"TestHarness ldut fpga axi4frag_auto_out_rvalid", false,-1);
        tracep->declBit(c+18494,"TestHarness ldut fpga axi4frag_auto_out_rid", false,-1);
        tracep->declQuad(c+16280,"TestHarness ldut fpga axi4frag_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+16282,"TestHarness ldut fpga axi4frag_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+16285,"TestHarness ldut fpga axi4frag_auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+16286,"TestHarness ldut fpga axi4frag_auto_out_recho_real_last", false,-1);
        tracep->declBit(c+16283,"TestHarness ldut fpga axi4frag_auto_out_rlast", false,-1);
        tracep->declBit(c+6154,"TestHarness ldut fpga axi4index_2_auto_in_awready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2_auto_in_awvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut fpga axi4index_2_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga axi4index_2_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4index_2_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4index_2_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+19431,"TestHarness ldut fpga axi4index_2_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+6155,"TestHarness ldut fpga axi4index_2_auto_in_wready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2_auto_in_wvalid", false,-1);
        tracep->declQuad(c+19436,"TestHarness ldut fpga axi4index_2_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4index_2_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2_auto_in_wlast", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2_auto_in_bready", false,-1);
        tracep->declBit(c+18498,"TestHarness ldut fpga axi4index_2_auto_in_bvalid", false,-1);
        tracep->declBus(c+16289,"TestHarness ldut fpga axi4index_2_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+16287,"TestHarness ldut fpga axi4index_2_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+6156,"TestHarness ldut fpga axi4index_2_auto_in_arready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2_auto_in_arvalid", false,-1);
        tracep->declBus(c+19433,"TestHarness ldut fpga axi4index_2_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga axi4index_2_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4index_2_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4index_2_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+19431,"TestHarness ldut fpga axi4index_2_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2_auto_in_rready", false,-1);
        tracep->declBit(c+16279,"TestHarness ldut fpga axi4index_2_auto_in_rvalid", false,-1);
        tracep->declBus(c+16290,"TestHarness ldut fpga axi4index_2_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+16280,"TestHarness ldut fpga axi4index_2_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+16282,"TestHarness ldut fpga axi4index_2_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+16288,"TestHarness ldut fpga axi4index_2_auto_in_rlast", false,-1);
        tracep->declBit(c+6154,"TestHarness ldut fpga axi4index_2_auto_out_awready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2_auto_out_awvalid", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2_auto_out_awid", false,-1);
        tracep->declBus(c+19445,"TestHarness ldut fpga axi4index_2_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4index_2_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4index_2_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+19431,"TestHarness ldut fpga axi4index_2_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4index_2_auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+6155,"TestHarness ldut fpga axi4index_2_auto_out_wready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2_auto_out_wvalid", false,-1);
        tracep->declQuad(c+19436,"TestHarness ldut fpga axi4index_2_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4index_2_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2_auto_out_wlast", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2_auto_out_bready", false,-1);
        tracep->declBit(c+18498,"TestHarness ldut fpga axi4index_2_auto_out_bvalid", false,-1);
        tracep->declBit(c+18491,"TestHarness ldut fpga axi4index_2_auto_out_bid", false,-1);
        tracep->declBus(c+16287,"TestHarness ldut fpga axi4index_2_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+16284,"TestHarness ldut fpga axi4index_2_auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+6156,"TestHarness ldut fpga axi4index_2_auto_out_arready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2_auto_out_arvalid", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2_auto_out_arid", false,-1);
        tracep->declBus(c+19445,"TestHarness ldut fpga axi4index_2_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+19434,"TestHarness ldut fpga axi4index_2_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4index_2_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+19431,"TestHarness ldut fpga axi4index_2_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+19438,"TestHarness ldut fpga axi4index_2_auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga axi4index_2_auto_out_rready", false,-1);
        tracep->declBit(c+16279,"TestHarness ldut fpga axi4index_2_auto_out_rvalid", false,-1);
        tracep->declBit(c+18494,"TestHarness ldut fpga axi4index_2_auto_out_rid", false,-1);
        tracep->declQuad(c+16280,"TestHarness ldut fpga axi4index_2_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+16282,"TestHarness ldut fpga axi4index_2_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+16285,"TestHarness ldut fpga axi4index_2_auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+16288,"TestHarness ldut fpga axi4index_2_auto_out_rlast", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga err_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga err_reset", false,-1);
        tracep->declBit(c+6157,"TestHarness ldut fpga err_auto_in_a_ready", false,-1);
        tracep->declBit(c+18499,"TestHarness ldut fpga err_auto_in_a_valid", false,-1);
        tracep->declBus(c+18500,"TestHarness ldut fpga err_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+16291,"TestHarness ldut fpga err_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18501,"TestHarness ldut fpga err_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18502,"TestHarness ldut fpga err_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18503,"TestHarness ldut fpga err_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18504,"TestHarness ldut fpga err_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+6158,"TestHarness ldut fpga err_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+6159,"TestHarness ldut fpga err_auto_in_c_ready", false,-1);
        tracep->declBit(c+17308,"TestHarness ldut fpga err_auto_in_c_valid", false,-1);
        tracep->declBus(c+6160,"TestHarness ldut fpga err_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6161,"TestHarness ldut fpga err_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6162,"TestHarness ldut fpga err_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+6163,"TestHarness ldut fpga err_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6164,"TestHarness ldut fpga err_auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+6165,"TestHarness ldut fpga err_auto_in_d_ready", false,-1);
        tracep->declBit(c+6166,"TestHarness ldut fpga err_auto_in_d_valid", false,-1);
        tracep->declBus(c+6029,"TestHarness ldut fpga err_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6030,"TestHarness ldut fpga err_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6031,"TestHarness ldut fpga err_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6032,"TestHarness ldut fpga err_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6033,"TestHarness ldut fpga err_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+6167,"TestHarness ldut fpga err_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17306,"TestHarness ldut fpga err_auto_in_e_valid", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga atomics_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga atomics_reset", false,-1);
        tracep->declBit(c+18505,"TestHarness ldut fpga atomics_auto_in_a_ready", false,-1);
        tracep->declBit(c+18506,"TestHarness ldut fpga atomics_auto_in_a_valid", false,-1);
        tracep->declBus(c+6168,"TestHarness ldut fpga atomics_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6169,"TestHarness ldut fpga atomics_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6170,"TestHarness ldut fpga atomics_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6171,"TestHarness ldut fpga atomics_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+6172,"TestHarness ldut fpga atomics_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6173,"TestHarness ldut fpga atomics_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+6174,"TestHarness ldut fpga atomics_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+6006,"TestHarness ldut fpga atomics_auto_in_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga atomics_auto_in_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga atomics_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga atomics_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga atomics_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6010,"TestHarness ldut fpga atomics_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga atomics_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6176,"TestHarness ldut fpga atomics_auto_in_d_ready", false,-1);
        tracep->declBit(c+6177,"TestHarness ldut fpga atomics_auto_in_d_valid", false,-1);
        tracep->declBus(c+6178,"TestHarness ldut fpga atomics_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6015,"TestHarness ldut fpga atomics_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6016,"TestHarness ldut fpga atomics_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6017,"TestHarness ldut fpga atomics_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6179,"TestHarness ldut fpga atomics_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+6180,"TestHarness ldut fpga atomics_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+6182,"TestHarness ldut fpga atomics_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga atomics_auto_in_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga atomics_auto_in_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga atomics_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18425,"TestHarness ldut fpga atomics_auto_out_a_ready", false,-1);
        tracep->declBit(c+18426,"TestHarness ldut fpga atomics_auto_out_a_valid", false,-1);
        tracep->declBus(c+18427,"TestHarness ldut fpga atomics_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18428,"TestHarness ldut fpga atomics_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18429,"TestHarness ldut fpga atomics_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga atomics_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18431,"TestHarness ldut fpga atomics_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga atomics_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18433,"TestHarness ldut fpga atomics_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+6005,"TestHarness ldut fpga atomics_auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+6006,"TestHarness ldut fpga atomics_auto_out_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga atomics_auto_out_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga atomics_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga atomics_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga atomics_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6010,"TestHarness ldut fpga atomics_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga atomics_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6012,"TestHarness ldut fpga atomics_auto_out_d_ready", false,-1);
        tracep->declBit(c+6013,"TestHarness ldut fpga atomics_auto_out_d_valid", false,-1);
        tracep->declBus(c+6014,"TestHarness ldut fpga atomics_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6015,"TestHarness ldut fpga atomics_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6016,"TestHarness ldut fpga atomics_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6017,"TestHarness ldut fpga atomics_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6018,"TestHarness ldut fpga atomics_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+6019,"TestHarness ldut fpga atomics_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+6021,"TestHarness ldut fpga atomics_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga atomics_auto_out_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga atomics_auto_out_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga atomics_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga fixer_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga fixer_1_reset", false,-1);
        tracep->declBit(c+18507,"TestHarness ldut fpga fixer_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+18508,"TestHarness ldut fpga fixer_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+6168,"TestHarness ldut fpga fixer_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6169,"TestHarness ldut fpga fixer_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6170,"TestHarness ldut fpga fixer_1_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6171,"TestHarness ldut fpga fixer_1_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+6172,"TestHarness ldut fpga fixer_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6173,"TestHarness ldut fpga fixer_1_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+6174,"TestHarness ldut fpga fixer_1_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+6006,"TestHarness ldut fpga fixer_1_auto_in_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga fixer_1_auto_in_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga fixer_1_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga fixer_1_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga fixer_1_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6010,"TestHarness ldut fpga fixer_1_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga fixer_1_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6176,"TestHarness ldut fpga fixer_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+6177,"TestHarness ldut fpga fixer_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+6178,"TestHarness ldut fpga fixer_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6015,"TestHarness ldut fpga fixer_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6016,"TestHarness ldut fpga fixer_1_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6017,"TestHarness ldut fpga fixer_1_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6179,"TestHarness ldut fpga fixer_1_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+6180,"TestHarness ldut fpga fixer_1_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+6182,"TestHarness ldut fpga fixer_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga fixer_1_auto_in_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga fixer_1_auto_in_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga fixer_1_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18505,"TestHarness ldut fpga fixer_1_auto_out_a_ready", false,-1);
        tracep->declBit(c+18506,"TestHarness ldut fpga fixer_1_auto_out_a_valid", false,-1);
        tracep->declBus(c+6168,"TestHarness ldut fpga fixer_1_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6169,"TestHarness ldut fpga fixer_1_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6170,"TestHarness ldut fpga fixer_1_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6171,"TestHarness ldut fpga fixer_1_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+6172,"TestHarness ldut fpga fixer_1_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6173,"TestHarness ldut fpga fixer_1_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+6174,"TestHarness ldut fpga fixer_1_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+6006,"TestHarness ldut fpga fixer_1_auto_out_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga fixer_1_auto_out_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga fixer_1_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga fixer_1_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga fixer_1_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6010,"TestHarness ldut fpga fixer_1_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga fixer_1_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6176,"TestHarness ldut fpga fixer_1_auto_out_d_ready", false,-1);
        tracep->declBit(c+6177,"TestHarness ldut fpga fixer_1_auto_out_d_valid", false,-1);
        tracep->declBus(c+6178,"TestHarness ldut fpga fixer_1_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6015,"TestHarness ldut fpga fixer_1_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6016,"TestHarness ldut fpga fixer_1_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6017,"TestHarness ldut fpga fixer_1_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6179,"TestHarness ldut fpga fixer_1_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+6180,"TestHarness ldut fpga fixer_1_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+6182,"TestHarness ldut fpga fixer_1_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga fixer_1_auto_out_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga fixer_1_auto_out_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga fixer_1_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga hints_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga hints_reset", false,-1);
        tracep->declBit(c+18509,"TestHarness ldut fpga hints_auto_in_a_ready", false,-1);
        tracep->declBit(c+18510,"TestHarness ldut fpga hints_auto_in_a_valid", false,-1);
        tracep->declBus(c+6068,"TestHarness ldut fpga hints_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6069,"TestHarness ldut fpga hints_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6070,"TestHarness ldut fpga hints_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6071,"TestHarness ldut fpga hints_auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+6072,"TestHarness ldut fpga hints_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6183,"TestHarness ldut fpga hints_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+6174,"TestHarness ldut fpga hints_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+6006,"TestHarness ldut fpga hints_auto_in_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga hints_auto_in_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga hints_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga hints_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga hints_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6076,"TestHarness ldut fpga hints_auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga hints_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6176,"TestHarness ldut fpga hints_auto_in_d_ready", false,-1);
        tracep->declBit(c+6177,"TestHarness ldut fpga hints_auto_in_d_valid", false,-1);
        tracep->declBus(c+6184,"TestHarness ldut fpga hints_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6015,"TestHarness ldut fpga hints_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6016,"TestHarness ldut fpga hints_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6185,"TestHarness ldut fpga hints_auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+6179,"TestHarness ldut fpga hints_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+6180,"TestHarness ldut fpga hints_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+6182,"TestHarness ldut fpga hints_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga hints_auto_in_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga hints_auto_in_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga hints_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18507,"TestHarness ldut fpga hints_auto_out_a_ready", false,-1);
        tracep->declBit(c+18508,"TestHarness ldut fpga hints_auto_out_a_valid", false,-1);
        tracep->declBus(c+6168,"TestHarness ldut fpga hints_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6169,"TestHarness ldut fpga hints_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6170,"TestHarness ldut fpga hints_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6171,"TestHarness ldut fpga hints_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+6172,"TestHarness ldut fpga hints_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6173,"TestHarness ldut fpga hints_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+6174,"TestHarness ldut fpga hints_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+6006,"TestHarness ldut fpga hints_auto_out_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga hints_auto_out_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga hints_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga hints_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga hints_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6010,"TestHarness ldut fpga hints_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga hints_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6176,"TestHarness ldut fpga hints_auto_out_d_ready", false,-1);
        tracep->declBit(c+6177,"TestHarness ldut fpga hints_auto_out_d_valid", false,-1);
        tracep->declBus(c+6178,"TestHarness ldut fpga hints_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6015,"TestHarness ldut fpga hints_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6016,"TestHarness ldut fpga hints_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6017,"TestHarness ldut fpga hints_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6179,"TestHarness ldut fpga hints_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+6180,"TestHarness ldut fpga hints_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+6182,"TestHarness ldut fpga hints_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga hints_auto_out_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga hints_auto_out_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga hints_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga widget_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga widget_1_reset", false,-1);
        tracep->declBit(c+18462,"TestHarness ldut fpga widget_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+18463,"TestHarness ldut fpga widget_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+6068,"TestHarness ldut fpga widget_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6069,"TestHarness ldut fpga widget_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6070,"TestHarness ldut fpga widget_1_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6071,"TestHarness ldut fpga widget_1_auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+6072,"TestHarness ldut fpga widget_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6073,"TestHarness ldut fpga widget_1_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6074,"TestHarness ldut fpga widget_1_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+6075,"TestHarness ldut fpga widget_1_auto_in_c_ready", false,-1);
        tracep->declBit(c+17307,"TestHarness ldut fpga widget_1_auto_in_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga widget_1_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga widget_1_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga widget_1_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6076,"TestHarness ldut fpga widget_1_auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga widget_1_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6077,"TestHarness ldut fpga widget_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+6078,"TestHarness ldut fpga widget_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+6079,"TestHarness ldut fpga widget_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6080,"TestHarness ldut fpga widget_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6081,"TestHarness ldut fpga widget_1_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6082,"TestHarness ldut fpga widget_1_auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+6083,"TestHarness ldut fpga widget_1_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+6084,"TestHarness ldut fpga widget_1_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+6085,"TestHarness ldut fpga widget_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga widget_1_auto_in_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga widget_1_auto_in_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga widget_1_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18509,"TestHarness ldut fpga widget_1_auto_out_a_ready", false,-1);
        tracep->declBit(c+18510,"TestHarness ldut fpga widget_1_auto_out_a_valid", false,-1);
        tracep->declBus(c+6068,"TestHarness ldut fpga widget_1_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6069,"TestHarness ldut fpga widget_1_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6070,"TestHarness ldut fpga widget_1_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6071,"TestHarness ldut fpga widget_1_auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+6072,"TestHarness ldut fpga widget_1_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6183,"TestHarness ldut fpga widget_1_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+6174,"TestHarness ldut fpga widget_1_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+6006,"TestHarness ldut fpga widget_1_auto_out_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga widget_1_auto_out_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga widget_1_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga widget_1_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga widget_1_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6076,"TestHarness ldut fpga widget_1_auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga widget_1_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6176,"TestHarness ldut fpga widget_1_auto_out_d_ready", false,-1);
        tracep->declBit(c+6177,"TestHarness ldut fpga widget_1_auto_out_d_valid", false,-1);
        tracep->declBus(c+6184,"TestHarness ldut fpga widget_1_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6015,"TestHarness ldut fpga widget_1_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6016,"TestHarness ldut fpga widget_1_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6185,"TestHarness ldut fpga widget_1_auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+6179,"TestHarness ldut fpga widget_1_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+6180,"TestHarness ldut fpga widget_1_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+6182,"TestHarness ldut fpga widget_1_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga widget_1_auto_out_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga widget_1_auto_out_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga widget_1_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga widget_2_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga widget_2_reset", false,-1);
        tracep->declBit(c+6024,"TestHarness ldut fpga widget_2_auto_in_a_ready", false,-1);
        tracep->declBit(c+18435,"TestHarness ldut fpga widget_2_auto_in_a_valid", false,-1);
        tracep->declBus(c+18427,"TestHarness ldut fpga widget_2_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18428,"TestHarness ldut fpga widget_2_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18436,"TestHarness ldut fpga widget_2_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga widget_2_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18437,"TestHarness ldut fpga widget_2_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga widget_2_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+6005,"TestHarness ldut fpga widget_2_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+6006,"TestHarness ldut fpga widget_2_auto_in_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga widget_2_auto_in_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga widget_2_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga widget_2_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6025,"TestHarness ldut fpga widget_2_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+6010,"TestHarness ldut fpga widget_2_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6026,"TestHarness ldut fpga widget_2_auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+6027,"TestHarness ldut fpga widget_2_auto_in_d_ready", false,-1);
        tracep->declBit(c+6028,"TestHarness ldut fpga widget_2_auto_in_d_valid", false,-1);
        tracep->declBus(c+6029,"TestHarness ldut fpga widget_2_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6030,"TestHarness ldut fpga widget_2_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6031,"TestHarness ldut fpga widget_2_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6032,"TestHarness ldut fpga widget_2_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6033,"TestHarness ldut fpga widget_2_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+6034,"TestHarness ldut fpga widget_2_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17306,"TestHarness ldut fpga widget_2_auto_in_e_valid", false,-1);
        tracep->declBit(c+6157,"TestHarness ldut fpga widget_2_auto_out_a_ready", false,-1);
        tracep->declBit(c+18499,"TestHarness ldut fpga widget_2_auto_out_a_valid", false,-1);
        tracep->declBus(c+18500,"TestHarness ldut fpga widget_2_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+16291,"TestHarness ldut fpga widget_2_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18501,"TestHarness ldut fpga widget_2_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18502,"TestHarness ldut fpga widget_2_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18503,"TestHarness ldut fpga widget_2_auto_out_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18504,"TestHarness ldut fpga widget_2_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+6158,"TestHarness ldut fpga widget_2_auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+6159,"TestHarness ldut fpga widget_2_auto_out_c_ready", false,-1);
        tracep->declBit(c+17308,"TestHarness ldut fpga widget_2_auto_out_c_valid", false,-1);
        tracep->declBus(c+6160,"TestHarness ldut fpga widget_2_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6161,"TestHarness ldut fpga widget_2_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6162,"TestHarness ldut fpga widget_2_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+6163,"TestHarness ldut fpga widget_2_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6164,"TestHarness ldut fpga widget_2_auto_out_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+6165,"TestHarness ldut fpga widget_2_auto_out_d_ready", false,-1);
        tracep->declBit(c+6166,"TestHarness ldut fpga widget_2_auto_out_d_valid", false,-1);
        tracep->declBus(c+6029,"TestHarness ldut fpga widget_2_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6030,"TestHarness ldut fpga widget_2_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6031,"TestHarness ldut fpga widget_2_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6032,"TestHarness ldut fpga widget_2_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6033,"TestHarness ldut fpga widget_2_auto_out_d_bits_denied", false,-1);
        tracep->declBit(c+6167,"TestHarness ldut fpga widget_2_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+17306,"TestHarness ldut fpga widget_2_auto_out_e_valid", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga xbar clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga xbar reset", false,-1);
        tracep->declBit(c+18425,"TestHarness ldut fpga xbar auto_in_a_ready", false,-1);
        tracep->declBit(c+18426,"TestHarness ldut fpga xbar auto_in_a_valid", false,-1);
        tracep->declBus(c+18427,"TestHarness ldut fpga xbar auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18428,"TestHarness ldut fpga xbar auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18429,"TestHarness ldut fpga xbar auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga xbar auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18431,"TestHarness ldut fpga xbar auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga xbar auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18433,"TestHarness ldut fpga xbar auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+6005,"TestHarness ldut fpga xbar auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+6006,"TestHarness ldut fpga xbar auto_in_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga xbar auto_in_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga xbar auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga xbar auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga xbar auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6010,"TestHarness ldut fpga xbar auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga xbar auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6012,"TestHarness ldut fpga xbar auto_in_d_ready", false,-1);
        tracep->declBit(c+6013,"TestHarness ldut fpga xbar auto_in_d_valid", false,-1);
        tracep->declBus(c+6014,"TestHarness ldut fpga xbar auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6015,"TestHarness ldut fpga xbar auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6016,"TestHarness ldut fpga xbar auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6017,"TestHarness ldut fpga xbar auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6018,"TestHarness ldut fpga xbar auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+6019,"TestHarness ldut fpga xbar auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+6021,"TestHarness ldut fpga xbar auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga xbar auto_in_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga xbar auto_in_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga xbar auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+6024,"TestHarness ldut fpga xbar auto_out_2_a_ready", false,-1);
        tracep->declBit(c+18435,"TestHarness ldut fpga xbar auto_out_2_a_valid", false,-1);
        tracep->declBus(c+18427,"TestHarness ldut fpga xbar auto_out_2_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18428,"TestHarness ldut fpga xbar auto_out_2_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18436,"TestHarness ldut fpga xbar auto_out_2_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga xbar auto_out_2_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18437,"TestHarness ldut fpga xbar auto_out_2_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga xbar auto_out_2_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+6005,"TestHarness ldut fpga xbar auto_out_2_a_bits_corrupt", false,-1);
        tracep->declBit(c+6006,"TestHarness ldut fpga xbar auto_out_2_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga xbar auto_out_2_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga xbar auto_out_2_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga xbar auto_out_2_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6025,"TestHarness ldut fpga xbar auto_out_2_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+6010,"TestHarness ldut fpga xbar auto_out_2_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6026,"TestHarness ldut fpga xbar auto_out_2_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+6027,"TestHarness ldut fpga xbar auto_out_2_d_ready", false,-1);
        tracep->declBit(c+6028,"TestHarness ldut fpga xbar auto_out_2_d_valid", false,-1);
        tracep->declBus(c+6029,"TestHarness ldut fpga xbar auto_out_2_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6030,"TestHarness ldut fpga xbar auto_out_2_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6031,"TestHarness ldut fpga xbar auto_out_2_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6032,"TestHarness ldut fpga xbar auto_out_2_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6033,"TestHarness ldut fpga xbar auto_out_2_d_bits_denied", false,-1);
        tracep->declBit(c+6034,"TestHarness ldut fpga xbar auto_out_2_d_bits_corrupt", false,-1);
        tracep->declBit(c+17306,"TestHarness ldut fpga xbar auto_out_2_e_valid", false,-1);
        tracep->declBit(c+18438,"TestHarness ldut fpga xbar auto_out_1_a_ready", false,-1);
        tracep->declBit(c+18439,"TestHarness ldut fpga xbar auto_out_1_a_valid", false,-1);
        tracep->declBus(c+18427,"TestHarness ldut fpga xbar auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18428,"TestHarness ldut fpga xbar auto_out_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18429,"TestHarness ldut fpga xbar auto_out_1_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga xbar auto_out_1_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18440,"TestHarness ldut fpga xbar auto_out_1_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga xbar auto_out_1_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18433,"TestHarness ldut fpga xbar auto_out_1_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+6005,"TestHarness ldut fpga xbar auto_out_1_a_bits_corrupt", false,-1);
        tracep->declBit(c+6035,"TestHarness ldut fpga xbar auto_out_1_d_ready", false,-1);
        tracep->declBit(c+6036,"TestHarness ldut fpga xbar auto_out_1_d_valid", false,-1);
        tracep->declBus(c+6037,"TestHarness ldut fpga xbar auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6038,"TestHarness ldut fpga xbar auto_out_1_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6039,"TestHarness ldut fpga xbar auto_out_1_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6040,"TestHarness ldut fpga xbar auto_out_1_d_bits_denied", false,-1);
        tracep->declQuad(c+6041,"TestHarness ldut fpga xbar auto_out_1_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+6043,"TestHarness ldut fpga xbar auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+18441,"TestHarness ldut fpga xbar auto_out_0_a_ready", false,-1);
        tracep->declBit(c+18442,"TestHarness ldut fpga xbar auto_out_0_a_valid", false,-1);
        tracep->declBus(c+18427,"TestHarness ldut fpga xbar auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18428,"TestHarness ldut fpga xbar auto_out_0_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18436,"TestHarness ldut fpga xbar auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga xbar auto_out_0_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18431,"TestHarness ldut fpga xbar auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga xbar auto_out_0_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18433,"TestHarness ldut fpga xbar auto_out_0_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+6005,"TestHarness ldut fpga xbar auto_out_0_a_bits_corrupt", false,-1);
        tracep->declBit(c+6044,"TestHarness ldut fpga xbar auto_out_0_d_ready", false,-1);
        tracep->declBit(c+6045,"TestHarness ldut fpga xbar auto_out_0_d_valid", false,-1);
        tracep->declBus(c+6046,"TestHarness ldut fpga xbar auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6047,"TestHarness ldut fpga xbar auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6048,"TestHarness ldut fpga xbar auto_out_0_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6049,"TestHarness ldut fpga xbar auto_out_0_d_bits_denied", false,-1);
        tracep->declQuad(c+1132,"TestHarness ldut fpga xbar auto_out_0_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+6050,"TestHarness ldut fpga xbar auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga xbar monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga xbar monitor_reset", false,-1);
        tracep->declBit(c+18511,"TestHarness ldut fpga xbar monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18426,"TestHarness ldut fpga xbar monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18427,"TestHarness ldut fpga xbar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18428,"TestHarness ldut fpga xbar monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18429,"TestHarness ldut fpga xbar monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga xbar monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18431,"TestHarness ldut fpga xbar monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga xbar monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+6005,"TestHarness ldut fpga xbar monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+6006,"TestHarness ldut fpga xbar monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga xbar monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga xbar monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga xbar monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga xbar monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6010,"TestHarness ldut fpga xbar monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga xbar monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6012,"TestHarness ldut fpga xbar monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+6186,"TestHarness ldut fpga xbar monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+6187,"TestHarness ldut fpga xbar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6188,"TestHarness ldut fpga xbar monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6189,"TestHarness ldut fpga xbar monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6190,"TestHarness ldut fpga xbar monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6191,"TestHarness ldut fpga xbar monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+6192,"TestHarness ldut fpga xbar monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga xbar monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga xbar monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga xbar monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+6193,"TestHarness ldut fpga xbar beatsLeft", false,-1, 4,0);
        tracep->declBit(c+6194,"TestHarness ldut fpga xbar idle", false,-1);
        tracep->declBus(c+6195,"TestHarness ldut fpga xbar readys_filter_lo", false,-1, 2,0);
        tracep->declBus(c+6196,"TestHarness ldut fpga xbar readys_mask", false,-1, 2,0);
        tracep->declBus(c+6197,"TestHarness ldut fpga xbar readys_filter_hi", false,-1, 2,0);
        tracep->declBus(c+6198,"TestHarness ldut fpga xbar readys_filter", false,-1, 5,0);
        tracep->declBus(c+6199,"TestHarness ldut fpga xbar readys_unready", false,-1, 5,0);
        tracep->declBus(c+6200,"TestHarness ldut fpga xbar readys_readys", false,-1, 2,0);
        tracep->declBit(c+6201,"TestHarness ldut fpga xbar readys_0", false,-1);
        tracep->declBit(c+6202,"TestHarness ldut fpga xbar earlyWinner_0", false,-1);
        tracep->declBit(c+6203,"TestHarness ldut fpga xbar state_0", false,-1);
        tracep->declBit(c+6204,"TestHarness ldut fpga xbar muxStateEarly_0", false,-1);
        tracep->declBit(c+6205,"TestHarness ldut fpga xbar readys_1", false,-1);
        tracep->declBit(c+6206,"TestHarness ldut fpga xbar earlyWinner_1", false,-1);
        tracep->declBit(c+6207,"TestHarness ldut fpga xbar state_1", false,-1);
        tracep->declBit(c+6208,"TestHarness ldut fpga xbar muxStateEarly_1", false,-1);
        tracep->declBit(c+6209,"TestHarness ldut fpga xbar readys_2", false,-1);
        tracep->declBit(c+6210,"TestHarness ldut fpga xbar earlyWinner_2", false,-1);
        tracep->declBit(c+6211,"TestHarness ldut fpga xbar state_2", false,-1);
        tracep->declBit(c+6212,"TestHarness ldut fpga xbar muxStateEarly_2", false,-1);
        tracep->declBit(c+18512,"TestHarness ldut fpga xbar requestAIO_0_0", false,-1);
        tracep->declBit(c+18513,"TestHarness ldut fpga xbar requestAIO_0_1", false,-1);
        tracep->declBit(c+18514,"TestHarness ldut fpga xbar requestAIO_0_2", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga xbar requestEIO_0_2", false,-1);
        tracep->declBus(c+6213,"TestHarness ldut fpga xbar out_1_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6214,"TestHarness ldut fpga xbar beatsDO_decode", false,-1, 2,0);
        tracep->declBit(c+6215,"TestHarness ldut fpga xbar beatsDO_opdata", false,-1);
        tracep->declBus(c+6216,"TestHarness ldut fpga xbar beatsDO_0", false,-1, 2,0);
        tracep->declBus(c+6217,"TestHarness ldut fpga xbar beatsDO_decode_1", false,-1, 4,0);
        tracep->declBit(c+6218,"TestHarness ldut fpga xbar beatsDO_opdata_1", false,-1);
        tracep->declBus(c+6219,"TestHarness ldut fpga xbar beatsDO_1", false,-1, 4,0);
        tracep->declBus(c+6220,"TestHarness ldut fpga xbar out_1_2_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6221,"TestHarness ldut fpga xbar beatsDO_decode_2", false,-1, 2,0);
        tracep->declBit(c+6222,"TestHarness ldut fpga xbar beatsDO_opdata_2", false,-1);
        tracep->declBus(c+6223,"TestHarness ldut fpga xbar beatsDO_2", false,-1, 2,0);
        tracep->declBit(c+6224,"TestHarness ldut fpga xbar latch", false,-1);
        tracep->declBit(c+6225,"TestHarness ldut fpga xbar prefixOR_2", false,-1);
        tracep->declBus(c+6226,"TestHarness ldut fpga xbar maskedBeats_0", false,-1, 2,0);
        tracep->declBus(c+6227,"TestHarness ldut fpga xbar maskedBeats_1", false,-1, 4,0);
        tracep->declBus(c+6228,"TestHarness ldut fpga xbar maskedBeats_2", false,-1, 2,0);
        tracep->declBus(c+6229,"TestHarness ldut fpga xbar initBeats", false,-1, 4,0);
        tracep->declBit(c+6230,"TestHarness ldut fpga xbar sink_ACancel_7_earlyValid", false,-1);
        tracep->declBit(c+6231,"TestHarness ldut fpga xbar allowed_0", false,-1);
        tracep->declBit(c+6232,"TestHarness ldut fpga xbar allowed_1", false,-1);
        tracep->declBit(c+6233,"TestHarness ldut fpga xbar allowed_2", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga xbar monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga xbar monitor reset", false,-1);
        tracep->declBit(c+18511,"TestHarness ldut fpga xbar monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18426,"TestHarness ldut fpga xbar monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18427,"TestHarness ldut fpga xbar monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18428,"TestHarness ldut fpga xbar monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18429,"TestHarness ldut fpga xbar monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18430,"TestHarness ldut fpga xbar monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18431,"TestHarness ldut fpga xbar monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18432,"TestHarness ldut fpga xbar monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+6005,"TestHarness ldut fpga xbar monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+6006,"TestHarness ldut fpga xbar monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17304,"TestHarness ldut fpga xbar monitor io_in_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga xbar monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga xbar monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga xbar monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6010,"TestHarness ldut fpga xbar monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga xbar monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6012,"TestHarness ldut fpga xbar monitor io_in_d_ready", false,-1);
        tracep->declBit(c+6186,"TestHarness ldut fpga xbar monitor io_in_d_valid", false,-1);
        tracep->declBus(c+6187,"TestHarness ldut fpga xbar monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6188,"TestHarness ldut fpga xbar monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6189,"TestHarness ldut fpga xbar monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6190,"TestHarness ldut fpga xbar monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+6191,"TestHarness ldut fpga xbar monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+6192,"TestHarness ldut fpga xbar monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga xbar monitor io_in_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga xbar monitor io_in_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga xbar monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+36,"TestHarness ldut fpga xbar monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+37,"TestHarness ldut fpga xbar monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18515,"TestHarness ldut fpga xbar monitor source_ok", false,-1);
        tracep->declBus(c+18516,"TestHarness ldut fpga xbar monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+18517,"TestHarness ldut fpga xbar monitor is_aligned", false,-1);
        tracep->declBus(c+18518,"TestHarness ldut fpga xbar monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+18519,"TestHarness ldut fpga xbar monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+18520,"TestHarness ldut fpga xbar monitor mask_size", false,-1);
        tracep->declBit(c+18521,"TestHarness ldut fpga xbar monitor mask_bit", false,-1);
        tracep->declBit(c+18522,"TestHarness ldut fpga xbar monitor mask_nbit", false,-1);
        tracep->declBit(c+18523,"TestHarness ldut fpga xbar monitor mask_acc", false,-1);
        tracep->declBit(c+18524,"TestHarness ldut fpga xbar monitor mask_acc_1", false,-1);
        tracep->declBit(c+18525,"TestHarness ldut fpga xbar monitor mask_size_1", false,-1);
        tracep->declBit(c+18526,"TestHarness ldut fpga xbar monitor mask_bit_1", false,-1);
        tracep->declBit(c+18527,"TestHarness ldut fpga xbar monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18528,"TestHarness ldut fpga xbar monitor mask_eq_2", false,-1);
        tracep->declBit(c+18529,"TestHarness ldut fpga xbar monitor mask_acc_2", false,-1);
        tracep->declBit(c+18530,"TestHarness ldut fpga xbar monitor mask_eq_3", false,-1);
        tracep->declBit(c+18531,"TestHarness ldut fpga xbar monitor mask_acc_3", false,-1);
        tracep->declBit(c+18532,"TestHarness ldut fpga xbar monitor mask_eq_4", false,-1);
        tracep->declBit(c+18533,"TestHarness ldut fpga xbar monitor mask_acc_4", false,-1);
        tracep->declBit(c+18534,"TestHarness ldut fpga xbar monitor mask_eq_5", false,-1);
        tracep->declBit(c+18535,"TestHarness ldut fpga xbar monitor mask_acc_5", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga xbar monitor mask_size_2", false,-1);
        tracep->declBit(c+18536,"TestHarness ldut fpga xbar monitor mask_bit_2", false,-1);
        tracep->declBit(c+18537,"TestHarness ldut fpga xbar monitor mask_nbit_2", false,-1);
        tracep->declBit(c+18538,"TestHarness ldut fpga xbar monitor mask_eq_6", false,-1);
        tracep->declBit(c+18539,"TestHarness ldut fpga xbar monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+18540,"TestHarness ldut fpga xbar monitor mask_eq_7", false,-1);
        tracep->declBit(c+18541,"TestHarness ldut fpga xbar monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+18542,"TestHarness ldut fpga xbar monitor mask_eq_8", false,-1);
        tracep->declBit(c+18543,"TestHarness ldut fpga xbar monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+18544,"TestHarness ldut fpga xbar monitor mask_eq_9", false,-1);
        tracep->declBit(c+18545,"TestHarness ldut fpga xbar monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+18546,"TestHarness ldut fpga xbar monitor mask_eq_10", false,-1);
        tracep->declBit(c+18547,"TestHarness ldut fpga xbar monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+18548,"TestHarness ldut fpga xbar monitor mask_eq_11", false,-1);
        tracep->declBit(c+18549,"TestHarness ldut fpga xbar monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+18550,"TestHarness ldut fpga xbar monitor mask_eq_12", false,-1);
        tracep->declBit(c+18551,"TestHarness ldut fpga xbar monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+18552,"TestHarness ldut fpga xbar monitor mask_eq_13", false,-1);
        tracep->declBit(c+18553,"TestHarness ldut fpga xbar monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+18554,"TestHarness ldut fpga xbar monitor mask", false,-1, 7,0);
        tracep->declBit(c+6234,"TestHarness ldut fpga xbar monitor source_ok_1", false,-1);
        tracep->declBit(c+6235,"TestHarness ldut fpga xbar monitor source_ok_2", false,-1);
        tracep->declBus(c+6236,"TestHarness ldut fpga xbar monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+6237,"TestHarness ldut fpga xbar monitor is_aligned_2", false,-1);
        tracep->declBit(c+6238,"TestHarness ldut fpga xbar monitor address_ok_1", false,-1);
        tracep->declBit(c+6239,"TestHarness ldut fpga xbar monitor sink_ok_1", false,-1);
        tracep->declBus(c+18555,"TestHarness ldut fpga xbar monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+18556,"TestHarness ldut fpga xbar monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+6240,"TestHarness ldut fpga xbar monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+6241,"TestHarness ldut fpga xbar monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+6242,"TestHarness ldut fpga xbar monitor a_first", false,-1);
        tracep->declBus(c+6243,"TestHarness ldut fpga xbar monitor opcode", false,-1, 2,0);
        tracep->declBus(c+6244,"TestHarness ldut fpga xbar monitor param", false,-1, 2,0);
        tracep->declBus(c+6245,"TestHarness ldut fpga xbar monitor size", false,-1, 3,0);
        tracep->declBus(c+6246,"TestHarness ldut fpga xbar monitor source", false,-1, 6,0);
        tracep->declBus(c+6247,"TestHarness ldut fpga xbar monitor address", false,-1, 31,0);
        tracep->declBus(c+6248,"TestHarness ldut fpga xbar monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+6249,"TestHarness ldut fpga xbar monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+6250,"TestHarness ldut fpga xbar monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+6251,"TestHarness ldut fpga xbar monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+6252,"TestHarness ldut fpga xbar monitor d_first", false,-1);
        tracep->declBus(c+6253,"TestHarness ldut fpga xbar monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+6254,"TestHarness ldut fpga xbar monitor param_1", false,-1, 1,0);
        tracep->declBus(c+6255,"TestHarness ldut fpga xbar monitor size_1", false,-1, 3,0);
        tracep->declBus(c+6256,"TestHarness ldut fpga xbar monitor source_1", false,-1, 6,0);
        tracep->declBit(c+6257,"TestHarness ldut fpga xbar monitor denied", false,-1);
        tracep->declBus(c+6258,"TestHarness ldut fpga xbar monitor c_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+6259,"TestHarness ldut fpga xbar monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+6260,"TestHarness ldut fpga xbar monitor c_first_counter", false,-1, 4,0);
        tracep->declBus(c+6261,"TestHarness ldut fpga xbar monitor c_first_counter1", false,-1, 4,0);
        tracep->declBit(c+6262,"TestHarness ldut fpga xbar monitor c_first", false,-1);
        tracep->declBus(c+6263,"TestHarness ldut fpga xbar monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+6264,"TestHarness ldut fpga xbar monitor param_3", false,-1, 2,0);
        tracep->declBus(c+6265,"TestHarness ldut fpga xbar monitor size_3", false,-1, 3,0);
        tracep->declBus(c+6266,"TestHarness ldut fpga xbar monitor source_3", false,-1, 6,0);
        tracep->declBus(c+6267,"TestHarness ldut fpga xbar monitor address_2", false,-1, 31,0);
        tracep->declArray(c+6268,"TestHarness ldut fpga xbar monitor inflight", false,-1, 127,0);
        tracep->declArray(c+6272,"TestHarness ldut fpga xbar monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+6288,"TestHarness ldut fpga xbar monitor inflight_sizes", false,-1, 1023,0);
        tracep->declBus(c+6320,"TestHarness ldut fpga xbar monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+6321,"TestHarness ldut fpga xbar monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+6322,"TestHarness ldut fpga xbar monitor a_first_1", false,-1);
        tracep->declBus(c+6323,"TestHarness ldut fpga xbar monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+6324,"TestHarness ldut fpga xbar monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+6325,"TestHarness ldut fpga xbar monitor d_first_1", false,-1);
        tracep->declArray(c+18557,"TestHarness ldut fpga xbar monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16292,"TestHarness ldut fpga xbar monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16293,"TestHarness ldut fpga xbar monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+16294,"TestHarness ldut fpga xbar monitor a_set", false,-1, 127,0);
        tracep->declArray(c+6326,"TestHarness ldut fpga xbar monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+6330,"TestHarness ldut fpga xbar monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16298,"TestHarness ldut fpga xbar monitor same_cycle_resp", false,-1);
        tracep->declBus(c+6334,"TestHarness ldut fpga xbar monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+6335,"TestHarness ldut fpga xbar monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16299,"TestHarness ldut fpga xbar monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+6336,"TestHarness ldut fpga xbar monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16315,"TestHarness ldut fpga xbar monitor a_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+6352,"TestHarness ldut fpga xbar monitor d_sizes_clr", false,-1, 1023,0);
        tracep->declBus(c+6384,"TestHarness ldut fpga xbar monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+6385,"TestHarness ldut fpga xbar monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+6389,"TestHarness ldut fpga xbar monitor inflight_sizes_1", false,-1, 1023,0);
        tracep->declBus(c+6421,"TestHarness ldut fpga xbar monitor c_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+6422,"TestHarness ldut fpga xbar monitor c_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+6423,"TestHarness ldut fpga xbar monitor c_first_1", false,-1);
        tracep->declBus(c+6424,"TestHarness ldut fpga xbar monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+6425,"TestHarness ldut fpga xbar monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+6426,"TestHarness ldut fpga xbar monitor d_first_2", false,-1);
        tracep->declArray(c+15585,"TestHarness ldut fpga xbar monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15589,"TestHarness ldut fpga xbar monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+15590,"TestHarness ldut fpga xbar monitor c_set", false,-1, 127,0);
        tracep->declArray(c+6427,"TestHarness ldut fpga xbar monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+6431,"TestHarness ldut fpga xbar monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+15594,"TestHarness ldut fpga xbar monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+6435,"TestHarness ldut fpga xbar monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+15595,"TestHarness ldut fpga xbar monitor c_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+6436,"TestHarness ldut fpga xbar monitor d_sizes_clr_1", false,-1, 1023,0);
        tracep->declBus(c+6468,"TestHarness ldut fpga xbar monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+6469,"TestHarness ldut fpga xbar monitor inflight_2", false,-1);
        tracep->declBus(c+6470,"TestHarness ldut fpga xbar monitor d_first_counter_3", false,-1, 4,0);
        tracep->declBus(c+6471,"TestHarness ldut fpga xbar monitor d_first_counter1_3", false,-1, 4,0);
        tracep->declBit(c+6472,"TestHarness ldut fpga xbar monitor d_first_3", false,-1);
        tracep->declBit(c+6473,"TestHarness ldut fpga xbar monitor d_set", false,-1);
        tracep->declBit(c+15627,"TestHarness ldut fpga xbar monitor e_clr", false,-1);
        tracep->declArray(c+19439,"TestHarness ldut fpga xbar monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga xbar monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga xbar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+36,"TestHarness ldut fpga xbar monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+36,"TestHarness ldut fpga xbar monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga xbar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga xbar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga xbar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+37,"TestHarness ldut fpga xbar monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+37,"TestHarness ldut fpga xbar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga xbar_1 clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga xbar_1 reset", false,-1);
        tracep->declBit(c+18443,"TestHarness ldut fpga xbar_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+6051,"TestHarness ldut fpga xbar_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga xbar_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga xbar_1 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga xbar_1 auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga xbar_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga xbar_1 auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6057,"TestHarness ldut fpga xbar_1 auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18444,"TestHarness ldut fpga xbar_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+18445,"TestHarness ldut fpga xbar_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+18446,"TestHarness ldut fpga xbar_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18447,"TestHarness ldut fpga xbar_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18448,"TestHarness ldut fpga xbar_1 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18449,"TestHarness ldut fpga xbar_1 auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18450,"TestHarness ldut fpga xbar_1 auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18451,"TestHarness ldut fpga xbar_1 auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+18452,"TestHarness ldut fpga xbar_1 auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18453,"TestHarness ldut fpga xbar_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6058,"TestHarness ldut fpga xbar_1 auto_out_1_a_ready", false,-1);
        tracep->declBit(c+6059,"TestHarness ldut fpga xbar_1 auto_out_1_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga xbar_1 auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga xbar_1 auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga xbar_1 auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6060,"TestHarness ldut fpga xbar_1 auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga xbar_1 auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18454,"TestHarness ldut fpga xbar_1 auto_out_1_d_ready", false,-1);
        tracep->declBit(c+6061,"TestHarness ldut fpga xbar_1 auto_out_1_d_valid", false,-1);
        tracep->declBus(c+6062,"TestHarness ldut fpga xbar_1 auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6063,"TestHarness ldut fpga xbar_1 auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6064,"TestHarness ldut fpga xbar_1 auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+6065,"TestHarness ldut fpga xbar_1 auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+6066,"TestHarness ldut fpga xbar_1 auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+18455,"TestHarness ldut fpga xbar_1 auto_out_0_a_ready", false,-1);
        tracep->declBit(c+6067,"TestHarness ldut fpga xbar_1 auto_out_0_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga xbar_1 auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga xbar_1 auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga xbar_1 auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga xbar_1 auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga xbar_1 auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6057,"TestHarness ldut fpga xbar_1 auto_out_0_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18456,"TestHarness ldut fpga xbar_1 auto_out_0_d_ready", false,-1);
        tracep->declBit(c+18457,"TestHarness ldut fpga xbar_1 auto_out_0_d_valid", false,-1);
        tracep->declBus(c+18458,"TestHarness ldut fpga xbar_1 auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18459,"TestHarness ldut fpga xbar_1 auto_out_0_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18460,"TestHarness ldut fpga xbar_1 auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+16268,"TestHarness ldut fpga xbar_1 auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+16269,"TestHarness ldut fpga xbar_1 auto_out_0_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18461,"TestHarness ldut fpga xbar_1 auto_out_0_d_bits_denied", false,-1);
        tracep->declBus(c+16270,"TestHarness ldut fpga xbar_1 auto_out_0_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+16271,"TestHarness ldut fpga xbar_1 auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga xbar_1 monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga xbar_1 monitor_reset", false,-1);
        tracep->declBit(c+18561,"TestHarness ldut fpga xbar_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+6051,"TestHarness ldut fpga xbar_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga xbar_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga xbar_1 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga xbar_1 monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga xbar_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga xbar_1 monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18444,"TestHarness ldut fpga xbar_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+18562,"TestHarness ldut fpga xbar_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+18563,"TestHarness ldut fpga xbar_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18564,"TestHarness ldut fpga xbar_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18565,"TestHarness ldut fpga xbar_1 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18566,"TestHarness ldut fpga xbar_1 monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18567,"TestHarness ldut fpga xbar_1 monitor_io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18568,"TestHarness ldut fpga xbar_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16347,"TestHarness ldut fpga xbar_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+6474,"TestHarness ldut fpga xbar_1 beatsLeft", false,-1, 3,0);
        tracep->declBit(c+6475,"TestHarness ldut fpga xbar_1 idle", false,-1);
        tracep->declBus(c+18569,"TestHarness ldut fpga xbar_1 readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+6476,"TestHarness ldut fpga xbar_1 readys_mask", false,-1, 1,0);
        tracep->declBus(c+16348,"TestHarness ldut fpga xbar_1 readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+18570,"TestHarness ldut fpga xbar_1 readys_filter", false,-1, 3,0);
        tracep->declBus(c+18571,"TestHarness ldut fpga xbar_1 readys_unready", false,-1, 3,0);
        tracep->declBus(c+18572,"TestHarness ldut fpga xbar_1 readys_readys", false,-1, 1,0);
        tracep->declBit(c+18573,"TestHarness ldut fpga xbar_1 readys_0", false,-1);
        tracep->declBit(c+18574,"TestHarness ldut fpga xbar_1 earlyWinner_0", false,-1);
        tracep->declBit(c+6477,"TestHarness ldut fpga xbar_1 state_0", false,-1);
        tracep->declBit(c+18575,"TestHarness ldut fpga xbar_1 muxStateEarly_0", false,-1);
        tracep->declBit(c+18576,"TestHarness ldut fpga xbar_1 readys_1", false,-1);
        tracep->declBit(c+18577,"TestHarness ldut fpga xbar_1 earlyWinner_1", false,-1);
        tracep->declBit(c+6478,"TestHarness ldut fpga xbar_1 state_1", false,-1);
        tracep->declBit(c+18578,"TestHarness ldut fpga xbar_1 muxStateEarly_1", false,-1);
        tracep->declBit(c+6479,"TestHarness ldut fpga xbar_1 requestAIO_0_0", false,-1);
        tracep->declBit(c+6480,"TestHarness ldut fpga xbar_1 requestAIO_0_1", false,-1);
        tracep->declBus(c+18579,"TestHarness ldut fpga xbar_1 beatsDO_decode", false,-1, 3,0);
        tracep->declBit(c+18580,"TestHarness ldut fpga xbar_1 beatsDO_opdata", false,-1);
        tracep->declBus(c+18581,"TestHarness ldut fpga xbar_1 beatsDO_0", false,-1, 3,0);
        tracep->declBus(c+6481,"TestHarness ldut fpga xbar_1 beatsDO_decode_1", false,-1, 3,0);
        tracep->declBit(c+6482,"TestHarness ldut fpga xbar_1 beatsDO_opdata_1", false,-1);
        tracep->declBus(c+6483,"TestHarness ldut fpga xbar_1 beatsDO_1", false,-1, 3,0);
        tracep->declBit(c+18582,"TestHarness ldut fpga xbar_1 latch", false,-1);
        tracep->declBus(c+18583,"TestHarness ldut fpga xbar_1 maskedBeats_0", false,-1, 3,0);
        tracep->declBus(c+16349,"TestHarness ldut fpga xbar_1 maskedBeats_1", false,-1, 3,0);
        tracep->declBus(c+16350,"TestHarness ldut fpga xbar_1 initBeats", false,-1, 3,0);
        tracep->declBit(c+16351,"TestHarness ldut fpga xbar_1 sink_ACancel_5_earlyValid", false,-1);
        tracep->declBit(c+16352,"TestHarness ldut fpga xbar_1 allowed_0", false,-1);
        tracep->declBit(c+16353,"TestHarness ldut fpga xbar_1 allowed_1", false,-1);
        tracep->declBus(c+16354,"TestHarness ldut fpga xbar_1 out_1_0_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga xbar_1 monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga xbar_1 monitor reset", false,-1);
        tracep->declBit(c+18561,"TestHarness ldut fpga xbar_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+6051,"TestHarness ldut fpga xbar_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga xbar_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga xbar_1 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga xbar_1 monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga xbar_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga xbar_1 monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18444,"TestHarness ldut fpga xbar_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+18562,"TestHarness ldut fpga xbar_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+18563,"TestHarness ldut fpga xbar_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18564,"TestHarness ldut fpga xbar_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18565,"TestHarness ldut fpga xbar_1 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18566,"TestHarness ldut fpga xbar_1 monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18567,"TestHarness ldut fpga xbar_1 monitor io_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18568,"TestHarness ldut fpga xbar_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16347,"TestHarness ldut fpga xbar_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+38,"TestHarness ldut fpga xbar_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+39,"TestHarness ldut fpga xbar_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+6484,"TestHarness ldut fpga xbar_1 monitor source_ok", false,-1);
        tracep->declBus(c+6485,"TestHarness ldut fpga xbar_1 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+6486,"TestHarness ldut fpga xbar_1 monitor is_aligned", false,-1);
        tracep->declBit(c+6487,"TestHarness ldut fpga xbar_1 monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+6488,"TestHarness ldut fpga xbar_1 monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+6489,"TestHarness ldut fpga xbar_1 monitor mask_size", false,-1);
        tracep->declBit(c+6490,"TestHarness ldut fpga xbar_1 monitor mask_bit", false,-1);
        tracep->declBit(c+6491,"TestHarness ldut fpga xbar_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+6492,"TestHarness ldut fpga xbar_1 monitor mask_acc", false,-1);
        tracep->declBit(c+6493,"TestHarness ldut fpga xbar_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga xbar_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+6494,"TestHarness ldut fpga xbar_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+6495,"TestHarness ldut fpga xbar_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+6496,"TestHarness ldut fpga xbar_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+6497,"TestHarness ldut fpga xbar_1 monitor mask_lo_lo", false,-1);
        tracep->declBit(c+6498,"TestHarness ldut fpga xbar_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+6499,"TestHarness ldut fpga xbar_1 monitor mask_lo_hi", false,-1);
        tracep->declBit(c+6500,"TestHarness ldut fpga xbar_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+6501,"TestHarness ldut fpga xbar_1 monitor mask_hi_lo", false,-1);
        tracep->declBit(c+6502,"TestHarness ldut fpga xbar_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+6503,"TestHarness ldut fpga xbar_1 monitor mask_hi_hi", false,-1);
        tracep->declBus(c+6504,"TestHarness ldut fpga xbar_1 monitor mask", false,-1, 3,0);
        tracep->declBit(c+18584,"TestHarness ldut fpga xbar_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+18585,"TestHarness ldut fpga xbar_1 monitor sink_ok", false,-1);
        tracep->declBus(c+6505,"TestHarness ldut fpga xbar_1 monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+6506,"TestHarness ldut fpga xbar_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+6507,"TestHarness ldut fpga xbar_1 monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+6508,"TestHarness ldut fpga xbar_1 monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+6509,"TestHarness ldut fpga xbar_1 monitor a_first", false,-1);
        tracep->declBus(c+6510,"TestHarness ldut fpga xbar_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+6511,"TestHarness ldut fpga xbar_1 monitor size", false,-1, 2,0);
        tracep->declBus(c+6512,"TestHarness ldut fpga xbar_1 monitor source", false,-1, 3,0);
        tracep->declBus(c+6513,"TestHarness ldut fpga xbar_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+18586,"TestHarness ldut fpga xbar_1 monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18587,"TestHarness ldut fpga xbar_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+6514,"TestHarness ldut fpga xbar_1 monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+6515,"TestHarness ldut fpga xbar_1 monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+6516,"TestHarness ldut fpga xbar_1 monitor d_first", false,-1);
        tracep->declBus(c+6517,"TestHarness ldut fpga xbar_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+6518,"TestHarness ldut fpga xbar_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+6519,"TestHarness ldut fpga xbar_1 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+6520,"TestHarness ldut fpga xbar_1 monitor source_1", false,-1, 3,0);
        tracep->declBus(c+6521,"TestHarness ldut fpga xbar_1 monitor sink", false,-1, 5,0);
        tracep->declBit(c+6522,"TestHarness ldut fpga xbar_1 monitor denied", false,-1);
        tracep->declBus(c+6523,"TestHarness ldut fpga xbar_1 monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+6524,"TestHarness ldut fpga xbar_1 monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+6526,"TestHarness ldut fpga xbar_1 monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+6528,"TestHarness ldut fpga xbar_1 monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+6529,"TestHarness ldut fpga xbar_1 monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+6530,"TestHarness ldut fpga xbar_1 monitor a_first_1", false,-1);
        tracep->declBus(c+6531,"TestHarness ldut fpga xbar_1 monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+6532,"TestHarness ldut fpga xbar_1 monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+6533,"TestHarness ldut fpga xbar_1 monitor d_first_1", false,-1);
        tracep->declBus(c+16355,"TestHarness ldut fpga xbar_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16356,"TestHarness ldut fpga xbar_1 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16357,"TestHarness ldut fpga xbar_1 monitor a_set", false,-1, 15,0);
        tracep->declBus(c+16358,"TestHarness ldut fpga xbar_1 monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+16359,"TestHarness ldut fpga xbar_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+18588,"TestHarness ldut fpga xbar_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+16360,"TestHarness ldut fpga xbar_1 monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16361,"TestHarness ldut fpga xbar_1 monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+18589,"TestHarness ldut fpga xbar_1 monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+16363,"TestHarness ldut fpga xbar_1 monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+6534,"TestHarness ldut fpga xbar_1 monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+6535,"TestHarness ldut fpga xbar_1 monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+6536,"TestHarness ldut fpga xbar_1 monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+6538,"TestHarness ldut fpga xbar_1 monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+6539,"TestHarness ldut fpga xbar_1 monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+6540,"TestHarness ldut fpga xbar_1 monitor d_first_2", false,-1);
        tracep->declBus(c+16365,"TestHarness ldut fpga xbar_1 monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+16366,"TestHarness ldut fpga xbar_1 monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16367,"TestHarness ldut fpga xbar_1 monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+6541,"TestHarness ldut fpga xbar_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga xbar_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga xbar_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga xbar_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+38,"TestHarness ldut fpga xbar_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+38,"TestHarness ldut fpga xbar_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga xbar_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga xbar_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga xbar_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+39,"TestHarness ldut fpga xbar_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+39,"TestHarness ldut fpga xbar_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga ferr clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga ferr reset", false,-1);
        tracep->declBit(c+6058,"TestHarness ldut fpga ferr auto_in_a_ready", false,-1);
        tracep->declBit(c+6059,"TestHarness ldut fpga ferr auto_in_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga ferr auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga ferr auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga ferr auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6060,"TestHarness ldut fpga ferr auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga ferr auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18454,"TestHarness ldut fpga ferr auto_in_d_ready", false,-1);
        tracep->declBit(c+6061,"TestHarness ldut fpga ferr auto_in_d_valid", false,-1);
        tracep->declBus(c+6062,"TestHarness ldut fpga ferr auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6063,"TestHarness ldut fpga ferr auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6064,"TestHarness ldut fpga ferr auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+6065,"TestHarness ldut fpga ferr auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+6066,"TestHarness ldut fpga ferr auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga ferr monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga ferr monitor_reset", false,-1);
        tracep->declBit(c+6058,"TestHarness ldut fpga ferr monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+6059,"TestHarness ldut fpga ferr monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga ferr monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga ferr monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga ferr monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6060,"TestHarness ldut fpga ferr monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga ferr monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18454,"TestHarness ldut fpga ferr monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+6542,"TestHarness ldut fpga ferr monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+6543,"TestHarness ldut fpga ferr monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6544,"TestHarness ldut fpga ferr monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6545,"TestHarness ldut fpga ferr monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+6546,"TestHarness ldut fpga ferr monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+6547,"TestHarness ldut fpga ferr monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga ferr a_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga ferr a_reset", false,-1);
        tracep->declBit(c+6058,"TestHarness ldut fpga ferr a_io_enq_ready", false,-1);
        tracep->declBit(c+6059,"TestHarness ldut fpga ferr a_io_enq_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga ferr a_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga ferr a_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga ferr a_io_enq_bits_source", false,-1, 3,0);
        tracep->declBit(c+18591,"TestHarness ldut fpga ferr a_io_deq_ready", false,-1);
        tracep->declBit(c+6548,"TestHarness ldut fpga ferr a_io_deq_valid", false,-1);
        tracep->declBus(c+6549,"TestHarness ldut fpga ferr a_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6550,"TestHarness ldut fpga ferr a_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+6551,"TestHarness ldut fpga ferr a_io_deq_bits_source", false,-1, 3,0);
        tracep->declBit(c+6552,"TestHarness ldut fpga ferr idle", false,-1);
        tracep->declBus(c+6553,"TestHarness ldut fpga ferr a_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+6554,"TestHarness ldut fpga ferr a_last_beats1_opdata", false,-1);
        tracep->declBus(c+6555,"TestHarness ldut fpga ferr a_last_beats1", false,-1, 3,0);
        tracep->declBus(c+6556,"TestHarness ldut fpga ferr a_last_counter", false,-1, 3,0);
        tracep->declBus(c+6557,"TestHarness ldut fpga ferr a_last_counter1", false,-1, 3,0);
        tracep->declBit(c+6558,"TestHarness ldut fpga ferr a_last_first", false,-1);
        tracep->declBit(c+6559,"TestHarness ldut fpga ferr a_last", false,-1);
        tracep->declBus(c+6560,"TestHarness ldut fpga ferr beatsLeft", false,-1, 3,0);
        tracep->declBit(c+6561,"TestHarness ldut fpga ferr idle_1", false,-1);
        tracep->declBit(c+6562,"TestHarness ldut fpga ferr da_valid", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga ferr readys_1", false,-1);
        tracep->declBit(c+6563,"TestHarness ldut fpga ferr state_1", false,-1);
        tracep->declBit(c+6564,"TestHarness ldut fpga ferr allowed_1", false,-1);
        tracep->declBit(c+18592,"TestHarness ldut fpga ferr out_1_ready", false,-1);
        tracep->declBus(c+6550,"TestHarness ldut fpga ferr da_bits_size", false,-1, 2,0);
        tracep->declBus(c+6553,"TestHarness ldut fpga ferr beats1_decode", false,-1, 3,0);
        tracep->declBus(c+6565,"TestHarness ldut fpga ferr da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+6566,"TestHarness ldut fpga ferr beats1_opdata", false,-1);
        tracep->declBus(c+6567,"TestHarness ldut fpga ferr beats1", false,-1, 3,0);
        tracep->declBus(c+6568,"TestHarness ldut fpga ferr counter", false,-1, 3,0);
        tracep->declBus(c+6569,"TestHarness ldut fpga ferr counter1", false,-1, 3,0);
        tracep->declBit(c+6570,"TestHarness ldut fpga ferr da_first", false,-1);
        tracep->declBit(c+6571,"TestHarness ldut fpga ferr da_last", false,-1);
        tracep->declBit(c+16369,"TestHarness ldut fpga ferr latch", false,-1);
        tracep->declBit(c+6562,"TestHarness ldut fpga ferr earlyWinner_1", false,-1);
        tracep->declBit(c+6572,"TestHarness ldut fpga ferr muxStateEarly_1", false,-1);
        tracep->declBit(c+6573,"TestHarness ldut fpga ferr sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+6551,"TestHarness ldut fpga ferr da_bits_source", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga ferr monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga ferr monitor reset", false,-1);
        tracep->declBit(c+6058,"TestHarness ldut fpga ferr monitor io_in_a_ready", false,-1);
        tracep->declBit(c+6059,"TestHarness ldut fpga ferr monitor io_in_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga ferr monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga ferr monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga ferr monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6060,"TestHarness ldut fpga ferr monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga ferr monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18454,"TestHarness ldut fpga ferr monitor io_in_d_ready", false,-1);
        tracep->declBit(c+6542,"TestHarness ldut fpga ferr monitor io_in_d_valid", false,-1);
        tracep->declBus(c+6543,"TestHarness ldut fpga ferr monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6544,"TestHarness ldut fpga ferr monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6545,"TestHarness ldut fpga ferr monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+6546,"TestHarness ldut fpga ferr monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+6547,"TestHarness ldut fpga ferr monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+40,"TestHarness ldut fpga ferr monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+41,"TestHarness ldut fpga ferr monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+6574,"TestHarness ldut fpga ferr monitor source_ok", false,-1);
        tracep->declBus(c+6485,"TestHarness ldut fpga ferr monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+6575,"TestHarness ldut fpga ferr monitor is_aligned", false,-1);
        tracep->declBit(c+6487,"TestHarness ldut fpga ferr monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+6488,"TestHarness ldut fpga ferr monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+6489,"TestHarness ldut fpga ferr monitor mask_size", false,-1);
        tracep->declBit(c+6576,"TestHarness ldut fpga ferr monitor mask_bit", false,-1);
        tracep->declBit(c+6577,"TestHarness ldut fpga ferr monitor mask_nbit", false,-1);
        tracep->declBit(c+6578,"TestHarness ldut fpga ferr monitor mask_acc", false,-1);
        tracep->declBit(c+6579,"TestHarness ldut fpga ferr monitor mask_acc_1", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga ferr monitor mask_size_1", false,-1);
        tracep->declBit(c+6580,"TestHarness ldut fpga ferr monitor mask_bit_1", false,-1);
        tracep->declBit(c+6581,"TestHarness ldut fpga ferr monitor mask_nbit_1", false,-1);
        tracep->declBit(c+6582,"TestHarness ldut fpga ferr monitor mask_eq_2", false,-1);
        tracep->declBit(c+6583,"TestHarness ldut fpga ferr monitor mask_lo_lo", false,-1);
        tracep->declBit(c+6584,"TestHarness ldut fpga ferr monitor mask_eq_3", false,-1);
        tracep->declBit(c+6585,"TestHarness ldut fpga ferr monitor mask_lo_hi", false,-1);
        tracep->declBit(c+6586,"TestHarness ldut fpga ferr monitor mask_eq_4", false,-1);
        tracep->declBit(c+6587,"TestHarness ldut fpga ferr monitor mask_hi_lo", false,-1);
        tracep->declBit(c+6588,"TestHarness ldut fpga ferr monitor mask_eq_5", false,-1);
        tracep->declBit(c+6589,"TestHarness ldut fpga ferr monitor mask_hi_hi", false,-1);
        tracep->declBus(c+6590,"TestHarness ldut fpga ferr monitor mask", false,-1, 3,0);
        tracep->declBit(c+6591,"TestHarness ldut fpga ferr monitor source_ok_1", false,-1);
        tracep->declBus(c+6505,"TestHarness ldut fpga ferr monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+6506,"TestHarness ldut fpga ferr monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+6592,"TestHarness ldut fpga ferr monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+6593,"TestHarness ldut fpga ferr monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+6594,"TestHarness ldut fpga ferr monitor a_first", false,-1);
        tracep->declBus(c+6595,"TestHarness ldut fpga ferr monitor opcode", false,-1, 2,0);
        tracep->declBus(c+6596,"TestHarness ldut fpga ferr monitor size", false,-1, 2,0);
        tracep->declBus(c+6597,"TestHarness ldut fpga ferr monitor source", false,-1, 3,0);
        tracep->declBus(c+6598,"TestHarness ldut fpga ferr monitor address", false,-1, 12,0);
        tracep->declBus(c+6599,"TestHarness ldut fpga ferr monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+6600,"TestHarness ldut fpga ferr monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+6601,"TestHarness ldut fpga ferr monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+6602,"TestHarness ldut fpga ferr monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+6603,"TestHarness ldut fpga ferr monitor d_first", false,-1);
        tracep->declBus(c+6604,"TestHarness ldut fpga ferr monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+6605,"TestHarness ldut fpga ferr monitor size_1", false,-1, 2,0);
        tracep->declBus(c+6606,"TestHarness ldut fpga ferr monitor source_1", false,-1, 3,0);
        tracep->declBit(c+6607,"TestHarness ldut fpga ferr monitor denied", false,-1);
        tracep->declBus(c+6608,"TestHarness ldut fpga ferr monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+6609,"TestHarness ldut fpga ferr monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+6611,"TestHarness ldut fpga ferr monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+6613,"TestHarness ldut fpga ferr monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+6614,"TestHarness ldut fpga ferr monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+6615,"TestHarness ldut fpga ferr monitor a_first_1", false,-1);
        tracep->declBus(c+6616,"TestHarness ldut fpga ferr monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+6617,"TestHarness ldut fpga ferr monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+6618,"TestHarness ldut fpga ferr monitor d_first_1", false,-1);
        tracep->declBus(c+6619,"TestHarness ldut fpga ferr monitor a_set_wo_ready", false,-1, 15,0);
        tracep->declBus(c+6620,"TestHarness ldut fpga ferr monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+6621,"TestHarness ldut fpga ferr monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+6622,"TestHarness ldut fpga ferr monitor a_set", false,-1, 15,0);
        tracep->declBus(c+6623,"TestHarness ldut fpga ferr monitor d_clr_wo_ready", false,-1, 15,0);
        tracep->declBus(c+16370,"TestHarness ldut fpga ferr monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+6624,"TestHarness ldut fpga ferr monitor same_cycle_resp", false,-1);
        tracep->declBus(c+6625,"TestHarness ldut fpga ferr monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+6626,"TestHarness ldut fpga ferr monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+6627,"TestHarness ldut fpga ferr monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+18593,"TestHarness ldut fpga ferr monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+6629,"TestHarness ldut fpga ferr monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+6631,"TestHarness ldut fpga ferr monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+6632,"TestHarness ldut fpga ferr monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+6633,"TestHarness ldut fpga ferr monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+6635,"TestHarness ldut fpga ferr monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+6636,"TestHarness ldut fpga ferr monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+6637,"TestHarness ldut fpga ferr monitor d_first_2", false,-1);
        tracep->declBus(c+16371,"TestHarness ldut fpga ferr monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+6638,"TestHarness ldut fpga ferr monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16372,"TestHarness ldut fpga ferr monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+6639,"TestHarness ldut fpga ferr monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga ferr monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga ferr monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga ferr monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+40,"TestHarness ldut fpga ferr monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+40,"TestHarness ldut fpga ferr monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga ferr monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga ferr monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga ferr monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+41,"TestHarness ldut fpga ferr monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+41,"TestHarness ldut fpga ferr monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga ferr a clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga ferr a reset", false,-1);
        tracep->declBit(c+6058,"TestHarness ldut fpga ferr a io_enq_ready", false,-1);
        tracep->declBit(c+6059,"TestHarness ldut fpga ferr a io_enq_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga ferr a io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga ferr a io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga ferr a io_enq_bits_source", false,-1, 3,0);
        tracep->declBit(c+18591,"TestHarness ldut fpga ferr a io_deq_ready", false,-1);
        tracep->declBit(c+6548,"TestHarness ldut fpga ferr a io_deq_valid", false,-1);
        tracep->declBus(c+6549,"TestHarness ldut fpga ferr a io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6550,"TestHarness ldut fpga ferr a io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+6551,"TestHarness ldut fpga ferr a io_deq_bits_source", false,-1, 3,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6640+i*1,"TestHarness ldut fpga ferr a ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+6549,"TestHarness ldut fpga ferr a ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga ferr a ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga ferr a ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga ferr a ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga ferr a ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+6641,"TestHarness ldut fpga ferr a ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6642+i*1,"TestHarness ldut fpga ferr a ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+6550,"TestHarness ldut fpga ferr a ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga ferr a ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+6053,"TestHarness ldut fpga ferr a ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga ferr a ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga ferr a ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+6641,"TestHarness ldut fpga ferr a ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6643+i*1,"TestHarness ldut fpga ferr a ram_source", true,(i+0), 3,0);}}
        tracep->declBus(c+6551,"TestHarness ldut fpga ferr a ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga ferr a ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+6054,"TestHarness ldut fpga ferr a ram_source_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19430,"TestHarness ldut fpga ferr a ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga ferr a ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+6641,"TestHarness ldut fpga ferr a ram_source_MPORT_en", false,-1);
        tracep->declBit(c+6548,"TestHarness ldut fpga ferr a maybe_full", false,-1);
        tracep->declBit(c+6058,"TestHarness ldut fpga ferr a empty", false,-1);
        tracep->declBit(c+6644,"TestHarness ldut fpga ferr a do_enq", false,-1);
        tracep->declBit(c+16374,"TestHarness ldut fpga ferr a do_deq", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink reset", false,-1);
        tracep->declBit(c+18462,"TestHarness ldut fpga chiplink auto_mbypass_out_a_ready", false,-1);
        tracep->declBit(c+18463,"TestHarness ldut fpga chiplink auto_mbypass_out_a_valid", false,-1);
        tracep->declBus(c+6068,"TestHarness ldut fpga chiplink auto_mbypass_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6069,"TestHarness ldut fpga chiplink auto_mbypass_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6070,"TestHarness ldut fpga chiplink auto_mbypass_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6071,"TestHarness ldut fpga chiplink auto_mbypass_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+6072,"TestHarness ldut fpga chiplink auto_mbypass_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6073,"TestHarness ldut fpga chiplink auto_mbypass_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6074,"TestHarness ldut fpga chiplink auto_mbypass_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+6075,"TestHarness ldut fpga chiplink auto_mbypass_out_c_ready", false,-1);
        tracep->declBit(c+17307,"TestHarness ldut fpga chiplink auto_mbypass_out_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga chiplink auto_mbypass_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga chiplink auto_mbypass_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga chiplink auto_mbypass_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6076,"TestHarness ldut fpga chiplink auto_mbypass_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga chiplink auto_mbypass_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6077,"TestHarness ldut fpga chiplink auto_mbypass_out_d_ready", false,-1);
        tracep->declBit(c+6078,"TestHarness ldut fpga chiplink auto_mbypass_out_d_valid", false,-1);
        tracep->declBus(c+6079,"TestHarness ldut fpga chiplink auto_mbypass_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6080,"TestHarness ldut fpga chiplink auto_mbypass_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6081,"TestHarness ldut fpga chiplink auto_mbypass_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6082,"TestHarness ldut fpga chiplink auto_mbypass_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+6083,"TestHarness ldut fpga chiplink auto_mbypass_out_d_bits_denied", false,-1);
        tracep->declBus(c+6084,"TestHarness ldut fpga chiplink auto_mbypass_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+6085,"TestHarness ldut fpga chiplink auto_mbypass_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga chiplink auto_mbypass_out_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga chiplink auto_mbypass_out_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga chiplink auto_mbypass_out_e_bits_sink", false,-1);
        tracep->declBit(c+18455,"TestHarness ldut fpga chiplink auto_sbypass_node_in_in_a_ready", false,-1);
        tracep->declBit(c+6067,"TestHarness ldut fpga chiplink auto_sbypass_node_in_in_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga chiplink auto_sbypass_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga chiplink auto_sbypass_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga chiplink auto_sbypass_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga chiplink auto_sbypass_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga chiplink auto_sbypass_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6057,"TestHarness ldut fpga chiplink auto_sbypass_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18456,"TestHarness ldut fpga chiplink auto_sbypass_node_in_in_d_ready", false,-1);
        tracep->declBit(c+18457,"TestHarness ldut fpga chiplink auto_sbypass_node_in_in_d_valid", false,-1);
        tracep->declBus(c+18458,"TestHarness ldut fpga chiplink auto_sbypass_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18459,"TestHarness ldut fpga chiplink auto_sbypass_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18460,"TestHarness ldut fpga chiplink auto_sbypass_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+16268,"TestHarness ldut fpga chiplink auto_sbypass_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+16269,"TestHarness ldut fpga chiplink auto_sbypass_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18461,"TestHarness ldut fpga chiplink auto_sbypass_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+16270,"TestHarness ldut fpga chiplink auto_sbypass_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+16271,"TestHarness ldut fpga chiplink auto_sbypass_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink auto_io_out_c2b_clk", false,-1);
        tracep->declBit(c+19397,"TestHarness ldut fpga chiplink auto_io_out_c2b_rst", false,-1);
        tracep->declBit(c+1119,"TestHarness ldut fpga chiplink auto_io_out_c2b_send", false,-1);
        tracep->declBus(c+1120,"TestHarness ldut fpga chiplink auto_io_out_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink auto_io_out_b2c_clk", false,-1);
        tracep->declBit(c+19396,"TestHarness ldut fpga chiplink auto_io_out_b2c_rst", false,-1);
        tracep->declBit(c+1117,"TestHarness ldut fpga chiplink auto_io_out_b2c_send", false,-1);
        tracep->declBus(c+1118,"TestHarness ldut fpga chiplink auto_io_out_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sbypass_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sbypass_reset", false,-1);
        tracep->declBit(c+6645,"TestHarness ldut fpga chiplink sbypass_auto_node_out_out_a_ready", false,-1);
        tracep->declBit(c+18595,"TestHarness ldut fpga chiplink sbypass_auto_node_out_out_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga chiplink sbypass_auto_node_out_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga chiplink sbypass_auto_node_out_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga chiplink sbypass_auto_node_out_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga chiplink sbypass_auto_node_out_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga chiplink sbypass_auto_node_out_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6057,"TestHarness ldut fpga chiplink sbypass_auto_node_out_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18596,"TestHarness ldut fpga chiplink sbypass_auto_node_out_out_d_ready", false,-1);
        tracep->declBit(c+17309,"TestHarness ldut fpga chiplink sbypass_auto_node_out_out_d_valid", false,-1);
        tracep->declBus(c+6646,"TestHarness ldut fpga chiplink sbypass_auto_node_out_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6647,"TestHarness ldut fpga chiplink sbypass_auto_node_out_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6648,"TestHarness ldut fpga chiplink sbypass_auto_node_out_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6649,"TestHarness ldut fpga chiplink sbypass_auto_node_out_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+6650,"TestHarness ldut fpga chiplink sbypass_auto_node_out_out_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+6651,"TestHarness ldut fpga chiplink sbypass_auto_node_out_out_d_bits_denied", false,-1);
        tracep->declBus(c+6652,"TestHarness ldut fpga chiplink sbypass_auto_node_out_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+6653,"TestHarness ldut fpga chiplink sbypass_auto_node_out_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+18455,"TestHarness ldut fpga chiplink sbypass_auto_node_in_in_a_ready", false,-1);
        tracep->declBit(c+6067,"TestHarness ldut fpga chiplink sbypass_auto_node_in_in_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga chiplink sbypass_auto_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga chiplink sbypass_auto_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga chiplink sbypass_auto_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga chiplink sbypass_auto_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga chiplink sbypass_auto_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6057,"TestHarness ldut fpga chiplink sbypass_auto_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18456,"TestHarness ldut fpga chiplink sbypass_auto_node_in_in_d_ready", false,-1);
        tracep->declBit(c+18457,"TestHarness ldut fpga chiplink sbypass_auto_node_in_in_d_valid", false,-1);
        tracep->declBus(c+18458,"TestHarness ldut fpga chiplink sbypass_auto_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18459,"TestHarness ldut fpga chiplink sbypass_auto_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18460,"TestHarness ldut fpga chiplink sbypass_auto_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+16268,"TestHarness ldut fpga chiplink sbypass_auto_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+16269,"TestHarness ldut fpga chiplink sbypass_auto_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18461,"TestHarness ldut fpga chiplink sbypass_auto_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+16270,"TestHarness ldut fpga chiplink sbypass_auto_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+16271,"TestHarness ldut fpga chiplink sbypass_auto_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18597,"TestHarness ldut fpga chiplink sbypass_io_bypass", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink mbypass_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink mbypass_reset", false,-1);
        tracep->declBit(c+18598,"TestHarness ldut fpga chiplink mbypass_auto_in_1_a_ready", false,-1);
        tracep->declBit(c+17310,"TestHarness ldut fpga chiplink mbypass_auto_in_1_a_valid", false,-1);
        tracep->declBus(c+6654,"TestHarness ldut fpga chiplink mbypass_auto_in_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6655,"TestHarness ldut fpga chiplink mbypass_auto_in_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6656,"TestHarness ldut fpga chiplink mbypass_auto_in_1_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6657,"TestHarness ldut fpga chiplink mbypass_auto_in_1_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+6658,"TestHarness ldut fpga chiplink mbypass_auto_in_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6659,"TestHarness ldut fpga chiplink mbypass_auto_in_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6660,"TestHarness ldut fpga chiplink mbypass_auto_in_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+6661,"TestHarness ldut fpga chiplink mbypass_auto_in_1_c_ready", false,-1);
        tracep->declBit(c+17311,"TestHarness ldut fpga chiplink mbypass_auto_in_1_c_valid", false,-1);
        tracep->declBus(c+6662,"TestHarness ldut fpga chiplink mbypass_auto_in_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6663,"TestHarness ldut fpga chiplink mbypass_auto_in_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6664,"TestHarness ldut fpga chiplink mbypass_auto_in_1_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6665,"TestHarness ldut fpga chiplink mbypass_auto_in_1_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+6666,"TestHarness ldut fpga chiplink mbypass_auto_in_1_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6667,"TestHarness ldut fpga chiplink mbypass_auto_in_1_d_ready", false,-1);
        tracep->declBit(c+6668,"TestHarness ldut fpga chiplink mbypass_auto_in_1_d_valid", false,-1);
        tracep->declBus(c+6079,"TestHarness ldut fpga chiplink mbypass_auto_in_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6080,"TestHarness ldut fpga chiplink mbypass_auto_in_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6081,"TestHarness ldut fpga chiplink mbypass_auto_in_1_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6082,"TestHarness ldut fpga chiplink mbypass_auto_in_1_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+6083,"TestHarness ldut fpga chiplink mbypass_auto_in_1_d_bits_denied", false,-1);
        tracep->declBus(c+6084,"TestHarness ldut fpga chiplink mbypass_auto_in_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+6669,"TestHarness ldut fpga chiplink mbypass_auto_in_1_e_ready", false,-1);
        tracep->declBit(c+17312,"TestHarness ldut fpga chiplink mbypass_auto_in_1_e_valid", false,-1);
        tracep->declBit(c+6670,"TestHarness ldut fpga chiplink mbypass_auto_in_1_e_bits_sink", false,-1);
        tracep->declBit(c+18462,"TestHarness ldut fpga chiplink mbypass_auto_out_a_ready", false,-1);
        tracep->declBit(c+18463,"TestHarness ldut fpga chiplink mbypass_auto_out_a_valid", false,-1);
        tracep->declBus(c+6068,"TestHarness ldut fpga chiplink mbypass_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6069,"TestHarness ldut fpga chiplink mbypass_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6070,"TestHarness ldut fpga chiplink mbypass_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6071,"TestHarness ldut fpga chiplink mbypass_auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+6072,"TestHarness ldut fpga chiplink mbypass_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6073,"TestHarness ldut fpga chiplink mbypass_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6074,"TestHarness ldut fpga chiplink mbypass_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+6075,"TestHarness ldut fpga chiplink mbypass_auto_out_c_ready", false,-1);
        tracep->declBit(c+17307,"TestHarness ldut fpga chiplink mbypass_auto_out_c_valid", false,-1);
        tracep->declBus(c+6007,"TestHarness ldut fpga chiplink mbypass_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6008,"TestHarness ldut fpga chiplink mbypass_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6009,"TestHarness ldut fpga chiplink mbypass_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6076,"TestHarness ldut fpga chiplink mbypass_auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+6011,"TestHarness ldut fpga chiplink mbypass_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6077,"TestHarness ldut fpga chiplink mbypass_auto_out_d_ready", false,-1);
        tracep->declBit(c+6078,"TestHarness ldut fpga chiplink mbypass_auto_out_d_valid", false,-1);
        tracep->declBus(c+6079,"TestHarness ldut fpga chiplink mbypass_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6080,"TestHarness ldut fpga chiplink mbypass_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6081,"TestHarness ldut fpga chiplink mbypass_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6082,"TestHarness ldut fpga chiplink mbypass_auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+6083,"TestHarness ldut fpga chiplink mbypass_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+6084,"TestHarness ldut fpga chiplink mbypass_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+6085,"TestHarness ldut fpga chiplink mbypass_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+6022,"TestHarness ldut fpga chiplink mbypass_auto_out_e_ready", false,-1);
        tracep->declBit(c+17305,"TestHarness ldut fpga chiplink mbypass_auto_out_e_valid", false,-1);
        tracep->declBit(c+6023,"TestHarness ldut fpga chiplink mbypass_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+18599,"TestHarness ldut fpga chiplink mbypass_io_bypass", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink monitor_reset", false,-1);
        tracep->declBit(c+6645,"TestHarness ldut fpga chiplink monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18595,"TestHarness ldut fpga chiplink monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga chiplink monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga chiplink monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga chiplink monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga chiplink monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga chiplink monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18596,"TestHarness ldut fpga chiplink monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+17309,"TestHarness ldut fpga chiplink monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+6646,"TestHarness ldut fpga chiplink monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6647,"TestHarness ldut fpga chiplink monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6648,"TestHarness ldut fpga chiplink monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6649,"TestHarness ldut fpga chiplink monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+6650,"TestHarness ldut fpga chiplink monitor_io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+6651,"TestHarness ldut fpga chiplink monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+6653,"TestHarness ldut fpga chiplink monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sinkA_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sinkA_reset", false,-1);
        tracep->declBit(c+6645,"TestHarness ldut fpga chiplink sinkA_io_a_ready", false,-1);
        tracep->declBit(c+18595,"TestHarness ldut fpga chiplink sinkA_io_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga chiplink sinkA_io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga chiplink sinkA_io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga chiplink sinkA_io_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga chiplink sinkA_io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga chiplink sinkA_io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6057,"TestHarness ldut fpga chiplink sinkA_io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+6671,"TestHarness ldut fpga chiplink sinkA_io_q_ready", false,-1);
        tracep->declBit(c+18600,"TestHarness ldut fpga chiplink sinkA_io_q_valid", false,-1);
        tracep->declBus(c+6672,"TestHarness ldut fpga chiplink sinkA_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+6673,"TestHarness ldut fpga chiplink sinkA_io_q_bits_last", false,-1);
        tracep->declBus(c+6674,"TestHarness ldut fpga chiplink sinkA_io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sinkB_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sinkB_reset", false,-1);
        tracep->declBit(c+6675,"TestHarness ldut fpga chiplink sinkB_io_q_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkB_io_q_valid", false,-1);
        tracep->declBus(c+6676,"TestHarness ldut fpga chiplink sinkB_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+6677,"TestHarness ldut fpga chiplink sinkB_io_q_bits_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sinkC_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sinkC_reset", false,-1);
        tracep->declBit(c+6678,"TestHarness ldut fpga chiplink sinkC_io_q_ready", false,-1);
        tracep->declBit(c+19430,"TestHarness ldut fpga chiplink sinkC_io_q_valid", false,-1);
        tracep->declBus(c+6679,"TestHarness ldut fpga chiplink sinkC_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+6680,"TestHarness ldut fpga chiplink sinkC_io_q_bits_last", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sinkD_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sinkD_reset", false,-1);
        tracep->declBit(c+6667,"TestHarness ldut fpga chiplink sinkD_io_d_ready", false,-1);
        tracep->declBit(c+6668,"TestHarness ldut fpga chiplink sinkD_io_d_valid", false,-1);
        tracep->declBus(c+6079,"TestHarness ldut fpga chiplink sinkD_io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6080,"TestHarness ldut fpga chiplink sinkD_io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6081,"TestHarness ldut fpga chiplink sinkD_io_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+6082,"TestHarness ldut fpga chiplink sinkD_io_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+6083,"TestHarness ldut fpga chiplink sinkD_io_d_bits_denied", false,-1);
        tracep->declBus(c+6084,"TestHarness ldut fpga chiplink sinkD_io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+6681,"TestHarness ldut fpga chiplink sinkD_io_q_ready", false,-1);
        tracep->declBit(c+6682,"TestHarness ldut fpga chiplink sinkD_io_q_valid", false,-1);
        tracep->declBus(c+18601,"TestHarness ldut fpga chiplink sinkD_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+6683,"TestHarness ldut fpga chiplink sinkD_io_q_bits_last", false,-1);
        tracep->declBus(c+6684,"TestHarness ldut fpga chiplink sinkD_io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+6685,"TestHarness ldut fpga chiplink sinkD_io_a_tlSource_valid", false,-1);
        tracep->declBus(c+6686,"TestHarness ldut fpga chiplink sinkD_io_a_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16375,"TestHarness ldut fpga chiplink sinkD_io_a_clSource", false,-1, 15,0);
        tracep->declBit(c+6687,"TestHarness ldut fpga chiplink sinkD_io_c_tlSource_valid", false,-1);
        tracep->declBus(c+6686,"TestHarness ldut fpga chiplink sinkD_io_c_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15628,"TestHarness ldut fpga chiplink sinkD_io_c_clSource", false,-1, 15,0);
        tracep->declBus(c+16376,"TestHarness ldut fpga chiplink sinkE_io_q_bits_data", false,-1, 31,0);
        tracep->declBus(c+16377,"TestHarness ldut fpga chiplink sinkE_io_d_clSink", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA_reset", false,-1);
        tracep->declBit(c+18598,"TestHarness ldut fpga chiplink sourceA_io_a_ready", false,-1);
        tracep->declBit(c+17310,"TestHarness ldut fpga chiplink sourceA_io_a_valid", false,-1);
        tracep->declBus(c+6654,"TestHarness ldut fpga chiplink sourceA_io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6655,"TestHarness ldut fpga chiplink sourceA_io_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+6656,"TestHarness ldut fpga chiplink sourceA_io_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6657,"TestHarness ldut fpga chiplink sourceA_io_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+6658,"TestHarness ldut fpga chiplink sourceA_io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6659,"TestHarness ldut fpga chiplink sourceA_io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6660,"TestHarness ldut fpga chiplink sourceA_io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18602,"TestHarness ldut fpga chiplink sourceA_io_q_ready", false,-1);
        tracep->declBit(c+17313,"TestHarness ldut fpga chiplink sourceA_io_q_valid", false,-1);
        tracep->declBus(c+6688,"TestHarness ldut fpga chiplink sourceA_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+6685,"TestHarness ldut fpga chiplink sourceA_io_d_tlSource_valid", false,-1);
        tracep->declBus(c+6686,"TestHarness ldut fpga chiplink sourceA_io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16375,"TestHarness ldut fpga chiplink sourceA_io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceB_reset", false,-1);
        tracep->declBit(c+6689,"TestHarness ldut fpga chiplink sourceB_io_q_ready", false,-1);
        tracep->declBit(c+17314,"TestHarness ldut fpga chiplink sourceB_io_q_valid", false,-1);
        tracep->declBus(c+6690,"TestHarness ldut fpga chiplink sourceB_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceC_reset", false,-1);
        tracep->declBit(c+6661,"TestHarness ldut fpga chiplink sourceC_io_c_ready", false,-1);
        tracep->declBit(c+17311,"TestHarness ldut fpga chiplink sourceC_io_c_valid", false,-1);
        tracep->declBus(c+6662,"TestHarness ldut fpga chiplink sourceC_io_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6663,"TestHarness ldut fpga chiplink sourceC_io_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+6664,"TestHarness ldut fpga chiplink sourceC_io_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+6665,"TestHarness ldut fpga chiplink sourceC_io_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+6666,"TestHarness ldut fpga chiplink sourceC_io_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+6691,"TestHarness ldut fpga chiplink sourceC_io_q_ready", false,-1);
        tracep->declBit(c+17315,"TestHarness ldut fpga chiplink sourceC_io_q_valid", false,-1);
        tracep->declBus(c+6692,"TestHarness ldut fpga chiplink sourceC_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+6687,"TestHarness ldut fpga chiplink sourceC_io_d_tlSource_valid", false,-1);
        tracep->declBus(c+6686,"TestHarness ldut fpga chiplink sourceC_io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15628,"TestHarness ldut fpga chiplink sourceC_io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceD_reset", false,-1);
        tracep->declBit(c+18596,"TestHarness ldut fpga chiplink sourceD_io_d_ready", false,-1);
        tracep->declBit(c+17309,"TestHarness ldut fpga chiplink sourceD_io_d_valid", false,-1);
        tracep->declBus(c+6646,"TestHarness ldut fpga chiplink sourceD_io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6647,"TestHarness ldut fpga chiplink sourceD_io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6648,"TestHarness ldut fpga chiplink sourceD_io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6649,"TestHarness ldut fpga chiplink sourceD_io_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+6650,"TestHarness ldut fpga chiplink sourceD_io_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+6651,"TestHarness ldut fpga chiplink sourceD_io_d_bits_denied", false,-1);
        tracep->declBus(c+6652,"TestHarness ldut fpga chiplink sourceD_io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+6653,"TestHarness ldut fpga chiplink sourceD_io_d_bits_corrupt", false,-1);
        tracep->declBit(c+18603,"TestHarness ldut fpga chiplink sourceD_io_q_ready", false,-1);
        tracep->declBit(c+17316,"TestHarness ldut fpga chiplink sourceD_io_q_valid", false,-1);
        tracep->declBus(c+6652,"TestHarness ldut fpga chiplink sourceD_io_q_bits", false,-1, 31,0);
        tracep->declBus(c+16377,"TestHarness ldut fpga chiplink sourceD_io_e_clSink", false,-1, 15,0);
        tracep->declBit(c+6669,"TestHarness ldut fpga chiplink sourceE_io_e_ready", false,-1);
        tracep->declBit(c+17312,"TestHarness ldut fpga chiplink sourceE_io_e_valid", false,-1);
        tracep->declBit(c+6670,"TestHarness ldut fpga chiplink sourceE_io_e_bits_sink", false,-1);
        tracep->declBit(c+6669,"TestHarness ldut fpga chiplink sourceE_io_q_ready", false,-1);
        tracep->declBit(c+17312,"TestHarness ldut fpga chiplink sourceE_io_q_valid", false,-1);
        tracep->declBus(c+6693,"TestHarness ldut fpga chiplink sourceE_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx_reset", false,-1);
        tracep->declBit(c+1117,"TestHarness ldut fpga chiplink rx_io_b2c_send", false,-1);
        tracep->declBus(c+1118,"TestHarness ldut fpga chiplink rx_io_b2c_data", false,-1, 31,0);
        tracep->declBus(c+6694,"TestHarness ldut fpga chiplink rx_io_a_mem_0", false,-1, 31,0);
        tracep->declBus(c+6695,"TestHarness ldut fpga chiplink rx_io_a_mem_1", false,-1, 31,0);
        tracep->declBus(c+6696,"TestHarness ldut fpga chiplink rx_io_a_mem_2", false,-1, 31,0);
        tracep->declBus(c+6697,"TestHarness ldut fpga chiplink rx_io_a_mem_3", false,-1, 31,0);
        tracep->declBus(c+6698,"TestHarness ldut fpga chiplink rx_io_a_mem_4", false,-1, 31,0);
        tracep->declBus(c+6699,"TestHarness ldut fpga chiplink rx_io_a_mem_5", false,-1, 31,0);
        tracep->declBus(c+6700,"TestHarness ldut fpga chiplink rx_io_a_mem_6", false,-1, 31,0);
        tracep->declBus(c+6701,"TestHarness ldut fpga chiplink rx_io_a_mem_7", false,-1, 31,0);
        tracep->declBus(c+18305,"TestHarness ldut fpga chiplink rx_io_a_ridx", false,-1, 3,0);
        tracep->declBus(c+17662,"TestHarness ldut fpga chiplink rx_io_a_widx", false,-1, 3,0);
        tracep->declBit(c+19318,"TestHarness ldut fpga chiplink rx_io_a_safe_ridx_valid", false,-1);
        tracep->declBit(c+19216,"TestHarness ldut fpga chiplink rx_io_a_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx_io_a_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx_io_a_safe_sink_reset_n", false,-1);
        tracep->declBus(c+6702,"TestHarness ldut fpga chiplink rx_io_bmem_0", false,-1, 31,0);
        tracep->declBus(c+6703,"TestHarness ldut fpga chiplink rx_io_bmem_1", false,-1, 31,0);
        tracep->declBus(c+6704,"TestHarness ldut fpga chiplink rx_io_bmem_2", false,-1, 31,0);
        tracep->declBus(c+6705,"TestHarness ldut fpga chiplink rx_io_bmem_3", false,-1, 31,0);
        tracep->declBus(c+6706,"TestHarness ldut fpga chiplink rx_io_bmem_4", false,-1, 31,0);
        tracep->declBus(c+6707,"TestHarness ldut fpga chiplink rx_io_bmem_5", false,-1, 31,0);
        tracep->declBus(c+6708,"TestHarness ldut fpga chiplink rx_io_bmem_6", false,-1, 31,0);
        tracep->declBus(c+6709,"TestHarness ldut fpga chiplink rx_io_bmem_7", false,-1, 31,0);
        tracep->declBus(c+18306,"TestHarness ldut fpga chiplink rx_io_bridx", false,-1, 3,0);
        tracep->declBus(c+17663,"TestHarness ldut fpga chiplink rx_io_bwidx", false,-1, 3,0);
        tracep->declBit(c+19319,"TestHarness ldut fpga chiplink rx_io_bsafe_ridx_valid", false,-1);
        tracep->declBit(c+19217,"TestHarness ldut fpga chiplink rx_io_bsafe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx_io_bsafe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx_io_bsafe_sink_reset_n", false,-1);
        tracep->declBus(c+6710,"TestHarness ldut fpga chiplink rx_io_c_mem_0", false,-1, 31,0);
        tracep->declBus(c+6711,"TestHarness ldut fpga chiplink rx_io_c_mem_1", false,-1, 31,0);
        tracep->declBus(c+6712,"TestHarness ldut fpga chiplink rx_io_c_mem_2", false,-1, 31,0);
        tracep->declBus(c+6713,"TestHarness ldut fpga chiplink rx_io_c_mem_3", false,-1, 31,0);
        tracep->declBus(c+6714,"TestHarness ldut fpga chiplink rx_io_c_mem_4", false,-1, 31,0);
        tracep->declBus(c+6715,"TestHarness ldut fpga chiplink rx_io_c_mem_5", false,-1, 31,0);
        tracep->declBus(c+6716,"TestHarness ldut fpga chiplink rx_io_c_mem_6", false,-1, 31,0);
        tracep->declBus(c+6717,"TestHarness ldut fpga chiplink rx_io_c_mem_7", false,-1, 31,0);
        tracep->declBus(c+18307,"TestHarness ldut fpga chiplink rx_io_c_ridx", false,-1, 3,0);
        tracep->declBus(c+17664,"TestHarness ldut fpga chiplink rx_io_c_widx", false,-1, 3,0);
        tracep->declBit(c+19320,"TestHarness ldut fpga chiplink rx_io_c_safe_ridx_valid", false,-1);
        tracep->declBit(c+19218,"TestHarness ldut fpga chiplink rx_io_c_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx_io_c_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx_io_c_safe_sink_reset_n", false,-1);
        tracep->declBus(c+6718,"TestHarness ldut fpga chiplink rx_io_d_mem_0", false,-1, 31,0);
        tracep->declBus(c+6719,"TestHarness ldut fpga chiplink rx_io_d_mem_1", false,-1, 31,0);
        tracep->declBus(c+6720,"TestHarness ldut fpga chiplink rx_io_d_mem_2", false,-1, 31,0);
        tracep->declBus(c+6721,"TestHarness ldut fpga chiplink rx_io_d_mem_3", false,-1, 31,0);
        tracep->declBus(c+6722,"TestHarness ldut fpga chiplink rx_io_d_mem_4", false,-1, 31,0);
        tracep->declBus(c+6723,"TestHarness ldut fpga chiplink rx_io_d_mem_5", false,-1, 31,0);
        tracep->declBus(c+6724,"TestHarness ldut fpga chiplink rx_io_d_mem_6", false,-1, 31,0);
        tracep->declBus(c+6725,"TestHarness ldut fpga chiplink rx_io_d_mem_7", false,-1, 31,0);
        tracep->declBus(c+18308,"TestHarness ldut fpga chiplink rx_io_d_ridx", false,-1, 3,0);
        tracep->declBus(c+17665,"TestHarness ldut fpga chiplink rx_io_d_widx", false,-1, 3,0);
        tracep->declBit(c+19321,"TestHarness ldut fpga chiplink rx_io_d_safe_ridx_valid", false,-1);
        tracep->declBit(c+19219,"TestHarness ldut fpga chiplink rx_io_d_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx_io_d_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx_io_d_safe_sink_reset_n", false,-1);
        tracep->declBus(c+6726,"TestHarness ldut fpga chiplink rx_io_e_mem_0", false,-1, 31,0);
        tracep->declBus(c+6727,"TestHarness ldut fpga chiplink rx_io_e_mem_1", false,-1, 31,0);
        tracep->declBus(c+6728,"TestHarness ldut fpga chiplink rx_io_e_mem_2", false,-1, 31,0);
        tracep->declBus(c+6729,"TestHarness ldut fpga chiplink rx_io_e_mem_3", false,-1, 31,0);
        tracep->declBus(c+6730,"TestHarness ldut fpga chiplink rx_io_e_mem_4", false,-1, 31,0);
        tracep->declBus(c+6731,"TestHarness ldut fpga chiplink rx_io_e_mem_5", false,-1, 31,0);
        tracep->declBus(c+6732,"TestHarness ldut fpga chiplink rx_io_e_mem_6", false,-1, 31,0);
        tracep->declBus(c+6733,"TestHarness ldut fpga chiplink rx_io_e_mem_7", false,-1, 31,0);
        tracep->declBus(c+18309,"TestHarness ldut fpga chiplink rx_io_e_ridx", false,-1, 3,0);
        tracep->declBus(c+17666,"TestHarness ldut fpga chiplink rx_io_e_widx", false,-1, 3,0);
        tracep->declBit(c+19322,"TestHarness ldut fpga chiplink rx_io_e_safe_ridx_valid", false,-1);
        tracep->declBit(c+19220,"TestHarness ldut fpga chiplink rx_io_e_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx_io_e_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx_io_e_safe_sink_reset_n", false,-1);
        tracep->declBus(c+6734,"TestHarness ldut fpga chiplink rx_io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+6735,"TestHarness ldut fpga chiplink rx_io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+6736,"TestHarness ldut fpga chiplink rx_io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+6737,"TestHarness ldut fpga chiplink rx_io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+6738,"TestHarness ldut fpga chiplink rx_io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18310,"TestHarness ldut fpga chiplink rx_io_rxc_ridx", false,-1);
        tracep->declBit(c+17667,"TestHarness ldut fpga chiplink rx_io_rxc_widx", false,-1);
        tracep->declBit(c+19323,"TestHarness ldut fpga chiplink rx_io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19378,"TestHarness ldut fpga chiplink rx_io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx_io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx_io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+6739,"TestHarness ldut fpga chiplink rx_io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+6740,"TestHarness ldut fpga chiplink rx_io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+6741,"TestHarness ldut fpga chiplink rx_io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+6742,"TestHarness ldut fpga chiplink rx_io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+6743,"TestHarness ldut fpga chiplink rx_io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18311,"TestHarness ldut fpga chiplink rx_io_txc_ridx", false,-1);
        tracep->declBit(c+17668,"TestHarness ldut fpga chiplink rx_io_txc_widx", false,-1);
        tracep->declBit(c+19324,"TestHarness ldut fpga chiplink rx_io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19379,"TestHarness ldut fpga chiplink rx_io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink rx_io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink rx_io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink rx_reset_reg_io_q", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink rx_reset_reg_io_clk", false,-1);
        tracep->declBit(c+19396,"TestHarness ldut fpga chiplink rx_reset_reg_io_rst", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceA_io_q_sink_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceA_io_q_sink_reset", false,-1);
        tracep->declBit(c+18602,"TestHarness ldut fpga chiplink sourceA_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+17313,"TestHarness ldut fpga chiplink sourceA_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+6688,"TestHarness ldut fpga chiplink sourceA_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+6694,"TestHarness ldut fpga chiplink sourceA_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+6695,"TestHarness ldut fpga chiplink sourceA_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+6696,"TestHarness ldut fpga chiplink sourceA_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+6697,"TestHarness ldut fpga chiplink sourceA_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+6698,"TestHarness ldut fpga chiplink sourceA_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+6699,"TestHarness ldut fpga chiplink sourceA_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+6700,"TestHarness ldut fpga chiplink sourceA_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+6701,"TestHarness ldut fpga chiplink sourceA_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18305,"TestHarness ldut fpga chiplink sourceA_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17662,"TestHarness ldut fpga chiplink sourceA_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19318,"TestHarness ldut fpga chiplink sourceA_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19216,"TestHarness ldut fpga chiplink sourceA_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink sourceA_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink sourceA_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceB_io_q_sink_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceB_io_q_sink_reset", false,-1);
        tracep->declBit(c+6689,"TestHarness ldut fpga chiplink sourceB_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+17314,"TestHarness ldut fpga chiplink sourceB_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+6690,"TestHarness ldut fpga chiplink sourceB_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+6702,"TestHarness ldut fpga chiplink sourceB_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+6703,"TestHarness ldut fpga chiplink sourceB_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+6704,"TestHarness ldut fpga chiplink sourceB_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+6705,"TestHarness ldut fpga chiplink sourceB_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+6706,"TestHarness ldut fpga chiplink sourceB_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+6707,"TestHarness ldut fpga chiplink sourceB_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+6708,"TestHarness ldut fpga chiplink sourceB_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+6709,"TestHarness ldut fpga chiplink sourceB_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18306,"TestHarness ldut fpga chiplink sourceB_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17663,"TestHarness ldut fpga chiplink sourceB_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19319,"TestHarness ldut fpga chiplink sourceB_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19217,"TestHarness ldut fpga chiplink sourceB_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink sourceB_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink sourceB_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceC_io_q_sink_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceC_io_q_sink_reset", false,-1);
        tracep->declBit(c+6691,"TestHarness ldut fpga chiplink sourceC_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+17315,"TestHarness ldut fpga chiplink sourceC_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+6692,"TestHarness ldut fpga chiplink sourceC_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+6710,"TestHarness ldut fpga chiplink sourceC_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+6711,"TestHarness ldut fpga chiplink sourceC_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+6712,"TestHarness ldut fpga chiplink sourceC_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+6713,"TestHarness ldut fpga chiplink sourceC_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+6714,"TestHarness ldut fpga chiplink sourceC_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+6715,"TestHarness ldut fpga chiplink sourceC_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+6716,"TestHarness ldut fpga chiplink sourceC_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+6717,"TestHarness ldut fpga chiplink sourceC_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18307,"TestHarness ldut fpga chiplink sourceC_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17664,"TestHarness ldut fpga chiplink sourceC_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19320,"TestHarness ldut fpga chiplink sourceC_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19218,"TestHarness ldut fpga chiplink sourceC_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink sourceC_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink sourceC_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceD_io_q_sink_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceD_io_q_sink_reset", false,-1);
        tracep->declBit(c+18603,"TestHarness ldut fpga chiplink sourceD_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+17316,"TestHarness ldut fpga chiplink sourceD_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+6652,"TestHarness ldut fpga chiplink sourceD_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+6718,"TestHarness ldut fpga chiplink sourceD_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+6719,"TestHarness ldut fpga chiplink sourceD_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+6720,"TestHarness ldut fpga chiplink sourceD_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+6721,"TestHarness ldut fpga chiplink sourceD_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+6722,"TestHarness ldut fpga chiplink sourceD_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+6723,"TestHarness ldut fpga chiplink sourceD_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+6724,"TestHarness ldut fpga chiplink sourceD_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+6725,"TestHarness ldut fpga chiplink sourceD_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18308,"TestHarness ldut fpga chiplink sourceD_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17665,"TestHarness ldut fpga chiplink sourceD_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19321,"TestHarness ldut fpga chiplink sourceD_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19219,"TestHarness ldut fpga chiplink sourceD_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink sourceD_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink sourceD_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sourceE_io_q_sink_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sourceE_io_q_sink_reset", false,-1);
        tracep->declBit(c+6669,"TestHarness ldut fpga chiplink sourceE_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+17312,"TestHarness ldut fpga chiplink sourceE_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+6693,"TestHarness ldut fpga chiplink sourceE_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+6726,"TestHarness ldut fpga chiplink sourceE_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+6727,"TestHarness ldut fpga chiplink sourceE_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+6728,"TestHarness ldut fpga chiplink sourceE_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+6729,"TestHarness ldut fpga chiplink sourceE_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+6730,"TestHarness ldut fpga chiplink sourceE_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+6731,"TestHarness ldut fpga chiplink sourceE_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+6732,"TestHarness ldut fpga chiplink sourceE_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+6733,"TestHarness ldut fpga chiplink sourceE_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18309,"TestHarness ldut fpga chiplink sourceE_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17666,"TestHarness ldut fpga chiplink sourceE_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19322,"TestHarness ldut fpga chiplink sourceE_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19220,"TestHarness ldut fpga chiplink sourceE_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink sourceE_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink sourceE_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink tx_reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink tx_io_c2b_clk", false,-1);
        tracep->declBit(c+19397,"TestHarness ldut fpga chiplink tx_io_c2b_rst", false,-1);
        tracep->declBit(c+1119,"TestHarness ldut fpga chiplink tx_io_c2b_send", false,-1);
        tracep->declBus(c+1120,"TestHarness ldut fpga chiplink tx_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+6671,"TestHarness ldut fpga chiplink tx_io_sa_ready", false,-1);
        tracep->declBit(c+18600,"TestHarness ldut fpga chiplink tx_io_sa_valid", false,-1);
        tracep->declBus(c+6672,"TestHarness ldut fpga chiplink tx_io_sa_bits_data", false,-1, 31,0);
        tracep->declBit(c+6673,"TestHarness ldut fpga chiplink tx_io_sa_bits_last", false,-1);
        tracep->declBus(c+6674,"TestHarness ldut fpga chiplink tx_io_sa_bits_beats", false,-1, 6,0);
        tracep->declBit(c+6675,"TestHarness ldut fpga chiplink tx_io_sb_ready", false,-1);
        tracep->declBus(c+6676,"TestHarness ldut fpga chiplink tx_io_sb_bits_data", false,-1, 31,0);
        tracep->declBit(c+6677,"TestHarness ldut fpga chiplink tx_io_sb_bits_last", false,-1);
        tracep->declBit(c+6678,"TestHarness ldut fpga chiplink tx_io_sc_ready", false,-1);
        tracep->declBus(c+6679,"TestHarness ldut fpga chiplink tx_io_sc_bits_data", false,-1, 31,0);
        tracep->declBit(c+6680,"TestHarness ldut fpga chiplink tx_io_sc_bits_last", false,-1);
        tracep->declBit(c+6681,"TestHarness ldut fpga chiplink tx_io_sd_ready", false,-1);
        tracep->declBit(c+6682,"TestHarness ldut fpga chiplink tx_io_sd_valid", false,-1);
        tracep->declBus(c+18601,"TestHarness ldut fpga chiplink tx_io_sd_bits_data", false,-1, 31,0);
        tracep->declBit(c+6683,"TestHarness ldut fpga chiplink tx_io_sd_bits_last", false,-1);
        tracep->declBus(c+6684,"TestHarness ldut fpga chiplink tx_io_sd_bits_beats", false,-1, 6,0);
        tracep->declBus(c+16376,"TestHarness ldut fpga chiplink tx_io_se_bits_data", false,-1, 31,0);
        tracep->declBus(c+6734,"TestHarness ldut fpga chiplink tx_io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+6735,"TestHarness ldut fpga chiplink tx_io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+6736,"TestHarness ldut fpga chiplink tx_io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+6737,"TestHarness ldut fpga chiplink tx_io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+6738,"TestHarness ldut fpga chiplink tx_io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18310,"TestHarness ldut fpga chiplink tx_io_rxc_ridx", false,-1);
        tracep->declBit(c+17667,"TestHarness ldut fpga chiplink tx_io_rxc_widx", false,-1);
        tracep->declBit(c+19323,"TestHarness ldut fpga chiplink tx_io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19378,"TestHarness ldut fpga chiplink tx_io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink tx_io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink tx_io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+6739,"TestHarness ldut fpga chiplink tx_io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+6740,"TestHarness ldut fpga chiplink tx_io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+6741,"TestHarness ldut fpga chiplink tx_io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+6742,"TestHarness ldut fpga chiplink tx_io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+6743,"TestHarness ldut fpga chiplink tx_io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18311,"TestHarness ldut fpga chiplink tx_io_txc_ridx", false,-1);
        tracep->declBit(c+17668,"TestHarness ldut fpga chiplink tx_io_txc_widx", false,-1);
        tracep->declBit(c+19324,"TestHarness ldut fpga chiplink tx_io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19379,"TestHarness ldut fpga chiplink tx_io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19421,"TestHarness ldut fpga chiplink tx_io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19409,"TestHarness ldut fpga chiplink tx_io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink do_bypass_catcher_clock", false,-1);
        tracep->declBit(c+19420,"TestHarness ldut fpga chiplink do_bypass_catcher_reset", false,-1);
        tracep->declBit(c+17669,"TestHarness ldut fpga chiplink do_bypass_catcher_io_sync_reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink do_bypass_catcher_1_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink do_bypass_catcher_1_reset", false,-1);
        tracep->declBit(c+17317,"TestHarness ldut fpga chiplink do_bypass_catcher_1_io_sync_reset", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sbypass clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sbypass reset", false,-1);
        tracep->declBit(c+6645,"TestHarness ldut fpga chiplink sbypass auto_node_out_out_a_ready", false,-1);
        tracep->declBit(c+18595,"TestHarness ldut fpga chiplink sbypass auto_node_out_out_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga chiplink sbypass auto_node_out_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga chiplink sbypass auto_node_out_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga chiplink sbypass auto_node_out_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga chiplink sbypass auto_node_out_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga chiplink sbypass auto_node_out_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6057,"TestHarness ldut fpga chiplink sbypass auto_node_out_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18596,"TestHarness ldut fpga chiplink sbypass auto_node_out_out_d_ready", false,-1);
        tracep->declBit(c+17309,"TestHarness ldut fpga chiplink sbypass auto_node_out_out_d_valid", false,-1);
        tracep->declBus(c+6646,"TestHarness ldut fpga chiplink sbypass auto_node_out_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6647,"TestHarness ldut fpga chiplink sbypass auto_node_out_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6648,"TestHarness ldut fpga chiplink sbypass auto_node_out_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6649,"TestHarness ldut fpga chiplink sbypass auto_node_out_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+6650,"TestHarness ldut fpga chiplink sbypass auto_node_out_out_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+6651,"TestHarness ldut fpga chiplink sbypass auto_node_out_out_d_bits_denied", false,-1);
        tracep->declBus(c+6652,"TestHarness ldut fpga chiplink sbypass auto_node_out_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+6653,"TestHarness ldut fpga chiplink sbypass auto_node_out_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+18455,"TestHarness ldut fpga chiplink sbypass auto_node_in_in_a_ready", false,-1);
        tracep->declBit(c+6067,"TestHarness ldut fpga chiplink sbypass auto_node_in_in_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga chiplink sbypass auto_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga chiplink sbypass auto_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga chiplink sbypass auto_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga chiplink sbypass auto_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga chiplink sbypass auto_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6057,"TestHarness ldut fpga chiplink sbypass auto_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18456,"TestHarness ldut fpga chiplink sbypass auto_node_in_in_d_ready", false,-1);
        tracep->declBit(c+18457,"TestHarness ldut fpga chiplink sbypass auto_node_in_in_d_valid", false,-1);
        tracep->declBus(c+18458,"TestHarness ldut fpga chiplink sbypass auto_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18459,"TestHarness ldut fpga chiplink sbypass auto_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18460,"TestHarness ldut fpga chiplink sbypass auto_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+16268,"TestHarness ldut fpga chiplink sbypass auto_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+16269,"TestHarness ldut fpga chiplink sbypass auto_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18461,"TestHarness ldut fpga chiplink sbypass auto_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+16270,"TestHarness ldut fpga chiplink sbypass auto_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+16271,"TestHarness ldut fpga chiplink sbypass auto_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18597,"TestHarness ldut fpga chiplink sbypass io_bypass", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sbypass bar_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sbypass bar_reset", false,-1);
        tracep->declBit(c+18455,"TestHarness ldut fpga chiplink sbypass bar_auto_in_a_ready", false,-1);
        tracep->declBit(c+6067,"TestHarness ldut fpga chiplink sbypass bar_auto_in_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga chiplink sbypass bar_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga chiplink sbypass bar_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga chiplink sbypass bar_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga chiplink sbypass bar_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga chiplink sbypass bar_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6057,"TestHarness ldut fpga chiplink sbypass bar_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18456,"TestHarness ldut fpga chiplink sbypass bar_auto_in_d_ready", false,-1);
        tracep->declBit(c+18457,"TestHarness ldut fpga chiplink sbypass bar_auto_in_d_valid", false,-1);
        tracep->declBus(c+18458,"TestHarness ldut fpga chiplink sbypass bar_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18459,"TestHarness ldut fpga chiplink sbypass bar_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18460,"TestHarness ldut fpga chiplink sbypass bar_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+16268,"TestHarness ldut fpga chiplink sbypass bar_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+16269,"TestHarness ldut fpga chiplink sbypass bar_auto_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18461,"TestHarness ldut fpga chiplink sbypass bar_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+16270,"TestHarness ldut fpga chiplink sbypass bar_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+16271,"TestHarness ldut fpga chiplink sbypass bar_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6645,"TestHarness ldut fpga chiplink sbypass bar_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+18595,"TestHarness ldut fpga chiplink sbypass bar_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga chiplink sbypass bar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga chiplink sbypass bar_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga chiplink sbypass bar_auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga chiplink sbypass bar_auto_out_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga chiplink sbypass bar_auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6057,"TestHarness ldut fpga chiplink sbypass bar_auto_out_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18596,"TestHarness ldut fpga chiplink sbypass bar_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+17309,"TestHarness ldut fpga chiplink sbypass bar_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+6646,"TestHarness ldut fpga chiplink sbypass bar_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6647,"TestHarness ldut fpga chiplink sbypass bar_auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6648,"TestHarness ldut fpga chiplink sbypass bar_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6649,"TestHarness ldut fpga chiplink sbypass bar_auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+6650,"TestHarness ldut fpga chiplink sbypass bar_auto_out_1_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+6651,"TestHarness ldut fpga chiplink sbypass bar_auto_out_1_d_bits_denied", false,-1);
        tracep->declBus(c+6652,"TestHarness ldut fpga chiplink sbypass bar_auto_out_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+6653,"TestHarness ldut fpga chiplink sbypass bar_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+16378,"TestHarness ldut fpga chiplink sbypass bar_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+18604,"TestHarness ldut fpga chiplink sbypass bar_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga chiplink sbypass bar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6744,"TestHarness ldut fpga chiplink sbypass bar_auto_out_0_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga chiplink sbypass bar_auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+6745,"TestHarness ldut fpga chiplink sbypass bar_auto_out_0_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga chiplink sbypass bar_auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18605,"TestHarness ldut fpga chiplink sbypass bar_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+18606,"TestHarness ldut fpga chiplink sbypass bar_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+18607,"TestHarness ldut fpga chiplink sbypass bar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18608,"TestHarness ldut fpga chiplink sbypass bar_auto_out_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+18609,"TestHarness ldut fpga chiplink sbypass bar_auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18610,"TestHarness ldut fpga chiplink sbypass bar_auto_out_0_d_bits_denied", false,-1);
        tracep->declBit(c+18611,"TestHarness ldut fpga chiplink sbypass bar_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+18597,"TestHarness ldut fpga chiplink sbypass bar_io_bypass", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sbypass error_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sbypass error_reset", false,-1);
        tracep->declBit(c+16378,"TestHarness ldut fpga chiplink sbypass error_auto_in_a_ready", false,-1);
        tracep->declBit(c+18604,"TestHarness ldut fpga chiplink sbypass error_auto_in_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga chiplink sbypass error_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6744,"TestHarness ldut fpga chiplink sbypass error_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga chiplink sbypass error_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+6745,"TestHarness ldut fpga chiplink sbypass error_auto_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga chiplink sbypass error_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18605,"TestHarness ldut fpga chiplink sbypass error_auto_in_d_ready", false,-1);
        tracep->declBit(c+18606,"TestHarness ldut fpga chiplink sbypass error_auto_in_d_valid", false,-1);
        tracep->declBus(c+18607,"TestHarness ldut fpga chiplink sbypass error_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18608,"TestHarness ldut fpga chiplink sbypass error_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+18609,"TestHarness ldut fpga chiplink sbypass error_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18610,"TestHarness ldut fpga chiplink sbypass error_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+18611,"TestHarness ldut fpga chiplink sbypass error_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sbypass bar clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sbypass bar reset", false,-1);
        tracep->declBit(c+18455,"TestHarness ldut fpga chiplink sbypass bar auto_in_a_ready", false,-1);
        tracep->declBit(c+6067,"TestHarness ldut fpga chiplink sbypass bar auto_in_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga chiplink sbypass bar auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga chiplink sbypass bar auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga chiplink sbypass bar auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga chiplink sbypass bar auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga chiplink sbypass bar auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6057,"TestHarness ldut fpga chiplink sbypass bar auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18456,"TestHarness ldut fpga chiplink sbypass bar auto_in_d_ready", false,-1);
        tracep->declBit(c+18457,"TestHarness ldut fpga chiplink sbypass bar auto_in_d_valid", false,-1);
        tracep->declBus(c+18458,"TestHarness ldut fpga chiplink sbypass bar auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18459,"TestHarness ldut fpga chiplink sbypass bar auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18460,"TestHarness ldut fpga chiplink sbypass bar auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+16268,"TestHarness ldut fpga chiplink sbypass bar auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+16269,"TestHarness ldut fpga chiplink sbypass bar auto_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18461,"TestHarness ldut fpga chiplink sbypass bar auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+16270,"TestHarness ldut fpga chiplink sbypass bar auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+16271,"TestHarness ldut fpga chiplink sbypass bar auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6645,"TestHarness ldut fpga chiplink sbypass bar auto_out_1_a_ready", false,-1);
        tracep->declBit(c+18595,"TestHarness ldut fpga chiplink sbypass bar auto_out_1_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga chiplink sbypass bar auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga chiplink sbypass bar auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga chiplink sbypass bar auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga chiplink sbypass bar auto_out_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga chiplink sbypass bar auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6057,"TestHarness ldut fpga chiplink sbypass bar auto_out_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18596,"TestHarness ldut fpga chiplink sbypass bar auto_out_1_d_ready", false,-1);
        tracep->declBit(c+17309,"TestHarness ldut fpga chiplink sbypass bar auto_out_1_d_valid", false,-1);
        tracep->declBus(c+6646,"TestHarness ldut fpga chiplink sbypass bar auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6647,"TestHarness ldut fpga chiplink sbypass bar auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+6648,"TestHarness ldut fpga chiplink sbypass bar auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+6649,"TestHarness ldut fpga chiplink sbypass bar auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+6650,"TestHarness ldut fpga chiplink sbypass bar auto_out_1_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+6651,"TestHarness ldut fpga chiplink sbypass bar auto_out_1_d_bits_denied", false,-1);
        tracep->declBus(c+6652,"TestHarness ldut fpga chiplink sbypass bar auto_out_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+6653,"TestHarness ldut fpga chiplink sbypass bar auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+16378,"TestHarness ldut fpga chiplink sbypass bar auto_out_0_a_ready", false,-1);
        tracep->declBit(c+18604,"TestHarness ldut fpga chiplink sbypass bar auto_out_0_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga chiplink sbypass bar auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6744,"TestHarness ldut fpga chiplink sbypass bar auto_out_0_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga chiplink sbypass bar auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+6745,"TestHarness ldut fpga chiplink sbypass bar auto_out_0_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga chiplink sbypass bar auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18605,"TestHarness ldut fpga chiplink sbypass bar auto_out_0_d_ready", false,-1);
        tracep->declBit(c+18606,"TestHarness ldut fpga chiplink sbypass bar auto_out_0_d_valid", false,-1);
        tracep->declBus(c+18607,"TestHarness ldut fpga chiplink sbypass bar auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18608,"TestHarness ldut fpga chiplink sbypass bar auto_out_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+18609,"TestHarness ldut fpga chiplink sbypass bar auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18610,"TestHarness ldut fpga chiplink sbypass bar auto_out_0_d_bits_denied", false,-1);
        tracep->declBit(c+18611,"TestHarness ldut fpga chiplink sbypass bar auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+18597,"TestHarness ldut fpga chiplink sbypass bar io_bypass", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sbypass bar monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sbypass bar monitor_reset", false,-1);
        tracep->declBit(c+18612,"TestHarness ldut fpga chiplink sbypass bar monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+6067,"TestHarness ldut fpga chiplink sbypass bar monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga chiplink sbypass bar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga chiplink sbypass bar monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga chiplink sbypass bar monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga chiplink sbypass bar monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga chiplink sbypass bar monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18456,"TestHarness ldut fpga chiplink sbypass bar monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+18613,"TestHarness ldut fpga chiplink sbypass bar monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+18614,"TestHarness ldut fpga chiplink sbypass bar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18615,"TestHarness ldut fpga chiplink sbypass bar monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18616,"TestHarness ldut fpga chiplink sbypass bar monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18617,"TestHarness ldut fpga chiplink sbypass bar monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18618,"TestHarness ldut fpga chiplink sbypass bar monitor_io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18619,"TestHarness ldut fpga chiplink sbypass bar monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16271,"TestHarness ldut fpga chiplink sbypass bar monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6749,"TestHarness ldut fpga chiplink sbypass bar in_reset", false,-1);
        tracep->declBit(c+6750,"TestHarness ldut fpga chiplink sbypass bar bypass_reg", false,-1);
        tracep->declBit(c+18620,"TestHarness ldut fpga chiplink sbypass bar bypass", false,-1);
        tracep->declBus(c+6751,"TestHarness ldut fpga chiplink sbypass bar flight", false,-1, 5,0);
        tracep->declBus(c+6752,"TestHarness ldut fpga chiplink sbypass bar stall_counter", false,-1, 3,0);
        tracep->declBit(c+6753,"TestHarness ldut fpga chiplink sbypass bar stall_first", false,-1);
        tracep->declBit(c+18621,"TestHarness ldut fpga chiplink sbypass bar stall", false,-1);
        tracep->declBit(c+18622,"TestHarness ldut fpga chiplink sbypass bar in_a_ready", false,-1);
        tracep->declBus(c+6505,"TestHarness ldut fpga chiplink sbypass bar beats1_decode", false,-1, 3,0);
        tracep->declBit(c+6506,"TestHarness ldut fpga chiplink sbypass bar beats1_opdata", false,-1);
        tracep->declBus(c+6754,"TestHarness ldut fpga chiplink sbypass bar counter", false,-1, 3,0);
        tracep->declBus(c+6755,"TestHarness ldut fpga chiplink sbypass bar counter1", false,-1, 3,0);
        tracep->declBit(c+6756,"TestHarness ldut fpga chiplink sbypass bar a_first", false,-1);
        tracep->declBit(c+19422,"TestHarness ldut fpga chiplink sbypass bar in_d_valid", false,-1);
        tracep->declBus(c+18623,"TestHarness ldut fpga chiplink sbypass bar bundleIn_0_d_bits_out_size", false,-1, 2,0);
        tracep->declBus(c+18624,"TestHarness ldut fpga chiplink sbypass bar in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18625,"TestHarness ldut fpga chiplink sbypass bar beats1_decode_3", false,-1, 3,0);
        tracep->declBus(c+18626,"TestHarness ldut fpga chiplink sbypass bar in_d_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+18627,"TestHarness ldut fpga chiplink sbypass bar beats1_opdata_3", false,-1);
        tracep->declBus(c+18628,"TestHarness ldut fpga chiplink sbypass bar beats1_3", false,-1, 3,0);
        tracep->declBus(c+6757,"TestHarness ldut fpga chiplink sbypass bar counter_3", false,-1, 3,0);
        tracep->declBus(c+6758,"TestHarness ldut fpga chiplink sbypass bar counter1_3", false,-1, 3,0);
        tracep->declBit(c+6759,"TestHarness ldut fpga chiplink sbypass bar d_first", false,-1);
        tracep->declBit(c+16379,"TestHarness ldut fpga chiplink sbypass bar d_last", false,-1);
        tracep->declBit(c+18629,"TestHarness ldut fpga chiplink sbypass bar d_request", false,-1);
        tracep->declBit(c+16380,"TestHarness ldut fpga chiplink sbypass bar inc_hi", false,-1);
        tracep->declBit(c+16381,"TestHarness ldut fpga chiplink sbypass bar inc_lo", false,-1);
        tracep->declBus(c+18630,"TestHarness ldut fpga chiplink sbypass bar inc", false,-1, 1,0);
        tracep->declBit(c+16382,"TestHarness ldut fpga chiplink sbypass bar dec_lo", false,-1);
        tracep->declBus(c+16383,"TestHarness ldut fpga chiplink sbypass bar dec", false,-1, 1,0);
        tracep->declBus(c+18631,"TestHarness ldut fpga chiplink sbypass bar next_flight", false,-1, 5,0);
        tracep->declBus(c+6760,"TestHarness ldut fpga chiplink sbypass bar stall_counter1", false,-1, 3,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sbypass bar monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sbypass bar monitor reset", false,-1);
        tracep->declBit(c+18612,"TestHarness ldut fpga chiplink sbypass bar monitor io_in_a_ready", false,-1);
        tracep->declBit(c+6067,"TestHarness ldut fpga chiplink sbypass bar monitor io_in_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga chiplink sbypass bar monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6053,"TestHarness ldut fpga chiplink sbypass bar monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga chiplink sbypass bar monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+6055,"TestHarness ldut fpga chiplink sbypass bar monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga chiplink sbypass bar monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18456,"TestHarness ldut fpga chiplink sbypass bar monitor io_in_d_ready", false,-1);
        tracep->declBit(c+18613,"TestHarness ldut fpga chiplink sbypass bar monitor io_in_d_valid", false,-1);
        tracep->declBus(c+18614,"TestHarness ldut fpga chiplink sbypass bar monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18615,"TestHarness ldut fpga chiplink sbypass bar monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18616,"TestHarness ldut fpga chiplink sbypass bar monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18617,"TestHarness ldut fpga chiplink sbypass bar monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18618,"TestHarness ldut fpga chiplink sbypass bar monitor io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18619,"TestHarness ldut fpga chiplink sbypass bar monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16271,"TestHarness ldut fpga chiplink sbypass bar monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+42,"TestHarness ldut fpga chiplink sbypass bar monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+43,"TestHarness ldut fpga chiplink sbypass bar monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+6761,"TestHarness ldut fpga chiplink sbypass bar monitor source_ok", false,-1);
        tracep->declBus(c+6485,"TestHarness ldut fpga chiplink sbypass bar monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+6486,"TestHarness ldut fpga chiplink sbypass bar monitor is_aligned", false,-1);
        tracep->declBit(c+6487,"TestHarness ldut fpga chiplink sbypass bar monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+6488,"TestHarness ldut fpga chiplink sbypass bar monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+6489,"TestHarness ldut fpga chiplink sbypass bar monitor mask_size", false,-1);
        tracep->declBit(c+6490,"TestHarness ldut fpga chiplink sbypass bar monitor mask_bit", false,-1);
        tracep->declBit(c+6491,"TestHarness ldut fpga chiplink sbypass bar monitor mask_nbit", false,-1);
        tracep->declBit(c+6762,"TestHarness ldut fpga chiplink sbypass bar monitor mask_acc", false,-1);
        tracep->declBit(c+6763,"TestHarness ldut fpga chiplink sbypass bar monitor mask_acc_1", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sbypass bar monitor mask_size_1", false,-1);
        tracep->declBit(c+6494,"TestHarness ldut fpga chiplink sbypass bar monitor mask_bit_1", false,-1);
        tracep->declBit(c+6495,"TestHarness ldut fpga chiplink sbypass bar monitor mask_nbit_1", false,-1);
        tracep->declBit(c+6496,"TestHarness ldut fpga chiplink sbypass bar monitor mask_eq_2", false,-1);
        tracep->declBit(c+6764,"TestHarness ldut fpga chiplink sbypass bar monitor mask_lo_lo", false,-1);
        tracep->declBit(c+6498,"TestHarness ldut fpga chiplink sbypass bar monitor mask_eq_3", false,-1);
        tracep->declBit(c+6765,"TestHarness ldut fpga chiplink sbypass bar monitor mask_lo_hi", false,-1);
        tracep->declBit(c+6500,"TestHarness ldut fpga chiplink sbypass bar monitor mask_eq_4", false,-1);
        tracep->declBit(c+6766,"TestHarness ldut fpga chiplink sbypass bar monitor mask_hi_lo", false,-1);
        tracep->declBit(c+6502,"TestHarness ldut fpga chiplink sbypass bar monitor mask_eq_5", false,-1);
        tracep->declBit(c+6767,"TestHarness ldut fpga chiplink sbypass bar monitor mask_hi_hi", false,-1);
        tracep->declBus(c+6768,"TestHarness ldut fpga chiplink sbypass bar monitor mask", false,-1, 3,0);
        tracep->declBit(c+18632,"TestHarness ldut fpga chiplink sbypass bar monitor source_ok_1", false,-1);
        tracep->declBus(c+6505,"TestHarness ldut fpga chiplink sbypass bar monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+6506,"TestHarness ldut fpga chiplink sbypass bar monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+6769,"TestHarness ldut fpga chiplink sbypass bar monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+6770,"TestHarness ldut fpga chiplink sbypass bar monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+6771,"TestHarness ldut fpga chiplink sbypass bar monitor a_first", false,-1);
        tracep->declBus(c+6772,"TestHarness ldut fpga chiplink sbypass bar monitor opcode", false,-1, 2,0);
        tracep->declBus(c+6773,"TestHarness ldut fpga chiplink sbypass bar monitor size", false,-1, 2,0);
        tracep->declBus(c+6774,"TestHarness ldut fpga chiplink sbypass bar monitor source", false,-1, 3,0);
        tracep->declBus(c+6775,"TestHarness ldut fpga chiplink sbypass bar monitor address", false,-1, 31,0);
        tracep->declBus(c+18633,"TestHarness ldut fpga chiplink sbypass bar monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18634,"TestHarness ldut fpga chiplink sbypass bar monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+6776,"TestHarness ldut fpga chiplink sbypass bar monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+6777,"TestHarness ldut fpga chiplink sbypass bar monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+6778,"TestHarness ldut fpga chiplink sbypass bar monitor d_first", false,-1);
        tracep->declBus(c+6779,"TestHarness ldut fpga chiplink sbypass bar monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+6780,"TestHarness ldut fpga chiplink sbypass bar monitor param_1", false,-1, 1,0);
        tracep->declBus(c+6781,"TestHarness ldut fpga chiplink sbypass bar monitor size_1", false,-1, 2,0);
        tracep->declBus(c+6782,"TestHarness ldut fpga chiplink sbypass bar monitor source_1", false,-1, 3,0);
        tracep->declBus(c+6783,"TestHarness ldut fpga chiplink sbypass bar monitor sink", false,-1, 4,0);
        tracep->declBit(c+6784,"TestHarness ldut fpga chiplink sbypass bar monitor denied", false,-1);
        tracep->declBus(c+6785,"TestHarness ldut fpga chiplink sbypass bar monitor inflight", false,-1, 15,0);
        tracep->declQuad(c+6786,"TestHarness ldut fpga chiplink sbypass bar monitor inflight_opcodes", false,-1, 63,0);
        tracep->declQuad(c+6788,"TestHarness ldut fpga chiplink sbypass bar monitor inflight_sizes", false,-1, 63,0);
        tracep->declBus(c+6790,"TestHarness ldut fpga chiplink sbypass bar monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+6791,"TestHarness ldut fpga chiplink sbypass bar monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+6792,"TestHarness ldut fpga chiplink sbypass bar monitor a_first_1", false,-1);
        tracep->declBus(c+6793,"TestHarness ldut fpga chiplink sbypass bar monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+6794,"TestHarness ldut fpga chiplink sbypass bar monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+6795,"TestHarness ldut fpga chiplink sbypass bar monitor d_first_1", false,-1);
        tracep->declBus(c+16384,"TestHarness ldut fpga chiplink sbypass bar monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16385,"TestHarness ldut fpga chiplink sbypass bar monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16386,"TestHarness ldut fpga chiplink sbypass bar monitor a_set", false,-1, 15,0);
        tracep->declBus(c+16387,"TestHarness ldut fpga chiplink sbypass bar monitor d_clr", false,-1, 15,0);
        tracep->declBit(c+16388,"TestHarness ldut fpga chiplink sbypass bar monitor same_cycle_resp", false,-1);
        tracep->declBus(c+18635,"TestHarness ldut fpga chiplink sbypass bar monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+16389,"TestHarness ldut fpga chiplink sbypass bar monitor a_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16390,"TestHarness ldut fpga chiplink sbypass bar monitor a_opcodes_set", false,-1, 63,0);
        tracep->declQuad(c+18636,"TestHarness ldut fpga chiplink sbypass bar monitor d_opcodes_clr", false,-1, 63,0);
        tracep->declQuad(c+16392,"TestHarness ldut fpga chiplink sbypass bar monitor a_sizes_set", false,-1, 63,0);
        tracep->declBus(c+6796,"TestHarness ldut fpga chiplink sbypass bar monitor watchdog", false,-1, 31,0);
        tracep->declBus(c+6797,"TestHarness ldut fpga chiplink sbypass bar monitor inflight_1", false,-1, 15,0);
        tracep->declQuad(c+6798,"TestHarness ldut fpga chiplink sbypass bar monitor inflight_sizes_1", false,-1, 63,0);
        tracep->declBus(c+6800,"TestHarness ldut fpga chiplink sbypass bar monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+6801,"TestHarness ldut fpga chiplink sbypass bar monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+6802,"TestHarness ldut fpga chiplink sbypass bar monitor d_first_2", false,-1);
        tracep->declBus(c+16394,"TestHarness ldut fpga chiplink sbypass bar monitor d_clr_1", false,-1, 15,0);
        tracep->declBus(c+16395,"TestHarness ldut fpga chiplink sbypass bar monitor c_size_lookup", false,-1, 3,0);
        tracep->declQuad(c+16396,"TestHarness ldut fpga chiplink sbypass bar monitor d_opcodes_clr_1", false,-1, 63,0);
        tracep->declBus(c+6803,"TestHarness ldut fpga chiplink sbypass bar monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga chiplink sbypass bar monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga chiplink sbypass bar monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga chiplink sbypass bar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+42,"TestHarness ldut fpga chiplink sbypass bar monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+42,"TestHarness ldut fpga chiplink sbypass bar monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19439,"TestHarness ldut fpga chiplink sbypass bar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19444,"TestHarness ldut fpga chiplink sbypass bar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19445,"TestHarness ldut fpga chiplink sbypass bar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+43,"TestHarness ldut fpga chiplink sbypass bar monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+43,"TestHarness ldut fpga chiplink sbypass bar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sbypass error clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sbypass error reset", false,-1);
        tracep->declBit(c+16378,"TestHarness ldut fpga chiplink sbypass error auto_in_a_ready", false,-1);
        tracep->declBit(c+18604,"TestHarness ldut fpga chiplink sbypass error auto_in_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga chiplink sbypass error auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6744,"TestHarness ldut fpga chiplink sbypass error auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga chiplink sbypass error auto_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+6745,"TestHarness ldut fpga chiplink sbypass error auto_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga chiplink sbypass error auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18605,"TestHarness ldut fpga chiplink sbypass error auto_in_d_ready", false,-1);
        tracep->declBit(c+18606,"TestHarness ldut fpga chiplink sbypass error auto_in_d_valid", false,-1);
        tracep->declBus(c+18607,"TestHarness ldut fpga chiplink sbypass error auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18608,"TestHarness ldut fpga chiplink sbypass error auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+18609,"TestHarness ldut fpga chiplink sbypass error auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18610,"TestHarness ldut fpga chiplink sbypass error auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+18611,"TestHarness ldut fpga chiplink sbypass error auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sbypass error monitor_clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sbypass error monitor_reset", false,-1);
        tracep->declBit(c+18638,"TestHarness ldut fpga chiplink sbypass error monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18604,"TestHarness ldut fpga chiplink sbypass error monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga chiplink sbypass error monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6744,"TestHarness ldut fpga chiplink sbypass error monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga chiplink sbypass error monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+6745,"TestHarness ldut fpga chiplink sbypass error monitor_io_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga chiplink sbypass error monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18605,"TestHarness ldut fpga chiplink sbypass error monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+18639,"TestHarness ldut fpga chiplink sbypass error monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+18640,"TestHarness ldut fpga chiplink sbypass error monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18641,"TestHarness ldut fpga chiplink sbypass error monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+18642,"TestHarness ldut fpga chiplink sbypass error monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18643,"TestHarness ldut fpga chiplink sbypass error monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16398,"TestHarness ldut fpga chiplink sbypass error monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+6804,"TestHarness ldut fpga chiplink sbypass error idle", false,-1);
        tracep->declBus(c+6805,"TestHarness ldut fpga chiplink sbypass error beatsLeft", false,-1, 9,0);
        tracep->declBit(c+6806,"TestHarness ldut fpga chiplink sbypass error idle_1", false,-1);
        tracep->declBus(c+6807,"TestHarness ldut fpga chiplink sbypass error a_last_counter", false,-1, 9,0);
        tracep->declBit(c+6506,"TestHarness ldut fpga chiplink sbypass error a_last_beats1_opdata", false,-1);
        tracep->declBus(c+6808,"TestHarness ldut fpga chiplink sbypass error a_last_beats1_decode", false,-1, 9,0);
        tracep->declBus(c+6809,"TestHarness ldut fpga chiplink sbypass error a_last_beats1", false,-1, 9,0);
        tracep->declBit(c+6810,"TestHarness ldut fpga chiplink sbypass error a_last", false,-1);
        tracep->declBit(c+18644,"TestHarness ldut fpga chiplink sbypass error da_valid", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sbypass error readys_1", false,-1);
        tracep->declBit(c+6811,"TestHarness ldut fpga chiplink sbypass error state_1", false,-1);
        tracep->declBit(c+6812,"TestHarness ldut fpga chiplink sbypass error allowed_1", false,-1);
        tracep->declBit(c+18645,"TestHarness ldut fpga chiplink sbypass error out_1_ready", false,-1);
        tracep->declBus(c+6813,"TestHarness ldut fpga chiplink sbypass error counter", false,-1, 9,0);
        tracep->declBus(c+6814,"TestHarness ldut fpga chiplink sbypass error da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+6815,"TestHarness ldut fpga chiplink sbypass error beats1_opdata", false,-1);
        tracep->declBus(c+6816,"TestHarness ldut fpga chiplink sbypass error beats1", false,-1, 9,0);
        tracep->declBit(c+6817,"TestHarness ldut fpga chiplink sbypass error da_last", false,-1);
        tracep->declBit(c+16378,"TestHarness ldut fpga chiplink sbypass error in_a_ready", false,-1);
        tracep->declBus(c+6818,"TestHarness ldut fpga chiplink sbypass error a_last_counter1", false,-1, 9,0);
        tracep->declBit(c+6819,"TestHarness ldut fpga chiplink sbypass error a_last_first", false,-1);
        tracep->declBus(c+6820,"TestHarness ldut fpga chiplink sbypass error counter1", false,-1, 9,0);
        tracep->declBit(c+6821,"TestHarness ldut fpga chiplink sbypass error da_first", false,-1);
        tracep->declBit(c+16399,"TestHarness ldut fpga chiplink sbypass error latch", false,-1);
        tracep->declBit(c+18644,"TestHarness ldut fpga chiplink sbypass error earlyWinner_1", false,-1);
        tracep->declBit(c+18646,"TestHarness ldut fpga chiplink sbypass error muxStateEarly_1", false,-1);
        tracep->declBit(c+16400,"TestHarness ldut fpga chiplink sbypass error sink_ACancel_earlyValid", false,-1);
        tracep->declBit(c+19394,"TestHarness ldut fpga chiplink sbypass error monitor clock", false,-1);
        tracep->declBit(c+19395,"TestHarness ldut fpga chiplink sbypass error monitor reset", false,-1);
        tracep->declBit(c+18638,"TestHarness ldut fpga chiplink sbypass error monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18604,"TestHarness ldut fpga chiplink sbypass error monitor io_in_a_valid", false,-1);
        tracep->declBus(c+6052,"TestHarness ldut fpga chiplink sbypass error monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6744,"TestHarness ldut fpga chiplink sbypass error monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+6054,"TestHarness ldut fpga chiplink sbypass error monitor io_in_a_bits_source", false,-1, 3,0);
        tracep->declArray(c+6745,"TestHarness ldut fpga chiplink sbypass error monitor io_in_a_bits_address", false,-1, 127,0);
        tracep->declBus(c+6056,"TestHarness ldut fpga chiplink sbypass error monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18605,"TestHarness ldut fpga chiplink sbypass error monitor io_in_d_ready", false,-1);
        tracep->declBit(c+18639,"TestHarness ldut fpga chiplink sbypass error monitor io_in_d_valid", false,-1);
        tracep->declBus(c+18640,"TestHarness ldut fpga chiplink sbypass error monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18641,"TestHarness ldut fpga chiplink sbypass error monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+18642,"TestHarness ldut fpga chiplink sbypass error monitor io_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18643,"TestHarness ldut fpga chiplink sbypass error monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+16398,"TestHarness ldut fpga chiplink sbypass error monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+44,"TestHarness ldut fpga chiplink sbypass error monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+45,"TestHarness ldut fpga chiplink sbypass error monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+6822,"TestHarness ldut fpga chiplink sbypass error monitor source_ok", false,-1);
        tracep->declBus(c+6823,"TestHarness ldut fpga chiplink sbypass error monitor is_aligned_mask", false,-1, 11,0);
        tracep->declBit(c+6824,"TestHarness ldut fpga chiplink sbypass error monitor is_aligned", false,-1);
        tracep->declBit(c+6825,"TestHarness ldut fpga chiplink sbypass error monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+6826,"TestHarness ldut fpga chiplink sbypass error monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+6827,"TestHarness ldut fpga chiplink sbypass error monitor mask_size", false,-1);
        tracep->declBit(c+6828,"TestHarness ldut fpga chiplink sbypass error monitor mask_bit", false,-1);
        tracep->declBit(c+6829,"TestHarness ldut fpga chiplink sbypass error monitor mask_nbit", false,-1);
        tracep->declBit(c+6830,"TestHarness ldut fpga chiplink sbypass error monitor mask_acc", false,-1);
        tracep->declBit(c+6831,"TestHarness ldut fpga chiplink sbypass error monitor mask_acc_1", false,-1);
        tracep->declBit(c+19432,"TestHarness ldut fpga chiplink sbypass error monitor mask_size_1", false,-1);
        tracep->declBit(c+6832,"TestHarness ldut fpga chiplink sbypass error monitor mask_bit_1", false,-1);
        tracep->declBit(c+6833,"TestHarness ldut fpga chiplink sbypass error monitor mask_nbit_1", false,-1);
        tracep->declBit(c+6834,"TestHarness ldut fpga chiplink sbypass error monitor mask_eq_2", false,-1);
        tracep->declBit(c+6835,"TestHarness ldut fpga chiplink sbypass error monitor mask_lo_lo", false,-1);
        tracep->declBit(c+6836,"TestHarness ldut fpga chiplink sbypass error monitor mask_eq_3", false,-1);
        tracep->declBit(c+6837,"TestHarness ldut fpga chiplink sbypass error monitor mask_lo_hi", false,-1);
        tracep->declBit(c+6838,"TestHarness ldut fpga chiplink sbypass error monitor mask_eq_4", false,-1);
        tracep->declBit(c+6839,"TestHarness ldut fpga chiplink sbypass error monitor mask_hi_lo", false,-1);
        tracep->declBit(c+6840,"TestHarness ldut fpga chiplink sbypass error monitor mask_eq_5", false,-1);
        tracep->declBit(c+6841,"TestHarness ldut fpga chiplink sbypass error monitor mask_hi_hi", false,-1);
        tracep->declBus(c+6842,"TestHarness ldut fpga chiplink sbypass error monitor mask", false,-1, 3,0);
        tracep->declBit(c+18647,"TestHarness ldut fpga chiplink sbypass error monitor source_ok_1", false,-1);
        tracep->declBus(c+6808,"TestHarness ldut fpga chiplink sbypass error monitor a_first_beats1_decode", false,-1, 9,0);
        tracep->declBit(c+6506,"TestHarness ldut fpga chiplink sbypass error monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+6843,"TestHarness ldut fpga chiplink sbypass error monitor a_first_counter", false,-1, 9,0);
        tracep->declBus(c+6844,"TestHarness ldut fpga chiplink sbypass error monitor a_first_counter1", false,-1, 9,0);
        tracep->declBit(c+6845,"TestHarness ldut fpga chiplink sbypass error monitor a_first", false,-1);
        tracep->declBus(c+6846,"TestHarness ldut fpga chiplink sbypass error monitor opcode", false,-1, 2,0);
        tracep->declBus(c+6847,"TestHarness ldut fpga chiplink sbypass error monitor size", false,-1, 3,0);
        tracep->declBus(c+6848,"TestHarness ldut fpga chiplink sbypass error monitor source", false,-1, 3,0);
        tracep->declArray(c+6849,"TestHarness ldut fpga chiplink sbypass error monitor address", false,-1, 127,0);
        tracep->declBus(c+18648,"TestHarness ldut fpga chiplink sbypass error monitor d_first_beats1_decode", false,-1, 9,0);
        tracep->declBit(c+18649,"TestHarness ldut fpga chiplink sbypass error monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+6853,"TestHarness ldut fpga chiplink sbypass error monitor d_first_counter", false,-1, 9,0);
        tracep->declBus(c+6854,"TestHarness ldut fpga chiplink sbypass error monitor d_first_counter1", false,-1, 9,0);
        tracep->declBit(c+6855,"TestHarness ldut fpga chiplink sbypass error monitor d_first", false,-1);
        tracep->declBus(c+6856,"TestHarness ldut fpga chiplink sbypass error monitor opcode_1", false,-1, 2,0);
    }
}
