{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 650.0000"
  ],
  "cts__clock__skew__hold": 7.93966,
  "cts__clock__skew__hold__post_repair": 8.32037,
  "cts__clock__skew__hold__pre_repair": 8.32037,
  "cts__clock__skew__setup": 7.93966,
  "cts__clock__skew__setup__post_repair": 8.32037,
  "cts__clock__skew__setup__pre_repair": 8.32037,
  "cts__design__core__area": 5597.58,
  "cts__design__core__area__post_repair": 5597.58,
  "cts__design__core__area__pre_repair": 5597.58,
  "cts__design__die__area": 8100,
  "cts__design__die__area__post_repair": 8100,
  "cts__design__die__area__pre_repair": 8100,
  "cts__design__instance__area": 2183.02,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__area__macros__post_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0,
  "cts__design__instance__area__post_repair": 2170.39,
  "cts__design__instance__area__pre_repair": 2170.39,
  "cts__design__instance__area__stdcell": 2183.02,
  "cts__design__instance__area__stdcell__post_repair": 2170.39,
  "cts__design__instance__area__stdcell__pre_repair": 2170.39,
  "cts__design__instance__count": 17221,
  "cts__design__instance__count__hold_buffer": 98.0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 17078,
  "cts__design__instance__count__pre_repair": 17078,
  "cts__design__instance__count__setup_buffer": 45.0,
  "cts__design__instance__count__stdcell": 17221,
  "cts__design__instance__count__stdcell__post_repair": 17078,
  "cts__design__instance__count__stdcell__pre_repair": 17078,
  "cts__design__instance__displacement__max": 3.859,
  "cts__design__instance__displacement__mean": 0.009,
  "cts__design__instance__displacement__total": 168.755,
  "cts__design__instance__utilization": 0.389993,
  "cts__design__instance__utilization__post_repair": 0.387738,
  "cts__design__instance__utilization__pre_repair": 0.387738,
  "cts__design__instance__utilization__stdcell": 0.389993,
  "cts__design__instance__utilization__stdcell__post_repair": 0.387738,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.387738,
  "cts__design__io": 76,
  "cts__design__io__post_repair": 76,
  "cts__design__io__pre_repair": 76,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.00785525,
  "cts__power__internal__total__post_repair": 0.00783729,
  "cts__power__internal__total__pre_repair": 0.00783729,
  "cts__power__leakage__total": 2.03659e-06,
  "cts__power__leakage__total__post_repair": 2.01905e-06,
  "cts__power__leakage__total__pre_repair": 2.01905e-06,
  "cts__power__switching__total": 0.00398275,
  "cts__power__switching__total__post_repair": 0.00394745,
  "cts__power__switching__total__pre_repair": 0.00394745,
  "cts__power__total": 0.01184,
  "cts__power__total__post_repair": 0.0117868,
  "cts__power__total__pre_repair": 0.0117868,
  "cts__route__wirelength__estimated": 44659.4,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 1115,
  "cts__timing__drv__hold_violation_count__pre_repair": 1115,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.0171231,
  "cts__timing__drv__max_cap_limit__post_repair": 0.0168204,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.0168204,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.2477,
  "cts__timing__drv__max_slew_limit__post_repair": 0.0994566,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.0994566,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 32,
  "cts__timing__drv__setup_violation_count__pre_repair": 32,
  "cts__timing__setup__tns": 0,
  "cts__timing__setup__tns__post_repair": -5.16657e-09,
  "cts__timing__setup__tns__pre_repair": -5.16657e-09,
  "cts__timing__setup__ws": 1.16412e-12,
  "cts__timing__setup__ws__post_repair": -1.92361e-10,
  "cts__timing__setup__ws__pre_repair": -1.92361e-10,
  "detailedplace__cpu__total": 18.39,
  "detailedplace__design__core__area": 5597.58,
  "detailedplace__design__die__area": 8100,
  "detailedplace__design__instance__area": 2160.7,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__area__stdcell": 2160.7,
  "detailedplace__design__instance__count": 16983,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 16983,
  "detailedplace__design__instance__displacement__max": 2.94,
  "detailedplace__design__instance__displacement__mean": 0.225,
  "detailedplace__design__instance__displacement__total": 3836.25,
  "detailedplace__design__instance__utilization": 0.386005,
  "detailedplace__design__instance__utilization__stdcell": 0.386005,
  "detailedplace__design__io": 76,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 267420.0,
  "detailedplace__power__internal__total": 0.0076577,
  "detailedplace__power__leakage__total": 2.0046e-06,
  "detailedplace__power__switching__total": 0.00221763,
  "detailedplace__power__total": 0.00987733,
  "detailedplace__route__wirelength__estimated": 42475.4,
  "detailedplace__runtime__total": "0:18.58",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.0168204,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.0994566,
  "detailedplace__timing__drv__setup_violation_count": 32,
  "detailedplace__timing__setup__tns": -5.16657e-09,
  "detailedplace__timing__setup__ws": -1.92361e-10,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 26309,
  "detailedroute__route__drc_errors__iter:10": 1,
  "detailedroute__route__drc_errors__iter:11": 1,
  "detailedroute__route__drc_errors__iter:12": 1,
  "detailedroute__route__drc_errors__iter:13": 0,
  "detailedroute__route__drc_errors__iter:2": 10461,
  "detailedroute__route__drc_errors__iter:3": 9755,
  "detailedroute__route__drc_errors__iter:4": 1107,
  "detailedroute__route__drc_errors__iter:5": 193,
  "detailedroute__route__drc_errors__iter:6": 39,
  "detailedroute__route__drc_errors__iter:7": 8,
  "detailedroute__route__drc_errors__iter:8": 5,
  "detailedroute__route__drc_errors__iter:9": 2,
  "detailedroute__route__net": 17186,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 148641,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 148641,
  "detailedroute__route__wirelength": 61977,
  "detailedroute__route__wirelength__iter:1": 62705,
  "detailedroute__route__wirelength__iter:10": 61975,
  "detailedroute__route__wirelength__iter:11": 61976,
  "detailedroute__route__wirelength__iter:12": 61977,
  "detailedroute__route__wirelength__iter:13": 61977,
  "detailedroute__route__wirelength__iter:2": 62382,
  "detailedroute__route__wirelength__iter:3": 62105,
  "detailedroute__route__wirelength__iter:4": 62002,
  "detailedroute__route__wirelength__iter:5": 61982,
  "detailedroute__route__wirelength__iter:6": 61983,
  "detailedroute__route__wirelength__iter:7": 61974,
  "detailedroute__route__wirelength__iter:8": 61975,
  "detailedroute__route__wirelength__iter:9": 61976,
  "finish__clock__skew__hold": -12.4449,
  "finish__clock__skew__setup": 11.6503,
  "finish__cpu__total": 39.51,
  "finish__design__core__area": 5597.58,
  "finish__design__die__area": 8100,
  "finish__design__instance__area": 2299.63,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__area__stdcell": 2299.63,
  "finish__design__instance__count": 19887,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 19887,
  "finish__design__instance__utilization": 0.410826,
  "finish__design__instance__utilization__stdcell": 0.410826,
  "finish__design__io": 76,
  "finish__mem__peak": 1438400.0,
  "finish__power__internal__total": 0.00787673,
  "finish__power__leakage__total": 2.03659e-06,
  "finish__power__switching__total": 0.00409144,
  "finish__power__total": 0.0119702,
  "finish__runtime__total": "0:40.16",
  "finish__timing__drv__hold_violation_count": 2.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.0143466,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1e+30,
  "finish__timing__drv__max_slew": 183,
  "finish__timing__drv__max_slew_limit": -0.937061,
  "finish__timing__drv__setup_violation_count": 1.0,
  "finish__timing__setup__tns": -1.18969e-09,
  "finish__timing__setup__ws": -6.87439e-11,
  "finish__timing__wns_percent_delay": -10.515417,
  "floorplan__cpu__total": 2.02,
  "floorplan__design__core__area": 5597.58,
  "floorplan__design__die__area": 8100,
  "floorplan__design__instance__area": 1982.6,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__area__stdcell": 1982.6,
  "floorplan__design__instance__count": 14802,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 14802,
  "floorplan__design__instance__utilization": 0.354189,
  "floorplan__design__instance__utilization__stdcell": 0.354189,
  "floorplan__design__io": 76,
  "floorplan__mem__peak": 178820.0,
  "floorplan__power__internal__total": 0.00844935,
  "floorplan__power__leakage__total": 1.78854e-06,
  "floorplan__power__switching__total": 0.00152805,
  "floorplan__power__total": 0.0099792,
  "floorplan__runtime__total": "0:02.11",
  "floorplan__timing__setup__tns": -6.5786e-06,
  "floorplan__timing__setup__ws": -7.87557e-09,
  "globalplace__cpu__total": 15.36,
  "globalplace__design__core__area": 5597.58,
  "globalplace__design__die__area": 8100,
  "globalplace__design__instance__area": 2006.89,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__area__stdcell": 2006.89,
  "globalplace__design__instance__count": 15635,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 15635,
  "globalplace__design__instance__utilization": 0.358529,
  "globalplace__design__instance__utilization__stdcell": 0.358529,
  "globalplace__design__io": 76,
  "globalplace__mem__peak": 247184.0,
  "globalplace__power__internal__total": 0.00973169,
  "globalplace__power__leakage__total": 1.78854e-06,
  "globalplace__power__switching__total": 0.00187012,
  "globalplace__power__total": 0.0116036,
  "globalplace__runtime__total": "0:15.52",
  "globalplace__timing__setup__tns": -1.31645e-05,
  "globalplace__timing__setup__ws": -1.37736e-08,
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 8.50392,
  "globalroute__clock__skew__setup": 8.50392,
  "globalroute__design__core__area": 5597.58,
  "globalroute__design__die__area": 8100,
  "globalroute__design__instance__area": 2299.63,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__area__stdcell": 2299.63,
  "globalroute__design__instance__count": 19887,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 19887,
  "globalroute__design__instance__utilization": 0.410826,
  "globalroute__design__instance__utilization__stdcell": 0.410826,
  "globalroute__design__io": 76,
  "globalroute__power__internal__total": 0.00786889,
  "globalroute__power__leakage__total": 2.03659e-06,
  "globalroute__power__switching__total": 0.00419801,
  "globalroute__power__total": 0.0120689,
  "globalroute__timing__clock__slack": -32.504,
  "globalroute__timing__drv__hold_violation_count": 20,
  "globalroute__timing__drv__max_cap": 1,
  "globalroute__timing__drv__max_cap_limit": -0.00538373,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1e+30,
  "globalroute__timing__drv__max_slew": 31,
  "globalroute__timing__drv__max_slew_limit": -0.0551618,
  "globalroute__timing__drv__setup_violation_count": 3,
  "globalroute__timing__setup__tns": -6.12084e-11,
  "globalroute__timing__setup__ws": -3.25043e-11,
  "placeopt__cpu__total": 15.36,
  "placeopt__design__core__area": 5597.58,
  "placeopt__design__core__area__pre_opt": 5597.58,
  "placeopt__design__die__area": 8100,
  "placeopt__design__die__area__pre_opt": 8100,
  "placeopt__design__instance__area": 2160.7,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0,
  "placeopt__design__instance__area__pre_opt": 2006.89,
  "placeopt__design__instance__area__stdcell": 2160.7,
  "placeopt__design__instance__area__stdcell__pre_opt": 2006.89,
  "placeopt__design__instance__count": 16983,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 15635,
  "placeopt__design__instance__count__stdcell": 16983,
  "placeopt__design__instance__count__stdcell__pre_opt": 15635,
  "placeopt__design__instance__utilization": 0.386005,
  "placeopt__design__instance__utilization__pre_opt": 0.358529,
  "placeopt__design__instance__utilization__stdcell": 0.386005,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.358529,
  "placeopt__design__io": 76,
  "placeopt__design__io__pre_opt": 76,
  "placeopt__mem__peak": 247184.0,
  "placeopt__power__internal__total": 0.00769719,
  "placeopt__power__internal__total__pre_opt": 0.00971863,
  "placeopt__power__leakage__total": 2.0046e-06,
  "placeopt__power__leakage__total__pre_opt": 1.78854e-06,
  "placeopt__power__switching__total": 0.0022973,
  "placeopt__power__switching__total__pre_opt": 0.00187012,
  "placeopt__power__total": 0.0099965,
  "placeopt__power__total__pre_opt": 0.0115905,
  "placeopt__runtime__total": "0:15.52",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.00790564,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.269732,
  "placeopt__timing__drv__setup_violation_count": 32,
  "placeopt__timing__setup__tns": -5.18727e-09,
  "placeopt__timing__setup__tns__pre_opt": -1.31645e-05,
  "placeopt__timing__setup__ws": -1.97092e-10,
  "placeopt__timing__setup__ws__pre_opt": -1.37736e-08,
  "run__flow__design": "sha3",
  "run__flow__generate_date": "2023-01-11 17:27",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-6427-gc55c16c98",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "25f39e94faf60789cee28dc8815e3b28e0efe51b",
  "run__flow__scripts_commit": "25f39e94faf60789cee28dc8815e3b28e0efe51b",
  "run__flow__uuid": "a5778f49-6b36-4b15-a4ab-9f197887ef70",
  "run__flow__variant": "base",
  "synth__cpu__total": 43.59,
  "synth__design__instance__area__stdcell": 2078.61228,
  "synth__design__instance__count__stdcell": 16118.0,
  "synth__mem__peak": 140784.0,
  "synth__runtime__total": "0:44.67",
  "total_time": "0:02:16.560000"
}