// Seed: 382251685
module module_0 (
    input tri id_0,
    output wor id_1,
    input tri1 id_2,
    input tri1 id_3,
    input uwire id_4,
    input wor id_5
    , id_10,
    output supply1 id_6,
    output tri1 id_7,
    input uwire id_8
);
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    output supply1 id_2,
    input wand id_3,
    input tri1 id_4,
    input tri id_5,
    input uwire id_6,
    input wand id_7
    , id_28,
    input wor id_8,
    input wor id_9,
    input wire id_10,
    output tri0 id_11,
    input tri id_12,
    input wand id_13,
    output wand id_14,
    input uwire id_15,
    input tri0 id_16,
    output uwire id_17,
    input wand id_18,
    input tri1 id_19,
    output tri0 id_20,
    input supply1 id_21,
    output tri id_22,
    output uwire id_23,
    input tri0 id_24,
    input supply0 id_25,
    output wand id_26
);
  assign id_0 = (1);
  always @(1'b0 && id_15 or posedge 1);
  module_0(
      id_8, id_22, id_16, id_1, id_6, id_21, id_14, id_20, id_5
  );
endmodule
