{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709610432061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709610432061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  4 21:47:11 2024 " "Processing started: Mon Mar  4 21:47:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709610432061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709610432061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709610432061 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709610432385 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709610432385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xormodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file xormodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XorModule " "Found entity 1: XorModule" {  } { { "XorModule.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/XorModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709610438233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709610438233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRight " "Found entity 1: ShiftRight" {  } { { "ShiftRight.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ShiftRight.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709610438234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709610438234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "ShiftLeft.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ShiftLeft.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709610438236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709610438236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ormodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file ormodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OrModule " "Found entity 1: OrModule" {  } { { "OrModule.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/OrModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709610438237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709610438237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file andmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AndModule " "Found entity 1: AndModule" {  } { { "AndModule.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/AndModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709610438238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709610438238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709610438240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709610438240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadorcompleto.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumadorcompleto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SumadorCompleto " "Found entity 1: SumadorCompleto" {  } { { "SumadorCompleto.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/SumadorCompleto.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709610438241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709610438241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opsuma.sv 1 1 " "Found 1 design units, including 1 entities, in source file opsuma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OpSuma " "Found entity 1: OpSuma" {  } { { "OpSuma.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/OpSuma.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709610438242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709610438242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opmult.sv 1 1 " "Found 1 design units, including 1 entities, in source file opmult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OpMult " "Found entity 1: OpMult" {  } { { "OpMult.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/OpMult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709610438243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709610438243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file opdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OpDiv " "Found entity 1: OpDiv" {  } { { "OpDiv.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/OpDiv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709610438244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709610438244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709610438245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709610438245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayconverter.sv 1 1 " "Found 1 design units, including 1 entities, in source file displayconverter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displayConverter " "Found entity 1: displayConverter" {  } { { "displayConverter.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/displayConverter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709610438247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709610438247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709610438273 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tempCode ALU.sv(34) " "Verilog HDL Always Construct warning at ALU.sv(34): variable \"tempCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709610438275 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempCode ALU.sv(32) " "Verilog HDL Always Construct warning at ALU.sv(32): inferring latch(es) for variable \"tempCode\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709610438275 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempOf ALU.sv(43) " "Verilog HDL Always Construct warning at ALU.sv(43): inferring latch(es) for variable \"tempOf\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709610438275 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempCarry ALU.sv(43) " "Verilog HDL Always Construct warning at ALU.sv(43): inferring latch(es) for variable \"tempCarry\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709610438275 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.sv(102) " "Verilog HDL assignment warning at ALU.sv(102): truncated value with size 32 to match size of target (1)" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709610438275 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempCarry ALU.sv(43) " "Inferred latch for \"tempCarry\" at ALU.sv(43)" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709610438276 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempOf ALU.sv(43) " "Inferred latch for \"tempOf\" at ALU.sv(43)" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709610438276 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempCode\[0\] ALU.sv(36) " "Inferred latch for \"tempCode\[0\]\" at ALU.sv(36)" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709610438276 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempCode\[1\] ALU.sv(36) " "Inferred latch for \"tempCode\[1\]\" at ALU.sv(36)" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709610438276 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempCode\[2\] ALU.sv(36) " "Inferred latch for \"tempCode\[2\]\" at ALU.sv(36)" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709610438276 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempCode\[3\] ALU.sv(36) " "Inferred latch for \"tempCode\[3\]\" at ALU.sv(36)" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709610438276 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpSuma OpSuma:sum " "Elaborating entity \"OpSuma\" for hierarchy \"OpSuma:sum\"" {  } { { "ALU.sv" "sum" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709610438282 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 OpSuma.sv(32) " "Verilog HDL assignment warning at OpSuma.sv(32): truncated value with size 32 to match size of target (1)" {  } { { "OpSuma.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/OpSuma.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709610438283 "|ALU|OpSuma:sum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 OpSuma.sv(36) " "Verilog HDL assignment warning at OpSuma.sv(36): truncated value with size 32 to match size of target (1)" {  } { { "OpSuma.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/OpSuma.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709610438283 "|ALU|OpSuma:sum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SumadorCompleto OpSuma:sum\|SumadorCompleto:gen_for\[0\].SumCom " "Elaborating entity \"SumadorCompleto\" for hierarchy \"OpSuma:sum\|SumadorCompleto:gen_for\[0\].SumCom\"" {  } { { "OpSuma.sv" "gen_for\[0\].SumCom" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/OpSuma.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709610438283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpMult OpMult:mult " "Elaborating entity \"OpMult\" for hierarchy \"OpMult:mult\"" {  } { { "ALU.sv" "mult" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709610438285 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 OpMult.sv(20) " "Verilog HDL assignment warning at OpMult.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "OpMult.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/OpMult.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709610438286 "|ALU|OpMult:mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpDiv OpDiv:div " "Elaborating entity \"OpDiv\" for hierarchy \"OpDiv:div\"" {  } { { "ALU.sv" "div" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709610438286 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 OpDiv.sv(20) " "Verilog HDL assignment warning at OpDiv.sv(20): truncated value with size 32 to match size of target (4)" {  } { { "OpDiv.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/OpDiv.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709610438287 "|ALU|OpDiv:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 OpDiv.sv(27) " "Verilog HDL assignment warning at OpDiv.sv(27): truncated value with size 32 to match size of target (1)" {  } { { "OpDiv.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/OpDiv.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709610438287 "|ALU|OpDiv:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft ShiftLeft:sll " "Elaborating entity \"ShiftLeft\" for hierarchy \"ShiftLeft:sll\"" {  } { { "ALU.sv" "sll" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709610438287 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ShiftLeft.sv(12) " "Verilog HDL assignment warning at ShiftLeft.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "ShiftLeft.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ShiftLeft.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709610438288 "|ALU|ShiftLeft:sll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRight ShiftRight:srl " "Elaborating entity \"ShiftRight\" for hierarchy \"ShiftRight:srl\"" {  } { { "ALU.sv" "srl" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709610438288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndModule AndModule:andG " "Elaborating entity \"AndModule\" for hierarchy \"AndModule:andG\"" {  } { { "ALU.sv" "andG" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709610438289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OrModule OrModule:orG " "Elaborating entity \"OrModule\" for hierarchy \"OrModule:orG\"" {  } { { "ALU.sv" "orG" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709610438290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XorModule XorModule:xorG " "Elaborating entity \"XorModule\" for hierarchy \"XorModule:xorG\"" {  } { { "ALU.sv" "xorG" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709610438290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayConverter displayConverter:numDisplay " "Elaborating entity \"displayConverter\" for hierarchy \"displayConverter:numDisplay\"" {  } { { "ALU.sv" "numDisplay" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709610438291 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "displayConverter.sv(15) " "Verilog HDL Case Statement warning at displayConverter.sv(15): case item expression covers a value already covered by a previous case item" {  } { { "displayConverter.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/displayConverter.sv" 15 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1709610438292 "|ALU|displayConverter:numDisplay"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "displayConverter.sv(16) " "Verilog HDL Case Statement warning at displayConverter.sv(16): case item expression covers a value already covered by a previous case item" {  } { { "displayConverter.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/displayConverter.sv" 16 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1709610438292 "|ALU|displayConverter:numDisplay"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1709610438736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempCode\[2\] " "Latch tempCode\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[2\] " "Ports D and ENA on the latch are fed by the same signal opCode\[2\]" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709610438747 ""}  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709610438747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempCode\[3\] " "Latch tempCode\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709610438748 ""}  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709610438748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempCode\[0\] " "Latch tempCode\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[0\] " "Ports D and ENA on the latch are fed by the same signal opCode\[0\]" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709610438748 ""}  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709610438748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempCode\[1\] " "Latch tempCode\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[1\] " "Ports D and ENA on the latch are fed by the same signal opCode\[1\]" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709610438748 ""}  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709610438748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tempOf " "Latch tempOf has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tempCode\[2\] " "Ports D and ENA on the latch are fed by the same signal tempCode\[2\]" {  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709610438748 ""}  } { { "ALU.sv" "" { Text "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/ALU.sv" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709610438748 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709610438965 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709610439394 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709610439394 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709610439788 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709610439788 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709610439788 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709610439788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709610439801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  4 21:47:19 2024 " "Processing ended: Mon Mar  4 21:47:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709610439801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709610439801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709610439801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709610439801 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1709610442061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709610442062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  4 21:47:20 2024 " "Processing started: Mon Mar  4 21:47:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709610442062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1709610442062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1709610442062 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1709610442184 ""}
{ "Info" "0" "" "Project  = ALU" {  } {  } 0 0 "Project  = ALU" 0 0 "Fitter" 0 0 1709610442185 ""}
{ "Info" "0" "" "Revision = ALU" {  } {  } 0 0 "Revision = ALU" 0 0 "Fitter" 0 0 1709610442185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1709610442314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1709610442314 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"ALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1709610442319 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709610442362 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709610442362 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1709610442701 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1709610442723 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1709610443055 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 27 " "No exact pin location assignment(s) for 4 pins of 27 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1709610443318 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1709610451746 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709610451805 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1709610451841 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709610451841 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709610451842 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1709610451842 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1709610451842 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1709610451842 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1709610451842 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1709610451842 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1709610451842 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709610451864 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1709610456212 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1709610456212 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1709610456212 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1709610456214 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1709610456214 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1709610456223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1709610456227 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1709610456322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709610462060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1709610504226 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1709610505677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709610505677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1709610506745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1709610509746 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1709610509746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1709610510370 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1709610510370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709610510375 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1709610512864 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709610512899 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709610513212 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709610513212 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709610513504 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709610516469 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/output_files/ALU.fit.smsg " "Generated suppressed messages file E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/output_files/ALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1709610516752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7200 " "Peak virtual memory: 7200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709610517233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  4 21:48:37 2024 " "Processing ended: Mon Mar  4 21:48:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709610517233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709610517233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:19 " "Total CPU time (on all processors): 00:05:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709610517233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1709610517233 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1709610519072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709610519072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  4 21:48:38 2024 " "Processing started: Mon Mar  4 21:48:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709610519072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1709610519072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1709610519072 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1709610519654 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1709610526355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709610526794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  4 21:48:46 2024 " "Processing ended: Mon Mar  4 21:48:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709610526794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709610526794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709610526794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1709610526794 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1709610527421 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1709610528121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709610528121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  4 21:48:47 2024 " "Processing started: Mon Mar  4 21:48:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709610528121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1709610528121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU -c ALU " "Command: quartus_sta ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1709610528121 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1709610528232 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1709610528762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1709610528762 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709610528795 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709610528795 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1709610529212 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1709610529232 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1709610529232 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name opCode\[0\] opCode\[0\] " "create_clock -period 1.000 -name opCode\[0\] opCode\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1709610529233 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tempCode\[1\] tempCode\[1\] " "create_clock -period 1.000 -name tempCode\[1\] tempCode\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1709610529233 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709610529233 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1709610529233 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709610529234 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1709610529234 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1709610529244 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1709610529257 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709610529257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.078 " "Worst-case setup slack is -4.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610529262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610529262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.078              -7.344 tempCode\[1\]  " "   -4.078              -7.344 tempCode\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610529262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.703              -3.703 opCode\[0\]  " "   -3.703              -3.703 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610529262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709610529262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610529265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610529265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 tempCode\[1\]  " "    0.452               0.000 tempCode\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610529265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.218               0.000 opCode\[0\]  " "    1.218               0.000 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610529265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709610529265 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709610529270 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709610529272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.253 " "Worst-case minimum pulse width slack is 0.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610529278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610529278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 opCode\[0\]  " "    0.253               0.000 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610529278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 tempCode\[1\]  " "    0.410               0.000 tempCode\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610529278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709610529278 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1709610529290 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1709610529321 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1709610530078 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709610530119 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1709610530123 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709610530123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.103 " "Worst-case setup slack is -4.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610530127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610530127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.103              -7.329 tempCode\[1\]  " "   -4.103              -7.329 tempCode\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610530127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.558              -3.558 opCode\[0\]  " "   -3.558              -3.558 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610530127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709610530127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.375 " "Worst-case hold slack is 0.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610530129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610530129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 tempCode\[1\]  " "    0.375               0.000 tempCode\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610530129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.054               0.000 opCode\[0\]  " "    1.054               0.000 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610530129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709610530129 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709610530135 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709610530137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.260 " "Worst-case minimum pulse width slack is 0.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610530142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610530142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 opCode\[0\]  " "    0.260               0.000 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610530142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 tempCode\[1\]  " "    0.378               0.000 tempCode\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610530142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709610530142 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1709610530150 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1709610530297 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1709610530930 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709610530966 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1709610530967 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709610530967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.526 " "Worst-case setup slack is -2.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610530969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610530969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.526              -2.526 opCode\[0\]  " "   -2.526              -2.526 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610530969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.689              -2.968 tempCode\[1\]  " "   -1.689              -2.968 tempCode\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610530969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709610530969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.325 " "Worst-case hold slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610530974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610530974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 tempCode\[1\]  " "    0.325               0.000 tempCode\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610530974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 opCode\[0\]  " "    0.807               0.000 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610530974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709610530974 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709610530976 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709610530980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.019 " "Worst-case minimum pulse width slack is 0.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610530983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610530983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 opCode\[0\]  " "    0.019               0.000 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610530983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 tempCode\[1\]  " "    0.457               0.000 tempCode\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610530983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709610530983 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1709610530990 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709610531127 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1709610531128 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709610531128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.256 " "Worst-case setup slack is -2.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610531129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610531129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.256              -2.256 opCode\[0\]  " "   -2.256              -2.256 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610531129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.597              -2.793 tempCode\[1\]  " "   -1.597              -2.793 tempCode\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610531129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709610531129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.268 " "Worst-case hold slack is 0.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610531136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610531136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 tempCode\[1\]  " "    0.268               0.000 tempCode\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610531136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 opCode\[0\]  " "    0.640               0.000 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610531136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709610531136 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709610531138 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709610531143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.016 " "Worst-case minimum pulse width slack is 0.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610531145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610531145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 opCode\[0\]  " "    0.016               0.000 opCode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610531145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 tempCode\[1\]  " "    0.467               0.000 tempCode\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709610531145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709610531145 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1709610532277 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1709610532278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5231 " "Peak virtual memory: 5231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709610532325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  4 21:48:52 2024 " "Processing ended: Mon Mar  4 21:48:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709610532325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709610532325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709610532325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1709610532325 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1709610533582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709610533582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  4 21:48:53 2024 " "Processing started: Mon Mar  4 21:48:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709610533582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1709610533582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1709610533582 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1709610534321 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU.svo E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/simulation/modelsim/ simulation " "Generated file ALU.svo in folder \"E:/Users/Usuario/Documents/grupo8-digital-design-lab-2024/Laboratorio2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1709610534367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709610534398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  4 21:48:54 2024 " "Processing ended: Mon Mar  4 21:48:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709610534398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709610534398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709610534398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1709610534397 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus Prime Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1709610535093 ""}
