INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jyh/Desktop/simpleCPU/project_1/project_1.srcs/sources_1/imports/Desktop/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1_1bit
INFO: [VRFC 10-311] analyzing module mux2_1_5bit
INFO: [VRFC 10-311] analyzing module mux2_1_32bit
INFO: [VRFC 10-311] analyzing module mux2_1_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jyh/Desktop/simpleCPU/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module testPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jyh/Desktop/simpleCPU/project_1/project_1.srcs/sim_1/new/PC_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_sim
