

================================================================
== Vivado HLS Report for 'max_pool'
================================================================
* Date:           Fri Apr 14 19:32:15 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.121|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2041|  2041|  2041|  2041|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |                     |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  2040|  2040|       170|          -|          -|    12|    no    |
        | + Loop 1.1          |   168|   168|        14|          -|          -|    12|    no    |
        |  ++ Loop 1.1.1      |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Loop 1.1.1.1  |     4|     4|         2|          -|          -|     2|    no    |
        +---------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.57>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%feature_V_offset_rea = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %feature_V_offset)" [lib/pool.cpp:53]   --->   Operation 7 'read' 'feature_V_offset_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %feature_V_offset_rea, i4 0)" [lib/pool.cpp:53]   --->   Operation 8 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i7 %tmp to i8" [lib/pool.cpp:53]   --->   Operation 9 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %feature_V_offset_rea, i2 0)" [lib/pool.cpp:53]   --->   Operation 10 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i5 %tmp_2 to i8" [lib/pool.cpp:53]   --->   Operation 11 'zext' 'zext_ln203_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.57ns)   --->   "%sub_ln203 = sub i8 %zext_ln203, %zext_ln203_1" [lib/pool.cpp:53]   --->   Operation 12 'sub' 'sub_ln203' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i8 %sub_ln203 to i9" [lib/pool.cpp:53]   --->   Operation 13 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.17ns)   --->   "br label %1" [lib/pool.cpp:40]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.17>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %r, %3 ]"   --->   Operation 15 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.14ns)   --->   "%icmp_ln40 = icmp ult i5 %r_0, -8" [lib/pool.cpp:40]   --->   Operation 16 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %.preheader15.preheader, label %4" [lib/pool.cpp:40]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_7 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %r_0, i32 1, i32 4)" [lib/pool.cpp:53]   --->   Operation 19 'partselect' 'tmp_7' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i4 %tmp_7 to i9" [lib/pool.cpp:53]   --->   Operation 20 'zext' 'zext_ln203_2' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.62ns)   --->   "%add_ln203 = add i9 %zext_ln203_2, %sext_ln203" [lib/pool.cpp:53]   --->   Operation 21 'add' 'add_ln203' <Predicate = (icmp_ln40)> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i9 %add_ln203 to i7" [lib/pool.cpp:53]   --->   Operation 22 'trunc' 'trunc_ln203' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %trunc_ln203, i4 0)" [lib/pool.cpp:53]   --->   Operation 23 'bitconcatenate' 'p_shl2_cast' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %add_ln203, i2 0)" [lib/pool.cpp:53]   --->   Operation 24 'bitconcatenate' 'p_shl3_cast' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.63ns)   --->   "%sub_ln203_1 = sub i11 %p_shl2_cast, %p_shl3_cast" [lib/pool.cpp:53]   --->   Operation 25 'sub' 'sub_ln203_1' <Predicate = (icmp_ln40)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.17ns)   --->   "br label %.preheader15" [lib/pool.cpp:42]   --->   Operation 26 'br' <Predicate = (icmp_ln40)> <Delay = 1.17>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [lib/pool.cpp:56]   --->   Operation 27 'ret' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.46>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ %c, %2 ], [ 0, %.preheader15.preheader ]"   --->   Operation 28 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.14ns)   --->   "%icmp_ln42 = icmp ult i5 %c_0, -8" [lib/pool.cpp:42]   --->   Operation 29 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 30 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %ap_fixed_base.exit.preheader, label %3" [lib/pool.cpp:42]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.17ns)   --->   "br label %ap_fixed_base.exit" [lib/pool.cpp:46]   --->   Operation 32 'br' <Predicate = (icmp_ln42)> <Delay = 1.17>
ST_3 : Operation 33 [1/1] (1.46ns)   --->   "%r = add i5 %r_0, 2" [lib/pool.cpp:40]   --->   Operation 33 'add' 'r' <Predicate = (!icmp_ln42)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %1" [lib/pool.cpp:40]   --->   Operation 34 'br' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.09>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%pool_0 = phi i15 [ %pool_1, %ap_fixed_base.exit.loopexit ], [ 0, %ap_fixed_base.exit.preheader ]" [lib/pool.cpp:49]   --->   Operation 35 'phi' 'pool_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%pr_0 = phi i2 [ %pr, %ap_fixed_base.exit.loopexit ], [ 0, %ap_fixed_base.exit.preheader ]"   --->   Operation 36 'phi' 'pr_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i2 %pr_0 to i5" [lib/pool.cpp:46]   --->   Operation 37 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.70ns)   --->   "%icmp_ln46 = icmp eq i2 %pr_0, -2" [lib/pool.cpp:46]   --->   Operation 38 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 39 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.14ns)   --->   "%pr = add i2 %pr_0, 1" [lib/pool.cpp:46]   --->   Operation 40 'add' 'pr' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %2, label %.preheader.preheader" [lib/pool.cpp:46]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.46ns)   --->   "%add_ln49 = add i5 %zext_ln46, %r_0" [lib/pool.cpp:49]   --->   Operation 42 'add' 'add_ln49' <Predicate = (!icmp_ln46)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln49, i5 0)" [lib/pool.cpp:49]   --->   Operation 43 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i10 %tmp_5 to i11" [lib/pool.cpp:49]   --->   Operation 44 'zext' 'zext_ln1494' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %add_ln49, i3 0)" [lib/pool.cpp:49]   --->   Operation 45 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i8 %tmp_6 to i11" [lib/pool.cpp:49]   --->   Operation 46 'zext' 'zext_ln1494_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.62ns)   --->   "%sub_ln1494 = sub i11 %zext_ln1494, %zext_ln1494_2" [lib/pool.cpp:49]   --->   Operation 47 'sub' 'sub_ln1494' <Predicate = (!icmp_ln46)> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.17ns)   --->   "br label %.preheader" [lib/pool.cpp:47]   --->   Operation 48 'br' <Predicate = (!icmp_ln46)> <Delay = 1.17>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %c_0, i32 1, i32 4)" [lib/pool.cpp:53]   --->   Operation 49 'partselect' 'tmp_8' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i4 %tmp_8 to i11" [lib/pool.cpp:53]   --->   Operation 50 'zext' 'zext_ln203_3' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.63ns)   --->   "%add_ln203_1 = add i11 %sub_ln203_1, %zext_ln203_3" [lib/pool.cpp:53]   --->   Operation 51 'add' 'add_ln203_1' <Predicate = (icmp_ln46)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i11 %add_ln203_1 to i64" [lib/pool.cpp:53]   --->   Operation 52 'zext' 'zext_ln203_4' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%pool_feature_V_addr = getelementptr [864 x i15]* %pool_feature_V, i64 0, i64 %zext_ln203_4" [lib/pool.cpp:53]   --->   Operation 53 'getelementptr' 'pool_feature_V_addr' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.20ns)   --->   "store i15 %pool_0, i15* %pool_feature_V_addr, align 2" [lib/pool.cpp:53]   --->   Operation 54 'store' <Predicate = (icmp_ln46)> <Delay = 1.20> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 864> <RAM>
ST_4 : Operation 55 [1/1] (1.46ns)   --->   "%c = add i5 %c_0, 2" [lib/pool.cpp:42]   --->   Operation 55 'add' 'c' <Predicate = (icmp_ln46)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br label %.preheader15" [lib/pool.cpp:42]   --->   Operation 56 'br' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.29>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%pool_1 = phi i15 [ %pool_0, %.preheader.preheader ], [ %select_ln49, %._crit_edge ]" [lib/pool.cpp:49]   --->   Operation 57 'phi' 'pool_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%pc_0 = phi i2 [ 0, %.preheader.preheader ], [ %pc, %._crit_edge ]"   --->   Operation 58 'phi' 'pc_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i2 %pc_0 to i5" [lib/pool.cpp:47]   --->   Operation 59 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.70ns)   --->   "%icmp_ln47 = icmp eq i2 %pc_0, -2" [lib/pool.cpp:47]   --->   Operation 60 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 61 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.14ns)   --->   "%pc = add i2 %pc_0, 1" [lib/pool.cpp:47]   --->   Operation 62 'add' 'pc' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %ap_fixed_base.exit.loopexit, label %._crit_edge" [lib/pool.cpp:47]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.46ns)   --->   "%add_ln49_1 = add i5 %zext_ln47, %c_0" [lib/pool.cpp:49]   --->   Operation 64 'add' 'add_ln49_1' <Predicate = (!icmp_ln47)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i5 %add_ln49_1 to i11" [lib/pool.cpp:49]   --->   Operation 65 'zext' 'zext_ln1494_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.63ns)   --->   "%add_ln1494 = add i11 %sub_ln1494, %zext_ln1494_3" [lib/pool.cpp:49]   --->   Operation 66 'add' 'add_ln1494' <Predicate = (!icmp_ln47)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1494 = sext i11 %add_ln1494 to i64" [lib/pool.cpp:49]   --->   Operation 67 'sext' 'sext_ln1494' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%feature_0_V_addr = getelementptr [576 x i14]* %feature_0_V, i64 0, i64 %sext_ln1494" [lib/pool.cpp:49]   --->   Operation 68 'getelementptr' 'feature_0_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%feature_1_V_addr = getelementptr [576 x i14]* %feature_1_V, i64 0, i64 %sext_ln1494" [lib/pool.cpp:49]   --->   Operation 69 'getelementptr' 'feature_1_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%feature_2_V_addr = getelementptr [576 x i14]* %feature_2_V, i64 0, i64 %sext_ln1494" [lib/pool.cpp:49]   --->   Operation 70 'getelementptr' 'feature_2_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%feature_3_V_addr = getelementptr [576 x i14]* %feature_3_V, i64 0, i64 %sext_ln1494" [lib/pool.cpp:49]   --->   Operation 71 'getelementptr' 'feature_3_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%feature_4_V_addr = getelementptr [576 x i14]* %feature_4_V, i64 0, i64 %sext_ln1494" [lib/pool.cpp:49]   --->   Operation 72 'getelementptr' 'feature_4_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%feature_5_V_addr = getelementptr [576 x i14]* %feature_5_V, i64 0, i64 %sext_ln1494" [lib/pool.cpp:49]   --->   Operation 73 'getelementptr' 'feature_5_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 74 [2/2] (1.20ns)   --->   "%feature_0_V_load = load i14* %feature_0_V_addr, align 2" [lib/pool.cpp:49]   --->   Operation 74 'load' 'feature_0_V_load' <Predicate = (!icmp_ln47)> <Delay = 1.20> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 864> <RAM>
ST_5 : Operation 75 [2/2] (1.20ns)   --->   "%feature_1_V_load = load i14* %feature_1_V_addr, align 2" [lib/pool.cpp:49]   --->   Operation 75 'load' 'feature_1_V_load' <Predicate = (!icmp_ln47)> <Delay = 1.20> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 864> <RAM>
ST_5 : Operation 76 [2/2] (1.20ns)   --->   "%feature_2_V_load = load i14* %feature_2_V_addr, align 2" [lib/pool.cpp:49]   --->   Operation 76 'load' 'feature_2_V_load' <Predicate = (!icmp_ln47)> <Delay = 1.20> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 864> <RAM>
ST_5 : Operation 77 [2/2] (1.20ns)   --->   "%feature_3_V_load = load i14* %feature_3_V_addr, align 2" [lib/pool.cpp:49]   --->   Operation 77 'load' 'feature_3_V_load' <Predicate = (!icmp_ln47)> <Delay = 1.20> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 864> <RAM>
ST_5 : Operation 78 [2/2] (1.20ns)   --->   "%feature_4_V_load = load i14* %feature_4_V_addr, align 2" [lib/pool.cpp:49]   --->   Operation 78 'load' 'feature_4_V_load' <Predicate = (!icmp_ln47)> <Delay = 1.20> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 864> <RAM>
ST_5 : Operation 79 [2/2] (1.20ns)   --->   "%feature_5_V_load = load i14* %feature_5_V_addr, align 2" [lib/pool.cpp:49]   --->   Operation 79 'load' 'feature_5_V_load' <Predicate = (!icmp_ln47)> <Delay = 1.20> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 864> <RAM>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit"   --->   Operation 80 'br' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.12>
ST_6 : Operation 81 [1/2] (1.20ns)   --->   "%feature_0_V_load = load i14* %feature_0_V_addr, align 2" [lib/pool.cpp:49]   --->   Operation 81 'load' 'feature_0_V_load' <Predicate = true> <Delay = 1.20> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 864> <RAM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i14 %feature_0_V_load to i15" [lib/pool.cpp:49]   --->   Operation 82 'zext' 'zext_ln1494_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/2] (1.20ns)   --->   "%feature_1_V_load = load i14* %feature_1_V_addr, align 2" [lib/pool.cpp:49]   --->   Operation 83 'load' 'feature_1_V_load' <Predicate = true> <Delay = 1.20> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 864> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1494_5 = zext i14 %feature_1_V_load to i15" [lib/pool.cpp:49]   --->   Operation 84 'zext' 'zext_ln1494_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/2] (1.20ns)   --->   "%feature_2_V_load = load i14* %feature_2_V_addr, align 2" [lib/pool.cpp:49]   --->   Operation 85 'load' 'feature_2_V_load' <Predicate = true> <Delay = 1.20> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 864> <RAM>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1494_6 = zext i14 %feature_2_V_load to i15" [lib/pool.cpp:49]   --->   Operation 86 'zext' 'zext_ln1494_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/2] (1.20ns)   --->   "%feature_3_V_load = load i14* %feature_3_V_addr, align 2" [lib/pool.cpp:49]   --->   Operation 87 'load' 'feature_3_V_load' <Predicate = true> <Delay = 1.20> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 864> <RAM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln1494_7 = zext i14 %feature_3_V_load to i15" [lib/pool.cpp:49]   --->   Operation 88 'zext' 'zext_ln1494_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/2] (1.20ns)   --->   "%feature_4_V_load = load i14* %feature_4_V_addr, align 2" [lib/pool.cpp:49]   --->   Operation 89 'load' 'feature_4_V_load' <Predicate = true> <Delay = 1.20> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 864> <RAM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1494_8 = zext i14 %feature_4_V_load to i15" [lib/pool.cpp:49]   --->   Operation 90 'zext' 'zext_ln1494_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/2] (1.20ns)   --->   "%feature_5_V_load = load i14* %feature_5_V_addr, align 2" [lib/pool.cpp:49]   --->   Operation 91 'load' 'feature_5_V_load' <Predicate = true> <Delay = 1.20> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 864> <RAM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1494_9 = zext i14 %feature_5_V_load to i15" [lib/pool.cpp:49]   --->   Operation 92 'zext' 'zext_ln1494_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.66ns)   --->   "%pool_V = call i15 @_ssdm_op_Mux.ap_auto.6i15.i3(i15 %zext_ln1494_4, i15 %zext_ln1494_5, i15 %zext_ln1494_6, i15 %zext_ln1494_7, i15 %zext_ln1494_8, i15 %zext_ln1494_9, i3 %feature_V_offset_rea)" [lib/pool.cpp:49]   --->   Operation 93 'mux' 'pool_V' <Predicate = true> <Delay = 1.66> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (1.71ns)   --->   "%icmp_ln1494 = icmp sgt i15 %pool_V, %pool_1" [lib/pool.cpp:49]   --->   Operation 94 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.53ns)   --->   "%select_ln49 = select i1 %icmp_ln1494, i15 %pool_V, i15 %pool_1" [lib/pool.cpp:49]   --->   Operation 95 'select' 'select_ln49' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "br label %.preheader" [lib/pool.cpp:47]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ feature_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feature_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pool_feature_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
feature_V_offset_rea (read             ) [ 0011111]
tmp                  (bitconcatenate   ) [ 0000000]
zext_ln203           (zext             ) [ 0000000]
tmp_2                (bitconcatenate   ) [ 0000000]
zext_ln203_1         (zext             ) [ 0000000]
sub_ln203            (sub              ) [ 0000000]
sext_ln203           (sext             ) [ 0011111]
br_ln40              (br               ) [ 0111111]
r_0                  (phi              ) [ 0011111]
icmp_ln40            (icmp             ) [ 0011111]
empty                (speclooptripcount) [ 0000000]
br_ln40              (br               ) [ 0000000]
tmp_7                (partselect       ) [ 0000000]
zext_ln203_2         (zext             ) [ 0000000]
add_ln203            (add              ) [ 0000000]
trunc_ln203          (trunc            ) [ 0000000]
p_shl2_cast          (bitconcatenate   ) [ 0000000]
p_shl3_cast          (bitconcatenate   ) [ 0000000]
sub_ln203_1          (sub              ) [ 0001111]
br_ln42              (br               ) [ 0011111]
ret_ln56             (ret              ) [ 0000000]
c_0                  (phi              ) [ 0001111]
icmp_ln42            (icmp             ) [ 0011111]
empty_35             (speclooptripcount) [ 0000000]
br_ln42              (br               ) [ 0000000]
br_ln46              (br               ) [ 0011111]
r                    (add              ) [ 0111111]
br_ln40              (br               ) [ 0111111]
pool_0               (phi              ) [ 0000111]
pr_0                 (phi              ) [ 0000100]
zext_ln46            (zext             ) [ 0000000]
icmp_ln46            (icmp             ) [ 0011111]
empty_36             (speclooptripcount) [ 0000000]
pr                   (add              ) [ 0011111]
br_ln46              (br               ) [ 0000000]
add_ln49             (add              ) [ 0000000]
tmp_5                (bitconcatenate   ) [ 0000000]
zext_ln1494          (zext             ) [ 0000000]
tmp_6                (bitconcatenate   ) [ 0000000]
zext_ln1494_2        (zext             ) [ 0000000]
sub_ln1494           (sub              ) [ 0000011]
br_ln47              (br               ) [ 0011111]
tmp_8                (partselect       ) [ 0000000]
zext_ln203_3         (zext             ) [ 0000000]
add_ln203_1          (add              ) [ 0000000]
zext_ln203_4         (zext             ) [ 0000000]
pool_feature_V_addr  (getelementptr    ) [ 0000000]
store_ln53           (store            ) [ 0000000]
c                    (add              ) [ 0011111]
br_ln42              (br               ) [ 0011111]
pool_1               (phi              ) [ 0011111]
pc_0                 (phi              ) [ 0000010]
zext_ln47            (zext             ) [ 0000000]
icmp_ln47            (icmp             ) [ 0011111]
empty_37             (speclooptripcount) [ 0000000]
pc                   (add              ) [ 0011111]
br_ln47              (br               ) [ 0000000]
add_ln49_1           (add              ) [ 0000000]
zext_ln1494_3        (zext             ) [ 0000000]
add_ln1494           (add              ) [ 0000000]
sext_ln1494          (sext             ) [ 0000000]
feature_0_V_addr     (getelementptr    ) [ 0000001]
feature_1_V_addr     (getelementptr    ) [ 0000001]
feature_2_V_addr     (getelementptr    ) [ 0000001]
feature_3_V_addr     (getelementptr    ) [ 0000001]
feature_4_V_addr     (getelementptr    ) [ 0000001]
feature_5_V_addr     (getelementptr    ) [ 0000001]
br_ln0               (br               ) [ 0011111]
feature_0_V_load     (load             ) [ 0000000]
zext_ln1494_4        (zext             ) [ 0000000]
feature_1_V_load     (load             ) [ 0000000]
zext_ln1494_5        (zext             ) [ 0000000]
feature_2_V_load     (load             ) [ 0000000]
zext_ln1494_6        (zext             ) [ 0000000]
feature_3_V_load     (load             ) [ 0000000]
zext_ln1494_7        (zext             ) [ 0000000]
feature_4_V_load     (load             ) [ 0000000]
zext_ln1494_8        (zext             ) [ 0000000]
feature_5_V_load     (load             ) [ 0000000]
zext_ln1494_9        (zext             ) [ 0000000]
pool_V               (mux              ) [ 0000000]
icmp_ln1494          (icmp             ) [ 0000000]
select_ln49          (select           ) [ 0011111]
br_ln47              (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="feature_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="feature_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="feature_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="feature_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="feature_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="feature_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_5_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="feature_V_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_V_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pool_feature_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_feature_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.6i15.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="feature_V_offset_rea_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="3" slack="0"/>
<pin id="66" dir="0" index="1" bw="3" slack="0"/>
<pin id="67" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="feature_V_offset_rea/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="pool_feature_V_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="15" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="11" slack="0"/>
<pin id="74" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_feature_V_addr/4 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln53_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="10" slack="0"/>
<pin id="79" dir="0" index="1" bw="15" slack="0"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="feature_0_V_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="14" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="11" slack="0"/>
<pin id="87" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_0_V_addr/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="feature_1_V_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="14" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="11" slack="0"/>
<pin id="94" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_1_V_addr/5 "/>
</bind>
</comp>

<comp id="97" class="1004" name="feature_2_V_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="14" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="11" slack="0"/>
<pin id="101" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_2_V_addr/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="feature_3_V_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="14" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="11" slack="0"/>
<pin id="108" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_3_V_addr/5 "/>
</bind>
</comp>

<comp id="111" class="1004" name="feature_4_V_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="14" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="11" slack="0"/>
<pin id="115" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_4_V_addr/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="feature_5_V_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="14" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="11" slack="0"/>
<pin id="122" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_5_V_addr/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="0"/>
<pin id="127" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_0_V_load/5 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="0"/>
<pin id="133" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_1_V_load/5 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="0"/>
<pin id="139" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_2_V_load/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="0"/>
<pin id="145" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_3_V_load/5 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_4_V_load/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="10" slack="0"/>
<pin id="157" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_5_V_load/5 "/>
</bind>
</comp>

<comp id="161" class="1005" name="r_0_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="1"/>
<pin id="163" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="r_0_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="5" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="173" class="1005" name="c_0_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="1"/>
<pin id="175" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="c_0_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="1" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="185" class="1005" name="pool_0_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="15" slack="1"/>
<pin id="187" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="pool_0 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="pool_0_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="15" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pool_0/4 "/>
</bind>
</comp>

<comp id="198" class="1005" name="pr_0_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="1"/>
<pin id="200" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="pr_0 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="pr_0_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pr_0/4 "/>
</bind>
</comp>

<comp id="209" class="1005" name="pool_1_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="15" slack="1"/>
<pin id="211" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="pool_1 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="pool_1_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="15" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="15" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pool_1/5 "/>
</bind>
</comp>

<comp id="221" class="1005" name="pc_0_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="2" slack="1"/>
<pin id="223" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="pc_0 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="pc_0_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="2" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pc_0/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="0"/>
<pin id="234" dir="0" index="1" bw="3" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln203_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="0"/>
<pin id="242" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="0"/>
<pin id="246" dir="0" index="1" bw="3" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln203_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sub_ln203_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="0"/>
<pin id="258" dir="0" index="1" bw="5" slack="0"/>
<pin id="259" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sext_ln203_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln40_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="0" index="1" bw="5" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_7_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="5" slack="0"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="0" index="3" bw="4" slack="0"/>
<pin id="277" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln203_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_2/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln203_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="1"/>
<pin id="289" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="trunc_ln203_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="0"/>
<pin id="293" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_shl2_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="0"/>
<pin id="297" dir="0" index="1" bw="7" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_shl3_cast_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="11" slack="0"/>
<pin id="305" dir="0" index="1" bw="9" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sub_ln203_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="11" slack="0"/>
<pin id="313" dir="0" index="1" bw="11" slack="0"/>
<pin id="314" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_1/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln42_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="5" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="r_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="1"/>
<pin id="325" dir="0" index="1" bw="3" slack="0"/>
<pin id="326" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln46_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="2" slack="0"/>
<pin id="331" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_ln46_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="0"/>
<pin id="335" dir="0" index="1" bw="2" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="pr_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="2" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pr/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln49_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="2" slack="0"/>
<pin id="347" dir="0" index="1" bw="5" slack="2"/>
<pin id="348" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_5_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="0"/>
<pin id="353" dir="0" index="1" bw="5" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln1494_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="0"/>
<pin id="361" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_6_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="5" slack="0"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln1494_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_2/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sub_ln1494_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="0"/>
<pin id="378" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1494/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_8_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="0"/>
<pin id="383" dir="0" index="1" bw="5" slack="1"/>
<pin id="384" dir="0" index="2" bw="1" slack="0"/>
<pin id="385" dir="0" index="3" bw="4" slack="0"/>
<pin id="386" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln203_3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="0"/>
<pin id="393" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_3/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln203_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="11" slack="2"/>
<pin id="397" dir="0" index="1" bw="4" slack="0"/>
<pin id="398" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_1/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln203_4_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="11" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_4/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="c_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="5" slack="1"/>
<pin id="407" dir="0" index="1" bw="3" slack="0"/>
<pin id="408" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln47_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="2" slack="0"/>
<pin id="413" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln47_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="0"/>
<pin id="417" dir="0" index="1" bw="2" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="pc_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="2" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pc/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln49_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="2" slack="0"/>
<pin id="429" dir="0" index="1" bw="5" slack="2"/>
<pin id="430" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln1494_3_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="5" slack="0"/>
<pin id="435" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_3/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="add_ln1494_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="11" slack="1"/>
<pin id="439" dir="0" index="1" bw="5" slack="0"/>
<pin id="440" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sext_ln1494_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="11" slack="0"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln1494_4_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="14" slack="0"/>
<pin id="454" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_4/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln1494_5_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="14" slack="0"/>
<pin id="458" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_5/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln1494_6_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="14" slack="0"/>
<pin id="462" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_6/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln1494_7_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="14" slack="0"/>
<pin id="466" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_7/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln1494_8_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="14" slack="0"/>
<pin id="470" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_8/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln1494_9_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="14" slack="0"/>
<pin id="474" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_9/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="pool_V_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="15" slack="0"/>
<pin id="478" dir="0" index="1" bw="14" slack="0"/>
<pin id="479" dir="0" index="2" bw="14" slack="0"/>
<pin id="480" dir="0" index="3" bw="14" slack="0"/>
<pin id="481" dir="0" index="4" bw="14" slack="0"/>
<pin id="482" dir="0" index="5" bw="14" slack="0"/>
<pin id="483" dir="0" index="6" bw="14" slack="0"/>
<pin id="484" dir="0" index="7" bw="3" slack="5"/>
<pin id="485" dir="1" index="8" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="pool_V/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="icmp_ln1494_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="15" slack="0"/>
<pin id="495" dir="0" index="1" bw="15" slack="1"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="select_ln49_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="15" slack="0"/>
<pin id="502" dir="0" index="2" bw="15" slack="1"/>
<pin id="503" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/6 "/>
</bind>
</comp>

<comp id="507" class="1005" name="feature_V_offset_rea_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="3" slack="5"/>
<pin id="509" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="feature_V_offset_rea "/>
</bind>
</comp>

<comp id="512" class="1005" name="sext_ln203_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="9" slack="1"/>
<pin id="514" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln203 "/>
</bind>
</comp>

<comp id="520" class="1005" name="sub_ln203_1_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="11" slack="2"/>
<pin id="522" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln203_1 "/>
</bind>
</comp>

<comp id="528" class="1005" name="r_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="5" slack="1"/>
<pin id="530" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="536" class="1005" name="pr_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="2" slack="0"/>
<pin id="538" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="pr "/>
</bind>
</comp>

<comp id="541" class="1005" name="sub_ln1494_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="11" slack="1"/>
<pin id="543" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1494 "/>
</bind>
</comp>

<comp id="546" class="1005" name="c_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="5" slack="1"/>
<pin id="548" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="554" class="1005" name="pc_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="2" slack="0"/>
<pin id="556" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="pc "/>
</bind>
</comp>

<comp id="559" class="1005" name="feature_0_V_addr_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="10" slack="1"/>
<pin id="561" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="feature_0_V_addr "/>
</bind>
</comp>

<comp id="564" class="1005" name="feature_1_V_addr_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="10" slack="1"/>
<pin id="566" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="feature_1_V_addr "/>
</bind>
</comp>

<comp id="569" class="1005" name="feature_2_V_addr_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="10" slack="1"/>
<pin id="571" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="feature_2_V_addr "/>
</bind>
</comp>

<comp id="574" class="1005" name="feature_3_V_addr_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="10" slack="1"/>
<pin id="576" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="feature_3_V_addr "/>
</bind>
</comp>

<comp id="579" class="1005" name="feature_4_V_addr_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="10" slack="1"/>
<pin id="581" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="feature_4_V_addr "/>
</bind>
</comp>

<comp id="584" class="1005" name="feature_5_V_addr_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="10" slack="1"/>
<pin id="586" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="feature_5_V_addr "/>
</bind>
</comp>

<comp id="589" class="1005" name="select_ln49_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="15" slack="1"/>
<pin id="591" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="select_ln49 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="60" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="60" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="60" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="60" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="60" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="60" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="60" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="83" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="90" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="97" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="104" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="111" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="118" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="165" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="184"><net_src comp="177" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="188"><net_src comp="46" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="196"><net_src comp="189" pin="4"/><net_sink comp="77" pin=1"/></net>

<net id="197"><net_src comp="189" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="219"><net_src comp="185" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="213" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="237"><net_src comp="18" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="64" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="20" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="232" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="22" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="64" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="240" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="252" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="165" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="28" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="34" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="165" pin="4"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="36" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="38" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="285"><net_src comp="272" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="286" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="40" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="20" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="308"><net_src comp="42" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="286" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="24" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="295" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="303" pin="3"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="177" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="28" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="161" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="44" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="202" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="202" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="48" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="202" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="52" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="329" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="161" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="54" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="345" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="26" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="362"><net_src comp="351" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="56" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="345" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="58" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="374"><net_src comp="363" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="359" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="371" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="34" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="173" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="36" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="390"><net_src comp="38" pin="0"/><net_sink comp="381" pin=3"/></net>

<net id="394"><net_src comp="381" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="395" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="409"><net_src comp="173" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="44" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="225" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="225" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="48" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="225" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="52" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="411" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="173" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="437" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="448"><net_src comp="442" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="449"><net_src comp="442" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="451"><net_src comp="442" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="455"><net_src comp="125" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="131" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="137" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="143" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="149" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="155" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="486"><net_src comp="62" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="487"><net_src comp="452" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="488"><net_src comp="456" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="489"><net_src comp="460" pin="1"/><net_sink comp="476" pin=3"/></net>

<net id="490"><net_src comp="464" pin="1"/><net_sink comp="476" pin=4"/></net>

<net id="491"><net_src comp="468" pin="1"/><net_sink comp="476" pin=5"/></net>

<net id="492"><net_src comp="472" pin="1"/><net_sink comp="476" pin=6"/></net>

<net id="497"><net_src comp="476" pin="8"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="209" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="504"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="476" pin="8"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="209" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="510"><net_src comp="64" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="476" pin=7"/></net>

<net id="515"><net_src comp="262" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="523"><net_src comp="311" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="531"><net_src comp="323" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="539"><net_src comp="339" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="544"><net_src comp="375" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="549"><net_src comp="405" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="557"><net_src comp="421" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="562"><net_src comp="83" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="567"><net_src comp="90" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="572"><net_src comp="97" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="577"><net_src comp="104" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="582"><net_src comp="111" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="587"><net_src comp="118" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="592"><net_src comp="499" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="213" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pool_feature_V | {4 }
 - Input state : 
	Port: max_pool : feature_0_V | {5 6 }
	Port: max_pool : feature_1_V | {5 6 }
	Port: max_pool : feature_2_V | {5 6 }
	Port: max_pool : feature_3_V | {5 6 }
	Port: max_pool : feature_4_V | {5 6 }
	Port: max_pool : feature_5_V | {5 6 }
	Port: max_pool : feature_V_offset | {1 }
  - Chain level:
	State 1
		zext_ln203 : 1
		zext_ln203_1 : 1
		sub_ln203 : 2
		sext_ln203 : 3
	State 2
		icmp_ln40 : 1
		br_ln40 : 2
		tmp_7 : 1
		zext_ln203_2 : 2
		add_ln203 : 3
		trunc_ln203 : 4
		p_shl2_cast : 5
		p_shl3_cast : 4
		sub_ln203_1 : 6
	State 3
		icmp_ln42 : 1
		br_ln42 : 2
	State 4
		zext_ln46 : 1
		icmp_ln46 : 1
		pr : 1
		br_ln46 : 2
		add_ln49 : 2
		tmp_5 : 3
		zext_ln1494 : 4
		tmp_6 : 3
		zext_ln1494_2 : 4
		sub_ln1494 : 5
		zext_ln203_3 : 1
		add_ln203_1 : 2
		zext_ln203_4 : 3
		pool_feature_V_addr : 4
		store_ln53 : 5
	State 5
		zext_ln47 : 1
		icmp_ln47 : 1
		pc : 1
		br_ln47 : 2
		add_ln49_1 : 2
		zext_ln1494_3 : 3
		add_ln1494 : 4
		sext_ln1494 : 5
		feature_0_V_addr : 6
		feature_1_V_addr : 6
		feature_2_V_addr : 6
		feature_3_V_addr : 6
		feature_4_V_addr : 6
		feature_5_V_addr : 6
		feature_0_V_load : 7
		feature_1_V_load : 7
		feature_2_V_load : 7
		feature_3_V_load : 7
		feature_4_V_load : 7
		feature_5_V_load : 7
	State 6
		zext_ln1494_4 : 1
		zext_ln1494_5 : 1
		zext_ln1494_6 : 1
		zext_ln1494_7 : 1
		zext_ln1494_8 : 1
		zext_ln1494_9 : 1
		pool_V : 2
		icmp_ln1494 : 3
		select_ln49 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |         add_ln203_fu_286        |    0    |    15   |
|          |             r_fu_323            |    0    |    15   |
|          |            pr_fu_339            |    0    |    10   |
|          |         add_ln49_fu_345         |    0    |    15   |
|    add   |        add_ln203_1_fu_395       |    0    |    18   |
|          |             c_fu_405            |    0    |    15   |
|          |            pc_fu_421            |    0    |    10   |
|          |        add_ln49_1_fu_427        |    0    |    15   |
|          |        add_ln1494_fu_437        |    0    |    18   |
|----------|---------------------------------|---------|---------|
|          |         icmp_ln40_fu_266        |    0    |    11   |
|          |         icmp_ln42_fu_317        |    0    |    11   |
|   icmp   |         icmp_ln46_fu_333        |    0    |    8    |
|          |         icmp_ln47_fu_415        |    0    |    8    |
|          |        icmp_ln1494_fu_493       |    0    |    13   |
|----------|---------------------------------|---------|---------|
|          |         sub_ln203_fu_256        |    0    |    15   |
|    sub   |        sub_ln203_1_fu_311       |    0    |    18   |
|          |        sub_ln1494_fu_375        |    0    |    17   |
|----------|---------------------------------|---------|---------|
|    mux   |          pool_V_fu_476          |    0    |    33   |
|----------|---------------------------------|---------|---------|
|  select  |        select_ln49_fu_499       |    0    |    15   |
|----------|---------------------------------|---------|---------|
|   read   | feature_V_offset_rea_read_fu_64 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |            tmp_fu_232           |    0    |    0    |
|          |           tmp_2_fu_244          |    0    |    0    |
|bitconcatenate|        p_shl2_cast_fu_295       |    0    |    0    |
|          |        p_shl3_cast_fu_303       |    0    |    0    |
|          |           tmp_5_fu_351          |    0    |    0    |
|          |           tmp_6_fu_363          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        zext_ln203_fu_240        |    0    |    0    |
|          |       zext_ln203_1_fu_252       |    0    |    0    |
|          |       zext_ln203_2_fu_282       |    0    |    0    |
|          |         zext_ln46_fu_329        |    0    |    0    |
|          |        zext_ln1494_fu_359       |    0    |    0    |
|          |       zext_ln1494_2_fu_371      |    0    |    0    |
|          |       zext_ln203_3_fu_391       |    0    |    0    |
|   zext   |       zext_ln203_4_fu_400       |    0    |    0    |
|          |         zext_ln47_fu_411        |    0    |    0    |
|          |       zext_ln1494_3_fu_433      |    0    |    0    |
|          |       zext_ln1494_4_fu_452      |    0    |    0    |
|          |       zext_ln1494_5_fu_456      |    0    |    0    |
|          |       zext_ln1494_6_fu_460      |    0    |    0    |
|          |       zext_ln1494_7_fu_464      |    0    |    0    |
|          |       zext_ln1494_8_fu_468      |    0    |    0    |
|          |       zext_ln1494_9_fu_472      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   sext   |        sext_ln203_fu_262        |    0    |    0    |
|          |        sext_ln1494_fu_442       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|           tmp_7_fu_272          |    0    |    0    |
|          |           tmp_8_fu_381          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |        trunc_ln203_fu_291       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   280   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|         c_0_reg_173        |    5   |
|          c_reg_546         |    5   |
|  feature_0_V_addr_reg_559  |   10   |
|  feature_1_V_addr_reg_564  |   10   |
|  feature_2_V_addr_reg_569  |   10   |
|  feature_3_V_addr_reg_574  |   10   |
|  feature_4_V_addr_reg_579  |   10   |
|  feature_5_V_addr_reg_584  |   10   |
|feature_V_offset_rea_reg_507|    3   |
|        pc_0_reg_221        |    2   |
|         pc_reg_554         |    2   |
|       pool_0_reg_185       |   15   |
|       pool_1_reg_209       |   15   |
|        pr_0_reg_198        |    2   |
|         pr_reg_536         |    2   |
|         r_0_reg_161        |    5   |
|          r_reg_528         |    5   |
|     select_ln49_reg_589    |   15   |
|     sext_ln203_reg_512     |    9   |
|     sub_ln1494_reg_541     |   11   |
|     sub_ln203_1_reg_520    |   11   |
+----------------------------+--------+
|            Total           |   167  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_125 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_131 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_137 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_143 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_149 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_155 |  p0  |   2  |  10  |   20   ||    9    |
|    r_0_reg_161    |  p0  |   2  |   5  |   10   ||    9    |
|    c_0_reg_173    |  p0  |   2  |   5  |   10   ||    9    |
|   pool_0_reg_185  |  p0  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   170  ||  10.575 ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   280  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   10   |    -   |   81   |
|  Register |    -   |   167  |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   167  |   361  |
+-----------+--------+--------+--------+
