{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Warning" "WQIS_NO_SUCH_FILE" "stp1.stp " "Can't analyze file stp1.stp - no such file exists" {  } {  } 0 16124 "Can't analyze file %1!s! - no such file exists" 0 0 "Design Software" 0 -1 1725631294497 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/oddr_intel/altera_gpio_core10_2210/synth/altera_gpio.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iobuf/altera_gpio_core10_2210/synth/altera_gpio.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/oddr_intel/altera_gpio_core10_2210/synth/altera_gpio.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iobuf/altera_gpio_core10_2210/synth/altera_gpio.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725631294497 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iddr_intel/altera_gpio_core10_2210/synth/altera_gpio.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iobuf/altera_gpio_core10_2210/synth/altera_gpio.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iddr_intel/altera_gpio_core10_2210/synth/altera_gpio.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iobuf/altera_gpio_core10_2210/synth/altera_gpio.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725631294497 ""}
{ "Warning" "WQIS_NO_SUCH_FILE" "src/bootrom/bootrom_32.sv " "Can't analyze file src/bootrom/bootrom_32.sv - no such file exists" {  } {  } 0 16124 "Can't analyze file %1!s! - no such file exists" 0 0 "Design Software" 0 -1 1725631294507 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_axi_master_ni_1980/synth/altera_merlin_address_alignment.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_axi_master_ni_1980/synth/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725631294507 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_burst_adapter_1932/synth/altera_merlin_address_alignment.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_axi_master_ni_1980/synth/altera_merlin_address_alignment.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_burst_adapter_1932/synth/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_axi_master_ni_1980/synth/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725631294508 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725631294508 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh fpnew_cast_multi.sv(16) " "Verilog HDL info at fpnew_cast_multi.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_cast_multi.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_cast_multi.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725631295127 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_cast_multi.sv fpnew_cast_multi.sv(16) " "Verilog HDL info at fpnew_cast_multi.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_cast_multi.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_cast_multi.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_cast_multi.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725631295127 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh fpnew_divsqrt_multi.sv(16) " "Verilog HDL info at fpnew_divsqrt_multi.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725631295130 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv fpnew_divsqrt_multi.sv(16) " "Verilog HDL info at fpnew_divsqrt_multi.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725631295130 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh fpnew_fma_multi.sv(16) " "Verilog HDL info at fpnew_fma_multi.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma_multi.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma_multi.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725631295132 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma_multi.sv fpnew_fma_multi.sv(16) " "Verilog HDL info at fpnew_fma_multi.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma_multi.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma_multi.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma_multi.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725631295132 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh fpnew_fma.sv(16) " "Verilog HDL info at fpnew_fma.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725631295135 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma.sv fpnew_fma.sv(16) " "Verilog HDL info at fpnew_fma.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725631295135 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh fpnew_noncomp.sv(16) " "Verilog HDL info at fpnew_noncomp.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_noncomp.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_noncomp.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725631295137 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_noncomp.sv fpnew_noncomp.sv(16) " "Verilog HDL info at fpnew_noncomp.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_noncomp.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_noncomp.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_noncomp.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725631295137 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh fpnew_opgroup_multifmt_slice.sv(16) " "Verilog HDL info at fpnew_opgroup_multifmt_slice.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725631295140 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv fpnew_opgroup_multifmt_slice.sv(16) " "Verilog HDL info at fpnew_opgroup_multifmt_slice.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725631295140 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "control_mvp.sv(2348) " "Verilog HDL warning at control_mvp.sv(2348): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv" 2348 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295145 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "control_mvp.sv(2366) " "Verilog HDL warning at control_mvp.sv(2366): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv" 2366 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295145 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "NbInstr package cvxif_instr_pkg cvxif_instr_pkg.sv(19) " "Verilog HDL warning at cvxif_instr_pkg.sv(19): parameter 'NbInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv" 19 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725631295155 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "CoproInstr package cvxif_instr_pkg cvxif_instr_pkg.sv(20) " "Verilog HDL warning at cvxif_instr_pkg.sv(20): parameter 'CoproInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv" 20 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725631295155 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../core/include/rvfi_types.svh cva6.sv(15) " "Verilog HDL info at cva6.sv(15): analyzing included file ../../core/include/rvfi_types.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv" 15 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725631295159 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv cva6.sv(15) " "Verilog HDL info at cva6.sv(15): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv" 15 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725631295160 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6.sv(1607) " "Verilog HDL warning at cva6.sv(1607): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv" 1607 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295161 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "alu.sv(57) " "Verilog HDL warning at alu.sv(57): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv" 57 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295162 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "alu.sv(59) " "Verilog HDL warning at alu.sv(59): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv" 59 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295162 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "alu.sv(175) " "Verilog HDL warning at alu.sv(175): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv" 175 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295162 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "alu.sv(177) " "Verilog HDL warning at alu.sv(177): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv" 177 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295162 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "instr_realign.sv(54) " "Verilog HDL warning at instr_realign.sv(54): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/instr_realign.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/instr_realign.sv" 54 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295178 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "id_stage.sv(119) " "Verilog HDL warning at id_stage.sv(119): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" 119 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295179 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "id_stage.sv(154) " "Verilog HDL warning at id_stage.sv(154): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" 154 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295179 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "id_stage.sv(205) " "Verilog HDL warning at id_stage.sv(205): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" 205 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295179 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "id_stage.sv(215) " "Verilog HDL warning at id_stage.sv(215): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" 215 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295179 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "issue_read_operands.sv(163) " "Verilog HDL warning at issue_read_operands.sv(163): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" 163 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295180 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "issue_read_operands.sv(267) " "Verilog HDL warning at issue_read_operands.sv(267): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" 267 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295180 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "issue_read_operands.sv(430) " "Verilog HDL warning at issue_read_operands.sv(430): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" 430 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295180 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "issue_read_operands.sv(605) " "Verilog HDL warning at issue_read_operands.sv(605): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" 605 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295180 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "issue_read_operands.sv(728) " "Verilog HDL warning at issue_read_operands.sv(728): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" 728 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295180 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "issue_stage.sv(159) " "Verilog HDL warning at issue_stage.sv(159): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_stage.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_stage.sv" 159 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295181 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "multiplier.sv(60) " "Verilog HDL warning at multiplier.sv(60): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/multiplier.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/multiplier.sv" 60 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295184 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "multiplier.sv(77) " "Verilog HDL warning at multiplier.sv(77): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/multiplier.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/multiplier.sv" 77 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295184 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "ariane_regfile_ff.sv(81) " "Verilog HDL warning at ariane_regfile_ff.sv(81): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/ariane_regfile_ff.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/ariane_regfile_ff.sv" 81 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295186 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "scoreboard.sv(142) " "Verilog HDL warning at scoreboard.sv(142): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/scoreboard.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/scoreboard.sv" 142 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295187 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "scoreboard.sv(451) " "Verilog HDL warning at scoreboard.sv(451): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/scoreboard.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/scoreboard.sv" 451 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295187 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh acc_dispatcher.sv(109) " "Verilog HDL info at acc_dispatcher.sv(109): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/acc_dispatcher.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/acc_dispatcher.sv" 109 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725631295190 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/acc_dispatcher.sv acc_dispatcher.sv(109) " "Verilog HDL info at acc_dispatcher.sv(109): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/acc_dispatcher.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/acc_dispatcher.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/acc_dispatcher.sv" 109 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725631295191 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "instr_queue.sv(322) " "Verilog HDL warning at instr_queue.sv(322): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_queue.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_queue.sv" 322 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295194 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "instr_queue.sv(431) " "Verilog HDL warning at instr_queue.sv(431): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_queue.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_queue.sv" 431 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295194 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "instr_queue.sv(443) " "Verilog HDL warning at instr_queue.sv(443): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_queue.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_queue.sv" 443 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295194 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "frontend.sv(218) " "Verilog HDL warning at frontend.sv(218): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/frontend.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/frontend.sv" 218 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295195 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "NR_BYPASS_PORTS miss_handler miss_handler.sv(72) " "Verilog HDL Parameter Declaration warning at miss_handler.sv(72): Parameter Declaration 'NR_BYPASS_PORTS' in module 'miss_handler' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/miss_handler.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/miss_handler.sv" 72 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725631295204 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "std_nbdcache.sv(247) " "Verilog HDL warning at std_nbdcache.sv(247): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/std_nbdcache.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/std_nbdcache.sv" 247 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295207 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh hwpf_stride_wrapper.sv(26) " "Verilog HDL info at hwpf_stride_wrapper.sv(26): analyzing included file ../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv" 26 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725631295212 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv hwpf_stride_wrapper.sv(26) " "Verilog HDL info at hwpf_stride_wrapper.sv(26): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv" 26 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725631295212 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh hpdcache.sv(26) " "Verilog HDL info at hpdcache.sv(26): analyzing included file ../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv" 26 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725631295212 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv hpdcache.sv(26) " "Verilog HDL info at hpdcache.sv(26): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv" 26 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725631295212 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh cva6_hpdcache_subsystem.sv(179) " "Verilog HDL info at cva6_hpdcache_subsystem.sv(179): analyzing included file ../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv" 179 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725631295225 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv cva6_hpdcache_subsystem.sv(179) " "Verilog HDL info at cva6_hpdcache_subsystem.sv(179): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv" 179 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725631295225 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh cva6_hpdcache_wrapper.sv(15) " "Verilog HDL info at cva6_hpdcache_wrapper.sv(15): analyzing included file ../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv" 15 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725631295227 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv cva6_hpdcache_wrapper.sv(15) " "Verilog HDL info at cva6_hpdcache_wrapper.sv(15): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv" 15 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725631295227 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "pmp.sv(51) " "Verilog HDL warning at pmp.sv(51): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/pmp/src/pmp.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/pmp/src/pmp.sv" 51 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295228 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_ptw.sv(184) " "Verilog HDL warning at cva6_ptw.sv(184): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_ptw.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_ptw.sv" 184 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295231 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_ptw.sv(193) " "Verilog HDL warning at cva6_ptw.sv(193): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_ptw.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_ptw.sv" 193 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295231 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_tlb.sv(122) " "Verilog HDL warning at cva6_tlb.sv(122): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv" 122 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295232 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_tlb.sv(126) " "Verilog HDL warning at cva6_tlb.sv(126): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv" 126 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295232 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_tlb.sv(140) " "Verilog HDL warning at cva6_tlb.sv(140): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv" 140 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295232 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_tlb.sv(141) " "Verilog HDL warning at cva6_tlb.sv(141): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv" 141 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295232 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_shared_tlb.sv(200) " "Verilog HDL warning at cva6_shared_tlb.sv(200): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_shared_tlb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_shared_tlb.sv" 200 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295234 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "axi_riscv_amos.sv(972) " "Verilog HDL warning at axi_riscv_amos.sv(972): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv" 972 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295240 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "plic_top.sv(133) " "Verilog HDL warning at plic_top.sv(133): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/plic_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/plic_top.sv" 133 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295245 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "plic_top.sv(137) " "Verilog HDL warning at plic_top.sv(137): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/plic_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/plic_top.sv" 137 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725631295245 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_multicut.sv(92) " "Verilog HDL error at axi_multicut.sv(92): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 92 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_multicut.sv(93) " "Verilog HDL error at axi_multicut.sv(93): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 93 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_multicut.sv(115) " "Verilog HDL Compiler Directive warning at axi_multicut.sv(115): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 115 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) axi_multicut.sv(115) " "Verilog HDL info at axi_multicut.sv(115):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 115 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ axi_multicut.sv(115) " "Verilog HDL info at axi_multicut.sv(115):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 115 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_multicut.sv(115) " "Verilog HDL syntax error at axi_multicut.sv(115) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 115 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_multicut.sv(115) " "Verilog HDL Declaration error at axi_multicut.sv(115): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 115 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_multicut.sv(110) " "Verilog HDL info at axi_multicut.sv(110): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 110 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_multicut.sv(109) " "Verilog HDL info at axi_multicut.sv(109): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 109 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_multicut.sv(113) " "Verilog HDL info at axi_multicut.sv(113): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 113 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) axi_multicut.sv(115) " "Verilog HDL info at axi_multicut.sv(115):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 115 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_multicut.sv(115) " "Verilog HDL info at axi_multicut.sv(115):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 115 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_multicut.sv(116) " "Verilog HDL Compiler Directive warning at axi_multicut.sv(116): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 116 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_multicut.sv(116) " "Verilog HDL Declaration error at axi_multicut.sv(116): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 116 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_multicut.sv(111) " "Verilog HDL info at axi_multicut.sv(111): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 111 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_multicut.sv(112) " "Verilog HDL info at axi_multicut.sv(112): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 112 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_multicut.sv(113) " "Verilog HDL info at axi_multicut.sv(113): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 113 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t) axi_multicut.sv(116) " "Verilog HDL info at axi_multicut.sv(116):   `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 116 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_multicut.sv(116) " "Verilog HDL info at axi_multicut.sv(116):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 116 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_multicut.sv(116) " "Verilog HDL syntax error at axi_multicut.sv(116) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 116 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_multicut.sv(117) " "Verilog HDL Compiler Directive warning at axi_multicut.sv(117): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 117 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "id_t axi_multicut.sv(117) " "Verilog HDL Declaration error at axi_multicut.sv(117): identifier \"id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 117 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_multicut.sv(109) " "Verilog HDL info at axi_multicut.sv(109): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 109 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_multicut.sv(113) " "Verilog HDL info at axi_multicut.sv(113): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 113 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t) axi_multicut.sv(117) " "Verilog HDL info at axi_multicut.sv(117):   `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 117 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                               ^ axi_multicut.sv(117) " "Verilog HDL info at axi_multicut.sv(117):                                                ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 117 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_multicut.sv(117) " "Verilog HDL syntax error at axi_multicut.sv(117) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 117 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_multicut.sv(118) " "Verilog HDL Compiler Directive warning at axi_multicut.sv(118): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 118 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_multicut.sv(118) " "Verilog HDL Declaration error at axi_multicut.sv(118): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 118 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_multicut.sv(110) " "Verilog HDL info at axi_multicut.sv(110): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 110 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_multicut.sv(109) " "Verilog HDL info at axi_multicut.sv(109): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 109 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_multicut.sv(113) " "Verilog HDL info at axi_multicut.sv(113): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 113 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t) axi_multicut.sv(118) " "Verilog HDL info at axi_multicut.sv(118):   `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 118 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_multicut.sv(118) " "Verilog HDL info at axi_multicut.sv(118):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 118 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_multicut.sv(118) " "Verilog HDL syntax error at axi_multicut.sv(118) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 118 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_multicut.sv(119) " "Verilog HDL Compiler Directive warning at axi_multicut.sv(119): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 119 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_multicut.sv(119) " "Verilog HDL Declaration error at axi_multicut.sv(119): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 119 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_multicut.sv(111) " "Verilog HDL info at axi_multicut.sv(111): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 111 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_multicut.sv(109) " "Verilog HDL info at axi_multicut.sv(109): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 109 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_multicut.sv(113) " "Verilog HDL info at axi_multicut.sv(113): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 113 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t) axi_multicut.sv(119) " "Verilog HDL info at axi_multicut.sv(119):   `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 119 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                       ^ axi_multicut.sv(119) " "Verilog HDL info at axi_multicut.sv(119):                                                        ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 119 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_multicut.sv(119) " "Verilog HDL syntax error at axi_multicut.sv(119) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 119 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_REQ_T axi_multicut.sv(120) " "Verilog HDL Compiler Directive warning at axi_multicut.sv(120): text macro \"AXI_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 120 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t) axi_multicut.sv(120) " "Verilog HDL info at axi_multicut.sv(120):   `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 120 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                           ^ axi_multicut.sv(120) " "Verilog HDL info at axi_multicut.sv(120):                                                            ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 120 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_multicut.sv(120) " "Verilog HDL syntax error at axi_multicut.sv(120) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 120 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_RESP_T axi_multicut.sv(121) " "Verilog HDL Compiler Directive warning at axi_multicut.sv(121): text macro \"AXI_TYPEDEF_RESP_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 121 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t) axi_multicut.sv(121) " "Verilog HDL info at axi_multicut.sv(121):   `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 121 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                 ^ axi_multicut.sv(121) " "Verilog HDL info at axi_multicut.sv(121):                                                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 121 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_multicut.sv(121) " "Verilog HDL syntax error at axi_multicut.sv(121) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 121 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_REQ axi_multicut.sv(126) " "Verilog HDL Compiler Directive warning at axi_multicut.sv(126): text macro \"AXI_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 126 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_ASSIGN_TO_REQ(slv_req, in) axi_multicut.sv(126) " "Verilog HDL info at axi_multicut.sv(126):   `AXI_ASSIGN_TO_REQ(slv_req, in)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 126 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                     ^ axi_multicut.sv(126) " "Verilog HDL info at axi_multicut.sv(126):                      ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 126 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_multicut.sv(126) " "Verilog HDL syntax error at axi_multicut.sv(126) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 126 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "in axi_multicut.sv(126) " "Verilog HDL warning at axi_multicut.sv(126): redeclaration of ansi port in is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 126 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_RESP axi_multicut.sv(127) " "Verilog HDL Compiler Directive warning at axi_multicut.sv(127): text macro \"AXI_ASSIGN_FROM_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 127 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_REQ axi_multicut.sv(129) " "Verilog HDL Compiler Directive warning at axi_multicut.sv(129): text macro \"AXI_ASSIGN_FROM_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 129 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_RESP axi_multicut.sv(130) " "Verilog HDL Compiler Directive warning at axi_multicut.sv(130): text macro \"AXI_ASSIGN_TO_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 130 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "out axi_multicut.sv(130) " "Verilog HDL warning at axi_multicut.sv(130): redeclaration of ansi port out is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 130 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module axi_multicut_intf axi_multicut.sv(169) " "Verilog HDL error at axi_multicut.sv(169): module \"axi_multicut_intf\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 169 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_AW_CHAN_T axi_multicut.sv(189) " "Verilog HDL Compiler Directive warning at axi_multicut.sv(189): text macro \"AXI_LITE_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 189 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_LITE_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t) axi_multicut.sv(189) " "Verilog HDL info at axi_multicut.sv(189):   `AXI_LITE_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 189 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                              ^ axi_multicut.sv(189) " "Verilog HDL info at axi_multicut.sv(189):                               ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 189 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_multicut.sv(189) " "Verilog HDL syntax error at axi_multicut.sv(189) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 189 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_multicut.sv(189) " "Verilog HDL Declaration error at axi_multicut.sv(189): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 189 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_multicut.sv(185) " "Verilog HDL info at axi_multicut.sv(185): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 185 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_W_CHAN_T axi_multicut.sv(190) " "Verilog HDL Compiler Directive warning at axi_multicut.sv(190): text macro \"AXI_LITE_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 190 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_multicut.sv(190) " "Verilog HDL Declaration error at axi_multicut.sv(190): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 190 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_multicut.sv(186) " "Verilog HDL info at axi_multicut.sv(186): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 186 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_multicut.sv(187) " "Verilog HDL info at axi_multicut.sv(187): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 187 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_LITE_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t) axi_multicut.sv(190) " "Verilog HDL info at axi_multicut.sv(190):   `AXI_LITE_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 190 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                      ^ axi_multicut.sv(190) " "Verilog HDL info at axi_multicut.sv(190):                                                       ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 190 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295259 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_cut.sv(115) " "Verilog HDL error at axi_cut.sv(115): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 115 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295260 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_cut.sv(116) " "Verilog HDL error at axi_cut.sv(116): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 116 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295260 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_cut.sv(143) " "Verilog HDL Compiler Directive warning at axi_cut.sv(143): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 143 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295260 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) axi_cut.sv(143) " "Verilog HDL info at axi_cut.sv(143):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 143 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295260 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ axi_cut.sv(143) " "Verilog HDL info at axi_cut.sv(143):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 143 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295260 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_cut.sv(143) " "Verilog HDL syntax error at axi_cut.sv(143) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 143 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295260 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_cut.sv(143) " "Verilog HDL Declaration error at axi_cut.sv(143): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 143 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295260 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_cut.sv(138) " "Verilog HDL info at axi_cut.sv(138): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 138 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295260 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_cut.sv(137) " "Verilog HDL info at axi_cut.sv(137): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 137 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295260 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_cut.sv(141) " "Verilog HDL info at axi_cut.sv(141): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 141 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295260 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) axi_cut.sv(143) " "Verilog HDL info at axi_cut.sv(143):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 143 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295260 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_cut.sv(143) " "Verilog HDL info at axi_cut.sv(143):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 143 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295260 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_cut.sv(144) " "Verilog HDL Compiler Directive warning at axi_cut.sv(144): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 144 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295260 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_cut.sv(144) " "Verilog HDL Declaration error at axi_cut.sv(144): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 144 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295260 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_cut.sv(139) " "Verilog HDL info at axi_cut.sv(139): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 139 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295260 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_cut.sv(140) " "Verilog HDL info at axi_cut.sv(140): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 140 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295260 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_cut.sv(141) " "Verilog HDL info at axi_cut.sv(141): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 141 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295260 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t) axi_cut.sv(144) " "Verilog HDL info at axi_cut.sv(144):   `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 144 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295260 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_cut.sv(144) " "Verilog HDL info at axi_cut.sv(144):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 144 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295260 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cut.sv(144) " "Verilog HDL syntax error at axi_cut.sv(144) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 144 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295260 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_cut.sv(145) " "Verilog HDL Compiler Directive warning at axi_cut.sv(145): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 145 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295260 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "id_t axi_cut.sv(145) " "Verilog HDL Declaration error at axi_cut.sv(145): identifier \"id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 145 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295260 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_cut.sv(137) " "Verilog HDL info at axi_cut.sv(137): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 137 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295260 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_cut.sv(141) " "Verilog HDL info at axi_cut.sv(141): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 141 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t) axi_cut.sv(145) " "Verilog HDL info at axi_cut.sv(145):   `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 145 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                               ^ axi_cut.sv(145) " "Verilog HDL info at axi_cut.sv(145):                                                ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 145 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cut.sv(145) " "Verilog HDL syntax error at axi_cut.sv(145) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 145 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_cut.sv(146) " "Verilog HDL Compiler Directive warning at axi_cut.sv(146): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 146 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_cut.sv(146) " "Verilog HDL Declaration error at axi_cut.sv(146): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 146 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_cut.sv(138) " "Verilog HDL info at axi_cut.sv(138): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 138 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_cut.sv(137) " "Verilog HDL info at axi_cut.sv(137): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 137 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_cut.sv(141) " "Verilog HDL info at axi_cut.sv(141): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 141 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t) axi_cut.sv(146) " "Verilog HDL info at axi_cut.sv(146):   `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 146 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_cut.sv(146) " "Verilog HDL info at axi_cut.sv(146):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 146 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cut.sv(146) " "Verilog HDL syntax error at axi_cut.sv(146) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 146 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_cut.sv(147) " "Verilog HDL Compiler Directive warning at axi_cut.sv(147): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 147 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_cut.sv(147) " "Verilog HDL Declaration error at axi_cut.sv(147): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 147 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_cut.sv(139) " "Verilog HDL info at axi_cut.sv(139): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 139 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_cut.sv(137) " "Verilog HDL info at axi_cut.sv(137): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 137 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_cut.sv(141) " "Verilog HDL info at axi_cut.sv(141): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 141 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t) axi_cut.sv(147) " "Verilog HDL info at axi_cut.sv(147):   `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 147 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                       ^ axi_cut.sv(147) " "Verilog HDL info at axi_cut.sv(147):                                                        ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 147 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cut.sv(147) " "Verilog HDL syntax error at axi_cut.sv(147) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 147 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_REQ_T axi_cut.sv(148) " "Verilog HDL Compiler Directive warning at axi_cut.sv(148): text macro \"AXI_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 148 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t) axi_cut.sv(148) " "Verilog HDL info at axi_cut.sv(148):   `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 148 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                           ^ axi_cut.sv(148) " "Verilog HDL info at axi_cut.sv(148):                                                            ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 148 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cut.sv(148) " "Verilog HDL syntax error at axi_cut.sv(148) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 148 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_RESP_T axi_cut.sv(149) " "Verilog HDL Compiler Directive warning at axi_cut.sv(149): text macro \"AXI_TYPEDEF_RESP_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 149 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t) axi_cut.sv(149) " "Verilog HDL info at axi_cut.sv(149):   `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 149 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                 ^ axi_cut.sv(149) " "Verilog HDL info at axi_cut.sv(149):                                                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 149 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cut.sv(149) " "Verilog HDL syntax error at axi_cut.sv(149) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 149 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_REQ axi_cut.sv(154) " "Verilog HDL Compiler Directive warning at axi_cut.sv(154): text macro \"AXI_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 154 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_ASSIGN_TO_REQ(slv_req, in) axi_cut.sv(154) " "Verilog HDL info at axi_cut.sv(154):   `AXI_ASSIGN_TO_REQ(slv_req, in)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 154 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                     ^ axi_cut.sv(154) " "Verilog HDL info at axi_cut.sv(154):                      ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 154 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_cut.sv(154) " "Verilog HDL syntax error at axi_cut.sv(154) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 154 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "in axi_cut.sv(154) " "Verilog HDL warning at axi_cut.sv(154): redeclaration of ansi port in is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 154 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_RESP axi_cut.sv(155) " "Verilog HDL Compiler Directive warning at axi_cut.sv(155): text macro \"AXI_ASSIGN_FROM_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 155 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_REQ axi_cut.sv(157) " "Verilog HDL Compiler Directive warning at axi_cut.sv(157): text macro \"AXI_ASSIGN_FROM_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 157 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_RESP axi_cut.sv(158) " "Verilog HDL Compiler Directive warning at axi_cut.sv(158): text macro \"AXI_ASSIGN_TO_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 158 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "out axi_cut.sv(158) " "Verilog HDL warning at axi_cut.sv(158): redeclaration of ansi port out is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 158 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module axi_cut_intf axi_cut.sv(197) " "Verilog HDL error at axi_cut.sv(197): module \"axi_cut_intf\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 197 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_AW_CHAN_T axi_cut.sv(217) " "Verilog HDL Compiler Directive warning at axi_cut.sv(217): text macro \"AXI_LITE_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 217 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_LITE_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t) axi_cut.sv(217) " "Verilog HDL info at axi_cut.sv(217):   `AXI_LITE_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 217 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                              ^ axi_cut.sv(217) " "Verilog HDL info at axi_cut.sv(217):                               ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 217 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_cut.sv(217) " "Verilog HDL syntax error at axi_cut.sv(217) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 217 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_cut.sv(217) " "Verilog HDL Declaration error at axi_cut.sv(217): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 217 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_cut.sv(213) " "Verilog HDL info at axi_cut.sv(213): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 213 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_W_CHAN_T axi_cut.sv(218) " "Verilog HDL Compiler Directive warning at axi_cut.sv(218): text macro \"AXI_LITE_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 218 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_cut.sv(218) " "Verilog HDL Declaration error at axi_cut.sv(218): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 218 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_cut.sv(214) " "Verilog HDL info at axi_cut.sv(214): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 214 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_cut.sv(215) " "Verilog HDL info at axi_cut.sv(215): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 215 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_LITE_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t) axi_cut.sv(218) " "Verilog HDL info at axi_cut.sv(218):   `AXI_LITE_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 218 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                      ^ axi_cut.sv(218) " "Verilog HDL info at axi_cut.sv(218):                                                       ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 218 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_join.sv(16) " "Verilog HDL error at axi_join.sv(16): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" 16 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN axi_join.sv(24) " "Verilog HDL Compiler Directive warning at axi_join.sv(24): text macro \"AXI_ASSIGN\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" 24 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_ASSIGN(out, in) axi_join.sv(24) " "Verilog HDL info at axi_join.sv(24):   `AXI_ASSIGN(out, in)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" 24 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "              ^ axi_join.sv(24) " "Verilog HDL info at axi_join.sv(24):               ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" 24 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_join.sv(24) " "Verilog HDL syntax error at axi_join.sv(24) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" 24 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "in axi_join.sv(24) " "Verilog HDL warning at axi_join.sv(24): redeclaration of ansi port in is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" 24 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_delayer.sv(123) " "Verilog HDL error at axi_delayer.sv(123): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 123 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295261 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_delayer.sv(124) " "Verilog HDL error at axi_delayer.sv(124): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 124 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_delayer.sv(150) " "Verilog HDL Compiler Directive warning at axi_delayer.sv(150): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 150 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) axi_delayer.sv(150) " "Verilog HDL info at axi_delayer.sv(150):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 150 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ axi_delayer.sv(150) " "Verilog HDL info at axi_delayer.sv(150):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 150 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_delayer.sv(150) " "Verilog HDL syntax error at axi_delayer.sv(150) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 150 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_delayer.sv(150) " "Verilog HDL Declaration error at axi_delayer.sv(150): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 150 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_delayer.sv(145) " "Verilog HDL info at axi_delayer.sv(145): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 145 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_delayer.sv(144) " "Verilog HDL info at axi_delayer.sv(144): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 144 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_delayer.sv(148) " "Verilog HDL info at axi_delayer.sv(148): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 148 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) axi_delayer.sv(150) " "Verilog HDL info at axi_delayer.sv(150):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 150 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_delayer.sv(150) " "Verilog HDL info at axi_delayer.sv(150):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 150 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_delayer.sv(151) " "Verilog HDL Compiler Directive warning at axi_delayer.sv(151): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 151 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_delayer.sv(151) " "Verilog HDL Declaration error at axi_delayer.sv(151): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 151 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_delayer.sv(146) " "Verilog HDL info at axi_delayer.sv(146): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 146 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_delayer.sv(147) " "Verilog HDL info at axi_delayer.sv(147): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 147 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_delayer.sv(148) " "Verilog HDL info at axi_delayer.sv(148): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 148 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t) axi_delayer.sv(151) " "Verilog HDL info at axi_delayer.sv(151):   `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 151 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_delayer.sv(151) " "Verilog HDL info at axi_delayer.sv(151):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 151 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_delayer.sv(151) " "Verilog HDL syntax error at axi_delayer.sv(151) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 151 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_delayer.sv(152) " "Verilog HDL Compiler Directive warning at axi_delayer.sv(152): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 152 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "id_t axi_delayer.sv(152) " "Verilog HDL Declaration error at axi_delayer.sv(152): identifier \"id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 152 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_delayer.sv(144) " "Verilog HDL info at axi_delayer.sv(144): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 144 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_delayer.sv(148) " "Verilog HDL info at axi_delayer.sv(148): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 148 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t) axi_delayer.sv(152) " "Verilog HDL info at axi_delayer.sv(152):   `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 152 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                               ^ axi_delayer.sv(152) " "Verilog HDL info at axi_delayer.sv(152):                                                ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 152 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_delayer.sv(152) " "Verilog HDL syntax error at axi_delayer.sv(152) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 152 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_delayer.sv(153) " "Verilog HDL Compiler Directive warning at axi_delayer.sv(153): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 153 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_delayer.sv(153) " "Verilog HDL Declaration error at axi_delayer.sv(153): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 153 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_delayer.sv(145) " "Verilog HDL info at axi_delayer.sv(145): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 145 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_delayer.sv(144) " "Verilog HDL info at axi_delayer.sv(144): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 144 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_delayer.sv(148) " "Verilog HDL info at axi_delayer.sv(148): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 148 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t) axi_delayer.sv(153) " "Verilog HDL info at axi_delayer.sv(153):   `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 153 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_delayer.sv(153) " "Verilog HDL info at axi_delayer.sv(153):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 153 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_delayer.sv(153) " "Verilog HDL syntax error at axi_delayer.sv(153) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 153 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_delayer.sv(154) " "Verilog HDL Compiler Directive warning at axi_delayer.sv(154): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 154 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_delayer.sv(154) " "Verilog HDL Declaration error at axi_delayer.sv(154): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 154 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_delayer.sv(146) " "Verilog HDL info at axi_delayer.sv(146): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 146 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_delayer.sv(144) " "Verilog HDL info at axi_delayer.sv(144): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 144 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_delayer.sv(148) " "Verilog HDL info at axi_delayer.sv(148): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 148 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t) axi_delayer.sv(154) " "Verilog HDL info at axi_delayer.sv(154):   `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 154 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                       ^ axi_delayer.sv(154) " "Verilog HDL info at axi_delayer.sv(154):                                                        ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 154 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_delayer.sv(154) " "Verilog HDL syntax error at axi_delayer.sv(154) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 154 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_REQ_T axi_delayer.sv(155) " "Verilog HDL Compiler Directive warning at axi_delayer.sv(155): text macro \"AXI_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 155 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t) axi_delayer.sv(155) " "Verilog HDL info at axi_delayer.sv(155):   `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 155 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                           ^ axi_delayer.sv(155) " "Verilog HDL info at axi_delayer.sv(155):                                                            ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 155 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_delayer.sv(155) " "Verilog HDL syntax error at axi_delayer.sv(155) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 155 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_RESP_T axi_delayer.sv(156) " "Verilog HDL Compiler Directive warning at axi_delayer.sv(156): text macro \"AXI_TYPEDEF_RESP_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 156 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t) axi_delayer.sv(156) " "Verilog HDL info at axi_delayer.sv(156):   `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 156 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                 ^ axi_delayer.sv(156) " "Verilog HDL info at axi_delayer.sv(156):                                                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 156 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_delayer.sv(156) " "Verilog HDL syntax error at axi_delayer.sv(156) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 156 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_REQ axi_delayer.sv(161) " "Verilog HDL Compiler Directive warning at axi_delayer.sv(161): text macro \"AXI_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 161 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_ASSIGN_TO_REQ(slv_req, slv) axi_delayer.sv(161) " "Verilog HDL info at axi_delayer.sv(161):   `AXI_ASSIGN_TO_REQ(slv_req, slv)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 161 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                     ^ axi_delayer.sv(161) " "Verilog HDL info at axi_delayer.sv(161):                      ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 161 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_delayer.sv(161) " "Verilog HDL syntax error at axi_delayer.sv(161) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 161 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "slv axi_delayer.sv(161) " "Verilog HDL warning at axi_delayer.sv(161): redeclaration of ansi port slv is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 161 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_RESP axi_delayer.sv(162) " "Verilog HDL Compiler Directive warning at axi_delayer.sv(162): text macro \"AXI_ASSIGN_FROM_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 162 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_REQ axi_delayer.sv(164) " "Verilog HDL Compiler Directive warning at axi_delayer.sv(164): text macro \"AXI_ASSIGN_FROM_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 164 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_RESP axi_delayer.sv(165) " "Verilog HDL Compiler Directive warning at axi_delayer.sv(165): text macro \"AXI_ASSIGN_TO_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 165 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "mst axi_delayer.sv(165) " "Verilog HDL warning at axi_delayer.sv(165): redeclaration of ansi port mst is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 165 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module axi_delayer_intf axi_delayer.sv(198) " "Verilog HDL error at axi_delayer.sv(198): module \"axi_delayer_intf\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 198 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725631295262 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_to_axi_lite.sv(247) " "Verilog HDL error at axi_to_axi_lite.sv(247): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 247 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_to_axi_lite.sv(248) " "Verilog HDL error at axi_to_axi_lite.sv(248): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 248 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_to_axi_lite.sv(273) " "Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(273): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 273 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(full_aw_chan_t, addr_t, id_t, user_t) axi_to_axi_lite.sv(273) " "Verilog HDL info at axi_to_axi_lite.sv(273):   `AXI_TYPEDEF_AW_CHAN_T(full_aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 273 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ axi_to_axi_lite.sv(273) " "Verilog HDL info at axi_to_axi_lite.sv(273):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 273 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_to_axi_lite.sv(273) " "Verilog HDL syntax error at axi_to_axi_lite.sv(273) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 273 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_to_axi_lite.sv(273) " "Verilog HDL Declaration error at axi_to_axi_lite.sv(273): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 273 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_to_axi_lite.sv(267) " "Verilog HDL info at axi_to_axi_lite.sv(267): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 267 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_to_axi_lite.sv(269) " "Verilog HDL info at axi_to_axi_lite.sv(269): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 269 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_to_axi_lite.sv(271) " "Verilog HDL info at axi_to_axi_lite.sv(271): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 271 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(full_aw_chan_t, addr_t, id_t, user_t) axi_to_axi_lite.sv(273) " "Verilog HDL info at axi_to_axi_lite.sv(273):   `AXI_TYPEDEF_AW_CHAN_T(full_aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 273 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                              ^ axi_to_axi_lite.sv(273) " "Verilog HDL info at axi_to_axi_lite.sv(273):                                                               ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 273 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_to_axi_lite.sv(274) " "Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(274): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 274 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_to_axi_lite.sv(274) " "Verilog HDL Declaration error at axi_to_axi_lite.sv(274): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 274 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_to_axi_lite.sv(268) " "Verilog HDL info at axi_to_axi_lite.sv(268): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 268 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_to_axi_lite.sv(270) " "Verilog HDL info at axi_to_axi_lite.sv(270): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 270 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_to_axi_lite.sv(271) " "Verilog HDL info at axi_to_axi_lite.sv(271): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 271 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_W_CHAN_T(full_w_chan_t, data_t, strb_t, user_t) axi_to_axi_lite.sv(274) " "Verilog HDL info at axi_to_axi_lite.sv(274):   `AXI_TYPEDEF_W_CHAN_T(full_w_chan_t, data_t, strb_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 274 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                              ^ axi_to_axi_lite.sv(274) " "Verilog HDL info at axi_to_axi_lite.sv(274):                                                               ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 274 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_to_axi_lite.sv(274) " "Verilog HDL syntax error at axi_to_axi_lite.sv(274) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 274 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_to_axi_lite.sv(275) " "Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(275): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 275 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "id_t axi_to_axi_lite.sv(275) " "Verilog HDL Declaration error at axi_to_axi_lite.sv(275): identifier \"id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 275 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_to_axi_lite.sv(269) " "Verilog HDL info at axi_to_axi_lite.sv(269): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 269 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_to_axi_lite.sv(271) " "Verilog HDL info at axi_to_axi_lite.sv(271): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 271 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_B_CHAN_T(full_b_chan_t, id_t, user_t) axi_to_axi_lite.sv(275) " "Verilog HDL info at axi_to_axi_lite.sv(275):   `AXI_TYPEDEF_B_CHAN_T(full_b_chan_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 275 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                    ^ axi_to_axi_lite.sv(275) " "Verilog HDL info at axi_to_axi_lite.sv(275):                                                     ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 275 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_to_axi_lite.sv(275) " "Verilog HDL syntax error at axi_to_axi_lite.sv(275) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 275 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_to_axi_lite.sv(276) " "Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(276): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 276 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_to_axi_lite.sv(276) " "Verilog HDL Declaration error at axi_to_axi_lite.sv(276): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 276 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_to_axi_lite.sv(267) " "Verilog HDL info at axi_to_axi_lite.sv(267): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 267 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_to_axi_lite.sv(269) " "Verilog HDL info at axi_to_axi_lite.sv(269): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 269 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_to_axi_lite.sv(271) " "Verilog HDL info at axi_to_axi_lite.sv(271): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 271 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(full_ar_chan_t, addr_t, id_t, user_t) axi_to_axi_lite.sv(276) " "Verilog HDL info at axi_to_axi_lite.sv(276):   `AXI_TYPEDEF_AR_CHAN_T(full_ar_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 276 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                              ^ axi_to_axi_lite.sv(276) " "Verilog HDL info at axi_to_axi_lite.sv(276):                                                               ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 276 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_to_axi_lite.sv(276) " "Verilog HDL syntax error at axi_to_axi_lite.sv(276) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 276 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_to_axi_lite.sv(277) " "Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(277): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 277 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_to_axi_lite.sv(277) " "Verilog HDL Declaration error at axi_to_axi_lite.sv(277): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 277 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_to_axi_lite.sv(268) " "Verilog HDL info at axi_to_axi_lite.sv(268): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 268 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_to_axi_lite.sv(269) " "Verilog HDL info at axi_to_axi_lite.sv(269): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 269 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_to_axi_lite.sv(271) " "Verilog HDL info at axi_to_axi_lite.sv(271): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 271 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(full_r_chan_t, data_t, id_t, user_t) axi_to_axi_lite.sv(277) " "Verilog HDL info at axi_to_axi_lite.sv(277):   `AXI_TYPEDEF_R_CHAN_T(full_r_chan_t, data_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 277 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                            ^ axi_to_axi_lite.sv(277) " "Verilog HDL info at axi_to_axi_lite.sv(277):                                                             ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 277 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_to_axi_lite.sv(277) " "Verilog HDL syntax error at axi_to_axi_lite.sv(277) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 277 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_REQ_T axi_to_axi_lite.sv(278) " "Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(278): text macro \"AXI_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 278 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_REQ_T(full_req_t, full_aw_chan_t, full_w_chan_t, full_ar_chan_t) axi_to_axi_lite.sv(278) " "Verilog HDL info at axi_to_axi_lite.sv(278):   `AXI_TYPEDEF_REQ_T(full_req_t, full_aw_chan_t, full_w_chan_t, full_ar_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 278 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                                               ^ axi_to_axi_lite.sv(278) " "Verilog HDL info at axi_to_axi_lite.sv(278):                                                                                ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 278 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_to_axi_lite.sv(278) " "Verilog HDL syntax error at axi_to_axi_lite.sv(278) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 278 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_RESP_T axi_to_axi_lite.sv(279) " "Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(279): text macro \"AXI_TYPEDEF_RESP_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 279 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_RESP_T(full_resp_t, full_b_chan_t, full_r_chan_t) axi_to_axi_lite.sv(279) " "Verilog HDL info at axi_to_axi_lite.sv(279):   `AXI_TYPEDEF_RESP_T(full_resp_t, full_b_chan_t, full_r_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 279 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                                ^ axi_to_axi_lite.sv(279) " "Verilog HDL info at axi_to_axi_lite.sv(279):                                                                 ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 279 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_to_axi_lite.sv(279) " "Verilog HDL syntax error at axi_to_axi_lite.sv(279) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 279 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_AW_CHAN_T axi_to_axi_lite.sv(281) " "Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(281): text macro \"AXI_LITE_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 281 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_to_axi_lite.sv(281) " "Verilog HDL Declaration error at axi_to_axi_lite.sv(281): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 281 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_to_axi_lite.sv(267) " "Verilog HDL info at axi_to_axi_lite.sv(267): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 267 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_W_CHAN_T axi_to_axi_lite.sv(282) " "Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(282): text macro \"AXI_LITE_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 282 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_to_axi_lite.sv(282) " "Verilog HDL Declaration error at axi_to_axi_lite.sv(282): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 282 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_to_axi_lite.sv(268) " "Verilog HDL info at axi_to_axi_lite.sv(268): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 268 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_to_axi_lite.sv(270) " "Verilog HDL info at axi_to_axi_lite.sv(270): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 270 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_LITE_TYPEDEF_W_CHAN_T(lite_w_chan_t, data_t, strb_t) axi_to_axi_lite.sv(282) " "Verilog HDL info at axi_to_axi_lite.sv(282):   `AXI_LITE_TYPEDEF_W_CHAN_T(lite_w_chan_t, data_t, strb_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 282 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                           ^ axi_to_axi_lite.sv(282) " "Verilog HDL info at axi_to_axi_lite.sv(282):                                                            ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 282 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_to_axi_lite.sv(282) " "Verilog HDL syntax error at axi_to_axi_lite.sv(282) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 282 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_B_CHAN_T axi_to_axi_lite.sv(283) " "Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(283): text macro \"AXI_LITE_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 283 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_AR_CHAN_T axi_to_axi_lite.sv(284) " "Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(284): text macro \"AXI_LITE_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 284 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_to_axi_lite.sv(284) " "Verilog HDL Declaration error at axi_to_axi_lite.sv(284): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 284 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_to_axi_lite.sv(267) " "Verilog HDL info at axi_to_axi_lite.sv(267): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 267 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_R_CHAN_T axi_to_axi_lite.sv(285) " "Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(285): text macro \"AXI_LITE_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 285 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_to_axi_lite.sv(285) " "Verilog HDL Declaration error at axi_to_axi_lite.sv(285): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 285 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_to_axi_lite.sv(268) " "Verilog HDL info at axi_to_axi_lite.sv(268): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 268 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_REQ_T axi_to_axi_lite.sv(286) " "Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(286): text macro \"AXI_LITE_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 286 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_LITE_TYPEDEF_REQ_T(lite_req_t, lite_aw_chan_t, lite_w_chan_t, lite_ar_chan_t) axi_to_axi_lite.sv(286) " "Verilog HDL info at axi_to_axi_lite.sv(286):   `AXI_LITE_TYPEDEF_REQ_T(lite_req_t, lite_aw_chan_t, lite_w_chan_t, lite_ar_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 286 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                                                    ^ axi_to_axi_lite.sv(286) " "Verilog HDL info at axi_to_axi_lite.sv(286):                                                                                     ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 286 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295263 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_atop_filter.sv(371) " "Verilog HDL error at axi_atop_filter.sv(371): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 371 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295264 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_atop_filter.sv(372) " "Verilog HDL error at axi_atop_filter.sv(372): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 372 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295264 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_atop_filter.sv(403) " "Verilog HDL Compiler Directive warning at axi_atop_filter.sv(403): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 403 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295264 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) axi_atop_filter.sv(403) " "Verilog HDL info at axi_atop_filter.sv(403):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 403 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295264 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ axi_atop_filter.sv(403) " "Verilog HDL info at axi_atop_filter.sv(403):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 403 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295264 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_atop_filter.sv(403) " "Verilog HDL syntax error at axi_atop_filter.sv(403) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 403 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295264 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_atop_filter.sv(403) " "Verilog HDL Declaration error at axi_atop_filter.sv(403): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 403 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295264 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_atop_filter.sv(398) " "Verilog HDL info at axi_atop_filter.sv(398): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 398 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295264 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_atop_filter.sv(397) " "Verilog HDL info at axi_atop_filter.sv(397): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 397 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_atop_filter.sv(401) " "Verilog HDL info at axi_atop_filter.sv(401): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 401 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) axi_atop_filter.sv(403) " "Verilog HDL info at axi_atop_filter.sv(403):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 403 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_atop_filter.sv(403) " "Verilog HDL info at axi_atop_filter.sv(403):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 403 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_atop_filter.sv(404) " "Verilog HDL Compiler Directive warning at axi_atop_filter.sv(404): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 404 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_atop_filter.sv(404) " "Verilog HDL Declaration error at axi_atop_filter.sv(404): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 404 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_atop_filter.sv(399) " "Verilog HDL info at axi_atop_filter.sv(399): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 399 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_atop_filter.sv(400) " "Verilog HDL info at axi_atop_filter.sv(400): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 400 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_atop_filter.sv(401) " "Verilog HDL info at axi_atop_filter.sv(401): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 401 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t) axi_atop_filter.sv(404) " "Verilog HDL info at axi_atop_filter.sv(404):   `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 404 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_atop_filter.sv(404) " "Verilog HDL info at axi_atop_filter.sv(404):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 404 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_atop_filter.sv(404) " "Verilog HDL syntax error at axi_atop_filter.sv(404) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 404 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_atop_filter.sv(405) " "Verilog HDL Compiler Directive warning at axi_atop_filter.sv(405): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 405 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "id_t axi_atop_filter.sv(405) " "Verilog HDL Declaration error at axi_atop_filter.sv(405): identifier \"id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 405 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_atop_filter.sv(397) " "Verilog HDL info at axi_atop_filter.sv(397): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 397 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_atop_filter.sv(401) " "Verilog HDL info at axi_atop_filter.sv(401): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 401 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t) axi_atop_filter.sv(405) " "Verilog HDL info at axi_atop_filter.sv(405):   `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 405 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                               ^ axi_atop_filter.sv(405) " "Verilog HDL info at axi_atop_filter.sv(405):                                                ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 405 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_atop_filter.sv(405) " "Verilog HDL syntax error at axi_atop_filter.sv(405) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 405 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_atop_filter.sv(406) " "Verilog HDL Compiler Directive warning at axi_atop_filter.sv(406): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 406 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_atop_filter.sv(406) " "Verilog HDL Declaration error at axi_atop_filter.sv(406): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 406 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_atop_filter.sv(398) " "Verilog HDL info at axi_atop_filter.sv(398): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 398 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_atop_filter.sv(397) " "Verilog HDL info at axi_atop_filter.sv(397): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 397 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_atop_filter.sv(401) " "Verilog HDL info at axi_atop_filter.sv(401): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 401 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t) axi_atop_filter.sv(406) " "Verilog HDL info at axi_atop_filter.sv(406):   `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 406 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_atop_filter.sv(406) " "Verilog HDL info at axi_atop_filter.sv(406):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 406 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_atop_filter.sv(406) " "Verilog HDL syntax error at axi_atop_filter.sv(406) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 406 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_atop_filter.sv(407) " "Verilog HDL Compiler Directive warning at axi_atop_filter.sv(407): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 407 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_atop_filter.sv(407) " "Verilog HDL Declaration error at axi_atop_filter.sv(407): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 407 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_atop_filter.sv(399) " "Verilog HDL info at axi_atop_filter.sv(399): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 399 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_atop_filter.sv(397) " "Verilog HDL info at axi_atop_filter.sv(397): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 397 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_atop_filter.sv(401) " "Verilog HDL info at axi_atop_filter.sv(401): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 401 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t) axi_atop_filter.sv(407) " "Verilog HDL info at axi_atop_filter.sv(407):   `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 407 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                       ^ axi_atop_filter.sv(407) " "Verilog HDL info at axi_atop_filter.sv(407):                                                        ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 407 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_atop_filter.sv(407) " "Verilog HDL syntax error at axi_atop_filter.sv(407) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 407 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_REQ_T axi_atop_filter.sv(408) " "Verilog HDL Compiler Directive warning at axi_atop_filter.sv(408): text macro \"AXI_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 408 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t) axi_atop_filter.sv(408) " "Verilog HDL info at axi_atop_filter.sv(408):   `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 408 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                           ^ axi_atop_filter.sv(408) " "Verilog HDL info at axi_atop_filter.sv(408):                                                            ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 408 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_atop_filter.sv(408) " "Verilog HDL syntax error at axi_atop_filter.sv(408) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 408 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_RESP_T axi_atop_filter.sv(409) " "Verilog HDL Compiler Directive warning at axi_atop_filter.sv(409): text macro \"AXI_TYPEDEF_RESP_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 409 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t) axi_atop_filter.sv(409) " "Verilog HDL info at axi_atop_filter.sv(409):   `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 409 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                 ^ axi_atop_filter.sv(409) " "Verilog HDL info at axi_atop_filter.sv(409):                                                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 409 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_atop_filter.sv(409) " "Verilog HDL syntax error at axi_atop_filter.sv(409) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 409 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_REQ axi_atop_filter.sv(414) " "Verilog HDL Compiler Directive warning at axi_atop_filter.sv(414): text macro \"AXI_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 414 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_ASSIGN_TO_REQ(slv_req, slv) axi_atop_filter.sv(414) " "Verilog HDL info at axi_atop_filter.sv(414):   `AXI_ASSIGN_TO_REQ(slv_req, slv)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 414 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                     ^ axi_atop_filter.sv(414) " "Verilog HDL info at axi_atop_filter.sv(414):                      ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 414 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_atop_filter.sv(414) " "Verilog HDL syntax error at axi_atop_filter.sv(414) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 414 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "slv axi_atop_filter.sv(414) " "Verilog HDL warning at axi_atop_filter.sv(414): redeclaration of ansi port slv is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 414 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_RESP axi_atop_filter.sv(415) " "Verilog HDL Compiler Directive warning at axi_atop_filter.sv(415): text macro \"AXI_ASSIGN_FROM_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 415 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_REQ axi_atop_filter.sv(417) " "Verilog HDL Compiler Directive warning at axi_atop_filter.sv(417): text macro \"AXI_ASSIGN_FROM_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 417 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_RESP axi_atop_filter.sv(418) " "Verilog HDL Compiler Directive warning at axi_atop_filter.sv(418): text macro \"AXI_ASSIGN_TO_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 418 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "mst axi_atop_filter.sv(418) " "Verilog HDL warning at axi_atop_filter.sv(418): redeclaration of ansi port mst is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 418 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module axi_atop_filter_intf axi_atop_filter.sv(444) " "Verilog HDL error at axi_atop_filter.sv(444): module \"axi_atop_filter_intf\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 444 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725631295265 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh axi_mux.sv(25) " "Verilog HDL info at axi_mux.sv(25): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 25 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725631295266 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv axi_mux.sv(25) " "Verilog HDL info at axi_mux.sv(25): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 25 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725631295266 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_mux.sv(422) " "Verilog HDL error at axi_mux.sv(422): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 422 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295266 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_mux.sv(423) " "Verilog HDL error at axi_mux.sv(423): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 423 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295266 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_mux.sv(457) " "Verilog HDL Compiler Directive warning at axi_mux.sv(457): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 457 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295266 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_mux.sv(457) " "Verilog HDL syntax error at axi_mux.sv(457) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 457 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295266 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_mux.sv(457) " "Verilog HDL Declaration error at axi_mux.sv(457): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 457 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295266 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_mux.sv(452) " "Verilog HDL info at axi_mux.sv(452): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 452 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295266 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slv_id_t axi_mux.sv(450) " "Verilog HDL info at axi_mux.sv(450): previous declaration of slv_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 450 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295266 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_mux.sv(455) " "Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 455 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295266 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_mux.sv(458) " "Verilog HDL Declaration error at axi_mux.sv(458): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 458 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295266 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_mux.sv(452) " "Verilog HDL info at axi_mux.sv(452): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 452 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295266 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "mst_id_t axi_mux.sv(451) " "Verilog HDL info at axi_mux.sv(451): previous declaration of mst_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 451 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295266 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_mux.sv(455) " "Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 455 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295266 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_mux.sv(458) " "Verilog HDL syntax error at axi_mux.sv(458) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 458 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295266 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_mux.sv(460) " "Verilog HDL Compiler Directive warning at axi_mux.sv(460): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 460 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295266 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_mux.sv(460) " "Verilog HDL Declaration error at axi_mux.sv(460): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 460 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295266 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_mux.sv(453) " "Verilog HDL info at axi_mux.sv(453): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 453 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295266 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_mux.sv(454) " "Verilog HDL info at axi_mux.sv(454): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 454 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295266 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_mux.sv(455) " "Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 455 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295266 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_mux.sv(460) " "Verilog HDL syntax error at axi_mux.sv(460) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 460 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_mux.sv(462) " "Verilog HDL Compiler Directive warning at axi_mux.sv(462): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 462 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "slv_id_t axi_mux.sv(462) " "Verilog HDL Declaration error at axi_mux.sv(462): identifier \"slv_id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 462 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slv_id_t axi_mux.sv(450) " "Verilog HDL info at axi_mux.sv(450): previous declaration of slv_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 450 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_mux.sv(455) " "Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 455 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_mux.sv(462) " "Verilog HDL syntax error at axi_mux.sv(462) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 462 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "mst_id_t axi_mux.sv(463) " "Verilog HDL Declaration error at axi_mux.sv(463): identifier \"mst_id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 463 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "mst_id_t axi_mux.sv(451) " "Verilog HDL info at axi_mux.sv(451): previous declaration of mst_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 451 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_mux.sv(455) " "Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 455 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_mux.sv(463) " "Verilog HDL syntax error at axi_mux.sv(463) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 463 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_mux.sv(465) " "Verilog HDL Compiler Directive warning at axi_mux.sv(465): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 465 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_mux.sv(465) " "Verilog HDL Declaration error at axi_mux.sv(465): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 465 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_mux.sv(452) " "Verilog HDL info at axi_mux.sv(452): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 452 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slv_id_t axi_mux.sv(450) " "Verilog HDL info at axi_mux.sv(450): previous declaration of slv_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 450 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_mux.sv(455) " "Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 455 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_mux.sv(465) " "Verilog HDL syntax error at axi_mux.sv(465) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 465 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_mux.sv(466) " "Verilog HDL Declaration error at axi_mux.sv(466): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 466 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_mux.sv(452) " "Verilog HDL info at axi_mux.sv(452): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 452 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "mst_id_t axi_mux.sv(451) " "Verilog HDL info at axi_mux.sv(451): previous declaration of mst_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 451 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_mux.sv(455) " "Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 455 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_mux.sv(466) " "Verilog HDL syntax error at axi_mux.sv(466) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 466 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_mux.sv(468) " "Verilog HDL Compiler Directive warning at axi_mux.sv(468): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 468 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_mux.sv(468) " "Verilog HDL Declaration error at axi_mux.sv(468): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 468 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_mux.sv(453) " "Verilog HDL info at axi_mux.sv(453): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 453 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slv_id_t axi_mux.sv(450) " "Verilog HDL info at axi_mux.sv(450): previous declaration of slv_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 450 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_mux.sv(455) " "Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 455 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_mux.sv(468) " "Verilog HDL syntax error at axi_mux.sv(468) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 468 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_mux.sv(469) " "Verilog HDL Declaration error at axi_mux.sv(469): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 469 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_mux.sv(453) " "Verilog HDL info at axi_mux.sv(453): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 453 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "mst_id_t axi_mux.sv(451) " "Verilog HDL info at axi_mux.sv(451): previous declaration of mst_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 451 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_mux.sv(455) " "Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 455 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh axi_demux.sv(15) " "Verilog HDL info at axi_demux.sv(15): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 15 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv axi_demux.sv(15) " "Verilog HDL info at axi_demux.sv(15): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 15 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725631295267 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_demux.sv(698) " "Verilog HDL error at axi_demux.sv(698): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 698 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_demux.sv(699) " "Verilog HDL error at axi_demux.sv(699): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 699 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_demux.sv(733) " "Verilog HDL Compiler Directive warning at axi_demux.sv(733): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 733 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_demux.sv(733) " "Verilog HDL syntax error at axi_demux.sv(733) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 733 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_demux.sv(733) " "Verilog HDL Declaration error at axi_demux.sv(733): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 733 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_demux.sv(729) " "Verilog HDL info at axi_demux.sv(729): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 729 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_demux.sv(728) " "Verilog HDL info at axi_demux.sv(728): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 728 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_demux.sv(732) " "Verilog HDL info at axi_demux.sv(732): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 732 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_demux.sv(734) " "Verilog HDL Compiler Directive warning at axi_demux.sv(734): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 734 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_demux.sv(734) " "Verilog HDL Declaration error at axi_demux.sv(734): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 734 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_demux.sv(730) " "Verilog HDL info at axi_demux.sv(730): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 730 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_demux.sv(731) " "Verilog HDL info at axi_demux.sv(731): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 731 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_demux.sv(732) " "Verilog HDL info at axi_demux.sv(732): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 732 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_demux.sv(734) " "Verilog HDL syntax error at axi_demux.sv(734) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 734 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_demux.sv(735) " "Verilog HDL Compiler Directive warning at axi_demux.sv(735): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 735 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "id_t axi_demux.sv(735) " "Verilog HDL Declaration error at axi_demux.sv(735): identifier \"id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 735 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_demux.sv(728) " "Verilog HDL info at axi_demux.sv(728): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 728 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_demux.sv(732) " "Verilog HDL info at axi_demux.sv(732): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 732 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_demux.sv(735) " "Verilog HDL syntax error at axi_demux.sv(735) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 735 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_demux.sv(736) " "Verilog HDL Compiler Directive warning at axi_demux.sv(736): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 736 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_demux.sv(736) " "Verilog HDL Declaration error at axi_demux.sv(736): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 736 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_demux.sv(729) " "Verilog HDL info at axi_demux.sv(729): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 729 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_demux.sv(728) " "Verilog HDL info at axi_demux.sv(728): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 728 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_demux.sv(732) " "Verilog HDL info at axi_demux.sv(732): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 732 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_demux.sv(736) " "Verilog HDL syntax error at axi_demux.sv(736) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 736 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_demux.sv(737) " "Verilog HDL Compiler Directive warning at axi_demux.sv(737): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 737 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_demux.sv(737) " "Verilog HDL Declaration error at axi_demux.sv(737): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 737 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_demux.sv(730) " "Verilog HDL info at axi_demux.sv(730): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 730 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_demux.sv(728) " "Verilog HDL info at axi_demux.sv(728): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 728 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_demux.sv(732) " "Verilog HDL info at axi_demux.sv(732): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 732 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_demux.sv(737) " "Verilog HDL syntax error at axi_demux.sv(737) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 737 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_REQ_T axi_demux.sv(738) " "Verilog HDL Compiler Directive warning at axi_demux.sv(738): text macro \"AXI_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 738 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_demux.sv(738) " "Verilog HDL syntax error at axi_demux.sv(738) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 738 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_RESP_T axi_demux.sv(739) " "Verilog HDL Compiler Directive warning at axi_demux.sv(739): text macro \"AXI_TYPEDEF_RESP_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 739 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_demux.sv(739) " "Verilog HDL syntax error at axi_demux.sv(739) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 739 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295268 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_REQ axi_demux.sv(746) " "Verilog HDL Compiler Directive warning at axi_demux.sv(746): text macro \"AXI_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 746 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_demux.sv(746) " "Verilog HDL syntax error at axi_demux.sv(746) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 746 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "slv axi_demux.sv(746) " "Verilog HDL warning at axi_demux.sv(746): redeclaration of ansi port slv is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 746 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_RESP axi_demux.sv(747) " "Verilog HDL Compiler Directive warning at axi_demux.sv(747): text macro \"AXI_ASSIGN_FROM_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 747 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_REQ axi_demux.sv(750) " "Verilog HDL Compiler Directive warning at axi_demux.sv(750): text macro \"AXI_ASSIGN_FROM_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 750 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Error" "EVRFX2_VERI_1371_UNCONVERTED" "axi_demux.sv(750) " "Verilog HDL error at axi_demux.sv(750): inconsistent dimension in declaration" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 750 0 0 0 } }  } 0 16923 "Verilog HDL error at %1!s!: inconsistent dimension in declaration" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_demux.sv(750) " "Verilog HDL syntax error at axi_demux.sv(750) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 750 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_RESP axi_demux.sv(751) " "Verilog HDL Compiler Directive warning at axi_demux.sv(751): text macro \"AXI_ASSIGN_TO_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 751 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "mst axi_demux.sv(751) " "Verilog HDL warning at axi_demux.sv(751): redeclaration of ansi port mst is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 751 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_demux.sv(751) " "Verilog HDL syntax error at axi_demux.sv(751) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 751 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module axi_demux_intf axi_demux.sv(786) " "Verilog HDL error at axi_demux.sv(786): module \"axi_demux_intf\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 786 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_xbar.sv(239) " "Verilog HDL error at axi_xbar.sv(239): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 239 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_xbar.sv(240) " "Verilog HDL error at axi_xbar.sv(240): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 240 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_xbar.sv(266) " "Verilog HDL Compiler Directive warning at axi_xbar.sv(266): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 266 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(mst_aw_chan_t, addr_t, id_mst_t, user_t) axi_xbar.sv(266) " "Verilog HDL info at axi_xbar.sv(266):   `AXI_TYPEDEF_AW_CHAN_T(mst_aw_chan_t, addr_t, id_mst_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 266 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ axi_xbar.sv(266) " "Verilog HDL info at axi_xbar.sv(266):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 266 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_xbar.sv(266) " "Verilog HDL syntax error at axi_xbar.sv(266) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 266 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_xbar.sv(266) " "Verilog HDL Declaration error at axi_xbar.sv(266): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 266 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_xbar.sv(261) " "Verilog HDL info at axi_xbar.sv(261): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 261 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_mst_t axi_xbar.sv(259) " "Verilog HDL info at axi_xbar.sv(259): previous declaration of id_mst_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 259 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_xbar.sv(264) " "Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 264 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(mst_aw_chan_t, addr_t, id_mst_t, user_t) axi_xbar.sv(266) " "Verilog HDL info at axi_xbar.sv(266):   `AXI_TYPEDEF_AW_CHAN_T(mst_aw_chan_t, addr_t, id_mst_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 266 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                                 ^ axi_xbar.sv(266) " "Verilog HDL info at axi_xbar.sv(266):                                                                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 266 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_xbar.sv(267) " "Verilog HDL Declaration error at axi_xbar.sv(267): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 267 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_xbar.sv(261) " "Verilog HDL info at axi_xbar.sv(261): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 261 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_slv_t axi_xbar.sv(260) " "Verilog HDL info at axi_xbar.sv(260): previous declaration of id_slv_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 260 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_xbar.sv(264) " "Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 264 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(slv_aw_chan_t, addr_t, id_slv_t, user_t) axi_xbar.sv(267) " "Verilog HDL info at axi_xbar.sv(267):   `AXI_TYPEDEF_AW_CHAN_T(slv_aw_chan_t, addr_t, id_slv_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 267 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                                 ^ axi_xbar.sv(267) " "Verilog HDL info at axi_xbar.sv(267):                                                                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 267 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_xbar.sv(267) " "Verilog HDL syntax error at axi_xbar.sv(267) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 267 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_xbar.sv(268) " "Verilog HDL Compiler Directive warning at axi_xbar.sv(268): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 268 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_xbar.sv(268) " "Verilog HDL Declaration error at axi_xbar.sv(268): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 268 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_xbar.sv(262) " "Verilog HDL info at axi_xbar.sv(262): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 262 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_xbar.sv(263) " "Verilog HDL info at axi_xbar.sv(263): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 263 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_xbar.sv(264) " "Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 264 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t) axi_xbar.sv(268) " "Verilog HDL info at axi_xbar.sv(268):   `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 268 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_xbar.sv(268) " "Verilog HDL info at axi_xbar.sv(268):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 268 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_xbar.sv(268) " "Verilog HDL syntax error at axi_xbar.sv(268) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 268 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_xbar.sv(269) " "Verilog HDL Compiler Directive warning at axi_xbar.sv(269): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 269 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "id_mst_t axi_xbar.sv(269) " "Verilog HDL Declaration error at axi_xbar.sv(269): identifier \"id_mst_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 269 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_mst_t axi_xbar.sv(259) " "Verilog HDL info at axi_xbar.sv(259): previous declaration of id_mst_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 259 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295269 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_xbar.sv(264) " "Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 264 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_B_CHAN_T(mst_b_chan_t, id_mst_t, user_t) axi_xbar.sv(269) " "Verilog HDL info at axi_xbar.sv(269):   `AXI_TYPEDEF_B_CHAN_T(mst_b_chan_t, id_mst_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 269 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                       ^ axi_xbar.sv(269) " "Verilog HDL info at axi_xbar.sv(269):                                                        ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 269 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_xbar.sv(269) " "Verilog HDL syntax error at axi_xbar.sv(269) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 269 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "id_slv_t axi_xbar.sv(270) " "Verilog HDL Declaration error at axi_xbar.sv(270): identifier \"id_slv_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 270 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_slv_t axi_xbar.sv(260) " "Verilog HDL info at axi_xbar.sv(260): previous declaration of id_slv_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 260 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_xbar.sv(264) " "Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 264 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_B_CHAN_T(slv_b_chan_t, id_slv_t, user_t) axi_xbar.sv(270) " "Verilog HDL info at axi_xbar.sv(270):   `AXI_TYPEDEF_B_CHAN_T(slv_b_chan_t, id_slv_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 270 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                       ^ axi_xbar.sv(270) " "Verilog HDL info at axi_xbar.sv(270):                                                        ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 270 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_xbar.sv(270) " "Verilog HDL syntax error at axi_xbar.sv(270) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 270 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_xbar.sv(271) " "Verilog HDL Compiler Directive warning at axi_xbar.sv(271): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 271 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_xbar.sv(271) " "Verilog HDL Declaration error at axi_xbar.sv(271): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 271 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_xbar.sv(261) " "Verilog HDL info at axi_xbar.sv(261): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 261 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_mst_t axi_xbar.sv(259) " "Verilog HDL info at axi_xbar.sv(259): previous declaration of id_mst_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 259 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_xbar.sv(264) " "Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 264 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(mst_ar_chan_t, addr_t, id_mst_t, user_t) axi_xbar.sv(271) " "Verilog HDL info at axi_xbar.sv(271):   `AXI_TYPEDEF_AR_CHAN_T(mst_ar_chan_t, addr_t, id_mst_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 271 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                                 ^ axi_xbar.sv(271) " "Verilog HDL info at axi_xbar.sv(271):                                                                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 271 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_xbar.sv(271) " "Verilog HDL syntax error at axi_xbar.sv(271) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 271 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_xbar.sv(272) " "Verilog HDL Declaration error at axi_xbar.sv(272): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 272 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_xbar.sv(261) " "Verilog HDL info at axi_xbar.sv(261): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 261 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_slv_t axi_xbar.sv(260) " "Verilog HDL info at axi_xbar.sv(260): previous declaration of id_slv_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 260 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_xbar.sv(264) " "Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 264 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(slv_ar_chan_t, addr_t, id_slv_t, user_t) axi_xbar.sv(272) " "Verilog HDL info at axi_xbar.sv(272):   `AXI_TYPEDEF_AR_CHAN_T(slv_ar_chan_t, addr_t, id_slv_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 272 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                                 ^ axi_xbar.sv(272) " "Verilog HDL info at axi_xbar.sv(272):                                                                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 272 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_xbar.sv(272) " "Verilog HDL syntax error at axi_xbar.sv(272) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 272 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_xbar.sv(273) " "Verilog HDL Compiler Directive warning at axi_xbar.sv(273): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 273 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_xbar.sv(273) " "Verilog HDL Declaration error at axi_xbar.sv(273): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 273 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_xbar.sv(262) " "Verilog HDL info at axi_xbar.sv(262): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 262 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_mst_t axi_xbar.sv(259) " "Verilog HDL info at axi_xbar.sv(259): previous declaration of id_mst_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 259 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_xbar.sv(264) " "Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 264 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(mst_r_chan_t, data_t, id_mst_t, user_t) axi_xbar.sv(273) " "Verilog HDL info at axi_xbar.sv(273):   `AXI_TYPEDEF_R_CHAN_T(mst_r_chan_t, data_t, id_mst_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 273 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                               ^ axi_xbar.sv(273) " "Verilog HDL info at axi_xbar.sv(273):                                                                ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 273 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_xbar.sv(273) " "Verilog HDL syntax error at axi_xbar.sv(273) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 273 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_xbar.sv(274) " "Verilog HDL Declaration error at axi_xbar.sv(274): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 274 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_xbar.sv(262) " "Verilog HDL info at axi_xbar.sv(262): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 262 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_slv_t axi_xbar.sv(260) " "Verilog HDL info at axi_xbar.sv(260): previous declaration of id_slv_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 260 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_xbar.sv(264) " "Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 264 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(slv_r_chan_t, data_t, id_slv_t, user_t) axi_xbar.sv(274) " "Verilog HDL info at axi_xbar.sv(274):   `AXI_TYPEDEF_R_CHAN_T(slv_r_chan_t, data_t, id_slv_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 274 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                               ^ axi_xbar.sv(274) " "Verilog HDL info at axi_xbar.sv(274):                                                                ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 274 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295270 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh ariane_testharness.sv(16) " "Verilog HDL error at ariane_testharness.sv(16): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 16 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295272 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../core/include/rvfi_types.svh ariane_testharness.sv(17) " "Verilog HDL info at ariane_testharness.sv(17): analyzing included file ../../core/include/rvfi_types.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 17 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725631295272 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv ariane_testharness.sv(17) " "Verilog HDL info at ariane_testharness.sv(17): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 17 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725631295272 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "uvm_macros.svh ariane_testharness.sv(22) " "Verilog HDL error at ariane_testharness.sv(22): cannot open include file uvm_macros.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 22 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295272 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_REQ ariane_testharness.sv(307) " "Verilog HDL Compiler Directive warning at ariane_testharness.sv(307): text macro \"AXI_ASSIGN_FROM_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 307 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295272 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_testharness.sv(307) " "Verilog HDL syntax error at ariane_testharness.sv(307) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 307 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295272 ""}
{ "Warning" "WVRFX2_VERI_2170_UNCONVERTED" "dm_axi_m_req ariane_testharness.sv(307) " "Verilog HDL warning at ariane_testharness.sv(307): data object dm_axi_m_req is already declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 307 0 0 0 } }  } 0 18454 "Verilog HDL warning at %2!s!: data object %1!s! is already declared" 0 0 "Design Software" 0 -1 1725631295272 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "dm_axi_m_req ariane_testharness.sv(231) " "Verilog HDL info at ariane_testharness.sv(231): previous declaration of dm_axi_m_req is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 231 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295272 ""}
{ "Warning" "WVRFX2_VERI_1329_UNCONVERTED" "dm_axi_m_req ariane_testharness.sv(307) " "Verilog HDL warning at ariane_testharness.sv(307): second declaration of dm_axi_m_req ignored" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 307 0 0 0 } }  } 0 16885 "Verilog HDL warning at %2!s!: second declaration of %1!s! ignored" 0 0 "Design Software" 0 -1 1725631295272 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_RESP ariane_testharness.sv(308) " "Verilog HDL Compiler Directive warning at ariane_testharness.sv(308): text macro \"AXI_ASSIGN_TO_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 308 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295272 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "slave ariane_testharness.sv(308) " "Verilog HDL Declaration error at ariane_testharness.sv(308): identifier \"slave\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 308 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295272 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slave ariane_testharness.sv(107) " "Verilog HDL info at ariane_testharness.sv(107): previous declaration of slave is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 107 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295272 ""}
{ "Error" "EVRFX2_VERI_1371_UNCONVERTED" "ariane_testharness.sv(308) " "Verilog HDL error at ariane_testharness.sv(308): inconsistent dimension in declaration" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 308 0 0 0 } }  } 0 16923 "Verilog HDL error at %1!s!: inconsistent dimension in declaration" 0 0 "Design Software" 0 -1 1725631295272 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; ariane_testharness.sv(308) " "Verilog HDL syntax error at ariane_testharness.sv(308) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 308 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295272 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_REQ ariane_testharness.sv(379) " "Verilog HDL Compiler Directive warning at ariane_testharness.sv(379): text macro \"AXI_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 379 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295272 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_testharness.sv(379) " "Verilog HDL syntax error at ariane_testharness.sv(379) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 379 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295273 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "master ariane_testharness.sv(379) " "Verilog HDL Declaration error at ariane_testharness.sv(379): identifier \"master\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 379 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295273 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "master ariane_testharness.sv(114) " "Verilog HDL info at ariane_testharness.sv(114): previous declaration of master is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 114 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295273 ""}
{ "Error" "EVRFX2_VERI_1371_UNCONVERTED" "ariane_testharness.sv(379) " "Verilog HDL error at ariane_testharness.sv(379): inconsistent dimension in declaration" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 379 0 0 0 } }  } 0 16923 "Verilog HDL error at %1!s!: inconsistent dimension in declaration" 0 0 "Design Software" 0 -1 1725631295273 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_RESP ariane_testharness.sv(380) " "Verilog HDL Compiler Directive warning at ariane_testharness.sv(380): text macro \"AXI_ASSIGN_FROM_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 380 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295273 ""}
{ "Warning" "WVRFX2_VERI_2170_UNCONVERTED" "gpio_resp ariane_testharness.sv(380) " "Verilog HDL warning at ariane_testharness.sv(380): data object gpio_resp is already declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 380 0 0 0 } }  } 0 18454 "Verilog HDL warning at %2!s!: data object %1!s! is already declared" 0 0 "Design Software" 0 -1 1725631295273 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "gpio_resp ariane_testharness.sv(378) " "Verilog HDL info at ariane_testharness.sv(378): previous declaration of gpio_resp is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 378 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295273 ""}
{ "Warning" "WVRFX2_VERI_1329_UNCONVERTED" "gpio_resp ariane_testharness.sv(380) " "Verilog HDL warning at ariane_testharness.sv(380): second declaration of gpio_resp ignored" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 380 0 0 0 } }  } 0 16885 "Verilog HDL warning at %2!s!: second declaration of %1!s! ignored" 0 0 "Design Software" 0 -1 1725631295273 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_testharness.sv(569) " "Verilog HDL syntax error at ariane_testharness.sv(569) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 569 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295273 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "master ariane_testharness.sv(569) " "Verilog HDL Declaration error at ariane_testharness.sv(569): identifier \"master\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 569 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295273 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "master ariane_testharness.sv(114) " "Verilog HDL info at ariane_testharness.sv(114): previous declaration of master is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 114 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295273 ""}
{ "Error" "EVRFX2_VERI_1371_UNCONVERTED" "ariane_testharness.sv(569) " "Verilog HDL error at ariane_testharness.sv(569): inconsistent dimension in declaration" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 569 0 0 0 } }  } 0 16923 "Verilog HDL error at %1!s!: inconsistent dimension in declaration" 0 0 "Design Software" 0 -1 1725631295273 ""}
{ "Warning" "WVRFX2_VERI_2170_UNCONVERTED" "axi_clint_resp ariane_testharness.sv(570) " "Verilog HDL warning at ariane_testharness.sv(570): data object axi_clint_resp is already declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 570 0 0 0 } }  } 0 18454 "Verilog HDL warning at %2!s!: data object %1!s! is already declared" 0 0 "Design Software" 0 -1 1725631295273 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "axi_clint_resp ariane_testharness.sv(548) " "Verilog HDL info at ariane_testharness.sv(548): previous declaration of axi_clint_resp is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 548 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295273 ""}
{ "Warning" "WVRFX2_VERI_1329_UNCONVERTED" "axi_clint_resp ariane_testharness.sv(570) " "Verilog HDL warning at ariane_testharness.sv(570): second declaration of axi_clint_resp ignored" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 570 0 0 0 } }  } 0 16885 "Verilog HDL warning at %2!s!: second declaration of %1!s! ignored" 0 0 "Design Software" 0 -1 1725631295273 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_testharness.sv(655) " "Verilog HDL syntax error at ariane_testharness.sv(655) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 655 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295273 ""}
{ "Warning" "WVRFX2_VERI_2170_UNCONVERTED" "axi_ariane_req ariane_testharness.sv(655) " "Verilog HDL warning at ariane_testharness.sv(655): data object axi_ariane_req is already declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 655 0 0 0 } }  } 0 18454 "Verilog HDL warning at %2!s!: data object %1!s! is already declared" 0 0 "Design Software" 0 -1 1725631295273 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "axi_ariane_req ariane_testharness.sv(623) " "Verilog HDL info at ariane_testharness.sv(623): previous declaration of axi_ariane_req is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 623 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295273 ""}
{ "Warning" "WVRFX2_VERI_1329_UNCONVERTED" "axi_ariane_req ariane_testharness.sv(655) " "Verilog HDL warning at ariane_testharness.sv(655): second declaration of axi_ariane_req ignored" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 655 0 0 0 } }  } 0 16885 "Verilog HDL warning at %2!s!: second declaration of %1!s! ignored" 0 0 "Design Software" 0 -1 1725631295273 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "slave ariane_testharness.sv(656) " "Verilog HDL Declaration error at ariane_testharness.sv(656): identifier \"slave\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 656 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295273 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slave ariane_testharness.sv(107) " "Verilog HDL info at ariane_testharness.sv(107): previous declaration of slave is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 107 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295273 ""}
{ "Error" "EVRFX2_VERI_1371_UNCONVERTED" "ariane_testharness.sv(656) " "Verilog HDL error at ariane_testharness.sv(656): inconsistent dimension in declaration" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 656 0 0 0 } }  } 0 16923 "Verilog HDL error at %1!s!: inconsistent dimension in declaration" 0 0 "Design Software" 0 -1 1725631295273 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; ariane_testharness.sv(656) " "Verilog HDL syntax error at ariane_testharness.sv(656) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 656 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295273 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "RESP_SLVERR ariane_testharness.sv(665) " "Verilog HDL syntax error at ariane_testharness.sv(665) near text RESP_SLVERR" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 665 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295273 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "end ariane_testharness.sv(673) " "Verilog HDL syntax error at ariane_testharness.sv(673) near text end" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 673 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295273 ""}
{ "Error" "EVRFX2_VERI_2344_UNCONVERTED" "SystemVerilog 2009 end ariane_testharness.sv(673) " "Verilog HDL error at ariane_testharness.sv(673): SystemVerilog 2009 keyword end used in incorrect context" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 673 0 0 0 } }  } 0 19645 "Verilog HDL error at %3!s!: %1!s! keyword %2!s! used in incorrect context" 0 0 "Design Software" 0 -1 1725631295273 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "register_interface/assign.svh ariane_peripherals.sv(11) " "Verilog HDL error at ariane_peripherals.sv(11): cannot open include file register_interface/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 11 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295274 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "register_interface/typedef.svh ariane_peripherals.sv(12) " "Verilog HDL error at ariane_peripherals.sv(12): cannot open include file register_interface/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 12 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295274 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "REG_BUS_TYPEDEF_ALL ariane_peripherals.sv(160) " "Verilog HDL Compiler Directive warning at ariane_peripherals.sv(160): text macro \"REG_BUS_TYPEDEF_ALL\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 160 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295274 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "    `REG_BUS_TYPEDEF_ALL(plic, logic\[31:0\], logic\[31:0\], logic\[3:0\]) ariane_peripherals.sv(160) " "Verilog HDL info at ariane_peripherals.sv(160):     `REG_BUS_TYPEDEF_ALL(plic, logic\[31:0\], logic\[31:0\], logic\[3:0\])" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 160 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295274 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ ariane_peripherals.sv(160) " "Verilog HDL info at ariane_peripherals.sv(160):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 160 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295274 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_peripherals.sv(160) " "Verilog HDL syntax error at ariane_peripherals.sv(160) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 160 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295274 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "REG_BUS_ASSIGN_TO_REQ ariane_peripherals.sv(165) " "Verilog HDL Compiler Directive warning at ariane_peripherals.sv(165): text macro \"REG_BUS_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 165 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295274 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "    `REG_BUS_ASSIGN_TO_REQ(plic_req, reg_bus) ariane_peripherals.sv(165) " "Verilog HDL info at ariane_peripherals.sv(165):     `REG_BUS_ASSIGN_TO_REQ(plic_req, reg_bus)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 165 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295274 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                           ^ ariane_peripherals.sv(165) " "Verilog HDL info at ariane_peripherals.sv(165):                            ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 165 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295274 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_peripherals.sv(165) " "Verilog HDL syntax error at ariane_peripherals.sv(165) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 165 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295274 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "reg_bus ariane_peripherals.sv(165) " "Verilog HDL Declaration error at ariane_peripherals.sv(165): identifier \"reg_bus\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 165 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295274 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "reg_bus ariane_peripherals.sv(68) " "Verilog HDL info at ariane_peripherals.sv(68): previous declaration of reg_bus is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 68 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295274 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "REG_BUS_ASSIGN_FROM_RSP ariane_peripherals.sv(166) " "Verilog HDL Compiler Directive warning at ariane_peripherals.sv(166): text macro \"REG_BUS_ASSIGN_FROM_RSP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 166 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295274 ""}
{ "Error" "EVRFX2_SV_ID_ISNT_A_TYPE" "plic ariane_peripherals.sv(160) " "SystemVerilog Type Name error at ariane_peripherals.sv(160): \"plic\" is not a type" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 160 0 0 0 } }  } 0 13560 "SystemVerilog Type Name error at %2!s!: \"%1!s!\" is not a type" 0 0 "Design Software" 0 -1 1725631295274 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module ariane_peripherals ariane_peripherals.sv(619) " "Verilog HDL error at ariane_peripherals.sv(619): module \"ariane_peripherals\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 619 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725631295274 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "register_interface/assign.svh ariane_peripherals_xilinx.sv(13) " "Verilog HDL error at ariane_peripherals_xilinx.sv(13): cannot open include file register_interface/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 13 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295276 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "register_interface/typedef.svh ariane_peripherals_xilinx.sv(14) " "Verilog HDL error at ariane_peripherals_xilinx.sv(14): cannot open include file register_interface/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 14 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295276 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "REG_BUS_TYPEDEF_ALL ariane_peripherals_xilinx.sv(167) " "Verilog HDL Compiler Directive warning at ariane_peripherals_xilinx.sv(167): text macro \"REG_BUS_TYPEDEF_ALL\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 167 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295276 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "    `REG_BUS_TYPEDEF_ALL(plic, logic\[31:0\], logic\[31:0\], logic\[3:0\]) ariane_peripherals_xilinx.sv(167) " "Verilog HDL info at ariane_peripherals_xilinx.sv(167):     `REG_BUS_TYPEDEF_ALL(plic, logic\[31:0\], logic\[31:0\], logic\[3:0\])" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 167 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295276 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ ariane_peripherals_xilinx.sv(167) " "Verilog HDL info at ariane_peripherals_xilinx.sv(167):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 167 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295276 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_peripherals_xilinx.sv(167) " "Verilog HDL syntax error at ariane_peripherals_xilinx.sv(167) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 167 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295276 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "REG_BUS_ASSIGN_TO_REQ ariane_peripherals_xilinx.sv(172) " "Verilog HDL Compiler Directive warning at ariane_peripherals_xilinx.sv(172): text macro \"REG_BUS_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 172 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295276 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "    `REG_BUS_ASSIGN_TO_REQ(plic_req, reg_bus) ariane_peripherals_xilinx.sv(172) " "Verilog HDL info at ariane_peripherals_xilinx.sv(172):     `REG_BUS_ASSIGN_TO_REQ(plic_req, reg_bus)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 172 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295276 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                           ^ ariane_peripherals_xilinx.sv(172) " "Verilog HDL info at ariane_peripherals_xilinx.sv(172):                            ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 172 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295276 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_peripherals_xilinx.sv(172) " "Verilog HDL syntax error at ariane_peripherals_xilinx.sv(172) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 172 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295276 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "reg_bus ariane_peripherals_xilinx.sv(172) " "Verilog HDL Declaration error at ariane_peripherals_xilinx.sv(172): identifier \"reg_bus\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 172 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295276 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "reg_bus ariane_peripherals_xilinx.sv(75) " "Verilog HDL info at ariane_peripherals_xilinx.sv(75): previous declaration of reg_bus is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 75 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295276 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "REG_BUS_ASSIGN_FROM_RSP ariane_peripherals_xilinx.sv(173) " "Verilog HDL Compiler Directive warning at ariane_peripherals_xilinx.sv(173): text macro \"REG_BUS_ASSIGN_FROM_RSP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 173 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295276 ""}
{ "Error" "EVRFX2_SV_ID_ISNT_A_TYPE" "plic ariane_peripherals_xilinx.sv(167) " "SystemVerilog Type Name error at ariane_peripherals_xilinx.sv(167): \"plic\" is not a type" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 167 0 0 0 } }  } 0 13560 "SystemVerilog Type Name error at %2!s!: \"%1!s!\" is not a type" 0 0 "Design Software" 0 -1 1725631295276 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module ariane_peripherals ariane_peripherals_xilinx.sv(835) " "Verilog HDL error at ariane_peripherals_xilinx.sv(835): module \"ariane_peripherals\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 835 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725631295277 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "RVFI_PROBES_INSTR_T ariane_xilinx.sv(202) " "Verilog HDL Compiler Directive warning at ariane_xilinx.sv(202): text macro \"RVFI_PROBES_INSTR_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 202 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295277 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "RVFI_PROBES_INSTR_T rvfi_types.svh(95) " "Verilog HDL info at rvfi_types.svh(95): macro 'RVFI_PROBES_INSTR_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/rvfi_types.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/rvfi_types.svh" 95 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725631295277 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "localparam type rvfi_probes_instr_t = `RVFI_PROBES_INSTR_T(CVA6Cfg); ariane_xilinx.sv(202) " "Verilog HDL info at ariane_xilinx.sv(202): localparam type rvfi_probes_instr_t = `RVFI_PROBES_INSTR_T(CVA6Cfg);" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 202 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295277 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                           ^ ariane_xilinx.sv(202) " "Verilog HDL info at ariane_xilinx.sv(202):                                                            ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 202 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295277 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_xilinx.sv(202) " "Verilog HDL syntax error at ariane_xilinx.sv(202) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 202 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295277 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "RVFI_PROBES_CSR_T ariane_xilinx.sv(203) " "Verilog HDL Compiler Directive warning at ariane_xilinx.sv(203): text macro \"RVFI_PROBES_CSR_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 203 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295277 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "RVFI_PROBES_CSR_T rvfi_types.svh(129) " "Verilog HDL info at rvfi_types.svh(129): macro 'RVFI_PROBES_CSR_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/rvfi_types.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/rvfi_types.svh" 129 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725631295277 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "localparam type rvfi_probes_csr_t = `RVFI_PROBES_CSR_T(CVA6Cfg); ariane_xilinx.sv(203) " "Verilog HDL info at ariane_xilinx.sv(203): localparam type rvfi_probes_csr_t = `RVFI_PROBES_CSR_T(CVA6Cfg);" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 203 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295277 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                       ^ ariane_xilinx.sv(203) " "Verilog HDL info at ariane_xilinx.sv(203):                                                        ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 203 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295277 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_xilinx.sv(203) " "Verilog HDL syntax error at ariane_xilinx.sv(203) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 203 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295277 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_ALL ariane_xilinx.sv(221) " "Verilog HDL Compiler Directive warning at ariane_xilinx.sv(221): text macro \"AXI_TYPEDEF_ALL\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 221 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295277 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "`AXI_TYPEDEF_ALL(axi_slave, ariane_xilinx.sv(221) " "Verilog HDL info at ariane_xilinx.sv(221): `AXI_TYPEDEF_ALL(axi_slave," {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 221 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295277 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                 ^ ariane_xilinx.sv(221) " "Verilog HDL info at ariane_xilinx.sv(221):                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 221 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295277 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_xilinx.sv(221) " "Verilog HDL syntax error at ariane_xilinx.sv(221) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 221 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295277 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_REQ ariane_xilinx.sv(746) " "Verilog HDL Compiler Directive warning at ariane_xilinx.sv(746): text macro \"AXI_ASSIGN_FROM_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 746 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "    `AXI_ASSIGN_FROM_REQ(slave\[1\], dm_axi_m_req) ariane_xilinx.sv(746) " "Verilog HDL info at ariane_xilinx.sv(746):     `AXI_ASSIGN_FROM_REQ(slave\[1\], dm_axi_m_req)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 746 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ ariane_xilinx.sv(746) " "Verilog HDL info at ariane_xilinx.sv(746):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 746 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_xilinx.sv(746) " "Verilog HDL syntax error at ariane_xilinx.sv(746) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 746 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "    `AXI_ASSIGN_FROM_REQ(slave\[1\], dm_axi_m_req) ariane_xilinx.sv(746) " "Verilog HDL info at ariane_xilinx.sv(746):     `AXI_ASSIGN_FROM_REQ(slave\[1\], dm_axi_m_req)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 746 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                  ^ ariane_xilinx.sv(746) " "Verilog HDL info at ariane_xilinx.sv(746):                                   ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 746 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_RESP ariane_xilinx.sv(747) " "Verilog HDL Compiler Directive warning at ariane_xilinx.sv(747): text macro \"AXI_ASSIGN_TO_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 747 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "    `AXI_ASSIGN_TO_RESP(dm_axi_m_resp, slave\[1\]) ariane_xilinx.sv(747) " "Verilog HDL info at ariane_xilinx.sv(747):     `AXI_ASSIGN_TO_RESP(dm_axi_m_resp, slave\[1\])" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 747 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                ^ ariane_xilinx.sv(747) " "Verilog HDL info at ariane_xilinx.sv(747):                                                 ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 747 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; ariane_xilinx.sv(747) " "Verilog HDL syntax error at ariane_xilinx.sv(747) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 747 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "`AXI_ASSIGN_FROM_REQ(slave\[0\], axi_ariane_req) ariane_xilinx.sv(776) " "Verilog HDL info at ariane_xilinx.sv(776): `AXI_ASSIGN_FROM_REQ(slave\[0\], axi_ariane_req)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 776 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                     ^ ariane_xilinx.sv(776) " "Verilog HDL info at ariane_xilinx.sv(776):                      ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 776 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_xilinx.sv(776) " "Verilog HDL syntax error at ariane_xilinx.sv(776) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 776 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "`AXI_ASSIGN_FROM_REQ(slave\[0\], axi_ariane_req) ariane_xilinx.sv(776) " "Verilog HDL info at ariane_xilinx.sv(776): `AXI_ASSIGN_FROM_REQ(slave\[0\], axi_ariane_req)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 776 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                              ^ ariane_xilinx.sv(776) " "Verilog HDL info at ariane_xilinx.sv(776):                               ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 776 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Warning" "WVRFX2_VERI_ALREADY_IMPLICITLY_DECLARED" "axi_ariane_req 772 ariane_xilinx.sv(776) " "Verilog HDL warning at ariane_xilinx.sv(776): axi_ariane_req is already implicitly declared on line 772" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 776 0 0 0 } }  } 0 16746 "Verilog HDL warning at %3!s!: %1!s! is already implicitly declared on line %2!d!" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "`AXI_ASSIGN_TO_RESP(axi_ariane_resp, slave\[0\]) ariane_xilinx.sv(777) " "Verilog HDL info at ariane_xilinx.sv(777): `AXI_ASSIGN_TO_RESP(axi_ariane_resp, slave\[0\])" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 777 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                              ^ ariane_xilinx.sv(777) " "Verilog HDL info at ariane_xilinx.sv(777):                                               ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 777 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; ariane_xilinx.sv(777) " "Verilog HDL syntax error at ariane_xilinx.sv(777) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 777 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_REQ ariane_xilinx.sv(813) " "Verilog HDL Compiler Directive warning at ariane_xilinx.sv(813): text macro \"AXI_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 813 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "`AXI_ASSIGN_TO_REQ(axi_clint_req, master\[ariane_soc::CLINT\]) ariane_xilinx.sv(813) " "Verilog HDL info at ariane_xilinx.sv(813): `AXI_ASSIGN_TO_REQ(axi_clint_req, master\[ariane_soc::CLINT\])" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 813 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                   ^ ariane_xilinx.sv(813) " "Verilog HDL info at ariane_xilinx.sv(813):                    ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 813 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_xilinx.sv(813) " "Verilog HDL syntax error at ariane_xilinx.sv(813) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 813 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "master ariane_xilinx.sv(813) " "Verilog HDL Declaration error at ariane_xilinx.sv(813): identifier \"master\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 813 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "master ariane_xilinx.sv(240) " "Verilog HDL info at ariane_xilinx.sv(240): previous declaration of master is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 240 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Error" "EVRFX2_VERI_1371_UNCONVERTED" "ariane_xilinx.sv(813) " "Verilog HDL error at ariane_xilinx.sv(813): inconsistent dimension in declaration" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 813 0 0 0 } }  } 0 16923 "Verilog HDL error at %1!s!: inconsistent dimension in declaration" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "`AXI_ASSIGN_TO_REQ(axi_clint_req, master\[ariane_soc::CLINT\]) ariane_xilinx.sv(813) " "Verilog HDL info at ariane_xilinx.sv(813): `AXI_ASSIGN_TO_REQ(axi_clint_req, master\[ariane_soc::CLINT\])" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 813 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                            ^ ariane_xilinx.sv(813) " "Verilog HDL info at ariane_xilinx.sv(813):                                                             ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 813 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_RESP ariane_xilinx.sv(814) " "Verilog HDL Compiler Directive warning at ariane_xilinx.sv(814): text macro \"AXI_ASSIGN_FROM_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 814 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295278 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave ariane_xilinx.sv(652) " "Verilog HDL warning at ariane_xilinx.sv(652): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 652 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725631295279 ""}
{ "Error" "EVRFX2_VERI_2244_UNCONVERTED" "slave aw_addr ariane_xilinx.sv(652) " "Verilog HDL error at ariane_xilinx.sv(652): wrong number of index dimensions at 'slave', cannot select 'aw_addr'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 652 0 0 0 } }  } 0 19563 "Verilog HDL error at %3!s!: wrong number of index dimensions at '%1!s!', cannot select '%2!s!'" 0 0 "Design Software" 0 -1 1725631295279 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave ariane_xilinx.sv(653) " "Verilog HDL warning at ariane_xilinx.sv(653): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 653 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725631295279 ""}
{ "Error" "EVRFX2_VERI_2244_UNCONVERTED" "slave ar_addr ariane_xilinx.sv(653) " "Verilog HDL error at ariane_xilinx.sv(653): wrong number of index dimensions at 'slave', cannot select 'ar_addr'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 653 0 0 0 } }  } 0 19563 "Verilog HDL error at %3!s!: wrong number of index dimensions at '%1!s!', cannot select '%2!s!'" 0 0 "Design Software" 0 -1 1725631295279 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave ariane_xilinx.sv(659) " "Verilog HDL warning at ariane_xilinx.sv(659): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 659 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725631295279 ""}
{ "Error" "EVRFX2_VERI_2244_UNCONVERTED" "slave aw_user ariane_xilinx.sv(659) " "Verilog HDL error at ariane_xilinx.sv(659): wrong number of index dimensions at 'slave', cannot select 'aw_user'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 659 0 0 0 } }  } 0 19563 "Verilog HDL error at %3!s!: wrong number of index dimensions at '%1!s!', cannot select '%2!s!'" 0 0 "Design Software" 0 -1 1725631295279 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave ariane_xilinx.sv(660) " "Verilog HDL warning at ariane_xilinx.sv(660): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 660 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725631295279 ""}
{ "Error" "EVRFX2_VERI_2244_UNCONVERTED" "slave w_user ariane_xilinx.sv(660) " "Verilog HDL error at ariane_xilinx.sv(660): wrong number of index dimensions at 'slave', cannot select 'w_user'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 660 0 0 0 } }  } 0 19563 "Verilog HDL error at %3!s!: wrong number of index dimensions at '%1!s!', cannot select '%2!s!'" 0 0 "Design Software" 0 -1 1725631295279 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave ariane_xilinx.sv(661) " "Verilog HDL warning at ariane_xilinx.sv(661): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 661 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725631295279 ""}
{ "Error" "EVRFX2_VERI_2244_UNCONVERTED" "slave ar_user ariane_xilinx.sv(661) " "Verilog HDL error at ariane_xilinx.sv(661): wrong number of index dimensions at 'slave', cannot select 'ar_user'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 661 0 0 0 } }  } 0 19563 "Verilog HDL error at %3!s!: wrong number of index dimensions at '%1!s!', cannot select '%2!s!'" 0 0 "Design Software" 0 -1 1725631295279 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave ariane_xilinx.sv(663) " "Verilog HDL warning at ariane_xilinx.sv(663): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 663 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725631295279 ""}
{ "Error" "EVRFX2_VERI_2244_UNCONVERTED" "slave aw_id ariane_xilinx.sv(663) " "Verilog HDL error at ariane_xilinx.sv(663): wrong number of index dimensions at 'slave', cannot select 'aw_id'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 663 0 0 0 } }  } 0 19563 "Verilog HDL error at %3!s!: wrong number of index dimensions at '%1!s!', cannot select '%2!s!'" 0 0 "Design Software" 0 -1 1725631295279 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave ariane_xilinx.sv(664) " "Verilog HDL warning at ariane_xilinx.sv(664): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 664 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725631295279 ""}
{ "Error" "EVRFX2_VERI_2244_UNCONVERTED" "slave ar_id ariane_xilinx.sv(664) " "Verilog HDL error at ariane_xilinx.sv(664): wrong number of index dimensions at 'slave', cannot select 'ar_id'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 664 0 0 0 } }  } 0 19563 "Verilog HDL error at %3!s!: wrong number of index dimensions at '%1!s!', cannot select '%2!s!'" 0 0 "Design Software" 0 -1 1725631295279 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave ariane_xilinx.sv(665) " "Verilog HDL warning at ariane_xilinx.sv(665): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 665 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725631295279 ""}
{ "Error" "EVRFX2_VERI_2244_UNCONVERTED" "slave aw_atop ariane_xilinx.sv(665) " "Verilog HDL error at ariane_xilinx.sv(665): wrong number of index dimensions at 'slave', cannot select 'aw_atop'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 665 0 0 0 } }  } 0 19563 "Verilog HDL error at %3!s!: wrong number of index dimensions at '%1!s!', cannot select '%2!s!'" 0 0 "Design Software" 0 -1 1725631295279 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave ariane_xilinx.sv(710) " "Verilog HDL warning at ariane_xilinx.sv(710): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 710 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725631295279 ""}
{ "Error" "EVRFX2_VERI_2244_UNCONVERTED" "slave aw_len ariane_xilinx.sv(710) " "Verilog HDL error at ariane_xilinx.sv(710): wrong number of index dimensions at 'slave', cannot select 'aw_len'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 710 0 0 0 } }  } 0 19563 "Verilog HDL error at %3!s!: wrong number of index dimensions at '%1!s!', cannot select '%2!s!'" 0 0 "Design Software" 0 -1 1725631295279 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave ariane_xilinx.sv(711) " "Verilog HDL warning at ariane_xilinx.sv(711): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 711 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725631295279 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "STYLE_INT rgmii_lfsr rgmii_lfsr.sv(364) " "Verilog HDL Parameter Declaration warning at rgmii_lfsr.sv(364): Parameter Declaration 'STYLE_INT' in module 'rgmii_lfsr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_lfsr.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_lfsr.sv" 364 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725631295282 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "register_interface/assign.svh cva6_intel_peripherals.sv(14) " "Verilog HDL error at cva6_intel_peripherals.sv(14): cannot open include file register_interface/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 14 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295286 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "register_interface/typedef.svh cva6_intel_peripherals.sv(15) " "Verilog HDL error at cva6_intel_peripherals.sv(15): cannot open include file register_interface/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 15 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295286 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "REG_BUS_TYPEDEF_ALL cva6_intel_peripherals.sv(168) " "Verilog HDL Compiler Directive warning at cva6_intel_peripherals.sv(168): text macro \"REG_BUS_TYPEDEF_ALL\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 168 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295286 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "    `REG_BUS_TYPEDEF_ALL(plic, logic\[31:0\], logic\[31:0\], logic\[3:0\]) cva6_intel_peripherals.sv(168) " "Verilog HDL info at cva6_intel_peripherals.sv(168):     `REG_BUS_TYPEDEF_ALL(plic, logic\[31:0\], logic\[31:0\], logic\[3:0\])" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 168 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295286 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ cva6_intel_peripherals.sv(168) " "Verilog HDL info at cva6_intel_peripherals.sv(168):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 168 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295286 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( cva6_intel_peripherals.sv(168) " "Verilog HDL syntax error at cva6_intel_peripherals.sv(168) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 168 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295286 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "REG_BUS_ASSIGN_TO_REQ cva6_intel_peripherals.sv(173) " "Verilog HDL Compiler Directive warning at cva6_intel_peripherals.sv(173): text macro \"REG_BUS_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 173 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295286 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "    `REG_BUS_ASSIGN_TO_REQ(plic_req, reg_bus) cva6_intel_peripherals.sv(173) " "Verilog HDL info at cva6_intel_peripherals.sv(173):     `REG_BUS_ASSIGN_TO_REQ(plic_req, reg_bus)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 173 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295286 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                           ^ cva6_intel_peripherals.sv(173) " "Verilog HDL info at cva6_intel_peripherals.sv(173):                            ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 173 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725631295286 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( cva6_intel_peripherals.sv(173) " "Verilog HDL syntax error at cva6_intel_peripherals.sv(173) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 173 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295286 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "reg_bus cva6_intel_peripherals.sv(173) " "Verilog HDL Declaration error at cva6_intel_peripherals.sv(173): identifier \"reg_bus\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 173 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295286 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "reg_bus cva6_intel_peripherals.sv(76) " "Verilog HDL info at cva6_intel_peripherals.sv(76): previous declaration of reg_bus is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 76 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295286 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "REG_BUS_ASSIGN_FROM_RSP cva6_intel_peripherals.sv(174) " "Verilog HDL Compiler Directive warning at cva6_intel_peripherals.sv(174): text macro \"REG_BUS_ASSIGN_FROM_RSP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 174 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295286 ""}
{ "Error" "EVRFX2_SV_ID_ISNT_A_TYPE" "plic cva6_intel_peripherals.sv(168) " "SystemVerilog Type Name error at cva6_intel_peripherals.sv(168): \"plic\" is not a type" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 168 0 0 0 } }  } 0 13560 "SystemVerilog Type Name error at %2!s!: \"%1!s!\" is not a type" 0 0 "Design Software" 0 -1 1725631295287 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module cva6_peripherals cva6_intel_peripherals.sv(743) " "Verilog HDL error at cva6_intel_peripherals.sv(743): module \"cva6_peripherals\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 743 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725631295287 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../core/include/rvfi_types.svh cva6_intel.sv(15) " "Verilog HDL info at cva6_intel.sv(15): analyzing included file ../../core/include/rvfi_types.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 15 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725631295287 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "src/cva6_intel.sv cva6_intel.sv(15) " "Verilog HDL info at cva6_intel.sv(15): back to file 'src/cva6_intel.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 15 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725631295287 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh cva6_intel.sv(16) " "Verilog HDL error at cva6_intel.sv(16): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 16 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295287 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh cva6_intel.sv(17) " "Verilog HDL error at cva6_intel.sv(17): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 17 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295287 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "src/agilex7.svh cva6_intel.sv(18) " "Verilog HDL error at cva6_intel.sv(18): cannot open include file src/agilex7.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 18 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725631295287 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_ALL cva6_intel.sv(106) " "Verilog HDL Compiler Directive warning at cva6_intel.sv(106): text macro \"AXI_TYPEDEF_ALL\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 106 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295287 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( cva6_intel.sv(106) " "Verilog HDL syntax error at cva6_intel.sv(106) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 106 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295287 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_REQ cva6_intel.sv(628) " "Verilog HDL Compiler Directive warning at cva6_intel.sv(628): text macro \"AXI_ASSIGN_FROM_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 628 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295288 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( cva6_intel.sv(628) " "Verilog HDL syntax error at cva6_intel.sv(628) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 628 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295288 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_RESP cva6_intel.sv(629) " "Verilog HDL Compiler Directive warning at cva6_intel.sv(629): text macro \"AXI_ASSIGN_TO_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 629 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295288 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; cva6_intel.sv(629) " "Verilog HDL syntax error at cva6_intel.sv(629) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 629 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295288 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( cva6_intel.sv(658) " "Verilog HDL syntax error at cva6_intel.sv(658) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 658 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295288 ""}
{ "Warning" "WVRFX2_VERI_ALREADY_IMPLICITLY_DECLARED" "axi_ariane_req 654 cva6_intel.sv(658) " "Verilog HDL warning at cva6_intel.sv(658): axi_ariane_req is already implicitly declared on line 654" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 658 0 0 0 } }  } 0 16746 "Verilog HDL warning at %3!s!: %1!s! is already implicitly declared on line %2!d!" 0 0 "Design Software" 0 -1 1725631295288 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; cva6_intel.sv(659) " "Verilog HDL syntax error at cva6_intel.sv(659) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 659 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295288 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_REQ cva6_intel.sv(695) " "Verilog HDL Compiler Directive warning at cva6_intel.sv(695): text macro \"AXI_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 695 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295288 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( cva6_intel.sv(695) " "Verilog HDL syntax error at cva6_intel.sv(695) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 695 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295288 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "master cva6_intel.sv(695) " "Verilog HDL Declaration error at cva6_intel.sv(695): identifier \"master\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 695 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295288 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "master cva6_intel.sv(125) " "Verilog HDL info at cva6_intel.sv(125): previous declaration of master is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 125 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295288 ""}
{ "Error" "EVRFX2_VERI_1371_UNCONVERTED" "cva6_intel.sv(695) " "Verilog HDL error at cva6_intel.sv(695): inconsistent dimension in declaration" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 695 0 0 0 } }  } 0 16923 "Verilog HDL error at %1!s!: inconsistent dimension in declaration" 0 0 "Design Software" 0 -1 1725631295288 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_RESP cva6_intel.sv(696) " "Verilog HDL Compiler Directive warning at cva6_intel.sv(696): text macro \"AXI_ASSIGN_FROM_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 696 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725631295288 ""}
{ "Warning" "WVRFX2_VERI_ALREADY_IMPLICITLY_DECLARED" "cal_success 183 cva6_intel.sv(975) " "Verilog HDL warning at cva6_intel.sv(975): cal_success is already implicitly declared on line 183" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 975 0 0 0 } }  } 0 16746 "Verilog HDL warning at %3!s!: %1!s! is already implicitly declared on line %2!d!" 0 0 "Design Software" 0 -1 1725631295288 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( cva6_intel.sv(1115) " "Verilog HDL syntax error at cva6_intel.sv(1115) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 1115 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725631295289 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "dram cva6_intel.sv(1115) " "Verilog HDL Declaration error at cva6_intel.sv(1115): identifier \"dram\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 1115 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725631295289 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "dram cva6_intel.sv(896) " "Verilog HDL info at cva6_intel.sv(896): previous declaration of dram is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 896 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295289 ""}
{ "Warning" "WVRFX2_VERI_2170_UNCONVERTED" "axi_cdc_src_resp cva6_intel.sv(1116) " "Verilog HDL warning at cva6_intel.sv(1116): data object axi_cdc_src_resp is already declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 1116 0 0 0 } }  } 0 18454 "Verilog HDL warning at %2!s!: data object %1!s! is already declared" 0 0 "Design Software" 0 -1 1725631295289 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "axi_cdc_src_resp cva6_intel.sv(1090) " "Verilog HDL info at cva6_intel.sv(1090): previous declaration of axi_cdc_src_resp is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 1090 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725631295289 ""}
{ "Warning" "WVRFX2_VERI_1329_UNCONVERTED" "axi_cdc_src_resp cva6_intel.sv(1116) " "Verilog HDL warning at cva6_intel.sv(1116): second declaration of axi_cdc_src_resp ignored" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 1116 0 0 0 } }  } 0 16885 "Verilog HDL warning at %2!s!: second declaration of %1!s! ignored" 0 0 "Design Software" 0 -1 1725631295289 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave cva6_intel.sv(529) " "Verilog HDL warning at cva6_intel.sv(529): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 529 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725631295289 ""}
{ "Error" "EVRFX2_VERI_2244_UNCONVERTED" "slave aw_addr cva6_intel.sv(529) " "Verilog HDL error at cva6_intel.sv(529): wrong number of index dimensions at 'slave', cannot select 'aw_addr'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 529 0 0 0 } }  } 0 19563 "Verilog HDL error at %3!s!: wrong number of index dimensions at '%1!s!', cannot select '%2!s!'" 0 0 "Design Software" 0 -1 1725631295289 ""}