-- EASICS generated file
-- command : ariadne test.ari
-- tool_version : 1.4.29
-- input : test.ari
-- input : a_ent.vhd
-- input : b_ent.vhd

architecture rtl of test is

  signal a0_to_b0_d : std_logic_vector((6) - 1 downto 0);
  signal a0_to_b0_unsigned_d : unsigned((4) - 1 downto 0);
  signal a1_to_b1_d : std_logic_vector((4) - 1 downto 0);
  signal a1_to_b1_unsigned_d : unsigned((6) - 1 downto 0);
  signal a2_to_b0_d : std_logic_vector((6) - 1 downto 0);
  signal a2_to_b0_unsigned_d : unsigned((4) - 1 downto 0);
  signal a3_to_b3_d : std_logic_vector((4) - 1 downto 0);
  signal a3_to_b3_unsigned_d : unsigned((6) - 1 downto 0);
  component a
    generic (
          g_dwidth : integer
         );
    port (

          prea_d : out unsigned ( g_dwidth - 1 downto 0 )
         );
  end component;

  component b
    generic (
          g_dwidth : integer
         );
    port (

          preb_d : in std_logic_vector ( g_dwidth - 1 downto 0 )
         );
  end component;


begin
  a_0 : a
    generic map (
      g_dwidth => 4)
    port map (
      prea_d => a0_to_b0_unsigned_d);
  b_0 : b
    generic map (
      g_dwidth => 6)
    port map (
      preb_d => a0_to_b0_d);
  a_1 : a
    generic map (
      g_dwidth => 6)
    port map (
      prea_d => a1_to_b1_unsigned_d);
  b_1 : b
    generic map (
      g_dwidth => 4)
    port map (
      preb_d => a1_to_b1_d);
  a_2 : a
    generic map (
      g_dwidth => 4)
    port map (
      prea_d => a2_to_b0_unsigned_d);
  b_2 : b
    generic map (
      g_dwidth => 6)
    port map (
      preb_d => a2_to_b0_d);
  a_3 : a
    generic map (
      g_dwidth => 6)
    port map (
      prea_d => a3_to_b3_unsigned_d);
  b_3 : b
    generic map (
      g_dwidth => 4)
    port map (
      preb_d => a3_to_b3_d);
  a0_to_b0_d <= "00" & std_logic_vector(a0_to_b0_unsigned_d);
  a2_to_b0_d <= "00" & std_logic_vector(a2_to_b0_unsigned_d);
  a1_to_b1_d <= std_logic_vector(a1_to_b1_unsigned_d(3 downto 0));
  a3_to_b3_d <= std_logic_vector(a3_to_b3_unsigned_d(3 downto 0));

end rtl;
