# Verilog_Designs

## Table of Contents
- Day 1: GATES (XOR)
