#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xbb1560 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xbb16f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xba9fa0 .functor NOT 1, L_0xbe3ee0, C4<0>, C4<0>, C4<0>;
L_0xbe3c40 .functor XOR 1, L_0xbe3ae0, L_0xbe3ba0, C4<0>, C4<0>;
L_0xbe3dd0 .functor XOR 1, L_0xbe3c40, L_0xbe3d00, C4<0>, C4<0>;
v0xbe0910_0 .net *"_ivl_10", 0 0, L_0xbe3d00;  1 drivers
v0xbe0a10_0 .net *"_ivl_12", 0 0, L_0xbe3dd0;  1 drivers
v0xbe0af0_0 .net *"_ivl_2", 0 0, L_0xbe2ae0;  1 drivers
v0xbe0bb0_0 .net *"_ivl_4", 0 0, L_0xbe3ae0;  1 drivers
v0xbe0c90_0 .net *"_ivl_6", 0 0, L_0xbe3ba0;  1 drivers
v0xbe0dc0_0 .net *"_ivl_8", 0 0, L_0xbe3c40;  1 drivers
v0xbe0ea0_0 .net "a", 0 0, v0xbde1c0_0;  1 drivers
v0xbe0f40_0 .net "b", 0 0, v0xbde260_0;  1 drivers
v0xbe0fe0_0 .net "c", 0 0, v0xbde300_0;  1 drivers
v0xbe1080_0 .var "clk", 0 0;
v0xbe1120_0 .net "d", 0 0, v0xbde440_0;  1 drivers
v0xbe11c0_0 .net "q_dut", 0 0, L_0xbe3890;  1 drivers
v0xbe1260_0 .net "q_ref", 0 0, L_0xbe1a10;  1 drivers
v0xbe1300_0 .var/2u "stats1", 159 0;
v0xbe13a0_0 .var/2u "strobe", 0 0;
v0xbe1440_0 .net "tb_match", 0 0, L_0xbe3ee0;  1 drivers
v0xbe1500_0 .net "tb_mismatch", 0 0, L_0xba9fa0;  1 drivers
v0xbe16d0_0 .net "wavedrom_enable", 0 0, v0xbde530_0;  1 drivers
v0xbe1770_0 .net "wavedrom_title", 511 0, v0xbde5d0_0;  1 drivers
L_0xbe2ae0 .concat [ 1 0 0 0], L_0xbe1a10;
L_0xbe3ae0 .concat [ 1 0 0 0], L_0xbe1a10;
L_0xbe3ba0 .concat [ 1 0 0 0], L_0xbe3890;
L_0xbe3d00 .concat [ 1 0 0 0], L_0xbe1a10;
L_0xbe3ee0 .cmp/eeq 1, L_0xbe2ae0, L_0xbe3dd0;
S_0xbb1880 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xbb16f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xb9dea0 .functor NOT 1, v0xbde1c0_0, C4<0>, C4<0>, C4<0>;
L_0xbb1fe0 .functor XOR 1, L_0xb9dea0, v0xbde260_0, C4<0>, C4<0>;
L_0xbaa010 .functor XOR 1, L_0xbb1fe0, v0xbde300_0, C4<0>, C4<0>;
L_0xbe1a10 .functor XOR 1, L_0xbaa010, v0xbde440_0, C4<0>, C4<0>;
v0xbaa210_0 .net *"_ivl_0", 0 0, L_0xb9dea0;  1 drivers
v0xbaa2b0_0 .net *"_ivl_2", 0 0, L_0xbb1fe0;  1 drivers
v0xb9dff0_0 .net *"_ivl_4", 0 0, L_0xbaa010;  1 drivers
v0xb9e090_0 .net "a", 0 0, v0xbde1c0_0;  alias, 1 drivers
v0xbdd580_0 .net "b", 0 0, v0xbde260_0;  alias, 1 drivers
v0xbdd690_0 .net "c", 0 0, v0xbde300_0;  alias, 1 drivers
v0xbdd750_0 .net "d", 0 0, v0xbde440_0;  alias, 1 drivers
v0xbdd810_0 .net "q", 0 0, L_0xbe1a10;  alias, 1 drivers
S_0xbdd970 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xbb16f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xbde1c0_0 .var "a", 0 0;
v0xbde260_0 .var "b", 0 0;
v0xbde300_0 .var "c", 0 0;
v0xbde3a0_0 .net "clk", 0 0, v0xbe1080_0;  1 drivers
v0xbde440_0 .var "d", 0 0;
v0xbde530_0 .var "wavedrom_enable", 0 0;
v0xbde5d0_0 .var "wavedrom_title", 511 0;
E_0xbac4c0/0 .event negedge, v0xbde3a0_0;
E_0xbac4c0/1 .event posedge, v0xbde3a0_0;
E_0xbac4c0 .event/or E_0xbac4c0/0, E_0xbac4c0/1;
E_0xbac710 .event posedge, v0xbde3a0_0;
E_0xb969f0 .event negedge, v0xbde3a0_0;
S_0xbddcc0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xbdd970;
 .timescale -12 -12;
v0xbddec0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xbddfc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xbdd970;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xbde730 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xbb16f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xbe1b40 .functor AND 1, v0xbde1c0_0, v0xbde260_0, C4<1>, C4<1>;
L_0xbe1bb0 .functor NOT 1, v0xbde300_0, C4<0>, C4<0>, C4<0>;
L_0xbe1c40 .functor AND 1, L_0xbe1b40, L_0xbe1bb0, C4<1>, C4<1>;
L_0xbe1d00 .functor AND 1, L_0xbe1c40, v0xbde440_0, C4<1>, C4<1>;
L_0xbe1df0 .functor NOT 1, v0xbde1c0_0, C4<0>, C4<0>, C4<0>;
L_0xbe1e60 .functor AND 1, L_0xbe1df0, v0xbde260_0, C4<1>, C4<1>;
L_0xbe1f60 .functor AND 1, L_0xbe1e60, v0xbde300_0, C4<1>, C4<1>;
L_0xbe2020 .functor NOT 1, v0xbde440_0, C4<0>, C4<0>, C4<0>;
L_0xbe20e0 .functor AND 1, L_0xbe1f60, L_0xbe2020, C4<1>, C4<1>;
L_0xbe21f0 .functor OR 1, L_0xbe1d00, L_0xbe20e0, C4<0>, C4<0>;
L_0xbe2360 .functor NOT 1, v0xbde260_0, C4<0>, C4<0>, C4<0>;
L_0xbe23d0 .functor AND 1, v0xbde1c0_0, L_0xbe2360, C4<1>, C4<1>;
L_0xbe24b0 .functor NOT 1, v0xbde300_0, C4<0>, C4<0>, C4<0>;
L_0xbe2520 .functor AND 1, L_0xbe23d0, L_0xbe24b0, C4<1>, C4<1>;
L_0xbe2440 .functor NOT 1, v0xbde440_0, C4<0>, C4<0>, C4<0>;
L_0xbe26b0 .functor AND 1, L_0xbe2520, L_0xbe2440, C4<1>, C4<1>;
L_0xbe2850 .functor OR 1, L_0xbe21f0, L_0xbe26b0, C4<0>, C4<0>;
L_0xbe2960 .functor NOT 1, v0xbde260_0, C4<0>, C4<0>, C4<0>;
L_0xbe2b80 .functor AND 1, v0xbde1c0_0, L_0xbe2960, C4<1>, C4<1>;
L_0xbe2d50 .functor AND 1, L_0xbe2b80, v0xbde300_0, C4<1>, C4<1>;
L_0xbe2fd0 .functor AND 1, L_0xbe2d50, v0xbde440_0, C4<1>, C4<1>;
L_0xbe31a0 .functor OR 1, L_0xbe2850, L_0xbe2fd0, C4<0>, C4<0>;
L_0xbe3370 .functor NOT 1, v0xbde1c0_0, C4<0>, C4<0>, C4<0>;
L_0xbe33e0 .functor NOT 1, v0xbde260_0, C4<0>, C4<0>, C4<0>;
L_0xbe3520 .functor AND 1, L_0xbe3370, L_0xbe33e0, C4<1>, C4<1>;
L_0xbe3630 .functor AND 1, L_0xbe3520, v0xbde300_0, C4<1>, C4<1>;
L_0xbe37d0 .functor AND 1, L_0xbe3630, v0xbde440_0, C4<1>, C4<1>;
L_0xbe3890 .functor OR 1, L_0xbe31a0, L_0xbe37d0, C4<0>, C4<0>;
v0xbdea20_0 .net *"_ivl_0", 0 0, L_0xbe1b40;  1 drivers
v0xbdeb00_0 .net *"_ivl_10", 0 0, L_0xbe1e60;  1 drivers
v0xbdebe0_0 .net *"_ivl_12", 0 0, L_0xbe1f60;  1 drivers
v0xbdecd0_0 .net *"_ivl_14", 0 0, L_0xbe2020;  1 drivers
v0xbdedb0_0 .net *"_ivl_16", 0 0, L_0xbe20e0;  1 drivers
v0xbdeee0_0 .net *"_ivl_18", 0 0, L_0xbe21f0;  1 drivers
v0xbdefc0_0 .net *"_ivl_2", 0 0, L_0xbe1bb0;  1 drivers
v0xbdf0a0_0 .net *"_ivl_20", 0 0, L_0xbe2360;  1 drivers
v0xbdf180_0 .net *"_ivl_22", 0 0, L_0xbe23d0;  1 drivers
v0xbdf260_0 .net *"_ivl_24", 0 0, L_0xbe24b0;  1 drivers
v0xbdf340_0 .net *"_ivl_26", 0 0, L_0xbe2520;  1 drivers
v0xbdf420_0 .net *"_ivl_28", 0 0, L_0xbe2440;  1 drivers
v0xbdf500_0 .net *"_ivl_30", 0 0, L_0xbe26b0;  1 drivers
v0xbdf5e0_0 .net *"_ivl_32", 0 0, L_0xbe2850;  1 drivers
v0xbdf6c0_0 .net *"_ivl_34", 0 0, L_0xbe2960;  1 drivers
v0xbdf7a0_0 .net *"_ivl_36", 0 0, L_0xbe2b80;  1 drivers
v0xbdf880_0 .net *"_ivl_38", 0 0, L_0xbe2d50;  1 drivers
v0xbdf960_0 .net *"_ivl_4", 0 0, L_0xbe1c40;  1 drivers
v0xbdfa40_0 .net *"_ivl_40", 0 0, L_0xbe2fd0;  1 drivers
v0xbdfb20_0 .net *"_ivl_42", 0 0, L_0xbe31a0;  1 drivers
v0xbdfc00_0 .net *"_ivl_44", 0 0, L_0xbe3370;  1 drivers
v0xbdfce0_0 .net *"_ivl_46", 0 0, L_0xbe33e0;  1 drivers
v0xbdfdc0_0 .net *"_ivl_48", 0 0, L_0xbe3520;  1 drivers
v0xbdfea0_0 .net *"_ivl_50", 0 0, L_0xbe3630;  1 drivers
v0xbdff80_0 .net *"_ivl_52", 0 0, L_0xbe37d0;  1 drivers
v0xbe0060_0 .net *"_ivl_6", 0 0, L_0xbe1d00;  1 drivers
v0xbe0140_0 .net *"_ivl_8", 0 0, L_0xbe1df0;  1 drivers
v0xbe0220_0 .net "a", 0 0, v0xbde1c0_0;  alias, 1 drivers
v0xbe02c0_0 .net "b", 0 0, v0xbde260_0;  alias, 1 drivers
v0xbe03b0_0 .net "c", 0 0, v0xbde300_0;  alias, 1 drivers
v0xbe04a0_0 .net "d", 0 0, v0xbde440_0;  alias, 1 drivers
v0xbe0590_0 .net "q", 0 0, L_0xbe3890;  alias, 1 drivers
S_0xbe06f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xbb16f0;
 .timescale -12 -12;
E_0xbac260 .event anyedge, v0xbe13a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xbe13a0_0;
    %nor/r;
    %assign/vec4 v0xbe13a0_0, 0;
    %wait E_0xbac260;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xbdd970;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbde440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbde300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbde260_0, 0;
    %assign/vec4 v0xbde1c0_0, 0;
    %wait E_0xb969f0;
    %wait E_0xbac710;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbde440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbde300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbde260_0, 0;
    %assign/vec4 v0xbde1c0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbac4c0;
    %load/vec4 v0xbde1c0_0;
    %load/vec4 v0xbde260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xbde300_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xbde440_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbde440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbde300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbde260_0, 0;
    %assign/vec4 v0xbde1c0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xbddfc0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbac4c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xbde440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbde300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbde260_0, 0;
    %assign/vec4 v0xbde1c0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xbb16f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe1080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbe13a0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xbb16f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xbe1080_0;
    %inv;
    %store/vec4 v0xbe1080_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xbb16f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xbde3a0_0, v0xbe1500_0, v0xbe0ea0_0, v0xbe0f40_0, v0xbe0fe0_0, v0xbe1120_0, v0xbe1260_0, v0xbe11c0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xbb16f0;
T_7 ;
    %load/vec4 v0xbe1300_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xbe1300_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xbe1300_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0xbe1300_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xbe1300_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xbe1300_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xbe1300_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xbb16f0;
T_8 ;
    %wait E_0xbac4c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbe1300_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbe1300_0, 4, 32;
    %load/vec4 v0xbe1440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xbe1300_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbe1300_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbe1300_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbe1300_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xbe1260_0;
    %load/vec4 v0xbe1260_0;
    %load/vec4 v0xbe11c0_0;
    %xor;
    %load/vec4 v0xbe1260_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xbe1300_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbe1300_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xbe1300_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbe1300_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/circuit2/iter0/response7/top_module.sv";
