// Seed: 673237161
module module_0 (
    input  tri   id_0,
    input  wire  id_1,
    input  uwire id_2,
    input  wand  id_3,
    output tri0  id_4,
    input  wand  id_5,
    output tri1  id_6,
    input  wand  id_7,
    output wor   id_8,
    input  uwire id_9,
    output tri0  id_10
);
  wire id_12;
  assign module_1.type_2 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd78
) (
    input supply1 id_0,
    output logic id_1,
    input logic id_2,
    input tri1 id_3,
    input wor id_4,
    output tri0 id_5,
    input uwire id_6
);
  always id_1 <= id_2;
  defparam id_8 = 'b0;
  wire id_9, id_10, id_11;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_6,
      id_6,
      id_5,
      id_0,
      id_5,
      id_0,
      id_5,
      id_0,
      id_5
  );
endmodule
