C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\ds-02\Documents\DISY\aufgabe2_synth\synthesis\synthesis_1   -part M2S005  -package VF400  -grade STD    -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -overilog "aufgabe2.vm" -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile C:\Users\ds-02\Documents\DISY\aufgabe2_synth\synthesis\synthesis_1\synlog\report\aufgabe2_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  work.aufgabe2  -implementation  synthesis_1  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Users\ds-02\Documents\DISY\aufgabe2_synth\synthesis\synthesis_1\scratchproject.prs  -multisrs  -ovm  C:\Users\ds-02\Documents\DISY\aufgabe2_synth\synthesis\synthesis_1\aufgabe2.vm   -freq 100.000   -tcl  C:\Users\ds-02\Documents\DISY\aufgabe2_synth\designer\aufgabe2\synthesis.fdc  C:\Users\ds-02\Documents\DISY\aufgabe2_synth\synthesis\synthesis_1\synwork\aufgabe2_prem.srd  -sap  C:\Users\ds-02\Documents\DISY\aufgabe2_synth\synthesis\synthesis_1\aufgabe2.sap  -otap  C:\Users\ds-02\Documents\DISY\aufgabe2_synth\synthesis\synthesis_1\aufgabe2.tap  -omap  C:\Users\ds-02\Documents\DISY\aufgabe2_synth\synthesis\synthesis_1\aufgabe2.map  -devicelib  C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  C:\Users\ds-02\Documents\DISY\aufgabe2_synth\synthesis\synthesis_1\syntmp\aufgabe2.plg  -osyn  C:\Users\ds-02\Documents\DISY\aufgabe2_synth\synthesis\synthesis_1\aufgabe2.srm  -prjdir  C:\Users\ds-02\Documents\DISY\aufgabe2_synth\synthesis\  -prjname  aufgabe2_syn  -log  C:\Users\ds-02\Documents\DISY\aufgabe2_synth\synthesis\synthesis_1\synlog\aufgabe2_fpga_mapper.srr  -sn  2020.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v2021.1\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis_1 -part M2S005 -package VF400 -grade STD -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -overilog "aufgabe2.vm" -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\aufgabe2_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module work.aufgabe2 -implementation synthesis_1 -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\aufgabe2.vm -freq 100.000 -tcl ..\..\..\designer\aufgabe2\synthesis.fdc ..\synwork\aufgabe2_prem.srd -sap ..\aufgabe2.sap -otap ..\aufgabe2.tap -omap ..\aufgabe2.map -devicelib ..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v2021.1\SynplifyPro\lib\generic\smartfusion2.v -ologparam aufgabe2.plg -osyn ..\aufgabe2.srm -prjdir ..\..\ -prjname aufgabe2_syn -log ..\synlog\aufgabe2_fpga_mapper.srr -sn 2020.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:3
file:..\scratchproject.prs|io:o|time:1641829680|size:2773|exec:0|csum:
file:..\aufgabe2.vm|io:o|time:1641829684|size:11888|exec:0|csum:
file:..\..\..\designer\aufgabe2\synthesis.fdc|io:i|time:1641829660|size:54|exec:0|csum:FC4110A4289E09C60709CEA09C9443CD
file:..\synwork\aufgabe2_prem.srd|io:i|time:1641829682|size:6747|exec:0|csum:616772B553261D7418E78A531690D203
file:..\aufgabe2.sap|io:o|time:1641829682|size:456|exec:0|csum:
file:..\aufgabe2.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\aufgabe2.map|io:o|time:1641829684|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v2021.1\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1617265540|size:16417|exec:0|csum:F0ABD26EB97073243CF73065BE40E390
file:aufgabe2.plg|io:o|time:1641829684|size:423|exec:0|csum:
file:..\aufgabe2.srm|io:o|time:1641829684|size:5576|exec:0|csum:
file:..\synlog\aufgabe2_fpga_mapper.srr|io:o|time:1641829684|size:18734|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v2021.1\SynplifyPro\bin64\m_generic.exe|io:i|time:1617265533|size:44753408|exec:1|csum:216D04F9F25FB327420662846F5333EF
