[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/NameCollisionBind/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 87
LIB: work
FILE: ${SURELOG_DIR}/tests/NameCollisionBind/dut.sv
n<> u<86> t<Top_level_rule> c<1> l<2:1> el<28:1>
  n<> u<1> t<Null_rule> p<86> s<85> l<2:1> el<2:1>
  n<> u<85> t<Source_text> p<86> c<9> l<2:1> el<27:10>
    n<> u<9> t<Description> p<85> c<8> s<26> l<2:1> el<2:22>
      n<> u<8> t<Package_item> p<9> c<7> l<2:1> el<2:22>
        n<> u<7> t<Package_or_generate_item_declaration> p<8> c<6> l<2:1> el<2:22>
          n<> u<6> t<Data_declaration> p<7> c<5> l<2:1> el<2:22>
            n<> u<5> t<Type_declaration> p<6> c<3> l<2:1> el<2:22>
              n<> u<3> t<Data_type> p<5> c<2> s<4> l<2:9> el<2:12>
                n<> u<2> t<IntegerAtomType_Int> p<3> l<2:9> el<2:12>
              n<DataPath> u<4> t<StringConst> p<5> l<2:13> el<2:21>
    n<> u<26> t<Description> p<85> c<25> s<52> l<4:1> el<8:19>
      n<> u<25> t<Package_item> p<26> c<24> l<4:1> el<8:19>
        n<> u<24> t<Package_or_generate_item_declaration> p<25> c<23> l<4:1> el<8:19>
          n<> u<23> t<Data_declaration> p<24> c<22> l<4:1> el<8:19>
            n<> u<22> t<Type_declaration> p<23> c<20> l<4:1> el<8:19>
              n<> u<20> t<Data_type> p<22> c<11> s<21> l<4:9> el<8:2>
                n<> u<11> t<Struct_union> p<20> c<10> s<12> l<4:9> el<4:15>
                  n<> u<10> t<Struct_keyword> p<11> l<4:9> el<4:15>
                n<> u<12> t<Packed_keyword> p<20> s<19> l<4:16> el<4:22>
                n<> u<19> t<Struct_union_member> p<20> c<15> l<6:1> el<6:22>
                  n<> u<15> t<Data_type_or_void> p<19> c<14> s<18> l<6:1> el<6:9>
                    n<DataPath> u<14> t<Data_type> p<15> c<13> l<6:1> el<6:9>
                      n<DataPath> u<13> t<StringConst> p<14> l<6:1> el<6:9>
                  n<> u<18> t<List_of_variable_decl_assignments> p<19> c<17> l<6:10> el<6:21>
                    n<> u<17> t<Variable_decl_assignment> p<18> c<16> l<6:10> el<6:21>
                      n<numLoadMiss> u<16> t<StringConst> p<17> l<6:10> el<6:21>
              n<PerfCounterPath> u<21> t<StringConst> p<22> l<8:3> el<8:18>
    n<> u<52> t<Description> p<85> c<51> s<84> l<11:1> el<18:13>
      n<> u<51> t<Interface_declaration> p<52> c<31> l<11:1> el<18:13>
        n<> u<31> t<Interface_nonansi_header> p<51> c<27> s<39> l<11:1> el<11:36>
          n<> u<27> t<INTERFACE> p<31> s<29> l<11:1> el<11:10>
          n<PerformanceCounterIF> u<29> t<Interface_identifier> p<31> c<28> s<30> l<11:11> el<11:31>
            n<PerformanceCounterIF> u<28> t<StringConst> p<29> l<11:11> el<11:31>
          n<> u<30> t<List_of_ports> p<31> l<11:31> el<11:35>
        n<> u<39> t<Interface_item> p<51> c<38> s<49> l<13:5> el<13:33>
          n<> u<38> t<Port_declaration> p<39> c<37> l<13:5> el<13:32>
            n<> u<37> t<Interface_port_declaration> p<38> c<33> l<13:5> el<13:32>
              n<PerfCounterPath> u<33> t<Interface_identifier> p<37> c<32> s<36> l<13:5> el<13:20>
                n<PerfCounterPath> u<32> t<StringConst> p<33> l<13:5> el<13:20>
              n<> u<36> t<List_of_interface_identifiers> p<37> c<35> l<13:21> el<13:32>
                n<perfCounter> u<35> t<Interface_identifier> p<36> c<34> l<13:21> el<13:32>
                  n<perfCounter> u<34> t<StringConst> p<35> l<13:21> el<13:32>
        n<> u<49> t<Interface_item> p<51> c<48> s<50> l<14:5> el<17:3>
          n<> u<48> t<Non_port_interface_item> p<49> c<47> l<14:5> el<17:3>
            n<> u<47> t<Interface_or_generate_item> p<48> c<46> l<14:5> el<17:3>
              n<> u<46> t<Modport_item> p<47> c<40> l<14:13> el<17:2>
                n<CSR> u<40> t<StringConst> p<46> s<45> l<14:13> el<14:16>
                n<> u<45> t<Modport_ports_declaration> p<46> c<44> l<15:5> el<16:16>
                  n<> u<44> t<Modport_simple_ports_declaration> p<45> c<41> l<15:5> el<16:16>
                    n<> u<41> t<PortDir_Inp> p<44> s<43> l<15:5> el<15:10>
                    n<> u<43> t<Modport_simple_port> p<44> c<42> l<16:5> el<16:16>
                      n<perfCounter> u<42> t<StringConst> p<43> l<16:5> el<16:16>
        n<> u<50> t<ENDINTERFACE> p<51> l<18:1> el<18:13>
    n<> u<84> t<Description> p<85> c<83> l<20:1> el<27:10>
      n<> u<83> t<Module_declaration> p<84> c<62> l<20:1> el<27:10>
        n<> u<62> t<Module_ansi_header> p<83> c<53> s<81> l<20:1> el<22:3>
          n<module> u<53> t<Module_keyword> p<62> s<54> l<20:1> el<20:7>
          n<CSR_Unit> u<54> t<StringConst> p<62> s<61> l<20:8> el<20:16>
          n<> u<61> t<List_of_port_declarations> p<62> c<60> l<20:16> el<22:2>
            n<> u<60> t<Ansi_port_declaration> p<61> c<58> l<21:5> el<21:41>
              n<> u<58> t<Interface_port_header> p<60> c<57> s<59> l<21:5> el<21:29>
                n<PerformanceCounterIF.CSR> u<57> t<Interface_identifier> p<58> c<55> l<21:5> el<21:29>
                  n<PerformanceCounterIF> u<55> t<StringConst> p<57> s<56> l<21:5> el<21:25>
                  n<CSR> u<56> t<StringConst> p<57> l<21:26> el<21:29>
              n<perfCounter> u<59> t<StringConst> p<60> l<21:30> el<21:41>
        n<> u<81> t<Non_port_module_item> p<83> c<80> s<82> l<25:1> el<25:54>
          n<> u<80> t<Module_or_generate_item> p<81> c<79> l<25:1> el<25:54>
            n<> u<79> t<Module_common_item> p<80> c<78> l<25:1> el<25:54>
              n<> u<78> t<Continuous_assign> p<79> c<77> l<25:1> el<25:54>
                n<> u<77> t<List_of_net_assignments> p<78> c<76> l<25:9> el<25:53>
                  n<> u<76> t<Net_assignment> p<77> c<67> l<25:9> el<25:53>
                    n<> u<67> t<Net_lvalue> p<76> c<64> s<75> l<25:9> el<25:15>
                      n<> u<64> t<Ps_or_hierarchical_identifier> p<67> c<63> s<66> l<25:9> el<25:15>
                        n<mshrID> u<63> t<StringConst> p<64> l<25:9> el<25:15>
                      n<> u<66> t<Constant_select> p<67> c<65> l<25:16> el<25:16>
                        n<> u<65> t<Constant_bit_select> p<66> l<25:16> el<25:16>
                    n<> u<75> t<Expression> p<76> c<74> l<25:18> el<25:53>
                      n<> u<74> t<Primary> p<75> c<73> l<25:18> el<25:53>
                        n<> u<73> t<Complex_func_call> p<74> c<68> l<25:18> el<25:53>
                          n<perfCounter> u<68> t<StringConst> p<73> s<69> l<25:18> el<25:29>
                          n<perfCounter> u<69> t<StringConst> p<73> s<70> l<25:30> el<25:41>
                          n<numLoadMiss> u<70> t<StringConst> p<73> s<72> l<25:42> el<25:53>
                          n<> u<72> t<Select> p<73> c<71> l<25:53> el<25:53>
                            n<> u<71> t<Bit_select> p<72> l<25:53> el<25:53>
        n<> u<82> t<ENDMODULE> p<83> l<27:1> el<27:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/NameCollisionBind/dut.sv:11:1: No timescale set for "PerformanceCounterIF".
[WRN:PA0205] ${SURELOG_DIR}/tests/NameCollisionBind/dut.sv:20:1: No timescale set for "CSR_Unit".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/NameCollisionBind/dut.sv:20:1: Compile module "work@CSR_Unit".
[INF:CP0304] ${SURELOG_DIR}/tests/NameCollisionBind/dut.sv:11:1: Compile interface "work@PerformanceCounterIF".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ContAssign                                             1
Design                                                 1
HierPath                                               1
IODecl                                                 1
IntTypespec                                            1
Interface                                              1
InterfaceTypespec                                      3
LogicNet                                               1
Modport                                                1
Module                                                 1
Port                                                   1
RefObj                                                 4
RefTypespec                                            3
StructTypespec                                         1
StructVar                                              1
TypespecMember                                         1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/NameCollisionBind/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllInterfaces:
\_Interface: work@PerformanceCounterIF (work@PerformanceCounterIF), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:11:1, endln:18:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@PerformanceCounterIF
  |vpiVariables:
  \_StructVar: (work@PerformanceCounterIF.perfCounter), line:13:21, endln:13:32
    |vpiParent:
    \_Interface: work@PerformanceCounterIF (work@PerformanceCounterIF), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:11:1, endln:18:13
    |vpiTypespec:
    \_RefTypespec: (work@PerformanceCounterIF.perfCounter.PerfCounterPath), line:13:5, endln:13:20
      |vpiParent:
      \_StructVar: (work@PerformanceCounterIF.perfCounter), line:13:21, endln:13:32
      |vpiName:PerfCounterPath
      |vpiFullName:work@PerformanceCounterIF.perfCounter.PerfCounterPath
      |vpiActual:
      \_StructTypespec: (PerfCounterPath), line:4:9, endln:8:2
    |vpiName:perfCounter
    |vpiFullName:work@PerformanceCounterIF.perfCounter
    |vpiVisibility:1
  |vpiImportTypespec:
  \_StructVar: (work@PerformanceCounterIF.perfCounter), line:13:21, endln:13:32
  |vpiImportTypespec:
  \_LogicNet: (work@PerformanceCounterIF.perfCounter), line:13:21, endln:13:32
    |vpiParent:
    \_Interface: work@PerformanceCounterIF (work@PerformanceCounterIF), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:11:1, endln:18:13
    |vpiName:perfCounter
    |vpiFullName:work@PerformanceCounterIF.perfCounter
  |vpiDefName:work@PerformanceCounterIF
  |vpiNet:
  \_LogicNet: (work@PerformanceCounterIF.perfCounter), line:13:21, endln:13:32
  |vpiModport:
  \_Modport: (CSR), line:14:13, endln:14:16
    |vpiParent:
    \_Interface: work@PerformanceCounterIF (work@PerformanceCounterIF), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:11:1, endln:18:13
    |vpiName:CSR
|vpiAllModules:
\_Module: work@CSR_Unit (work@CSR_Unit), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:20:1, endln:27:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@CSR_Unit
  |vpiTypedef:
  \_InterfaceTypespec: (PerformanceCounterIF), line:21:5, endln:21:25
    |vpiParent:
    \_Module: work@CSR_Unit (work@CSR_Unit), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:20:1, endln:27:10
    |vpiName:PerformanceCounterIF
    |vpiInterface:
    \_Interface: work@PerformanceCounterIF (work@PerformanceCounterIF), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:11:1, endln:18:13
  |vpiTypedef:
  \_InterfaceTypespec: (CSR), line:21:26, endln:21:29
    |vpiParent:
    \_Module: work@CSR_Unit (work@CSR_Unit), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:20:1, endln:27:10
    |vpiName:CSR
    |vpiIsModPort:1
    |vpiInterface:
    \_Interface: work@PerformanceCounterIF (work@PerformanceCounterIF), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:11:1, endln:18:13
  |vpiImportTypespec:
  \_InterfaceTypespec: (PerformanceCounterIF), line:21:5, endln:21:25
  |vpiImportTypespec:
  \_InterfaceTypespec: (CSR), line:21:26, endln:21:29
  |vpiImportTypespec:
  \_LogicNet: (work@CSR_Unit.mshrID), line:25:9, endln:25:15
    |vpiParent:
    \_Module: work@CSR_Unit (work@CSR_Unit), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:20:1, endln:27:10
    |vpiName:mshrID
    |vpiFullName:work@CSR_Unit.mshrID
    |vpiNetType:1
  |vpiDefName:work@CSR_Unit
  |vpiNet:
  \_LogicNet: (work@CSR_Unit.mshrID), line:25:9, endln:25:15
  |vpiPort:
  \_Port: (perfCounter), line:21:30, endln:21:41
    |vpiParent:
    \_Module: work@CSR_Unit (work@CSR_Unit), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:20:1, endln:27:10
    |vpiName:perfCounter
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@CSR_Unit.perfCounter.CSR), line:21:5, endln:21:25
      |vpiParent:
      \_Port: (perfCounter), line:21:30, endln:21:41
      |vpiName:CSR
      |vpiFullName:work@CSR_Unit.perfCounter.CSR
      |vpiActual:
      \_InterfaceTypespec: (CSR), line:21:26, endln:21:29
  |vpiContAssign:
  \_ContAssign: , line:25:9, endln:25:53
    |vpiParent:
    \_Module: work@CSR_Unit (work@CSR_Unit), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:20:1, endln:27:10
    |vpiRhs:
    \_HierPath: (perfCounter.perfCounter.numLoadMiss), line:25:18, endln:25:53
      |vpiParent:
      \_ContAssign: , line:25:9, endln:25:53
      |vpiActual:
      \_RefObj: (perfCounter), line:25:18, endln:25:29
        |vpiParent:
        \_HierPath: (perfCounter.perfCounter.numLoadMiss), line:25:18, endln:25:53
        |vpiName:perfCounter
        |vpiActual:
        \_Port: (perfCounter), line:21:30, endln:21:41
      |vpiActual:
      \_RefObj: (perfCounter), line:25:30, endln:25:41
        |vpiParent:
        \_HierPath: (perfCounter.perfCounter.numLoadMiss), line:25:18, endln:25:53
        |vpiName:perfCounter
        |vpiActual:
        \_LogicNet: (work@PerformanceCounterIF.perfCounter), line:13:21, endln:13:32
      |vpiActual:
      \_RefObj: (work@CSR_Unit.numLoadMiss), line:25:42, endln:25:53
        |vpiParent:
        \_HierPath: (perfCounter.perfCounter.numLoadMiss), line:25:18, endln:25:53
        |vpiName:numLoadMiss
        |vpiFullName:work@CSR_Unit.numLoadMiss
        |vpiActual:
        \_TypespecMember: (numLoadMiss), line:6:10, endln:6:21
      |vpiName:perfCounter.perfCounter.numLoadMiss
    |vpiLhs:
    \_RefObj: (work@CSR_Unit.mshrID), line:25:9, endln:25:15
      |vpiParent:
      \_ContAssign: , line:25:9, endln:25:53
      |vpiName:mshrID
      |vpiFullName:work@CSR_Unit.mshrID
      |vpiActual:
      \_LogicNet: (work@CSR_Unit.mshrID), line:25:9, endln:25:15
|vpiTypedef:
\_IntTypespec: (DataPath), line:2:9, endln:2:12
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:DataPath
  |vpiSigned:1
|vpiTypedef:
\_StructTypespec: (PerfCounterPath), line:4:9, endln:8:2
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:PerfCounterPath
  |vpiPacked:1
  |vpiTypespecMember:
  \_TypespecMember: (numLoadMiss), line:6:10, endln:6:21
    |vpiParent:
    \_StructTypespec: (PerfCounterPath), line:4:9, endln:8:2
    |vpiName:numLoadMiss
    |vpiTypespec:
    \_RefTypespec: (PerfCounterPath.numLoadMiss.DataPath), line:6:1, endln:6:9
      |vpiParent:
      \_TypespecMember: (numLoadMiss), line:6:10, endln:6:21
      |vpiName:DataPath
      |vpiFullName:PerfCounterPath.numLoadMiss.DataPath
      |vpiActual:
      \_IntTypespec: (DataPath), line:2:9, endln:2:12
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
