
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.90000000000000000000;
1.90000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_12_1";
mvm_32_32_12_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_12_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_12_1' with
	the parameters "32,32,12,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b12_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b12_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b12_g1' with
	the parameters "1,32,12,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b12_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b12_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b12_g1' with
	the parameters "12,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b12_g1' with
	the parameters "24,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b12_g1' with
	the parameters "12,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b12_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b12_SIZE32' with
	the parameters "12,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b12_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b12_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  12   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b12_SIZE32_LOGSIZE5/105 |   32   |   12    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b12_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "24,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  24   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 921 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b12_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b24_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b24_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b12_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b12_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b12_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b12_g1'
  Processing 'mvm_32_32_12_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b12_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b12_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b12_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b12_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b12_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b12_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b12_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b12_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b12_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b12_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b12_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b12_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b12_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b12_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b12_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b12_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b12_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b12_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b12_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b12_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b12_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b12_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b12_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b12_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b12_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b12_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b12_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b12_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b12_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b12_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b12_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b12_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b12_g1_1_DW_mult_tc_0'
  Mapping 'mac_b12_g1_2_DW_mult_tc_0'
  Mapping 'mac_b12_g1_3_DW_mult_tc_0'
  Mapping 'mac_b12_g1_4_DW_mult_tc_0'
  Mapping 'mac_b12_g1_5_DW_mult_tc_0'
  Mapping 'mac_b12_g1_6_DW_mult_tc_0'
  Mapping 'mac_b12_g1_7_DW_mult_tc_0'
  Mapping 'mac_b12_g1_8_DW_mult_tc_0'
  Mapping 'mac_b12_g1_9_DW_mult_tc_0'
  Mapping 'mac_b12_g1_10_DW_mult_tc_0'
  Mapping 'mac_b12_g1_11_DW_mult_tc_0'
  Mapping 'mac_b12_g1_12_DW_mult_tc_0'
  Mapping 'mac_b12_g1_13_DW_mult_tc_0'
  Mapping 'mac_b12_g1_14_DW_mult_tc_0'
  Mapping 'mac_b12_g1_15_DW_mult_tc_0'
  Mapping 'mac_b12_g1_16_DW_mult_tc_0'
  Mapping 'mac_b12_g1_17_DW_mult_tc_0'
  Mapping 'mac_b12_g1_18_DW_mult_tc_0'
  Mapping 'mac_b12_g1_19_DW_mult_tc_0'
  Mapping 'mac_b12_g1_20_DW_mult_tc_0'
  Mapping 'mac_b12_g1_21_DW_mult_tc_0'
  Mapping 'mac_b12_g1_22_DW_mult_tc_0'
  Mapping 'mac_b12_g1_23_DW_mult_tc_0'
  Mapping 'mac_b12_g1_24_DW_mult_tc_0'
  Mapping 'mac_b12_g1_25_DW_mult_tc_0'
  Mapping 'mac_b12_g1_26_DW_mult_tc_0'
  Mapping 'mac_b12_g1_27_DW_mult_tc_0'
  Mapping 'mac_b12_g1_28_DW_mult_tc_0'
  Mapping 'mac_b12_g1_29_DW_mult_tc_0'
  Mapping 'mac_b12_g1_30_DW_mult_tc_0'
  Mapping 'mac_b12_g1_31_DW_mult_tc_0'
  Mapping 'mac_b12_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:50  284712.3      0.77    1917.3   58521.9                          
    0:00:50  284712.3      0.77    1917.3   58521.9                          
    0:00:51  285314.0      0.77    1911.3   58102.4                          
    0:00:51  285907.7      0.77    1905.2   57682.9                          
    0:00:52  286501.4      0.77    1899.2   57263.5                          
    0:00:52  287095.1      0.77    1893.2   56844.0                          
    0:00:52  287688.8      0.77    1887.1   56424.5                          
    0:00:53  288282.6      0.77    1881.1   56005.0                          
    0:00:53  288872.0      0.77    1502.3   43056.5                          
    0:00:54  289464.7      0.77    1097.0   29483.0                          
    0:00:55  290061.8      0.77     691.6   15819.2                          
    0:00:56  290644.4      0.77     311.8    2645.3                          
    0:01:19  294371.3      0.53     176.9       0.0                          
    0:01:20  294345.8      0.53     176.9       0.0                          
    0:01:20  294345.8      0.53     176.9       0.0                          
    0:01:20  294346.3      0.53     176.9       0.0                          
    0:01:21  294346.3      0.53     176.9       0.0                          
    0:01:42  257266.7      0.94     181.2       0.0                          
    0:01:45  257213.0      0.55     157.9       0.0                          
    0:01:48  257224.7      0.54     156.7       0.0                          
    0:01:49  257238.2      0.53     155.0       0.0                          
    0:01:57  257253.6      0.52     153.4       0.0                          
    0:01:58  257260.6      0.53     152.9       0.0                          
    0:01:59  257262.4      0.52     152.5       0.0                          
    0:02:01  257269.1      0.51     151.7       0.0                          
    0:02:02  257281.8      0.51     150.6       0.0                          
    0:02:03  257288.8      0.51     150.0       0.0                          
    0:02:04  257301.0      0.50     149.0       0.0                          
    0:02:05  257307.4      0.49     148.2       0.0                          
    0:02:05  257312.7      0.48     147.7       0.0                          
    0:02:06  257312.4      0.48     147.7       0.0                          
    0:02:06  257312.4      0.48     147.7       0.0                          
    0:02:06  257312.4      0.48     147.7       0.0                          
    0:02:07  257312.4      0.48     147.7       0.0                          
    0:02:07  257312.4      0.48     147.7       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:07  257312.4      0.48     147.7       0.0                          
    0:02:07  257335.8      0.48     146.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:07  257348.9      0.47     146.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:02:07  257377.6      0.47     144.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:07  257418.3      0.47     142.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:07  257466.2      0.47     139.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:07  257514.1      0.47     136.1       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:07  257561.9      0.47     133.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:07  257609.8      0.47     130.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:07  257631.9      0.47     129.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:02:07  257640.9      0.46     128.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:07  257652.9      0.46     128.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[22]/D
    0:02:08  257665.9      0.46     127.9       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[22]/D
    0:02:08  257686.4      0.45     127.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:08  257704.8      0.45     126.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:02:08  257724.2      0.45     125.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:02:08  257749.2      0.45     124.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:08  257782.7      0.45     123.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:08  257816.2      0.45     121.2       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:08  257849.8      0.45     119.4       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:08  257870.2      0.45     118.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[22]/D
    0:02:08  257872.4      0.44     118.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[22]/D
    0:02:08  257881.7      0.44     118.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[22]/D
    0:02:08  257894.4      0.44     117.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:08  257915.2      0.44     116.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:08  257932.7      0.44     116.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[22]/D
    0:02:09  257952.7      0.43     115.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:09  257970.8      0.43     115.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:09  257975.6      0.43     115.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:09  257982.5      0.43     114.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:09  258004.0      0.42     113.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  258024.3      0.42     112.2       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  258037.8      0.42     112.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:09  258052.2      0.42     111.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:02:09  258070.5      0.42     111.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:09  258080.4      0.42     111.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:09  258085.7      0.42     110.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:09  258095.5      0.42     110.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:09  258105.4      0.42     110.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:09  258118.1      0.41     110.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:09  258129.1      0.41     109.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:10  258141.8      0.41     109.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[22]/D
    0:02:10  258157.0      0.41     109.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:02:10  258172.7      0.41     109.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:10  258200.9      0.41     108.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:10  258217.1      0.41     108.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:10  258226.7      0.41     108.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[22]/D
    0:02:10  258247.2      0.41     107.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:10  258261.0      0.40     107.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:10  258279.1      0.40     107.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:10  258279.1      0.40     107.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:10  258298.8      0.39     106.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:10  258312.9      0.39     106.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:02:11  258328.8      0.39     106.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[22]/D
    0:02:11  258346.9      0.39     105.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258360.2      0.39     105.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:02:11  258370.3      0.38     105.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258388.4      0.38     105.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258404.9      0.38     104.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258415.0      0.38     104.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258424.6      0.38     104.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258444.0      0.38     104.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258455.2      0.38     104.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258462.4      0.37     103.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258471.1      0.37     103.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258478.6      0.37     103.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:11  258482.6      0.37     103.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258496.7      0.37     103.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258505.2      0.36     102.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258515.3      0.36     102.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:12  258520.3      0.36     102.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258531.2      0.36     102.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258538.7      0.36     102.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258548.3      0.36     102.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258556.5      0.36     101.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258570.1      0.36     101.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[22]/D
    0:02:12  258581.8      0.36     101.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258594.0      0.36     101.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258598.8      0.36     101.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:12  258608.7      0.36     100.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258617.7      0.36     100.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258625.1      0.35     100.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258628.3      0.35     100.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258632.1      0.35     100.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258638.7      0.35     100.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258656.5      0.35     100.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258661.1      0.35      99.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258704.9      0.35      99.1      72.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  258757.6      0.35      98.3     169.5 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:13  258779.2      0.35      97.7     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258789.0      0.35      97.5     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258799.1      0.35      97.3     193.7 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258811.1      0.35      97.0     193.7 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258824.9      0.35      96.7     193.7 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:13  258832.4      0.34      96.6     193.7 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258848.3      0.34      96.0     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  258905.8      0.34      93.9     193.7 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  258935.3      0.34      93.0     193.7 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258937.4      0.34      92.9     193.7 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258953.4      0.34      92.5     193.7 path/path/path/genblk1.add_in_reg[23]/D
    0:02:14  258962.7      0.34      92.3     193.7 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258976.3      0.34      92.2     193.7 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:14  258994.9      0.34      91.9     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:14  259012.4      0.34      91.6     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:14  259047.3      0.34      91.4     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259067.2      0.34      91.1     314.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  259096.5      0.33      90.8     339.0 path/genblk1[28].path/path/genblk1.add_in_reg[22]/D
    0:02:14  259104.7      0.33      90.7     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:14  259129.5      0.33      90.5     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:14  259131.1      0.33      90.4     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259138.8      0.33      90.2     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259149.4      0.33      89.6     387.5 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  259160.1      0.33      89.4     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259160.1      0.33      89.4     387.5 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259177.6      0.33      88.7     387.5 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  259206.1      0.33      87.7     387.5 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  259214.1      0.32      87.5     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259219.7      0.32      87.4     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259234.3      0.32      87.3     387.5 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259242.0      0.32      87.0     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259275.0      0.32      86.6     435.9 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  259284.8      0.32      86.3     435.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  259300.3      0.32      85.9     435.9 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  259331.6      0.32      85.6     484.3 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259342.3      0.32      85.5     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:15  259345.2      0.32      85.4     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:15  259349.5      0.32      85.4     484.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259353.2      0.32      85.3     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259365.2      0.32      85.1     484.3 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259379.3      0.32      84.9     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259385.6      0.32      84.9     484.3 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259397.9      0.32      84.6     484.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  259407.5      0.32      84.2     484.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  259428.7      0.32      83.5     484.3 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259441.8      0.31      83.2     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259442.0      0.31      83.2     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259448.7      0.31      83.1     484.3 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259460.9      0.31      83.0     484.3 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259461.4      0.31      83.0     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:16  259462.8      0.31      82.9     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259469.2      0.31      82.9     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259469.2      0.31      82.9     484.3 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259478.2      0.31      82.8     484.3 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:16  259487.5      0.31      82.6     484.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259493.9      0.31      82.5     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:17  259505.9      0.31      82.2     484.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  259517.8      0.31      81.9     484.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  259535.7      0.31      81.6     484.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  259549.0      0.31      81.3     484.3 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259553.2      0.31      81.2     484.3 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259568.4      0.31      80.9     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259572.4      0.31      80.9     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259573.7      0.31      80.9     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259582.5      0.30      80.7     484.3 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259593.9      0.30      80.5     484.3 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259606.4      0.30      80.3     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:17  259623.4      0.30      79.8     484.3 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  259630.4      0.30      79.7     484.3 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259632.0      0.30      79.7     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259635.7      0.30      79.7     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259639.7      0.30      79.6     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259647.1      0.30      79.5     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259669.2      0.30      78.8     484.3 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  259680.9      0.30      78.5     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259700.3      0.30      78.4     508.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  259718.1      0.30      78.0     508.6 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  259723.5      0.30      77.9     508.6 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:18  259739.4      0.30      77.4     508.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  259766.0      0.30      77.1     532.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  259791.6      0.30      76.8     557.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259805.7      0.30      76.3     557.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  259821.6      0.30      75.9     557.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:18  259834.6      0.30      75.5     557.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259845.3      0.30      75.4     557.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:18  259857.5      0.29      75.1     557.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  259869.0      0.29      74.9     557.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259878.5      0.29      74.7     557.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259884.1      0.29      74.6     557.0 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259895.3      0.29      74.4     557.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  259911.3      0.29      74.3     557.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259923.0      0.29      74.1     557.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:02:19  259928.5      0.29      74.0     557.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259934.7      0.29      73.7     557.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259957.0      0.29      73.2     557.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:19  259966.6      0.29      73.1     557.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259975.1      0.29      73.0     557.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259987.9      0.29      72.8     557.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:19  259998.0      0.29      72.6     557.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260002.0      0.29      72.5     557.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260011.5      0.29      72.3     557.0 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260017.9      0.29      72.1     557.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260037.9      0.29      71.6     557.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  260042.4      0.28      71.5     557.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260045.6      0.28      71.5     557.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260056.2      0.28      71.2     557.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260073.8      0.28      70.8     557.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260085.8      0.28      70.5     557.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  260100.6      0.28      70.1     557.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260104.4      0.28      70.1     557.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260117.9      0.28      69.8     557.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  260125.4      0.28      69.7     557.0 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260133.1      0.28      69.6     557.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260141.6      0.28      69.5     557.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:20  260152.3      0.28      69.1     557.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:20  260162.1      0.28      68.9     557.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  260163.2      0.28      68.9     557.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260174.1      0.28      68.8     557.0 path/path/path/genblk1.add_in_reg[23]/D
    0:02:21  260185.0      0.27      68.5     557.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  260194.8      0.27      68.3     557.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260209.4      0.27      68.2     557.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260220.3      0.27      68.0     557.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260229.4      0.27      67.7     557.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  260236.0      0.27      67.5     557.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260244.0      0.27      67.4     557.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260260.0      0.27      67.3     557.0 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260261.6      0.27      67.2     557.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260271.4      0.27      67.1     557.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260281.5      0.27      66.8     557.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:21  260284.2      0.27      66.7     557.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:21  260304.4      0.27      66.3     557.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  260312.4      0.27      66.1     557.0 path/genblk1[17].path/path/genblk1.add_in_reg[22]/D
    0:02:22  260327.3      0.27      66.0     557.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260356.3      0.27      65.6     581.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  260364.8      0.27      65.4     581.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  260373.6      0.27      65.2     581.2 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260374.4      0.27      65.1     581.2 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260379.1      0.27      65.1     581.2 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260383.9      0.27      65.0     581.2 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260391.4      0.27      64.9     581.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  260397.8      0.27      64.8     581.2 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260411.3      0.27      64.7     581.2 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260427.0      0.26      64.1     581.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:22  260430.0      0.26      64.1     581.2 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260440.1      0.26      64.0     581.2 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:22  260457.4      0.26      63.6     581.2 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260465.6      0.26      63.5     581.2 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260466.9      0.26      63.4     581.2 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260478.1      0.26      63.1     581.2 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260494.6      0.26      62.9     581.2 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260501.5      0.26      62.7     581.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260505.0      0.26      62.5     581.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260514.8      0.26      62.3     581.2 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260524.9      0.26      62.2     605.4 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260543.5      0.26      61.9     605.4 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260561.4      0.26      61.6     605.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260561.4      0.26      61.6     605.4 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260569.3      0.26      61.4     605.4 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260569.3      0.26      61.4     605.4 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260572.8      0.26      61.4     605.4 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260577.1      0.26      61.3     605.4 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:23  260589.3      0.26      61.0     605.4 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:23  260595.4      0.26      60.8     605.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260605.8      0.25      60.6     605.4 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260616.4      0.25      60.5     605.4 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260623.1      0.25      60.4     605.4 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260628.9      0.25      60.3     605.4 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260629.5      0.25      60.2     605.4 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260639.3      0.25      60.0     605.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260646.5      0.25      59.9     605.4 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260646.5      0.25      59.9     605.4 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260649.1      0.25      59.8     605.4 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260656.6      0.25      59.7     605.4 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:24  260668.8      0.25      59.5     605.4 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:24  260670.7      0.25      59.5     605.4 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260675.2      0.25      59.5     605.4 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260676.3      0.25      59.4     605.4 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260678.4      0.25      59.4     605.4 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  260690.4      0.25      59.2     605.4 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260696.5      0.25      59.1     605.4 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260706.9      0.25      58.9     605.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  260712.7      0.25      58.7     605.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  260729.5      0.25      58.5     629.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  260731.6      0.25      58.5     629.6 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260740.9      0.25      58.4     629.6 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:02:25  260749.4      0.25      58.2     629.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  260757.4      0.25      58.0     629.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:25  260766.2      0.24      57.9     629.6 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260773.1      0.24      57.7     629.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:25  260779.2      0.24      57.6     629.6 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260786.7      0.24      57.5     629.6 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260795.4      0.24      57.3     629.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  260810.3      0.24      57.1     629.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  260818.3      0.24      56.9     629.6 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260823.6      0.24      56.7     629.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  260829.0      0.24      56.6     629.6 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260832.9      0.24      56.5     629.6 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260838.3      0.24      56.4     629.6 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260844.1      0.24      56.3     629.6 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260852.6      0.24      56.2     629.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  260862.2      0.24      56.0     629.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  260871.5      0.23      55.8     629.6 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260881.6      0.23      55.6     629.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:26  260892.5      0.23      55.5     629.6 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:26  260896.8      0.23      55.3     629.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  260911.7      0.23      55.1     629.6 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260915.1      0.23      55.0     629.6 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260921.3      0.23      54.9     629.6 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260927.9      0.23      54.8     629.6 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:02:27  260938.0      0.23      54.5     629.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260944.1      0.23      54.4     629.6 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260955.0      0.23      54.2     629.6 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260965.1      0.23      54.0     629.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  260975.3      0.23      53.8     629.6 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:27  260981.6      0.23      53.7     629.6 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  261001.3      0.23      53.4     629.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  261006.4      0.23      53.3     629.6 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:27  261021.3      0.23      53.1     629.6 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:27  261031.4      0.23      52.9     629.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:27  261037.5      0.22      52.9     629.6 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:27  261044.7      0.22      52.7     629.6 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:27  261050.0      0.22      52.6     629.6 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:28  261057.2      0.22      52.5     629.6 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:28  261067.8      0.22      52.2     629.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  261076.6      0.22      52.0     629.6 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:28  261085.6      0.22      51.9     629.6 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:28  261088.3      0.22      51.9     629.6 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  261092.8      0.22      51.8     629.6 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:28  261095.8      0.22      51.7     629.6 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:28  261104.8      0.22      51.6     629.6 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:28  261108.8      0.22      51.5     629.6 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:28  261116.2      0.22      51.4     629.6 path/path/path/genblk1.add_in_reg[23]/D
    0:02:28  261123.9      0.22      51.3     629.6 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:28  261131.9      0.22      51.1     629.6 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:28  261139.4      0.22      51.0     629.6 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:28  261146.6      0.22      50.8     629.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  261154.8      0.22      50.6     629.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:28  261162.5      0.22      50.5     629.6 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:28  261171.0      0.22      50.4     629.6 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:29  261179.0      0.22      50.2     629.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  261186.2      0.22      50.0     629.6 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  261192.8      0.22      49.9     629.6 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:29  261201.6      0.22      49.8     629.6 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:29  261224.2      0.22      49.7     653.9 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:29  261229.8      0.22      49.5     653.9 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:29  261239.4      0.22      49.5     653.9 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:29  261241.5      0.21      49.4     653.9 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:29  261251.6      0.21      49.3     653.9 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:29  261262.5      0.21      49.1     653.9 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  261264.9      0.21      49.0     653.9 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:29  261266.0      0.21      49.0     653.9 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  261271.8      0.21      48.9     653.9 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  261283.3      0.21      48.8     653.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  261294.2      0.21      48.7     653.9 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:29  261297.6      0.21      48.6     653.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:29  261305.1      0.21      48.4     653.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  261310.7      0.21      48.4     653.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  261318.9      0.21      48.2     653.9 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261323.7      0.21      48.1     653.9 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261331.4      0.21      48.0     653.9 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261340.7      0.21      47.9     653.9 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261349.3      0.21      47.7     653.9 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261357.0      0.21      47.5     653.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  261364.9      0.21      47.4     653.9 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  261367.6      0.21      47.3     653.9 path/genblk1[28].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261374.0      0.21      47.2     653.9 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261380.1      0.21      47.0     653.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  261388.6      0.21      46.9     653.9 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261399.0      0.21      46.7     653.9 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:30  261407.5      0.21      46.6     653.9 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  261411.8      0.21      46.5     653.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  261420.5      0.20      46.4     653.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  261429.6      0.20      46.2     653.9 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:30  261438.1      0.20      46.1     653.9 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261449.0      0.20      46.0     653.9 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  261458.3      0.20      45.8     653.9 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261464.7      0.20      45.7     653.9 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261467.6      0.20      45.6     653.9 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261473.7      0.20      45.5     653.9 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261480.4      0.20      45.4     653.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  261482.0      0.20      45.4     653.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  261491.0      0.20      45.3     653.9 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261495.6      0.20      45.2     653.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261502.5      0.20      45.1     653.9 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261509.9      0.20      45.0     653.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  261515.8      0.20      44.9     653.9 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261520.6      0.20      44.8     653.9 path/genblk1[31].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261524.0      0.20      44.7     653.9 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261527.2      0.20      44.7     653.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:31  261534.4      0.20      44.6     653.9 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261540.2      0.20      44.5     653.9 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261544.5      0.20      44.5     653.9 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:31  261546.4      0.20      44.4     653.9 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  261551.1      0.20      44.4     653.9 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261555.9      0.20      44.3     653.9 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261558.6      0.20      44.2     653.9 path/genblk1[26].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261561.3      0.20      44.1     653.9 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261563.6      0.20      44.0     653.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  261566.3      0.20      44.0     653.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  261569.0      0.20      43.9     653.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  261574.0      0.20      43.8     653.9 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261578.0      0.20      43.7     653.9 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261580.4      0.20      43.7     653.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  261586.5      0.20      43.6     653.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:32  261590.0      0.20      43.5     653.9 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261595.6      0.19      43.5     653.9 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261602.0      0.19      43.4     653.9 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261605.9      0.19      43.4     653.9 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:32  261613.7      0.19      43.4     653.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:33  261614.2      0.19      43.4     653.9                          
    0:02:34  261594.0      0.19      43.4     653.9                          
    0:02:35  261559.9      0.19      43.3     653.9                          
    0:02:35  261559.9      0.19      43.3     653.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:35  261559.9      0.19      43.3     653.9                          
    0:02:35  261550.1      0.19      43.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:35  261559.1      0.19      43.1       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:35  261564.2      0.19      43.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:35  261572.2      0.19      42.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:35  261586.3      0.19      42.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:35  261590.8      0.19      42.4       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:35  261600.1      0.19      42.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:35  261607.0      0.19      42.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:36  261612.6      0.19      42.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[23]/D
    0:02:36  261619.8      0.19      41.9       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:36  261623.8      0.19      41.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:36  261629.3      0.19      41.7       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:02:36  261643.2      0.19      41.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:36  261650.6      0.19      41.4       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:36  261653.8      0.19      41.2       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[23]/D
    0:02:36  261666.9      0.19      41.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[23]/D
    0:02:36  261674.3      0.19      40.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[23]/D
    0:02:36  261689.5      0.19      40.6       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[23]/D
    0:02:36  261693.5      0.19      40.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:36  261703.0      0.19      40.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:37  261703.8      0.19      40.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261704.4      0.19      40.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261710.2      0.19      40.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261716.3      0.19      40.1       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:37  261725.9      0.19      39.9       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:37  261733.4      0.19      39.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261736.3      0.19      39.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261743.5      0.19      39.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:37  261746.1      0.19      39.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[22]/D
    0:02:37  261747.7      0.19      39.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261755.4      0.19      39.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261754.4      0.19      39.2       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:02:37  261754.6      0.19      39.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:37  261761.3      0.19      39.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261770.9      0.19      39.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:37  261772.7      0.19      38.9       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  261773.3      0.19      38.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261778.0      0.19      38.7       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:38  261778.0      0.19      38.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261782.3      0.19      38.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261786.0      0.19      38.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261794.8      0.19      38.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261802.0      0.19      38.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:38  261802.8      0.19      38.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:02:38  261802.8      0.19      38.5       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:38  261802.8      0.19      38.5       0.0                          
    0:02:39  261802.8      0.19      38.5       0.0                          
    0:02:45  261006.4      0.19      38.4       0.0                          
    0:02:47  260932.4      0.19      38.4       0.0                          
    0:02:49  260869.1      0.19      38.4       0.0                          
    0:02:49  260840.9      0.19      38.4       0.0                          
    0:02:50  260823.4      0.19      38.4       0.0                          
    0:02:50  260805.8      0.19      38.4       0.0                          
    0:02:50  260788.3      0.19      38.4       0.0                          
    0:02:50  260770.7      0.19      38.4       0.0                          
    0:02:51  260753.1      0.19      38.4       0.0                          
    0:02:51  260735.6      0.19      38.4       0.0                          
    0:02:51  260718.0      0.19      38.4       0.0                          
    0:02:51  260718.0      0.19      38.4       0.0                          
    0:02:52  260718.0      0.19      38.4       0.0                          
    0:02:53  260629.5      0.21      39.0       0.0                          
    0:02:53  260627.6      0.21      39.0       0.0                          
    0:02:53  260627.6      0.21      39.0       0.0                          
    0:02:53  260627.6      0.21      39.0       0.0                          
    0:02:53  260627.6      0.21      39.0       0.0                          
    0:02:53  260627.6      0.21      39.0       0.0                          
    0:02:53  260627.6      0.21      39.0       0.0                          
    0:02:54  260635.6      0.19      38.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:54  260637.7      0.19      38.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:54  260638.2      0.19      38.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:54  260638.8      0.19      38.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:54  260642.0      0.19      38.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[23]/D
    0:02:54  260647.5      0.19      38.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:54  260647.5      0.19      38.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:54  260646.7      0.19      38.6       0.0                          
    0:03:00  260596.2      0.19      38.6       0.0                          
    0:03:01  260504.7      0.19      38.6       0.0                          
    0:03:02  260440.1      0.19      38.6       0.0                          
    0:03:02  260329.9      0.19      38.6       0.0                          
    0:03:03  260218.2      0.19      38.6       0.0                          
    0:03:03  260108.1      0.19      38.6       0.0                          
    0:03:04  259996.4      0.19      38.6       0.0                          
    0:03:04  259884.7      0.19      38.6       0.0                          
    0:03:05  259774.5      0.19      38.6       0.0                          
    0:03:05  259662.8      0.19      38.6       0.0                          
    0:03:06  259552.7      0.19      38.6       0.0                          
    0:03:06  259441.0      0.19      38.6       0.0                          
    0:03:06  259330.8      0.19      38.6       0.0                          
    0:03:07  259219.1      0.19      38.6       0.0                          
    0:03:07  259177.6      0.19      38.6       0.0                          
    0:03:07  259132.1      0.19      38.6       0.0                          
    0:03:08  259084.5      0.19      38.6       0.0                          
    0:03:08  259044.4      0.19      38.6       0.0                          
    0:03:08  259004.7      0.19      38.6       0.0                          
    0:03:09  258959.2      0.19      38.6       0.0                          
    0:03:09  258913.8      0.19      38.6       0.0                          
    0:03:09  258872.3      0.19      38.6       0.0                          
    0:03:10  258832.4      0.19      38.6       0.0                          
    0:03:10  258784.5      0.19      38.6       0.0                          
    0:03:10  258738.2      0.19      38.6       0.0                          
    0:03:10  258688.7      0.19      38.6       0.0                          
    0:03:11  258644.0      0.19      38.6       0.0                          
    0:03:11  258585.5      0.19      38.6       0.0                          
    0:03:12  258506.5      0.19      38.6       0.0                          
    0:03:12  258428.3      0.19      38.6       0.0                          
    0:03:13  258350.1      0.19      38.6       0.0                          
    0:03:13  258268.7      0.19      38.6       0.0                          
    0:03:13  258194.5      0.19      38.6       0.0                          
    0:03:14  258115.5      0.19      38.6       0.0                          
    0:03:14  258038.1      0.19      38.6       0.0                          
    0:03:15  257980.4      0.19      38.6       0.0                          
    0:03:15  257978.0      0.19      38.6       0.0                          
    0:03:16  257972.9      0.19      38.6       0.0                          
    0:03:16  257972.1      0.19      38.6       0.0                          
    0:03:22  257971.1      0.19      38.6       0.0                          
    0:03:23  257967.9      0.19      38.6       0.0                          
    0:03:24  257960.4      0.19      38.7       0.0                          
    0:03:24  257960.4      0.19      38.7       0.0                          
    0:03:24  257960.4      0.19      38.7       0.0                          
    0:03:24  257960.4      0.19      38.7       0.0                          
    0:03:24  257960.4      0.19      38.7       0.0                          
    0:03:24  257960.4      0.19      38.7       0.0                          
    0:03:24  257970.5      0.19      38.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:03:26  257972.1      0.19      38.5       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_12_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1347 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 30729 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_12_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 19:34:31 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_12_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           42
Number of nets:                            42
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             115958.710715
Buf/Inv area:                     5256.691969
Noncombinational area:          142013.405022
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                257972.115737
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_12_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 19:34:42 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_12_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  86.6700 mW   (90%)
  Net Switching Power  =   9.5630 mW   (10%)
                         ---------
Total Dynamic Power    =  96.2330 mW  (100%)

Cell Leakage Power     =   5.3043 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       8.2929e+04        1.2366e+03        2.4238e+06        8.6587e+04  (  85.28%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  3.7412e+03        8.3268e+03        2.8805e+06        1.4948e+04  (  14.72%)
--------------------------------------------------------------------------------------------------
Total          8.6670e+04 uW     9.5633e+03 uW     5.3043e+06 nW     1.0153e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_12_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 19:34:42 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[12].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[12].path/path/genblk1.add_in_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_12_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[12].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[12].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[12].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[12].path/Mat_a_Mem/Mem/data_out[1] (memory_b12_SIZE32_LOGSIZE5_40)
                                                          0.00       0.22 f
  path/genblk1[12].path/Mat_a_Mem/data_out[1] (seqMemory_b12_SIZE32_40)
                                                          0.00       0.22 f
  path/genblk1[12].path/path/in0[1] (mac_b12_g1_20)       0.00       0.22 f
  path/genblk1[12].path/path/mult_21/a[1] (mac_b12_g1_20_DW_mult_tc_0)
                                                          0.00       0.22 f
  path/genblk1[12].path/path/mult_21/U518/ZN (INV_X1)     0.03       0.25 r
  path/genblk1[12].path/path/mult_21/U477/Z (XOR2_X1)     0.07       0.32 r
  path/genblk1[12].path/path/mult_21/U334/Z (BUF_X1)      0.05       0.37 r
  path/genblk1[12].path/path/mult_21/U517/ZN (NAND2_X1)
                                                          0.04       0.40 f
  path/genblk1[12].path/path/mult_21/U556/ZN (OAI22_X1)
                                                          0.06       0.46 r
  path/genblk1[12].path/path/mult_21/U81/S (HA_X1)        0.05       0.51 f
  path/genblk1[12].path/path/mult_21/U441/ZN (NAND2_X1)
                                                          0.04       0.55 r
  path/genblk1[12].path/path/mult_21/U442/ZN (NAND3_X1)
                                                          0.04       0.59 f
  path/genblk1[12].path/path/mult_21/U423/ZN (NAND2_X1)
                                                          0.03       0.62 r
  path/genblk1[12].path/path/mult_21/U325/ZN (NAND3_X1)
                                                          0.04       0.66 f
  path/genblk1[12].path/path/mult_21/U386/ZN (NAND2_X1)
                                                          0.04       0.70 r
  path/genblk1[12].path/path/mult_21/U347/ZN (NAND3_X1)
                                                          0.04       0.74 f
  path/genblk1[12].path/path/mult_21/U401/ZN (NAND2_X1)
                                                          0.04       0.78 r
  path/genblk1[12].path/path/mult_21/U404/ZN (NAND3_X1)
                                                          0.04       0.82 f
  path/genblk1[12].path/path/mult_21/U429/ZN (NAND2_X1)
                                                          0.03       0.85 r
  path/genblk1[12].path/path/mult_21/U431/ZN (NAND3_X1)
                                                          0.03       0.88 f
  path/genblk1[12].path/path/mult_21/U18/CO (FA_X1)       0.10       0.98 f
  path/genblk1[12].path/path/mult_21/U495/ZN (NAND2_X1)
                                                          0.04       1.02 r
  path/genblk1[12].path/path/mult_21/U361/ZN (NAND3_X1)
                                                          0.04       1.06 f
  path/genblk1[12].path/path/mult_21/U446/ZN (NAND2_X1)
                                                          0.04       1.10 r
  path/genblk1[12].path/path/mult_21/U448/ZN (NAND3_X1)
                                                          0.04       1.13 f
  path/genblk1[12].path/path/mult_21/U344/ZN (NAND2_X1)
                                                          0.03       1.17 r
  path/genblk1[12].path/path/mult_21/U337/ZN (NAND3_X1)
                                                          0.04       1.21 f
  path/genblk1[12].path/path/mult_21/U374/ZN (NAND2_X1)
                                                          0.04       1.25 r
  path/genblk1[12].path/path/mult_21/U377/ZN (NAND3_X1)
                                                          0.04       1.28 f
  path/genblk1[12].path/path/mult_21/U354/ZN (NAND2_X1)
                                                          0.03       1.31 r
  path/genblk1[12].path/path/mult_21/U356/ZN (NAND3_X1)
                                                          0.04       1.35 f
  path/genblk1[12].path/path/mult_21/U12/CO (FA_X1)       0.10       1.44 f
  path/genblk1[12].path/path/mult_21/U480/ZN (NAND2_X1)
                                                          0.04       1.48 r
  path/genblk1[12].path/path/mult_21/U340/ZN (NAND3_X1)
                                                          0.04       1.52 f
  path/genblk1[12].path/path/mult_21/U487/ZN (NAND2_X1)
                                                          0.04       1.56 r
  path/genblk1[12].path/path/mult_21/U358/ZN (NAND3_X1)
                                                          0.04       1.59 f
  path/genblk1[12].path/path/mult_21/U410/ZN (NAND2_X1)
                                                          0.03       1.63 r
  path/genblk1[12].path/path/mult_21/U362/ZN (NAND3_X1)
                                                          0.04       1.67 f
  path/genblk1[12].path/path/mult_21/U498/ZN (NAND2_X1)
                                                          0.04       1.70 r
  path/genblk1[12].path/path/mult_21/U500/ZN (NAND3_X1)
                                                          0.04       1.74 f
  path/genblk1[12].path/path/mult_21/U508/ZN (NAND2_X1)
                                                          0.03       1.77 r
  path/genblk1[12].path/path/mult_21/U510/ZN (NAND3_X1)
                                                          0.04       1.81 f
  path/genblk1[12].path/path/mult_21/U512/ZN (NAND2_X1)
                                                          0.04       1.85 r
  path/genblk1[12].path/path/mult_21/U514/ZN (NAND3_X1)
                                                          0.04       1.89 f
  path/genblk1[12].path/path/mult_21/U393/ZN (NAND2_X1)
                                                          0.03       1.92 r
  path/genblk1[12].path/path/mult_21/U395/ZN (NAND3_X1)
                                                          0.04       1.97 f
  path/genblk1[12].path/path/mult_21/U397/ZN (NAND2_X1)
                                                          0.03       2.00 r
  path/genblk1[12].path/path/mult_21/U369/ZN (AND3_X1)
                                                          0.05       2.05 r
  path/genblk1[12].path/path/mult_21/product[23] (mac_b12_g1_20_DW_mult_tc_0)
                                                          0.00       2.05 r
  path/genblk1[12].path/path/genblk1.add_in_reg[23]/D (DFF_X2)
                                                          0.01       2.06 r
  data arrival time                                                  2.06

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  path/genblk1[12].path/path/genblk1.add_in_reg[23]/CK (DFF_X2)
                                                          0.00       1.90 r
  library setup time                                     -0.03       1.87
  data required time                                                 1.87
  --------------------------------------------------------------------------
  data required time                                                 1.87
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.19


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b12_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
