vcs -sverilog -timescale=1ns/10ps -full64 -f alurs_tb_script
echo  
echo "Simulation starts."
./simv