{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723617908359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723617908364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 09:45:08 2024 " "Processing started: Wed Aug 14 09:45:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723617908364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723617908364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723617908364 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1723617908562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/or8in1/or8in1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/or8in1/or8in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 or8in1 " "Found entity 1: or8in1" {  } { { "../or8in1/or8in1.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/or8in1/or8in1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723617913613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723617913613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/and_16/and_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/and_16/and_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_16 " "Found entity 1: and_16" {  } { { "../and_16/and_16.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/and_16/and_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723617913614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723617913614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/add_16/add_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/add_16/add_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_16 " "Found entity 1: add_16" {  } { { "../add_16/add_16.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/add_16/add_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723617913615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723617913615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/not_16/not_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/not_16/not_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_16 " "Found entity 1: not_16" {  } { { "../not_16/not_16.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/not_16/not_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723617913616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723617913616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/mux2in1_16/mux2in1_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/mux2in1_16/mux2in1_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2in1_16 " "Found entity 1: mux2in1_16" {  } { { "../mux2in1_16/mux2in1_16.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/mux2in1_16/mux2in1_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723617913617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723617913617 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \"endmodule\" ALU.v(60) " "Verilog HDL syntax error at ALU.v(60) near text: \".\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ALU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/ALU.v" 60 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1723617913618 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ALU ALU.v(26) " "Ignored design unit \"ALU\" at ALU.v(26) due to previous errors" {  } { { "ALU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/ALU.v" 26 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1723617913618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 0 0 " "Found 0 design units, including 0 entities, in source file alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723617913618 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU_tb.v " "Can't analyze file -- file ALU_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1723617913620 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723617913638 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 14 09:45:13 2024 " "Processing ended: Wed Aug 14 09:45:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723617913638 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723617913638 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723617913638 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723617913638 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723617914209 ""}
