# EE 477 Final Project
Michael Lee, Kelvin Lin

For our project, we did cache associativity optimizations for the i-cache and the d-cache. In our implementation, we support 2-way and 4-way cache associativity (in addition to the default 8-way).

Original Schematic: https://docs.google.com/presentation/d/1mMzWhTA8WwRPAZyEWUC-aKF5MDe_vluYyOzZNz-gprE/edit#slide=id.g812b01c89d_3_12

Modified Schematic: https://docs.google.com/presentation/d/1mMzWhTA8WwRPAZyEWUC-aKF5MDe_vluYyOzZNz-gprE/edit#slide=id.g812b01c89d_3_12

Notebook File: https://docs.google.com/document/d/1z82UUMP01W6zDsc0huS3PbvyUDRhjOfl2k-w17fAlDw/edit?usp=sharing
