Release 9.1i - xst J.30
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.10 s | Elapsed : 0.00 / 0.00 s
 
--> 
Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.10 s | Elapsed : 0.00 / 0.00 s
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "system.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "system"
Output Format                      : NGC
Target Device                      : xc2v8000-5-ff1152

---- Source Options
Top Module Name                    : system
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/projects1/ahir/vhdl/latches.vhdl" in Library work.
Architecture latches of Entity latches is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/latch.vhdl" in Library work.
Architecture arch of Entity latch is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/extra_types.vhdl" in Library work.
Architecture extra_types of Entity extra_types is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/dpath_operators_common.vhdl" in Library work.
Architecture dpath_operators_common of Entity dpath_operators_common is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_float_components.vhdl" in Library work.
Architecture asynch_float_components of Entity asynch_float_components is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_add_float.vhdl" in Library work.
Architecture behavioral of Entity asynch_add_float is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_uint_components.vhdl" in Library work.
Architecture asynch_uint_components of Entity asynch_uint_components is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_lt_uint.vhdl" in Library work.
Architecture behavioral of Entity asynch_lt_uint is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_eq_uint.vhdl" in Library work.
Architecture behavioral of Entity asynch_eq_uint is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_gt_uint.vhdl" in Library work.
Architecture behavioral of Entity asynch_gt_uint is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/dpath_common_components.vhdl" in Library work.
Architecture dpath_common_components of Entity dpath_common_components is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/bypass_latch.vhdl" in Library work.
Architecture default_arch of Entity bypass_latch is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_eq_float.vhdl" in Library work.
Architecture default_arch of Entity asynch_eq_float is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_sub_int.vhdl" in Library work.
Architecture behavioral of Entity asynch_sub_int is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_mul_float.vhdl" in Library work.
Architecture behavioral of Entity asynch_mul_float is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_gt_float.vhdl" in Library work.
Architecture default_arch of Entity asynch_gt_float is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_lt_float.vhdl" in Library work.
Architecture default_arch of Entity asynch_lt_float is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_sub_float.vhdl" in Library work.
Architecture behavioral of Entity asynch_sub_float is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_add_int.vhdl" in Library work.
Architecture behavioral of Entity asynch_add_int is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_eq_int.vhdl" in Library work.
Architecture behavioral of Entity asynch_eq_int is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_gt_int.vhdl" in Library work.
Architecture behavioral of Entity asynch_gt_int is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_lt_int.vhdl" in Library work.
Architecture behavioral of Entity asynch_lt_int is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_mul_int.vhdl" in Library work.
Architecture structural of Entity asynch_mul_int is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/binary_operator.vhdl" in Library work.
Architecture default_arch of Entity binary_operator is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_uint_to_int.vhdl" in Library work.
Architecture default_arch of Entity asynch_uint_to_int is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_int_to_uint.vhdl" in Library work.
Architecture default_arch of Entity asynch_int_to_uint is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/libcast.vhdl" in Library work.
Architecture default_arch of Entity libcast is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/cpath_components.vhdl" in Library work.
Architecture cpath_components of Entity cpath_components is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/place.vhdl" in Library work.
Architecture behavioral of Entity place is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/transition.vhdl" in Library work.
Architecture behavioral of Entity transition is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/merge.vhdl" in Library work.
Architecture default_arch of Entity merge is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/dpath_components.vhdl" in Library work.
Architecture dpath_components of Entity dpath_components is up to date.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/linpack/configurations.vhdl" in Library work.
Compiling vhdl file "/home/projects1/ahir/vhdl/libdec.vhdl" in Library work.
Architecture structural of Entity libdec is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/libmux.vhdl" in Library work.
Architecture behavioral of Entity libmux is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/liblod.vhdl" in Library work.
Architecture behavioral of Entity liblod is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/libsto.vhdl" in Library work.
Architecture behavioral of Entity libsto is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/priority_decoder.vhdl" in Library work.
Architecture behave of Entity priority_decoder is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/full_adder.vhdl" in Library work.
Architecture structural of Entity full_adder is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/memory_components.vhdl" in Library work.
Architecture memory_components of Entity memory_components is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/arbiter_components.vhdl" in Library work.
Compiling vhdl file "/home/projects1/ahir/vhdl/amux_load.vhdl" in Library work.
Architecture pluggable_priority of Entity amux_load is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/amux_store.vhdl" in Library work.
Architecture pluggable_priority of Entity amux_store is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/memory.vhdl" in Library work.
Architecture behavioral of Entity memory is up to date.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/linpack/daxpy_dp.vhdl" in Library work.
Architecture default_arch of Entity daxpy_dp is up to date.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/linpack/ddot_dp.vhdl" in Library work.
Architecture default_arch of Entity ddot_dp is up to date.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/linpack/dgefa_dp.vhdl" in Library work.
Architecture default_arch of Entity dgefa_dp is up to date.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/linpack/dgesl_dp.vhdl" in Library work.
Architecture default_arch of Entity dgesl_dp is up to date.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/linpack/divide_dp.vhdl" in Library work.
Architecture default_arch of Entity divide_dp is up to date.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/linpack/dscal_dp.vhdl" in Library work.
Architecture default_arch of Entity dscal_dp is up to date.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/linpack/idamax_dp.vhdl" in Library work.
Architecture default_arch of Entity idamax_dp is up to date.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/linpack/start_dp.vhdl" in Library work.
WARNING:HDLParsers:3350 - "/home/projects1/ahir/AHIR/examples/linpack/start_dp.vhdl" Line 8. Null range: 0 downto 1
WARNING:HDLParsers:3350 - "/home/projects1/ahir/AHIR/examples/linpack/start_dp.vhdl" Line 9. Null range: 0 downto 1
Entity <start_dp> compiled.
Entity <start_dp> (Architecture <default_arch>) compiled.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/linpack/daxpy_cp.vhdl" in Library work.
Architecture default_arch of Entity daxpy_cp is up to date.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/linpack/ddot_cp.vhdl" in Library work.
Architecture default_arch of Entity ddot_cp is up to date.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/linpack/dgefa_cp.vhdl" in Library work.
Architecture default_arch of Entity dgefa_cp is up to date.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/linpack/dgesl_cp.vhdl" in Library work.
Architecture default_arch of Entity dgesl_cp is up to date.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/linpack/divide_cp.vhdl" in Library work.
Architecture default_arch of Entity divide_cp is up to date.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/linpack/dscal_cp.vhdl" in Library work.
Architecture default_arch of Entity dscal_cp is up to date.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/linpack/idamax_cp.vhdl" in Library work.
Architecture default_arch of Entity idamax_cp is up to date.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/linpack/start_cp.vhdl" in Library work.
Entity <start_cp> compiled.
Entity <start_cp> (Architecture <default_arch>) compiled.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/linpack/daxpy_ln.vhdl" in Library work.
Architecture default_arch of Entity daxpy_ln is up to date.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/linpack/ddot_ln.vhdl" in Library work.
Architecture default_arch of Entity ddot_ln is up to date.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/linpack/dgefa_ln.vhdl" in Library work.
Architecture default_arch of Entity dgefa_ln is up to date.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/linpack/dgesl_ln.vhdl" in Library work.
Architecture default_arch of Entity dgesl_ln is up to date.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/linpack/divide_ln.vhdl" in Library work.
Architecture default_arch of Entity divide_ln is up to date.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/linpack/dscal_ln.vhdl" in Library work.
Architecture default_arch of Entity dscal_ln is up to date.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/linpack/idamax_ln.vhdl" in Library work.
Architecture default_arch of Entity idamax_ln is up to date.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/linpack/start_ln.vhdl" in Library work.
Entity <start_ln> compiled.
Entity <start_ln> (Architecture <default_arch>) compiled.
Compiling vhdl file "/home/projects1/ahir/AHIR/examples/linpack/system.vhdl" in Library work.
Entity <system> compiled.
WARNING:HDLParsers:3350 - "/home/projects1/ahir/AHIR/examples/linpack/system.vhdl" Line 358. Null range: 0 downto 1
WARNING:HDLParsers:3350 - "/home/projects1/ahir/AHIR/examples/linpack/system.vhdl" Line 359. Null range: 0 downto 1
WARNING:HDLParsers:3350 - "/home/projects1/ahir/AHIR/examples/linpack/system.vhdl" Line 368. Null range: 0 downto 1
WARNING:HDLParsers:3350 - "/home/projects1/ahir/AHIR/examples/linpack/system.vhdl" Line 369. Null range: 0 downto 1
Entity <system> (Architecture <default_arch>) compiled.
Compiling vhdl file "/home/projects1/ahir/vhdl/xor_bit.vhdl" in Library work.
Architecture behv1 of Entity xor_bit is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/unary_operator.vhdl" in Library work.
Architecture default_arch of Entity unary_operator is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/mutex.vhdl" in Library work.
Architecture fixed_priority of Entity mutex is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/libkonst.vhdl" in Library work.
Architecture behavioral of Entity libkonst is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/csa.vhdl" in Library work.
Architecture structural of Entity csa is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_xor.vhdl" in Library work.
Architecture default_arch of Entity asynch_xor is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_uint_to_uint.vhdl" in Library work.
Architecture behavioral of Entity asynch_uint_to_uint is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_uint_to_float.vhdl" in Library work.
Architecture behavioral of Entity asynch_uint_to_float is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_typecast_components.vhdl" in Library work.
Architecture asynch_typecast_components of Entity asynch_typecast_components is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_sub_uint.vhdl" in Library work.
Architecture behavioral of Entity asynch_sub_uint is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_shr_uint.vhdl" in Library work.
Architecture behavioral of Entity asynch_shr_uint is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_shr_int.vhdl" in Library work.
Architecture behavioral of Entity asynch_shr_int is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_shr_float.vhdl" in Library work.
Architecture behavioral of Entity asynch_shr_float is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_shl_uint.vhdl" in Library work.
Architecture behavioral of Entity asynch_shl_uint is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_shl_int.vhdl" in Library work.
Architecture behavioral of Entity asynch_shl_int is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_shl_float.vhdl" in Library work.
Architecture behavioral of Entity asynch_shl_float is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_or.vhdl" in Library work.
Architecture default_arch of Entity asynch_or is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_ne_uint.vhdl" in Library work.
Architecture behavioral of Entity asynch_ne_uint is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_ne_int.vhdl" in Library work.
Architecture behavioral of Entity asynch_ne_int is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_mul_uint.vhdl" in Library work.
Architecture structural of Entity asynch_mul_uint is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_le_float.vhdl" in Library work.
Architecture default_arch of Entity asynch_le_float is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_le_uint.vhdl" in Library work.
Architecture behavioral of Entity asynch_le_uint is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_le_int.vhdl" in Library work.
Architecture behavioral of Entity asynch_le_int is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_int_to_int.vhdl" in Library work.
Architecture behavioral of Entity asynch_int_to_int is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_int_to_float.vhdl" in Library work.
Architecture behavioral of Entity asynch_int_to_float is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_int_components.vhdl" in Library work.
Architecture asynch_int_components of Entity asynch_int_components is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_ge_uint.vhdl" in Library work.
Architecture behavioral of Entity asynch_ge_uint is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_ge_int.vhdl" in Library work.
Architecture behavioral of Entity asynch_ge_int is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_float_to_uint.vhdl" in Library work.
Architecture behavioral of Entity asynch_float_to_uint is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_float_to_int.vhdl" in Library work.
Architecture behavioral of Entity asynch_float_to_int is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_float_to_float.vhdl" in Library work.
Architecture behavioral of Entity asynch_float_to_float is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_bool_to_uint.vhdl" in Library work.
Architecture behavioral of Entity asynch_bool_to_uint is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_bool_to_int.vhdl" in Library work.
Architecture behavioral of Entity asynch_bool_to_int is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_bitwise_components.vhdl" in Library work.
Architecture asynch_bitwise_components of Entity asynch_bitwise_components is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_and.vhdl" in Library work.
Architecture default_arch of Entity asynch_and is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/asynch_add_uint.vhdl" in Library work.
Architecture behavioral of Entity asynch_add_uint is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/arbiter.vhdl" in Library work.
Architecture pluggable_priority of Entity arbiter is up to date.
Compiling vhdl file "/home/projects1/ahir/vhdl/adder.vhdl" in Library work.
Architecture behavioral of Entity adder is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <default_arch>).
WARNING:Xst:1994 - "/home/projects1/ahir/AHIR/examples/linpack/system.vhdl" line 368: Null range in type of signal <start_dp_ip>.
WARNING:Xst:1994 - "/home/projects1/ahir/AHIR/examples/linpack/system.vhdl" line 369: Null range in type of signal <start_dp_op>.

Analyzing hierarchy for entity <amux_load> in library <work> (architecture <pluggable_priority>) with generics.
	num_ports = 7

Analyzing hierarchy for entity <amux_store> in library <work> (architecture <pluggable_priority>) with generics.
	num_ports = 5

Analyzing hierarchy for entity <memory> in library <work> (architecture <behavioral>) with generics.
	size = 17

Analyzing hierarchy for entity <daxpy_dp> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <ddot_dp> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <dgefa_dp> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <dgesl_dp> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <divide_dp> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <dscal_dp> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <idamax_dp> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <start_dp> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <daxpy_cp> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <ddot_cp> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <dgefa_cp> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <dgesl_cp> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <divide_cp> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <dscal_cp> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <idamax_cp> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <start_cp> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <daxpy_ln> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <ddot_ln> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <dgefa_ln> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <dgesl_ln> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <divide_ln> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <dscal_ln> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <idamax_ln> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <start_ln> in library <work> (architecture <default_arch>).

Analyzing hierarchy for entity <priority_decoder> in library <work> (architecture <behave>) with generics.
	num_ports = 7

Analyzing hierarchy for entity <priority_decoder> in library <work> (architecture <behave>) with generics.
	num_ports = 5

Analyzing hierarchy for entity <libdec> in library <work> (architecture <structural>) with generics.
	ip_wd = 1

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip0_widths = (32,32)
	op_widths = (32,32)
	is_signed = '1'
	ip1_widths = (32,32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip1_widths = (32)
	ip0_widths = (32)
	is_signed = '1'
	op_widths = (1)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	is_signed = '1'
	ip1_widths = (32,32)
	op_widths = (32,32)
	ip0_widths = (32,32)

Analyzing hierarchy for entity <libmux> in library <work> (architecture <behavioral>) with generics.
	ip0_wd = 32
	ip1_wd = 32
	op_wd = 32

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip1_widths = (32)
	is_signed = '1'
	op_widths = (32)
	ip0_widths = (32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	is_signed = '1'
	ip0_widths = (32,32)
	ip1_widths = (32,32)
	op_widths = (32,32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip0_widths = (32,32)
	ip1_widths = (32,32)
	is_signed = '1'
	op_widths = (1,1)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	is_signed = '1'
	op_widths = (1)
	ip1_widths = (32)
	ip0_widths = (32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip0_widths = (32,32,32,32)
	op_widths = (1,1,1,1)
	ip1_widths = (32,32,32,32)
	is_signed = '1'

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip0_widths = (32,32)
	ip1_widths = (32,32)
	is_signed = '1'
	op_widths = (32,32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	op_widths = (32,32,32,32)
	ip0_widths = (32,32,32,32)
	ip1_widths = (32,32,32,32)
	is_signed = '1'

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip0_widths = (32,32)
	is_signed = '1'
	op_widths = (32,32)
	ip1_widths = (32,32)

Analyzing hierarchy for entity <liblod> in library <work> (architecture <behavioral>) with generics.
	dp_widths = (32,32,32,32)
	ap_wd = 32
	dp_wd = 32

Analyzing hierarchy for entity <libsto> in library <work> (architecture <behavioral>) with generics.
	dp_widths = (32,32)
	dp_wd = 32
	ap_wd = 32

Analyzing hierarchy for entity <libcast> in library <work> (architecture <default_arch>) with generics.
	ip_wd = 32
	op_wd = 32

Analyzing hierarchy for entity <libcast> in library <work> (architecture <default_arch>) with generics.
	ip_wd = 32
	op_wd = 32

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	is_signed = '1'
	op_widths = (32)
	ip0_widths = (32)
	ip1_widths = (32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	is_signed = '1'
	ip1_widths = (32,32)
	op_widths = (1,1)
	ip0_widths = (32,32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip0_widths = (32,32,32)
	op_widths = (32,32,32)
	is_signed = '1'
	ip1_widths = (32,32,32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip0_widths = (32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32)
	is_signed = '1'
	op_widths = (32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32)
	ip1_widths = (32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	op_widths = (1)
	is_signed = '1'
	ip1_widths = (32)
	ip0_widths = (32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	op_widths = (1,1,1)
	is_signed = '1'
	ip1_widths = (32,32,32)
	ip0_widths = (32,32,32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip1_widths = (32,32,32,32,32,32,32,32,32,32)
	is_signed = '1'
	ip0_widths = (32,32,32,32,32,32,32,32,32,32)
	op_widths = (32,32,32,32,32,32,32,32,32,32)

Analyzing hierarchy for entity <liblod> in library <work> (architecture <behavioral>) with generics.
	dp_widths = (32,32,32,32,32,32,32)
	dp_wd = 32
	ap_wd = 32

Analyzing hierarchy for entity <libsto> in library <work> (architecture <behavioral>) with generics.
	dp_widths = (32,32,32,32,32,32,32,32,32)
	dp_wd = 32
	ap_wd = 32

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	op_widths = (32)
	ip1_widths = (32)
	is_signed = '1'
	ip0_widths = (32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip0_widths = (32,32)
	ip1_widths = (32,32)
	is_signed = '1'
	op_widths = (32,32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	op_widths = (32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32)
	ip0_widths = (32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32)
	ip1_widths = (32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32)
	is_signed = '1'

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip0_widths = (32,32,32)
	ip1_widths = (32,32,32)
	is_signed = '1'
	op_widths = (1,1,1)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip1_widths = (32,32)
	is_signed = '1'
	op_widths = (1,1)
	ip0_widths = (32,32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	op_widths = (32,32,32)
	ip0_widths = (32,32,32)
	ip1_widths = (32,32,32)
	is_signed = '1'

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	is_signed = '1'
	ip0_widths = (32,32,32,32,32,32,32,32,32,32,32,32)
	op_widths = (32,32,32,32,32,32,32,32,32,32,32,32)
	ip1_widths = (32,32,32,32,32,32,32,32,32,32,32,32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip0_widths = (32,32,32,32)
	ip1_widths = (32,32,32,32)
	is_signed = '1'
	op_widths = (32,32,32,32)

Analyzing hierarchy for entity <liblod> in library <work> (architecture <behavioral>) with generics.
	dp_widths = (32,32,32,32,32,32,32,32,32,32,32,32)
	ap_wd = 32
	dp_wd = 32

Analyzing hierarchy for entity <libsto> in library <work> (architecture <behavioral>) with generics.
	dp_wd = 32
	ap_wd = 32
	dp_widths = (32,32,32,32,32,32,32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	op_widths = (1,1)
	ip0_widths = (32,32)
	ip1_widths = (32,32)
	is_signed = '1'

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	op_widths = (1,1)
	is_signed = '1'
	ip0_widths = (32,32)
	ip1_widths = (32,32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip1_widths = (32,32,32,32,32,32,32,32,32,32,32,32)
	op_widths = (32,32,32,32,32,32,32,32,32,32,32,32)
	ip0_widths = (32,32,32,32,32,32,32,32,32,32,32,32)
	is_signed = '1'

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip1_widths = (32,32,32,32,32,32,32)
	is_signed = '1'
	ip0_widths = (32,32,32,32,32,32,32)
	op_widths = (32,32,32,32,32,32,32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip1_widths = (8)
	is_signed = '1'
	op_widths = (1)
	ip0_widths = (8)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip0_widths = (8)
	ip1_widths = (8)
	is_signed = '1'
	op_widths = (8)

Analyzing hierarchy for entity <libmux> in library <work> (architecture <behavioral>) with generics.
	ip0_wd = 8
	op_wd = 8
	ip1_wd = 8

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip1_widths = (32,32)
	is_signed = '1'
	ip0_widths = (32,32)
	op_widths = (1,1)

Analyzing hierarchy for entity <liblod> in library <work> (architecture <behavioral>) with generics.
	dp_widths = (32,32)
	dp_wd = 32
	ap_wd = 32

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip0_widths = (32,32,32,32,32,32)
	op_widths = (1,1,1,1,1,1)
	ip1_widths = (32,32,32,32,32,32)
	is_signed = '1'

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip0_widths = (32,32,32,32,32,32)
	is_signed = '1'
	op_widths = (32,32,32,32,32,32)
	ip1_widths = (32,32,32,32,32,32)

Analyzing hierarchy for entity <binary_operator> in library <work> (architecture <default_arch>) with generics.
	ip1_widths = (32,32,32,32,32)
	is_signed = '1'
	ip0_widths = (32,32,32,32,32)
	op_widths = (32,32,32,32,32)

Analyzing hierarchy for entity <place> in library <work> (architecture <behavioral>) with generics.
	init_mark = '0'
	num_op = 1
	num_ip = 1

Analyzing hierarchy for entity <merge> in library <work> (architecture <default_arch>) with generics.
	num_ip = 2

Analyzing hierarchy for entity <merge> in library <work> (architecture <default_arch>) with generics.
	num_ip = 4

Analyzing hierarchy for entity <transition> in library <work> (architecture <behavioral>) with generics.
	num_ip = 1

Analyzing hierarchy for entity <transition> in library <work> (architecture <behavioral>) with generics.
	num_ip = 3

Analyzing hierarchy for entity <transition> in library <work> (architecture <behavioral>) with generics.
	num_ip = 2

Analyzing hierarchy for entity <transition> in library <work> (architecture <behavioral>) with generics.
	num_ip = 5

Analyzing hierarchy for entity <transition> in library <work> (architecture <behavioral>) with generics.
	num_ip = 4

Analyzing hierarchy for entity <transition> in library <work> (architecture <behavioral>) with generics.
	num_ip = 6

Analyzing hierarchy for entity <merge> in library <work> (architecture <default_arch>) with generics.
	num_ip = 3

Analyzing hierarchy for entity <transition> in library <work> (architecture <behavioral>) with generics.
	num_ip = 8

Analyzing hierarchy for entity <latch> in library <work> (architecture <arch>) with generics.
	width = 32

Analyzing hierarchy for entity <asynch_add_float> in library <work> (architecture <Behavioral>) with generics.
	ip0_wd = 32
	ip1_wd = 32
	op_wd = 32

Analyzing hierarchy for entity <latch> in library <work> (architecture <arch>) with generics.
	width = 1

Analyzing hierarchy for entity <asynch_eq_float> in library <work> (architecture <default_arch>) with generics.
	ip0_wd = 32
	op_wd = 1
	ip1_wd = 32

Analyzing hierarchy for entity <asynch_mul_float> in library <work> (architecture <Behavioral>) with generics.
	ip1_wd = 32
	op_wd = 32
	ip0_wd = 32

Analyzing hierarchy for entity <asynch_add_int> in library <work> (architecture <Behavioral>) with generics.
	op_wd = 32
	ip1_wd = 32
	ip0_wd = 32

Analyzing hierarchy for entity <asynch_eq_int> in library <work> (architecture <Behavioral>) with generics.
	op_wd = 1
	ip0_wd = 32
	ip1_wd = 32

Analyzing hierarchy for entity <asynch_gt_int> in library <work> (architecture <Behavioral>) with generics.
	op_wd = 1
	ip0_wd = 32
	ip1_wd = 32

Analyzing hierarchy for entity <asynch_lt_int> in library <work> (architecture <Behavioral>) with generics.
	ip1_wd = 32
	ip0_wd = 32
	op_wd = 1

Analyzing hierarchy for entity <asynch_mul_int> in library <work> (architecture <structural>) with generics.
	op_wd = 32
	ip1_wd = 32
	ip0_wd = 32

Analyzing hierarchy for entity <asynch_sub_int> in library <work> (architecture <Behavioral>) with generics.
	op_wd = 32
	ip0_wd = 32
	ip1_wd = 32

Analyzing hierarchy for entity <bypass_latch> in library <work> (architecture <default_arch>) with generics.
	width = 32

Analyzing hierarchy for entity <asynch_uint_to_int> in library <work> (architecture <default_arch>) with generics.
	op_wd = 32
	ip_wd = 32

Analyzing hierarchy for entity <latch> in library <work> (architecture <arch>) with generics.
	width = 32

Analyzing hierarchy for entity <asynch_int_to_uint> in library <work> (architecture <default_arch>) with generics.
	ip_wd = 32
	op_wd = 32

Analyzing hierarchy for entity <asynch_sub_float> in library <work> (architecture <Behavioral>) with generics.
	op_wd = 32
	ip0_wd = 32
	ip1_wd = 32

Analyzing hierarchy for entity <asynch_gt_float> in library <work> (architecture <default_arch>) with generics.
	op_wd = 1
	ip0_wd = 32
	ip1_wd = 32

Analyzing hierarchy for entity <asynch_lt_float> in library <work> (architecture <default_arch>) with generics.
	op_wd = 1
	ip0_wd = 32
	ip1_wd = 32

Analyzing hierarchy for entity <asynch_eq_int> in library <work> (architecture <Behavioral>) with generics.
	ip1_wd = 8
	op_wd = 1
	ip0_wd = 8

Analyzing hierarchy for entity <latch> in library <work> (architecture <arch>) with generics.
	width = 8

Analyzing hierarchy for entity <asynch_sub_int> in library <work> (architecture <Behavioral>) with generics.
	op_wd = 8
	ip0_wd = 8
	ip1_wd = 8

Analyzing hierarchy for entity <asynch_add_float> in library <work> (architecture <behavioral>) with generics.
	ip1_wd = 32
	ip0_wd = 32
	op_wd = 32

Analyzing hierarchy for entity <asynch_gt_uint> in library <work> (architecture <behavioral>) with generics.
	ip0_wd = 8
	ip1_wd = 8
	op_wd = 1

Analyzing hierarchy for entity <asynch_eq_uint> in library <work> (architecture <behavioral>) with generics.
	op_wd = 1
	ip0_wd = 8
	ip1_wd = 8

Analyzing hierarchy for entity <asynch_gt_uint> in library <work> (architecture <behavioral>) with generics.
	ip0_wd = 23
	ip1_wd = 23
	op_wd = 1

Analyzing hierarchy for entity <asynch_eq_uint> in library <work> (architecture <behavioral>) with generics.
	ip0_wd = 23
	ip1_wd = 23
	op_wd = 1

Analyzing hierarchy for entity <asynch_lt_uint> in library <work> (architecture <behavioral>) with generics.
	ip0_wd = 8
	ip1_wd = 8
	op_wd = 1

Analyzing hierarchy for entity <asynch_lt_uint> in library <work> (architecture <behavioral>) with generics.
	op_wd = 1
	ip0_wd = 23
	ip1_wd = 23


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <default_arch>).
WARNING:Xst:1994 - "/home/projects1/ahir/AHIR/examples/linpack/system.vhdl" line 368: Null range in type of signal <start_dp_ip>.
WARNING:Xst:1994 - "/home/projects1/ahir/AHIR/examples/linpack/system.vhdl" line 369: Null range in type of signal <start_dp_op>.
WARNING:Xst:1995 - "/home/projects1/ahir/AHIR/examples/linpack/system.vhdl" line 844: Use of null array on signal <start_dp_ip> is not supported.
WARNING:Xst:1995 - "/home/projects1/ahir/AHIR/examples/linpack/system.vhdl" line 844: Use of null array on signal <start_dp_op> is not supported.
WARNING:Xst:1994 - "/home/projects1/ahir/AHIR/examples/linpack/system.vhdl" line 8: Null range in type of signal <ip>.
WARNING:Xst:1994 - "/home/projects1/ahir/AHIR/examples/linpack/system.vhdl" line 9: Null range in type of signal <op>.
WARNING:Xst:2211 - "/home/projects1/ahir/AHIR/examples/linpack/system.vhdl" line 1009: Instantiating black box module <omega_amux>.
    Set user-defined property "args_width =  192" for instance <omega_daxpy> in unit <system>.
    Set user-defined property "num_clients =  3" for instance <omega_daxpy> in unit <system>.
    Set user-defined property "retval_width =  0" for instance <omega_daxpy> in unit <system>.
WARNING:Xst:2211 - "/home/projects1/ahir/AHIR/examples/linpack/system.vhdl" line 1039: Instantiating black box module <omega_amux>.
    Set user-defined property "args_width =  160" for instance <omega_ddot> in unit <system>.
    Set user-defined property "num_clients =  2" for instance <omega_ddot> in unit <system>.
    Set user-defined property "retval_width =  32" for instance <omega_ddot> in unit <system>.
WARNING:Xst:2211 - "/home/projects1/ahir/AHIR/examples/linpack/system.vhdl" line 1062: Instantiating black box module <omega_amux>.
    Set user-defined property "args_width =  160" for instance <omega_dgefa> in unit <system>.
    Set user-defined property "num_clients =  1" for instance <omega_dgefa> in unit <system>.
    Set user-defined property "retval_width =  0" for instance <omega_dgefa> in unit <system>.
WARNING:Xst:2211 - "/home/projects1/ahir/AHIR/examples/linpack/system.vhdl" line 1085: Instantiating black box module <omega_amux>.
    Set user-defined property "args_width =  192" for instance <omega_dgesl> in unit <system>.
    Set user-defined property "num_clients =  1" for instance <omega_dgesl> in unit <system>.
    Set user-defined property "retval_width =  0" for instance <omega_dgesl> in unit <system>.
WARNING:Xst:2211 - "/home/projects1/ahir/AHIR/examples/linpack/system.vhdl" line 1120: Instantiating black box module <omega_amux>.
    Set user-defined property "args_width =  64" for instance <omega_divide> in unit <system>.
    Set user-defined property "num_clients =  3" for instance <omega_divide> in unit <system>.
    Set user-defined property "retval_width =  32" for instance <omega_divide> in unit <system>.
WARNING:Xst:2211 - "/home/projects1/ahir/AHIR/examples/linpack/system.vhdl" line 1143: Instantiating black box module <omega_amux>.
    Set user-defined property "args_width =  128" for instance <omega_dscal> in unit <system>.
    Set user-defined property "num_clients =  1" for instance <omega_dscal> in unit <system>.
    Set user-defined property "retval_width =  0" for instance <omega_dscal> in unit <system>.
WARNING:Xst:2211 - "/home/projects1/ahir/AHIR/examples/linpack/system.vhdl" line 1168: Instantiating black box module <omega_amux>.
    Set user-defined property "args_width =  96" for instance <omega_idamax> in unit <system>.
    Set user-defined property "num_clients =  1" for instance <omega_idamax> in unit <system>.
    Set user-defined property "retval_width =  32" for instance <omega_idamax> in unit <system>.
WARNING:Xst:2211 - "/home/projects1/ahir/AHIR/examples/linpack/system.vhdl" line 1191: Instantiating black box module <omega_amux>.
    Set user-defined property "args_width =  192" for instance <omega_start> in unit <system>.
    Set user-defined property "num_clients =  1" for instance <omega_start> in unit <system>.
    Set user-defined property "retval_width =  0" for instance <omega_start> in unit <system>.
Entity <system> analyzed. Unit <system> generated.

Analyzing generic Entity <amux_load> in library <work> (Architecture <pluggable_priority>).
	num_ports = 7
WARNING:Xst:2211 - "/home/projects1/ahir/vhdl/amux_load.vhdl" line 55: Instantiating black box module <bypass_latch_set_priority>.
WARNING:Xst:2211 - "/home/projects1/ahir/vhdl/amux_load.vhdl" line 55: Instantiating black box module <bypass_latch_set_priority>.
WARNING:Xst:2211 - "/home/projects1/ahir/vhdl/amux_load.vhdl" line 55: Instantiating black box module <bypass_latch_set_priority>.
WARNING:Xst:2211 - "/home/projects1/ahir/vhdl/amux_load.vhdl" line 55: Instantiating black box module <bypass_latch_set_priority>.
WARNING:Xst:2211 - "/home/projects1/ahir/vhdl/amux_load.vhdl" line 55: Instantiating black box module <bypass_latch_set_priority>.
WARNING:Xst:2211 - "/home/projects1/ahir/vhdl/amux_load.vhdl" line 55: Instantiating black box module <bypass_latch_set_priority>.
WARNING:Xst:2211 - "/home/projects1/ahir/vhdl/amux_load.vhdl" line 55: Instantiating black box module <bypass_latch_set_priority>.
Entity <amux_load> analyzed. Unit <amux_load> generated.

Analyzing generic Entity <priority_decoder.1> in library <work> (Architecture <behave>).
	num_ports = 7
Entity <priority_decoder.1> analyzed. Unit <priority_decoder.1> generated.

Analyzing generic Entity <amux_store> in library <work> (Architecture <pluggable_priority>).
	num_ports = 5
WARNING:Xst:2211 - "/home/projects1/ahir/vhdl/amux_store.vhdl" line 54: Instantiating black box module <bypass_latch_set_priority>.
WARNING:Xst:2211 - "/home/projects1/ahir/vhdl/amux_store.vhdl" line 54: Instantiating black box module <bypass_latch_set_priority>.
WARNING:Xst:2211 - "/home/projects1/ahir/vhdl/amux_store.vhdl" line 54: Instantiating black box module <bypass_latch_set_priority>.
WARNING:Xst:2211 - "/home/projects1/ahir/vhdl/amux_store.vhdl" line 54: Instantiating black box module <bypass_latch_set_priority>.
WARNING:Xst:2211 - "/home/projects1/ahir/vhdl/amux_store.vhdl" line 54: Instantiating black box module <bypass_latch_set_priority>.
Entity <amux_store> analyzed. Unit <amux_store> generated.

Analyzing generic Entity <priority_decoder.2> in library <work> (Architecture <behave>).
	num_ports = 5
Entity <priority_decoder.2> analyzed. Unit <priority_decoder.2> generated.

Analyzing generic Entity <memory> in library <work> (Architecture <behavioral>).
	size = 17
WARNING:Xst:790 - "/home/projects1/ahir/vhdl/memory.vhdl" line 45: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/projects1/ahir/vhdl/memory.vhdl" line 47: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <RAM> may be accessed with an index that does not cover the full array size.
Entity <memory> analyzed. Unit <memory> generated.

Analyzing Entity <daxpy_dp> in library <work> (Architecture <default_arch>).
Entity <daxpy_dp> analyzed. Unit <daxpy_dp> generated.

Analyzing generic Entity <libdec> in library <work> (Architecture <structural>).
	ip_wd = 1
Entity <libdec> analyzed. Unit <libdec> generated.

Analyzing generic Entity <binary_operator.1> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32)
	ip1_widths = (32,32)
	is_signed = '1'
	op_widths = (32,32)
Entity <binary_operator.1> analyzed. Unit <binary_operator.1> generated.

Analyzing generic Entity <latch.1> in library <work> (Architecture <arch>).
	width = 32
Entity <latch.1> analyzed. Unit <latch.1> generated.

Analyzing generic Entity <asynch_add_float.1> in library <work> (Architecture <Behavioral>).
	ip0_wd = 32
	ip1_wd = 32
	op_wd = 32
Entity <asynch_add_float.1> analyzed. Unit <asynch_add_float.1> generated.

Analyzing generic Entity <binary_operator.2> in library <work> (Architecture <default_arch>).
	ip0_widths = (32)
	ip1_widths = (32)
	is_signed = '1'
	op_widths = (1)
Entity <binary_operator.2> analyzed. Unit <binary_operator.2> generated.

Analyzing generic Entity <latch.2> in library <work> (Architecture <arch>).
	width = 1
Entity <latch.2> analyzed. Unit <latch.2> generated.

Analyzing generic Entity <asynch_eq_float> in library <work> (Architecture <default_arch>).
	ip0_wd = 32
	ip1_wd = 32
	op_wd = 1
Entity <asynch_eq_float> analyzed. Unit <asynch_eq_float> generated.

Analyzing generic Entity <binary_operator.3> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32)
	ip1_widths = (32,32)
	is_signed = '1'
	op_widths = (32,32)
Entity <binary_operator.3> analyzed. Unit <binary_operator.3> generated.

Analyzing generic Entity <asynch_mul_float> in library <work> (Architecture <Behavioral>).
	op_wd = 32
	ip0_wd = 32
	ip1_wd = 32
WARNING:Xst:819 - "/home/projects1/ahir/vhdl/asynch_mul_float.vhdl" line 54: The following signals are missing in the process sensitivity list:
   init_exp.
Entity <asynch_mul_float> analyzed. Unit <asynch_mul_float> generated.

Analyzing generic Entity <libmux.1> in library <work> (Architecture <behavioral>).
	ip0_wd = 32
	ip1_wd = 32
	op_wd = 32
Entity <libmux.1> analyzed. Unit <libmux.1> generated.

Analyzing generic Entity <binary_operator.4> in library <work> (Architecture <default_arch>).
	is_signed = '1'
	op_widths = (32)
	ip0_widths = (32)
	ip1_widths = (32)
Entity <binary_operator.4> analyzed. Unit <binary_operator.4> generated.

Analyzing generic Entity <asynch_add_int> in library <work> (Architecture <Behavioral>).
	ip1_wd = 32
	op_wd = 32
	ip0_wd = 32
Entity <asynch_add_int> analyzed. Unit <asynch_add_int> generated.

Analyzing generic Entity <binary_operator.5> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32)
	ip1_widths = (32,32)
	is_signed = '1'
	op_widths = (32,32)
Entity <binary_operator.5> analyzed. Unit <binary_operator.5> generated.

Analyzing generic Entity <binary_operator.6> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32)
	ip1_widths = (32,32)
	is_signed = '1'
	op_widths = (1,1)
Entity <binary_operator.6> analyzed. Unit <binary_operator.6> generated.

Analyzing generic Entity <asynch_eq_int.1> in library <work> (Architecture <Behavioral>).
	ip0_wd = 32
	ip1_wd = 32
	op_wd = 1
Entity <asynch_eq_int.1> analyzed. Unit <asynch_eq_int.1> generated.

Analyzing generic Entity <binary_operator.7> in library <work> (Architecture <default_arch>).
	is_signed = '1'
	op_widths = (1)
	ip0_widths = (32)
	ip1_widths = (32)
Entity <binary_operator.7> analyzed. Unit <binary_operator.7> generated.

Analyzing generic Entity <asynch_gt_int> in library <work> (Architecture <Behavioral>).
	ip0_wd = 32
	ip1_wd = 32
	op_wd = 1
Entity <asynch_gt_int> analyzed. Unit <asynch_gt_int> generated.

Analyzing generic Entity <binary_operator.8> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32,32,32)
	ip1_widths = (32,32,32,32)
	is_signed = '1'
	op_widths = (1,1,1,1)
Entity <binary_operator.8> analyzed. Unit <binary_operator.8> generated.

Analyzing generic Entity <asynch_lt_int> in library <work> (Architecture <Behavioral>).
	ip0_wd = 32
	ip1_wd = 32
	op_wd = 1
Entity <asynch_lt_int> analyzed. Unit <asynch_lt_int> generated.

Analyzing generic Entity <binary_operator.9> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32)
	ip1_widths = (32,32)
	is_signed = '1'
	op_widths = (32,32)
Entity <binary_operator.9> analyzed. Unit <binary_operator.9> generated.

Analyzing generic Entity <asynch_mul_int> in library <work> (Architecture <structural>).
	ip0_wd = 32
	ip1_wd = 32
	op_wd = 32
Entity <asynch_mul_int> analyzed. Unit <asynch_mul_int> generated.

Analyzing generic Entity <binary_operator.10> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32,32,32)
	ip1_widths = (32,32,32,32)
	is_signed = '1'
	op_widths = (32,32,32,32)
Entity <binary_operator.10> analyzed. Unit <binary_operator.10> generated.

Analyzing generic Entity <binary_operator.11> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32)
	ip1_widths = (32,32)
	is_signed = '1'
	op_widths = (32,32)
Entity <binary_operator.11> analyzed. Unit <binary_operator.11> generated.

Analyzing generic Entity <asynch_sub_int.1> in library <work> (Architecture <Behavioral>).
	op_wd = 32
	ip0_wd = 32
	ip1_wd = 32
Entity <asynch_sub_int.1> analyzed. Unit <asynch_sub_int.1> generated.

Analyzing generic Entity <liblod.1> in library <work> (Architecture <behavioral>).
	ap_wd = 32
	dp_wd = 32
	dp_widths = (32,32,32,32)
Entity <liblod.1> analyzed. Unit <liblod.1> generated.

Analyzing generic Entity <bypass_latch> in library <work> (Architecture <default_arch>).
	width = 32
Entity <bypass_latch> analyzed. Unit <bypass_latch> generated.

Analyzing generic Entity <libsto.1> in library <work> (Architecture <behavioral>).
	ap_wd = 32
	dp_wd = 32
	dp_widths = (32,32)
Entity <libsto.1> analyzed. Unit <libsto.1> generated.

Analyzing generic Entity <libcast.1> in library <work> (Architecture <default_arch>).
	ip_wd = 32
	op_wd = 32
Entity <libcast.1> analyzed. Unit <libcast.1> generated.

Analyzing generic Entity <asynch_uint_to_int> in library <work> (Architecture <default_arch>).
	ip_wd = 32
	op_wd = 32
Entity <asynch_uint_to_int> analyzed. Unit <asynch_uint_to_int> generated.

Analyzing generic Entity <latch.3> in library <work> (Architecture <arch>).
	width = 32
Entity <latch.3> analyzed. Unit <latch.3> generated.

Analyzing generic Entity <libcast.2> in library <work> (Architecture <default_arch>).
	ip_wd = 32
	op_wd = 32
Entity <libcast.2> analyzed. Unit <libcast.2> generated.

Analyzing generic Entity <asynch_int_to_uint> in library <work> (Architecture <default_arch>).
	ip_wd = 32
	op_wd = 32
Entity <asynch_int_to_uint> analyzed. Unit <asynch_int_to_uint> generated.

Analyzing Entity <ddot_dp> in library <work> (Architecture <default_arch>).
Entity <ddot_dp> analyzed. Unit <ddot_dp> generated.

Analyzing generic Entity <binary_operator.12> in library <work> (Architecture <default_arch>).
	ip0_widths = (32)
	ip1_widths = (32)
	is_signed = '1'
	op_widths = (32)
Entity <binary_operator.12> analyzed. Unit <binary_operator.12> generated.

Analyzing Entity <dgefa_dp> in library <work> (Architecture <default_arch>).
Entity <dgefa_dp> analyzed. Unit <dgefa_dp> generated.

Analyzing generic Entity <binary_operator.13> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32)
	ip1_widths = (32,32)
	is_signed = '1'
	op_widths = (1,1)
Entity <binary_operator.13> analyzed. Unit <binary_operator.13> generated.

Analyzing generic Entity <binary_operator.14> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32,32)
	ip1_widths = (32,32,32)
	is_signed = '1'
	op_widths = (32,32,32)
Entity <binary_operator.14> analyzed. Unit <binary_operator.14> generated.

Analyzing generic Entity <binary_operator.15> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32)
	ip1_widths = (32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32)
	is_signed = '1'
	op_widths = (32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32)
Entity <binary_operator.15> analyzed. Unit <binary_operator.15> generated.

Analyzing generic Entity <binary_operator.16> in library <work> (Architecture <default_arch>).
	ip1_widths = (32)
	is_signed = '1'
	op_widths = (1)
	ip0_widths = (32)
Entity <binary_operator.16> analyzed. Unit <binary_operator.16> generated.

Analyzing generic Entity <binary_operator.17> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32,32)
	ip1_widths = (32,32,32)
	is_signed = '1'
	op_widths = (1,1,1)
Entity <binary_operator.17> analyzed. Unit <binary_operator.17> generated.

Analyzing generic Entity <binary_operator.18> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32,32,32,32,32,32,32,32,32)
	ip1_widths = (32,32,32,32,32,32,32,32,32,32)
	is_signed = '1'
	op_widths = (32,32,32,32,32,32,32,32,32,32)
Entity <binary_operator.18> analyzed. Unit <binary_operator.18> generated.

Analyzing generic Entity <liblod.2> in library <work> (Architecture <behavioral>).
	ap_wd = 32
	dp_wd = 32
	dp_widths = (32,32,32,32,32,32,32)
Entity <liblod.2> analyzed. Unit <liblod.2> generated.

Analyzing generic Entity <libsto.2> in library <work> (Architecture <behavioral>).
	ap_wd = 32
	dp_wd = 32
	dp_widths = (32,32,32,32,32,32,32,32,32)
Entity <libsto.2> analyzed. Unit <libsto.2> generated.

Analyzing Entity <dgesl_dp> in library <work> (Architecture <default_arch>).
Entity <dgesl_dp> analyzed. Unit <dgesl_dp> generated.

Analyzing generic Entity <binary_operator.19> in library <work> (Architecture <default_arch>).
	ip1_widths = (32)
	is_signed = '1'
	op_widths = (32)
	ip0_widths = (32)
Entity <binary_operator.19> analyzed. Unit <binary_operator.19> generated.

Analyzing generic Entity <binary_operator.20> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32)
	ip1_widths = (32,32)
	is_signed = '1'
	op_widths = (32,32)
Entity <binary_operator.20> analyzed. Unit <binary_operator.20> generated.

Analyzing generic Entity <asynch_sub_float> in library <work> (Architecture <Behavioral>).
	ip0_wd = 32
	ip1_wd = 32
	op_wd = 32
Entity <asynch_sub_float> analyzed. Unit <asynch_sub_float> generated.

Analyzing generic Entity <asynch_add_float.2> in library <work> (Architecture <behavioral>).
	ip0_wd = 32
	ip1_wd = 32
	op_wd = 32
Entity <asynch_add_float.2> analyzed. Unit <asynch_add_float.2> generated.

Analyzing generic Entity <binary_operator.21> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32)
	ip1_widths = (32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32)
	is_signed = '1'
	op_widths = (32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32)
Entity <binary_operator.21> analyzed. Unit <binary_operator.21> generated.

Analyzing generic Entity <binary_operator.22> in library <work> (Architecture <default_arch>).
	ip1_widths = (32,32,32)
	is_signed = '1'
	ip0_widths = (32,32,32)
	op_widths = (1,1,1)
Entity <binary_operator.22> analyzed. Unit <binary_operator.22> generated.

Analyzing generic Entity <binary_operator.23> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32)
	ip1_widths = (32,32)
	is_signed = '1'
	op_widths = (1,1)
Entity <binary_operator.23> analyzed. Unit <binary_operator.23> generated.

Analyzing generic Entity <binary_operator.24> in library <work> (Architecture <default_arch>).
	ip1_widths = (32,32,32)
	is_signed = '1'
	ip0_widths = (32,32,32)
	op_widths = (32,32,32)
Entity <binary_operator.24> analyzed. Unit <binary_operator.24> generated.

Analyzing generic Entity <binary_operator.25> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32,32,32,32,32,32,32,32,32,32,32)
	ip1_widths = (32,32,32,32,32,32,32,32,32,32,32,32)
	is_signed = '1'
	op_widths = (32,32,32,32,32,32,32,32,32,32,32,32)
Entity <binary_operator.25> analyzed. Unit <binary_operator.25> generated.

Analyzing generic Entity <binary_operator.26> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32,32,32)
	ip1_widths = (32,32,32,32)
	is_signed = '1'
	op_widths = (32,32,32,32)
Entity <binary_operator.26> analyzed. Unit <binary_operator.26> generated.

Analyzing generic Entity <liblod.3> in library <work> (Architecture <behavioral>).
	ap_wd = 32
	dp_wd = 32
	dp_widths = (32,32,32,32,32,32,32,32,32,32,32,32)
Entity <liblod.3> analyzed. Unit <liblod.3> generated.

Analyzing generic Entity <libsto.3> in library <work> (Architecture <behavioral>).
	ap_wd = 32
	dp_wd = 32
	dp_widths = (32,32,32,32,32,32,32)
Entity <libsto.3> analyzed. Unit <libsto.3> generated.

Analyzing Entity <divide_dp> in library <work> (Architecture <default_arch>).
Entity <divide_dp> analyzed. Unit <divide_dp> generated.

Analyzing generic Entity <binary_operator.27> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32)
	ip1_widths = (32,32)
	is_signed = '1'
	op_widths = (1,1)
Entity <binary_operator.27> analyzed. Unit <binary_operator.27> generated.

Analyzing generic Entity <asynch_gt_float> in library <work> (Architecture <default_arch>).
	ip0_wd = 32
	ip1_wd = 32
	op_wd = 1
Entity <asynch_gt_float> analyzed. Unit <asynch_gt_float> generated.

Analyzing generic Entity <asynch_gt_uint.1> in library <work> (Architecture <behavioral>).
	ip0_wd = 8
	ip1_wd = 8
	op_wd = 1
Entity <asynch_gt_uint.1> analyzed. Unit <asynch_gt_uint.1> generated.

Analyzing generic Entity <asynch_eq_uint.1> in library <work> (Architecture <behavioral>).
	ip0_wd = 8
	ip1_wd = 8
	op_wd = 1
Entity <asynch_eq_uint.1> analyzed. Unit <asynch_eq_uint.1> generated.

Analyzing generic Entity <asynch_gt_uint.2> in library <work> (Architecture <behavioral>).
	ip0_wd = 23
	ip1_wd = 23
	op_wd = 1
Entity <asynch_gt_uint.2> analyzed. Unit <asynch_gt_uint.2> generated.

Analyzing generic Entity <asynch_eq_uint.2> in library <work> (Architecture <behavioral>).
	ip0_wd = 23
	ip1_wd = 23
	op_wd = 1
Entity <asynch_eq_uint.2> analyzed. Unit <asynch_eq_uint.2> generated.

Analyzing generic Entity <binary_operator.28> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32)
	ip1_widths = (32,32)
	is_signed = '1'
	op_widths = (1,1)
Entity <binary_operator.28> analyzed. Unit <binary_operator.28> generated.

Analyzing generic Entity <asynch_lt_float> in library <work> (Architecture <default_arch>).
	ip0_wd = 32
	ip1_wd = 32
	op_wd = 1
Entity <asynch_lt_float> analyzed. Unit <asynch_lt_float> generated.

Analyzing generic Entity <asynch_lt_uint.1> in library <work> (Architecture <behavioral>).
	ip0_wd = 8
	ip1_wd = 8
	op_wd = 1
Entity <asynch_lt_uint.1> analyzed. Unit <asynch_lt_uint.1> generated.

Analyzing generic Entity <asynch_lt_uint.2> in library <work> (Architecture <behavioral>).
	ip0_wd = 23
	ip1_wd = 23
	op_wd = 1
Entity <asynch_lt_uint.2> analyzed. Unit <asynch_lt_uint.2> generated.

Analyzing generic Entity <binary_operator.29> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32,32,32,32,32,32,32,32,32,32,32)
	ip1_widths = (32,32,32,32,32,32,32,32,32,32,32,32)
	is_signed = '1'
	op_widths = (32,32,32,32,32,32,32,32,32,32,32,32)
Entity <binary_operator.29> analyzed. Unit <binary_operator.29> generated.

Analyzing generic Entity <binary_operator.30> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32,32,32,32,32,32)
	ip1_widths = (32,32,32,32,32,32,32)
	is_signed = '1'
	op_widths = (32,32,32,32,32,32,32)
Entity <binary_operator.30> analyzed. Unit <binary_operator.30> generated.

Analyzing generic Entity <binary_operator.31> in library <work> (Architecture <default_arch>).
	ip0_widths = (8)
	ip1_widths = (8)
	is_signed = '1'
	op_widths = (1)
Entity <binary_operator.31> analyzed. Unit <binary_operator.31> generated.

Analyzing generic Entity <asynch_eq_int.2> in library <work> (Architecture <Behavioral>).
	ip0_wd = 8
	ip1_wd = 8
	op_wd = 1
Entity <asynch_eq_int.2> analyzed. Unit <asynch_eq_int.2> generated.

Analyzing generic Entity <binary_operator.32> in library <work> (Architecture <default_arch>).
	ip1_widths = (8)
	is_signed = '1'
	op_widths = (8)
	ip0_widths = (8)
Entity <binary_operator.32> analyzed. Unit <binary_operator.32> generated.

Analyzing generic Entity <latch.4> in library <work> (Architecture <arch>).
	width = 8
Entity <latch.4> analyzed. Unit <latch.4> generated.

Analyzing generic Entity <asynch_sub_int.2> in library <work> (Architecture <Behavioral>).
	ip0_wd = 8
	ip1_wd = 8
	op_wd = 8
Entity <asynch_sub_int.2> analyzed. Unit <asynch_sub_int.2> generated.

Analyzing generic Entity <libmux.2> in library <work> (Architecture <behavioral>).
	ip0_wd = 8
	ip1_wd = 8
	op_wd = 8
Entity <libmux.2> analyzed. Unit <libmux.2> generated.

Analyzing Entity <dscal_dp> in library <work> (Architecture <default_arch>).
Entity <dscal_dp> analyzed. Unit <dscal_dp> generated.

Analyzing generic Entity <binary_operator.33> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32)
	ip1_widths = (32,32)
	is_signed = '1'
	op_widths = (1,1)
Entity <binary_operator.33> analyzed. Unit <binary_operator.33> generated.

Analyzing generic Entity <liblod.4> in library <work> (Architecture <behavioral>).
	ap_wd = 32
	dp_wd = 32
	dp_widths = (32,32)
Entity <liblod.4> analyzed. Unit <liblod.4> generated.

Analyzing Entity <idamax_dp> in library <work> (Architecture <default_arch>).
Entity <idamax_dp> analyzed. Unit <idamax_dp> generated.

Analyzing generic Entity <binary_operator.34> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32,32,32,32,32)
	ip1_widths = (32,32,32,32,32,32)
	is_signed = '1'
	op_widths = (1,1,1,1,1,1)
Entity <binary_operator.34> analyzed. Unit <binary_operator.34> generated.

Analyzing generic Entity <binary_operator.35> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32,32,32,32,32)
	ip1_widths = (32,32,32,32,32,32)
	is_signed = '1'
	op_widths = (32,32,32,32,32,32)
Entity <binary_operator.35> analyzed. Unit <binary_operator.35> generated.

Analyzing generic Entity <binary_operator.36> in library <work> (Architecture <default_arch>).
	ip0_widths = (32,32,32,32,32)
	ip1_widths = (32,32,32,32,32)
	is_signed = '1'
	op_widths = (32,32,32,32,32)
Entity <binary_operator.36> analyzed. Unit <binary_operator.36> generated.

Analyzing Entity <start_dp> in library <work> (Architecture <default_arch>).
WARNING:Xst:1994 - "/home/projects1/ahir/AHIR/examples/linpack/start_dp.vhdl" line 8: Null range in type of signal <ip>.
WARNING:Xst:1994 - "/home/projects1/ahir/AHIR/examples/linpack/start_dp.vhdl" line 9: Null range in type of signal <op>.
Entity <start_dp> analyzed. Unit <start_dp> generated.

Analyzing Entity <daxpy_cp> in library <work> (Architecture <default_arch>).
Entity <daxpy_cp> analyzed. Unit <daxpy_cp> generated.

Analyzing generic Entity <place> in library <work> (Architecture <behavioral>).
	init_mark = '0'
	num_ip = 1
	num_op = 1
Entity <place> analyzed. Unit <place> generated.

Analyzing generic Entity <merge.1> in library <work> (Architecture <default_arch>).
	num_ip = 2
Entity <merge.1> analyzed. Unit <merge.1> generated.

Analyzing generic Entity <merge.2> in library <work> (Architecture <default_arch>).
	num_ip = 4
Entity <merge.2> analyzed. Unit <merge.2> generated.

Analyzing generic Entity <transition.1> in library <work> (Architecture <behavioral>).
	num_ip = 1
Entity <transition.1> analyzed. Unit <transition.1> generated.

Analyzing generic Entity <transition.2> in library <work> (Architecture <behavioral>).
	num_ip = 3
Entity <transition.2> analyzed. Unit <transition.2> generated.

Analyzing generic Entity <transition.3> in library <work> (Architecture <behavioral>).
	num_ip = 2
Entity <transition.3> analyzed. Unit <transition.3> generated.

Analyzing generic Entity <transition.4> in library <work> (Architecture <behavioral>).
	num_ip = 5
Entity <transition.4> analyzed. Unit <transition.4> generated.

Analyzing Entity <ddot_cp> in library <work> (Architecture <default_arch>).
Entity <ddot_cp> analyzed. Unit <ddot_cp> generated.

Analyzing generic Entity <transition.5> in library <work> (Architecture <behavioral>).
	num_ip = 4
Entity <transition.5> analyzed. Unit <transition.5> generated.

Analyzing Entity <dgefa_cp> in library <work> (Architecture <default_arch>).
Entity <dgefa_cp> analyzed. Unit <dgefa_cp> generated.

Analyzing generic Entity <transition.6> in library <work> (Architecture <behavioral>).
	num_ip = 6
Entity <transition.6> analyzed. Unit <transition.6> generated.

Analyzing Entity <dgesl_cp> in library <work> (Architecture <default_arch>).
Entity <dgesl_cp> analyzed. Unit <dgesl_cp> generated.

Analyzing generic Entity <merge.3> in library <work> (Architecture <default_arch>).
	num_ip = 3
Entity <merge.3> analyzed. Unit <merge.3> generated.

Analyzing generic Entity <transition.7> in library <work> (Architecture <behavioral>).
	num_ip = 8
Entity <transition.7> analyzed. Unit <transition.7> generated.

Analyzing Entity <divide_cp> in library <work> (Architecture <default_arch>).
Entity <divide_cp> analyzed. Unit <divide_cp> generated.

Analyzing Entity <dscal_cp> in library <work> (Architecture <default_arch>).
Entity <dscal_cp> analyzed. Unit <dscal_cp> generated.

Analyzing Entity <idamax_cp> in library <work> (Architecture <default_arch>).
Entity <idamax_cp> analyzed. Unit <idamax_cp> generated.

Analyzing Entity <start_cp> in library <work> (Architecture <default_arch>).
Entity <start_cp> analyzed. Unit <start_cp> generated.

Analyzing Entity <daxpy_ln> in library <work> (Architecture <default_arch>).
Entity <daxpy_ln> analyzed. Unit <daxpy_ln> generated.

Analyzing Entity <ddot_ln> in library <work> (Architecture <default_arch>).
Entity <ddot_ln> analyzed. Unit <ddot_ln> generated.

Analyzing Entity <dgefa_ln> in library <work> (Architecture <default_arch>).
Entity <dgefa_ln> analyzed. Unit <dgefa_ln> generated.

Analyzing Entity <dgesl_ln> in library <work> (Architecture <default_arch>).
Entity <dgesl_ln> analyzed. Unit <dgesl_ln> generated.

Analyzing Entity <divide_ln> in library <work> (Architecture <default_arch>).
Entity <divide_ln> analyzed. Unit <divide_ln> generated.

Analyzing Entity <dscal_ln> in library <work> (Architecture <default_arch>).
Entity <dscal_ln> analyzed. Unit <dscal_ln> generated.

Analyzing Entity <idamax_ln> in library <work> (Architecture <default_arch>).
Entity <idamax_ln> analyzed. Unit <idamax_ln> generated.

Analyzing Entity <start_ln> in library <work> (Architecture <default_arch>).
Entity <start_ln> analyzed. Unit <start_ln> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <memory>.
    Related source file is "/home/projects1/ahir/vhdl/memory.vhdl".
WARNING:Xst:647 - Input <reset> is never used.
WARNING:Xst:647 - Input <write_addr<31:5>> is never used.
WARNING:Xst:647 - Input <read_addr<31:5>> is never used.
    Found 17x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 1-bit register for signal <write_ack>.
    Found 32-bit register for signal <read_data>.
    Found 1-bit register for signal <read_ack>.
    Summary:
	inferred   1 RAM(s).
	inferred  34 D-type flip-flop(s).
Unit <memory> synthesized.


Synthesizing Unit <start_dp>.
    Related source file is "/home/projects1/ahir/AHIR/examples/linpack/start_dp.vhdl".
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <reset> is never used.
WARNING:Xst:646 - Signal <cst_0_int_d_wire> is assigned but never used.
Unit <start_dp> synthesized.


Synthesizing Unit <daxpy_ln>.
    Related source file is "/home/projects1/ahir/AHIR/examples/linpack/daxpy_ln.vhdl".
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <reset> is never used.
Unit <daxpy_ln> synthesized.


Synthesizing Unit <ddot_ln>.
    Related source file is "/home/projects1/ahir/AHIR/examples/linpack/ddot_ln.vhdl".
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <reset> is never used.
Unit <ddot_ln> synthesized.


Synthesizing Unit <dgefa_ln>.
    Related source file is "/home/projects1/ahir/AHIR/examples/linpack/dgefa_ln.vhdl".
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <reset> is never used.
Unit <dgefa_ln> synthesized.


Synthesizing Unit <dgesl_ln>.
    Related source file is "/home/projects1/ahir/AHIR/examples/linpack/dgesl_ln.vhdl".
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <reset> is never used.
Unit <dgesl_ln> synthesized.


Synthesizing Unit <divide_ln>.
    Related source file is "/home/projects1/ahir/AHIR/examples/linpack/divide_ln.vhdl".
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <reset> is never used.
Unit <divide_ln> synthesized.


Synthesizing Unit <dscal_ln>.
    Related source file is "/home/projects1/ahir/AHIR/examples/linpack/dscal_ln.vhdl".
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <reset> is never used.
Unit <dscal_ln> synthesized.


Synthesizing Unit <idamax_ln>.
    Related source file is "/home/projects1/ahir/AHIR/examples/linpack/idamax_ln.vhdl".
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <reset> is never used.
Unit <idamax_ln> synthesized.


Synthesizing Unit <start_ln>.
    Related source file is "/home/projects1/ahir/AHIR/examples/linpack/start_ln.vhdl".
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <reset> is never used.
Unit <start_ln> synthesized.


Synthesizing Unit <priority_decoder_1>.
    Related source file is "/home/projects1/ahir/vhdl/priority_decoder.vhdl".
Unit <priority_decoder_1> synthesized.


Synthesizing Unit <priority_decoder_2>.
    Related source file is "/home/projects1/ahir/vhdl/priority_decoder.vhdl".
Unit <priority_decoder_2> synthesized.


Synthesizing Unit <libdec>.
    Related source file is "/home/projects1/ahir/vhdl/libdec.vhdl".
    Found 1-bit register for signal <ack0<0>>.
    Found 1-bit register for signal <ack1<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <libdec> synthesized.


Synthesizing Unit <libmux_1>.
    Related source file is "/home/projects1/ahir/vhdl/libmux.vhdl".
    Found 32-bit register for signal <op>.
    Found 1-bit register for signal <ack<0>>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <libmux_1> synthesized.


Synthesizing Unit <libsto_1>.
    Related source file is "/home/projects1/ahir/vhdl/libsto.vhdl".
WARNING:Xst:646 - Signal <req_latch> is assigned but never used.
    Found 2-bit register for signal <latched_reqs>.
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <libsto_1> synthesized.


Synthesizing Unit <latch_1>.
    Related source file is "/home/projects1/ahir/vhdl/latch.vhdl".
    Found 1-bit register for signal <ack>.
    Found 32-bit register for signal <outp>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <latch_1> synthesized.


Synthesizing Unit <asynch_add_float_1>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_add_float.vhdl".
WARNING:Xst:737 - Found 28-bit latch for signal <P_sum>.
WARNING:Xst:737 - Found 32-bit latch for signal <index>.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_1>.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_6>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_7>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_8>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_9>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_10>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_11>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_12>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_13>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_14>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_15>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_20>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_16>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_21>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_17>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_22>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_18>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_19>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_2>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_3>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_4>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_5>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit subtractor for signal <exp>.
    Found 8-bit adder for signal <exp$addsub0000> created at line 91.
    Found 8-bit subtractor for signal <P_exp_diff$mux0000> created at line 49.
    Found 27-bit adder carry out for signal <P_sum$addsub0000> created at line 70.
    Found 28-bit subtractor for signal <P_sum$sub0000> created at line 73.
    Found 28-bit subtractor for signal <P_sum$sub0001> created at line 75.
    Found 8-bit comparator greater for signal <P_sum1_1$cmp_gt0000> created at line 63.
    Found 32-bit comparator less for signal <sum_6$cmp_lt0000> created at line 95.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <asynch_add_float_1> synthesized.


Synthesizing Unit <latch_2>.
    Related source file is "/home/projects1/ahir/vhdl/latch.vhdl".
    Found 1-bit register for signal <ack>.
    Found 1-bit register for signal <outp<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <latch_2> synthesized.


Synthesizing Unit <asynch_eq_float>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_eq_float.vhdl".
    Found 32-bit comparator equal for signal <op_0$cmp_eq0000> created at line 21.
    Summary:
	inferred   1 Comparator(s).
Unit <asynch_eq_float> synthesized.


Synthesizing Unit <asynch_mul_float>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_mul_float.vhdl".
WARNING:Xst:646 - Signal <product<22:0>> is assigned but never used.
WARNING:Xst:646 - Signal <exp_f<8>> is assigned but never used.
WARNING:Xst:646 - Signal <exp<30:9>> is assigned but never used.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
    Found 1-bit xor2 for signal <op<31>>.
    Found 8-bit adder carry out for signal <add0000$addsub0000> created at line 42.
    Found 9-bit adder carry out for signal <exp$addsub0000> created at line 58.
    Found 9-bit subtractor for signal <init_exp$addsub0000> created at line 42.
    Found 24x24-bit multiplier for signal <product>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <asynch_mul_float> synthesized.


Synthesizing Unit <asynch_add_int>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_add_int.vhdl".
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
    Found 32-bit adder for signal <op>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <asynch_add_int> synthesized.


Synthesizing Unit <asynch_eq_int_1>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_eq_int.vhdl".
    Found 1-bit xor2 for signal <bitxor_0$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_1$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_10$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_11$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_12$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_13$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_14$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_15$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_16$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_17$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_18$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_19$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_2$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_20$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_21$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_22$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_23$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_24$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_25$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_26$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_27$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_28$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_29$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_3$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_30$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_31$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_4$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_5$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_6$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_7$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_8$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_9$xor0000> created at line 22.
Unit <asynch_eq_int_1> synthesized.


Synthesizing Unit <asynch_gt_int>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_gt_int.vhdl".
    Found 32-bit comparator greater for signal <op_0$cmp_gt0000> created at line 23.
    Summary:
	inferred   1 Comparator(s).
Unit <asynch_gt_int> synthesized.


Synthesizing Unit <asynch_lt_int>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_lt_int.vhdl".
    Found 32-bit comparator less for signal <op_0$cmp_lt0000> created at line 23.
    Summary:
	inferred   1 Comparator(s).
Unit <asynch_lt_int> synthesized.


Synthesizing Unit <asynch_mul_int>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_mul_int.vhdl".
WARNING:Xst:646 - Signal <prod<63:32>> is assigned but never used.
    Found 32x32-bit multiplier for signal <prod>.
    Summary:
	inferred   1 Multiplier(s).
Unit <asynch_mul_int> synthesized.


Synthesizing Unit <asynch_sub_int_1>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_sub_int.vhdl".
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
    Found 32-bit subtractor for signal <op>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <asynch_sub_int_1> synthesized.


Synthesizing Unit <bypass_latch>.
    Related source file is "/home/projects1/ahir/vhdl/bypass_latch.vhdl".
    Found 32-bit register for signal <inp_latch>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <bypass_latch> synthesized.


Synthesizing Unit <asynch_uint_to_int>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_uint_to_int.vhdl".
Unit <asynch_uint_to_int> synthesized.


Synthesizing Unit <latch_3>.
    Related source file is "/home/projects1/ahir/vhdl/latch.vhdl".
    Found 1-bit register for signal <ack>.
    Found 32-bit register for signal <outp>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <latch_3> synthesized.


Synthesizing Unit <asynch_int_to_uint>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_int_to_uint.vhdl".
Unit <asynch_int_to_uint> synthesized.


Synthesizing Unit <libsto_2>.
    Related source file is "/home/projects1/ahir/vhdl/libsto.vhdl".
WARNING:Xst:646 - Signal <req_latch> is assigned but never used.
    Found 9-bit register for signal <latched_reqs>.
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <libsto_2> synthesized.


Synthesizing Unit <libsto_3>.
    Related source file is "/home/projects1/ahir/vhdl/libsto.vhdl".
WARNING:Xst:646 - Signal <req_latch> is assigned but never used.
    Found 7-bit register for signal <latched_reqs>.
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <libsto_3> synthesized.


Synthesizing Unit <asynch_add_float_2>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_add_float.vhdl".
WARNING:Xst:737 - Found 28-bit latch for signal <P_sum>.
WARNING:Xst:737 - Found 32-bit latch for signal <index>.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_6>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_7>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_8>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_9>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_10>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_11>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_12>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_13>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_14>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_15>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_20>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_16>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_21>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_17>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_22>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_18>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_19>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_2>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_3>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_4>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <sum_5>.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit subtractor for signal <exp>.
    Found 8-bit adder for signal <exp$addsub0000> created at line 91.
    Found 8-bit subtractor for signal <P_exp_diff$mux0000> created at line 49.
    Found 27-bit adder carry out for signal <P_sum$addsub0000> created at line 70.
    Found 28-bit subtractor for signal <P_sum$sub0000> created at line 73.
    Found 28-bit subtractor for signal <P_sum$sub0001> created at line 75.
    Found 8-bit comparator greater for signal <P_sum1_1$cmp_gt0000> created at line 63.
    Found 32-bit comparator less for signal <sum_6$cmp_lt0000> created at line 95.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <asynch_add_float_2> synthesized.


Synthesizing Unit <libmux_2>.
    Related source file is "/home/projects1/ahir/vhdl/libmux.vhdl".
    Found 8-bit register for signal <op>.
    Found 1-bit register for signal <ack<0>>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <libmux_2> synthesized.


Synthesizing Unit <asynch_gt_uint_1>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_gt_uint.vhdl".
    Found 8-bit comparator greater for signal <op_0$cmp_gt0000> created at line 25.
    Summary:
	inferred   1 Comparator(s).
Unit <asynch_gt_uint_1> synthesized.


Synthesizing Unit <asynch_eq_uint_1>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_eq_uint.vhdl".
    Found 1-bit xor2 for signal <bitxor_0$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_1$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_2$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_3$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_4$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_5$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_6$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_7$xor0000> created at line 22.
Unit <asynch_eq_uint_1> synthesized.


Synthesizing Unit <asynch_gt_uint_2>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_gt_uint.vhdl".
    Found 23-bit comparator greater for signal <op_0$cmp_gt0000> created at line 25.
    Summary:
	inferred   1 Comparator(s).
Unit <asynch_gt_uint_2> synthesized.


Synthesizing Unit <asynch_eq_uint_2>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_eq_uint.vhdl".
    Found 1-bit xor2 for signal <bitxor_0$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_1$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_10$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_11$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_12$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_13$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_14$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_15$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_16$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_17$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_18$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_19$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_2$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_20$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_21$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_22$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_3$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_4$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_5$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_6$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_7$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_8$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_9$xor0000> created at line 22.
Unit <asynch_eq_uint_2> synthesized.


Synthesizing Unit <asynch_lt_uint_1>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_lt_uint.vhdl".
    Found 8-bit comparator less for signal <op_0$cmp_lt0000> created at line 25.
    Summary:
	inferred   1 Comparator(s).
Unit <asynch_lt_uint_1> synthesized.


Synthesizing Unit <asynch_lt_uint_2>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_lt_uint.vhdl".
    Found 23-bit comparator less for signal <op_0$cmp_lt0000> created at line 25.
    Summary:
	inferred   1 Comparator(s).
Unit <asynch_lt_uint_2> synthesized.


Synthesizing Unit <asynch_eq_int_2>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_eq_int.vhdl".
    Found 1-bit xor2 for signal <bitxor_0$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_1$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_2$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_3$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_4$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_5$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_6$xor0000> created at line 22.
    Found 1-bit xor2 for signal <bitxor_7$xor0000> created at line 22.
Unit <asynch_eq_int_2> synthesized.


Synthesizing Unit <latch_4>.
    Related source file is "/home/projects1/ahir/vhdl/latch.vhdl".
    Found 1-bit register for signal <ack>.
    Found 8-bit register for signal <outp>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <latch_4> synthesized.


Synthesizing Unit <asynch_sub_int_2>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_sub_int.vhdl".
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
    Found 8-bit subtractor for signal <op>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <asynch_sub_int_2> synthesized.


Synthesizing Unit <place>.
    Related source file is "/home/projects1/ahir/vhdl/place.vhdl".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <place> synthesized.


Synthesizing Unit <merge_1>.
    Related source file is "/home/projects1/ahir/vhdl/merge.vhdl".
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <reset> is never used.
Unit <merge_1> synthesized.


Synthesizing Unit <merge_2>.
    Related source file is "/home/projects1/ahir/vhdl/merge.vhdl".
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <reset> is never used.
Unit <merge_2> synthesized.


Synthesizing Unit <transition_1>.
    Related source file is "/home/projects1/ahir/vhdl/transition.vhdl".
Unit <transition_1> synthesized.


Synthesizing Unit <transition_2>.
    Related source file is "/home/projects1/ahir/vhdl/transition.vhdl".
Unit <transition_2> synthesized.


Synthesizing Unit <transition_3>.
    Related source file is "/home/projects1/ahir/vhdl/transition.vhdl".
Unit <transition_3> synthesized.


Synthesizing Unit <transition_4>.
    Related source file is "/home/projects1/ahir/vhdl/transition.vhdl".
Unit <transition_4> synthesized.


Synthesizing Unit <transition_5>.
    Related source file is "/home/projects1/ahir/vhdl/transition.vhdl".
Unit <transition_5> synthesized.


Synthesizing Unit <transition_6>.
    Related source file is "/home/projects1/ahir/vhdl/transition.vhdl".
Unit <transition_6> synthesized.


Synthesizing Unit <merge_3>.
    Related source file is "/home/projects1/ahir/vhdl/merge.vhdl".
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <reset> is never used.
Unit <merge_3> synthesized.


Synthesizing Unit <transition_7>.
    Related source file is "/home/projects1/ahir/vhdl/transition.vhdl".
Unit <transition_7> synthesized.


Synthesizing Unit <amux_load>.
    Related source file is "/home/projects1/ahir/vhdl/amux_load.vhdl".
WARNING:Xst:1780 - Signal <index_latch_valid> is never used or assigned.
    Found 32-bit 7-to-1 multiplexer for signal <maddr>.
    Found 31-bit register for signal <latched_index>.
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <amux_load> synthesized.


Synthesizing Unit <amux_store>.
    Related source file is "/home/projects1/ahir/vhdl/amux_store.vhdl".
    Found 32-bit 5-to-1 multiplexer for signal <mdata>.
    Found 32-bit 5-to-1 multiplexer for signal <maddr>.
    Found 31-bit register for signal <latched_index>.
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <amux_store> synthesized.


Synthesizing Unit <daxpy_cp>.
    Related source file is "/home/projects1/ahir/AHIR/examples/linpack/daxpy_cp.vhdl".
Unit <daxpy_cp> synthesized.


Synthesizing Unit <ddot_cp>.
    Related source file is "/home/projects1/ahir/AHIR/examples/linpack/ddot_cp.vhdl".
Unit <ddot_cp> synthesized.


Synthesizing Unit <dgefa_cp>.
    Related source file is "/home/projects1/ahir/AHIR/examples/linpack/dgefa_cp.vhdl".
Unit <dgefa_cp> synthesized.


Synthesizing Unit <dgesl_cp>.
    Related source file is "/home/projects1/ahir/AHIR/examples/linpack/dgesl_cp.vhdl".
Unit <dgesl_cp> synthesized.


Synthesizing Unit <divide_cp>.
    Related source file is "/home/projects1/ahir/AHIR/examples/linpack/divide_cp.vhdl".
Unit <divide_cp> synthesized.


Synthesizing Unit <dscal_cp>.
    Related source file is "/home/projects1/ahir/AHIR/examples/linpack/dscal_cp.vhdl".
Unit <dscal_cp> synthesized.


Synthesizing Unit <idamax_cp>.
    Related source file is "/home/projects1/ahir/AHIR/examples/linpack/idamax_cp.vhdl".
Unit <idamax_cp> synthesized.


Synthesizing Unit <start_cp>.
    Related source file is "/home/projects1/ahir/AHIR/examples/linpack/start_cp.vhdl".
Unit <start_cp> synthesized.


Synthesizing Unit <binary_operator_1>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_1> synthesized.


Synthesizing Unit <binary_operator_2>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_2> synthesized.


Synthesizing Unit <binary_operator_3>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_3> synthesized.


Synthesizing Unit <binary_operator_4>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_4> synthesized.


Synthesizing Unit <binary_operator_5>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_5> synthesized.


Synthesizing Unit <binary_operator_6>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_6> synthesized.


Synthesizing Unit <binary_operator_7>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_7> synthesized.


Synthesizing Unit <binary_operator_8>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_8> synthesized.


Synthesizing Unit <binary_operator_9>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_9> synthesized.


Synthesizing Unit <binary_operator_10>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_10> synthesized.


Synthesizing Unit <binary_operator_11>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_11> synthesized.


Synthesizing Unit <liblod_1>.
    Related source file is "/home/projects1/ahir/vhdl/liblod.vhdl".
WARNING:Xst:646 - Signal <req_latch> is assigned but never used.
    Found 4-bit register for signal <latched_reqs>.
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <liblod_1> synthesized.


Synthesizing Unit <libcast_1>.
    Related source file is "/home/projects1/ahir/vhdl/libcast.vhdl".
Unit <libcast_1> synthesized.


Synthesizing Unit <libcast_2>.
    Related source file is "/home/projects1/ahir/vhdl/libcast.vhdl".
Unit <libcast_2> synthesized.


Synthesizing Unit <binary_operator_12>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_12> synthesized.


Synthesizing Unit <binary_operator_13>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_13> synthesized.


Synthesizing Unit <binary_operator_14>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_14> synthesized.


Synthesizing Unit <binary_operator_15>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_15> synthesized.


Synthesizing Unit <binary_operator_16>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_16> synthesized.


Synthesizing Unit <binary_operator_17>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_17> synthesized.


Synthesizing Unit <binary_operator_18>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_18> synthesized.


Synthesizing Unit <liblod_2>.
    Related source file is "/home/projects1/ahir/vhdl/liblod.vhdl".
WARNING:Xst:646 - Signal <req_latch> is assigned but never used.
    Found 7-bit register for signal <latched_reqs>.
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <liblod_2> synthesized.


Synthesizing Unit <binary_operator_19>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_19> synthesized.


Synthesizing Unit <binary_operator_21>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_21> synthesized.


Synthesizing Unit <binary_operator_22>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_22> synthesized.


Synthesizing Unit <binary_operator_23>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_23> synthesized.


Synthesizing Unit <binary_operator_24>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_24> synthesized.


Synthesizing Unit <binary_operator_25>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_25> synthesized.


Synthesizing Unit <binary_operator_26>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_26> synthesized.


Synthesizing Unit <liblod_3>.
    Related source file is "/home/projects1/ahir/vhdl/liblod.vhdl".
WARNING:Xst:646 - Signal <req_latch> is assigned but never used.
    Found 12-bit register for signal <latched_reqs>.
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <liblod_3> synthesized.


Synthesizing Unit <asynch_sub_float>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_sub_float.vhdl".
Unit <asynch_sub_float> synthesized.


Synthesizing Unit <binary_operator_29>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_29> synthesized.


Synthesizing Unit <binary_operator_31>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_31> synthesized.


Synthesizing Unit <binary_operator_32>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_32> synthesized.


Synthesizing Unit <asynch_gt_float>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_gt_float.vhdl".
Unit <asynch_gt_float> synthesized.


Synthesizing Unit <asynch_lt_float>.
    Related source file is "/home/projects1/ahir/vhdl/asynch_lt_float.vhdl".
Unit <asynch_lt_float> synthesized.


Synthesizing Unit <binary_operator_33>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_33> synthesized.


Synthesizing Unit <liblod_4>.
    Related source file is "/home/projects1/ahir/vhdl/liblod.vhdl".
WARNING:Xst:646 - Signal <req_latch> is assigned but never used.
    Found 2-bit register for signal <latched_reqs>.
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <liblod_4> synthesized.


Synthesizing Unit <binary_operator_36>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_36> synthesized.


Synthesizing Unit <daxpy_dp>.
    Related source file is "/home/projects1/ahir/AHIR/examples/linpack/daxpy_dp.vhdl".
WARNING:Xst:646 - Signal <cst_15_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_7_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_16_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_2_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_11_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_17_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_3_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_9_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_12_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_4_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_13_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_5_int_d_wire> is assigned but never used.
Unit <daxpy_dp> synthesized.


Synthesizing Unit <ddot_dp>.
    Related source file is "/home/projects1/ahir/AHIR/examples/linpack/ddot_dp.vhdl".
WARNING:Xst:646 - Signal <cst_1_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_7_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_10_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_2_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_3_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_12_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_18_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_19_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_5_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_14_int_d_wire> is assigned but never used.
Unit <ddot_dp> synthesized.


Synthesizing Unit <dgefa_dp>.
    Related source file is "/home/projects1/ahir/AHIR/examples/linpack/dgefa_dp.vhdl".
WARNING:Xst:646 - Signal <cst_15_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_20_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_1_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_7_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_10_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_16_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_21_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_2_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_8_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_17_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_22_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_13_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_3_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_9_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_12_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_18_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_23_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_4_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_5_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_19_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_11_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_14_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_0_int_d_wire> is assigned but never used.
Unit <dgefa_dp> synthesized.


Synthesizing Unit <dscal_dp>.
    Related source file is "/home/projects1/ahir/AHIR/examples/linpack/dscal_dp.vhdl".
WARNING:Xst:646 - Signal <cst_5_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_6_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_4_int_d_wire> is assigned but never used.
Unit <dscal_dp> synthesized.


Synthesizing Unit <binary_operator_20>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_20> synthesized.


Synthesizing Unit <binary_operator_27>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_27> synthesized.


Synthesizing Unit <binary_operator_28>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_28> synthesized.


Synthesizing Unit <binary_operator_30>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_30> synthesized.


Synthesizing Unit <binary_operator_34>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_34> synthesized.


Synthesizing Unit <binary_operator_35>.
    Related source file is "/home/projects1/ahir/vhdl/binary_operator.vhdl".
WARNING:Xst:1780 - Signal <ip0_resized_array> is never used or assigned.
WARNING:Xst:1780 - Signal <ip1_resized_array> is never used or assigned.
Unit <binary_operator_35> synthesized.


Synthesizing Unit <dgesl_dp>.
    Related source file is "/home/projects1/ahir/AHIR/examples/linpack/dgesl_dp.vhdl".
WARNING:Xst:646 - Signal <cst_34_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_29_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_39_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_2_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_21_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_16_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_7_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_31_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_26_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_41_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_36_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_13_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_23_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_9_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_33_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_28_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_10_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_38_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_1_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_20_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_15_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_25_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_40_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_35_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_12_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_22_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_17_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_8_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_27_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_37_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_18_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_0_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_14_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_24_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_19_int_d_wire> is assigned but never used.
Unit <dgesl_dp> synthesized.


Synthesizing Unit <divide_dp>.
    Related source file is "/home/projects1/ahir/AHIR/examples/linpack/divide_dp.vhdl".
WARNING:Xst:646 - Signal <cst_15_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_20_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_12_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_0_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_16_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_7_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_13_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_4_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_10_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_1_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_17_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_8_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_5_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_11_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_18_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_9_float_d_wire> is assigned but never used.
Unit <divide_dp> synthesized.


Synthesizing Unit <idamax_dp>.
    Related source file is "/home/projects1/ahir/AHIR/examples/linpack/idamax_dp.vhdl".
WARNING:Xst:646 - Signal <cst_15_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_20_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_6_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_1_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_19_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_24_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_16_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_21_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_2_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_7_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_25_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_9_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_23_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_17_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_22_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_8_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_5_float_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_14_int_d_wire> is assigned but never used.
WARNING:Xst:646 - Signal <cst_18_float_d_wire> is assigned but never used.
Unit <idamax_dp> synthesized.


Synthesizing Unit <system>.
    Related source file is "/home/projects1/ahir/AHIR/examples/linpack/system.vhdl".
WARNING:Xst:646 - Signal <omega_dscal_retval<0>> is assigned but never used.
WARNING:Xst:646 - Signal <omega_dscal_margs<0>> is assigned but never used.
WARNING:Xst:646 - Signal <omega_ddot_margs<0>> is assigned but never used.
WARNING:Xst:646 - Signal <omega_divide_retval<0>> is assigned but never used.
WARNING:Xst:653 - Signal <omega_divide_args<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <omega_dgefa_args<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <omega_idamax_args<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <omega_idamax_margs<0>> is assigned but never used.
WARNING:Xst:646 - Signal <omega_daxpy_retval<0>> is assigned but never used.
WARNING:Xst:646 - Signal <omega_dgesl_margs<0>> is assigned but never used.
WARNING:Xst:653 - Signal <omega_dscal_args<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <omega_dscal_mretval<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <omega_ddot_args<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <omega_dgefa_margs<0>> is assigned but never used.
WARNING:Xst:653 - Signal <omega_ddot_mretval<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <omega_dgefa_mretval<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <omega_daxpy_args<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <omega_start_retval<0>> is assigned but never used.
WARNING:Xst:646 - Signal <omega_dgefa_retval<0>> is assigned but never used.
WARNING:Xst:653 - Signal <omega_divide_mretval<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <omega_dgesl_args<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <omega_idamax_mretval<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <omega_ddot_retval<0>> is assigned but never used.
WARNING:Xst:653 - Signal <omega_start_mretval<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <omega_dgesl_mretval<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <omega_divide_margs<0>> is assigned but never used.
WARNING:Xst:646 - Signal <omega_dgesl_retval<0>> is assigned but never used.
WARNING:Xst:646 - Signal <omega_daxpy_margs<0>> is assigned but never used.
WARNING:Xst:653 - Signal <omega_daxpy_mretval<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <omega_start_margs<0>> is assigned but never used.
WARNING:Xst:653 - Signal <omega_start_args<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <omega_idamax_retval<0>> is assigned but never used.
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 17x32-bit dual-port RAM                               : 1
# Multipliers                                          : 19
 24x24-bit multiplier                                  : 5
 32x32-bit multiplier                                  : 14
# Adders/Subtractors                                   : 85
 27-bit adder carry out                                : 7
 28-bit subtractor                                     : 14
 32-bit adder                                          : 23
 32-bit subtractor                                     : 4
 8-bit adder                                           : 7
 8-bit adder carry out                                 : 5
 8-bit subtractor                                      : 15
 9-bit adder carry out                                 : 5
 9-bit subtractor                                      : 5
# Registers                                            : 1321
 1-bit register                                        : 959
 12-bit register                                       : 2
 2-bit register                                        : 3
 31-bit register                                       : 2
 32-bit register                                       : 346
 4-bit register                                        : 2
 7-bit register                                        : 2
 8-bit register                                        : 4
 9-bit register                                        : 1
# Latches                                              : 175
 1-bit latch                                           : 161
 28-bit latch                                          : 7
 32-bit latch                                          : 7
# Comparators                                          : 35
 23-bit comparator greater                             : 2
 23-bit comparator less                                : 2
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 5
 32-bit comparator less                                : 13
 8-bit comparator greater                              : 9
 8-bit comparator less                                 : 2
# Multiplexers                                         : 3
 32-bit 5-to-1 multiplexer                             : 2
 32-bit 7-to-1 multiplexer                             : 1
# Xors                                                 : 329
 1-bit xor2                                            : 329

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '2v8000.nph' in environment /home/projects1/Xilinx/.
INFO:Xst:2691 - Unit <memory> : The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_data>.
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 17-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_req_0>   | high     |
    |     addrA          | connected to signal <write_addr>    |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 17-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to signal <read_data>     |          |
    |     dorstB         | connected to signal <read_req>      | low      |
    | reset value        | 00000000000000000000000000000000               |
    -----------------------------------------------------------------------

Synthesizing (advanced) Unit <asynch_mul_int>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_prod by adding 2 register level(s).
Unit <asynch_mul_int> synthesized (advanced).

Synthesizing (advanced) Unit <binary_operator_12>.
	Found pipelined multiplier on signal <op0>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier comp/Mmult_prod by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier comp/Mmult_prod by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier comp/Mmult_prod by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier comp/Mmult_prod by adding 2 register level(s).
Unit <binary_operator_12> synthesized (advanced).
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <22>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <23>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <24>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <25>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <26>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <27>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <28>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <29>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <30>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <31>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <5>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <6>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <7>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <8>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <9>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <10>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <11>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <12>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <13>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <14>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <15>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <16>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <17>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <18>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <19>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <20>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <21>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <22>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <23>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <24>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <18>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <19>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <20>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <21>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <22>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <23>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <24>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <25>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <26>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <27>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <28>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <29>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <30>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <31>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <5>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <6>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <7>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <8>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <9>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <10>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <11>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <12>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <13>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <14>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <15>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <16>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <17>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <18>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <19>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <20>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <21>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <29>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <30>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <31>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <5>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <6>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <7>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <8>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <9>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <10>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <11>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <12>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <13>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <14>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <15>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <16>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <17>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <18>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <19>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <20>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <21>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <22>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <23>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <24>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <25>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <26>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <27>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <28>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <29>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <30>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <31>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <25>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <26>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <27>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <28>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <29>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <30>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <31>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <5>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <6>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <7>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <8>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <9>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <10>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <11>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <12>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <13>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <14>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <15>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <16>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <17>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <18>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <19>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <20>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <21>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <22>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <23>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <24>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <25>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <26>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <27>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <28>.
WARNING:Xst:1293 - FF/Latch  <latched_index_6> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_7> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_8> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_9> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_10> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_11> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_12> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_13> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_14> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_15> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_16> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_17> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_18> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_19> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_20> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_21> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_22> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_23> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_24> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_25> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_26> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_27> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_28> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_29> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_30> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <5>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <6>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <7>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <8>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <9>.
WARNING:Xst:1293 - FF/Latch  <latched_index_3> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_4> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_5> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_6> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_7> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_8> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_9> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_10> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_11> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_12> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_13> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_14> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_15> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_16> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_17> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_18> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_19> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_20> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_21> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_22> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_23> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_24> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_25> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_26> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_27> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_28> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_29> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_30> has a constant value of 0 in block <amux_load_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_3> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_4> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <latched_index_5> has a constant value of 0 in block <amux_store_inst>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <14>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <15>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <16>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <17>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <18>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <19>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <20>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <21>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <22>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <23>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <24>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <25>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <26>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <27>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <28>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <29>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <30>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <31>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <5>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <6>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <7>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <8>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <9>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <10>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <11>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <12>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <13>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <14>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <15>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <16>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <17>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <10>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <11>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <12>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <13>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <14>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <15>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <16>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <17>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <18>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <19>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <20>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <21>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <22>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <23>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <24>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <25>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <26>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <27>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <28>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <29>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <30>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <31>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <5>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <6>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <7>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <8>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <9>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <10>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <11>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <12>.
WARNING:Xst:1293 - FF/Latch  <0> has a constant value of 0 in block <13>.
WARNING:Xst:1290 - Hierarchical block <frac_asynch_eq> is unconnected in block <comp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <frac_asynch_eq> is unconnected in block <comp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <frac_asynch_eq> is unconnected in block <comp>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 17x32-bit dual-port block RAM                         : 1
# Multipliers                                          : 19
 24x24-bit multiplier                                  : 5
 32x32-bit multiplier                                  : 10
 32x32-bit registered multiplier                       : 4
# Adders/Subtractors                                   : 85
 27-bit adder carry out                                : 7
 28-bit subtractor                                     : 14
 32-bit adder                                          : 23
 32-bit subtractor                                     : 4
 8-bit adder                                           : 7
 8-bit adder carry out                                 : 5
 8-bit subtractor                                      : 15
 9-bit adder carry out                                 : 5
 9-bit subtractor                                      : 5
# Registers                                            : 12026
 Flip-Flops                                            : 12026
# Latches                                              : 175
 1-bit latch                                           : 161
 28-bit latch                                          : 7
 32-bit latch                                          : 7
# Comparators                                          : 35
 23-bit comparator greater                             : 2
 23-bit comparator less                                : 2
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 5
 32-bit comparator less                                : 13
 8-bit comparator greater                              : 9
 8-bit comparator less                                 : 2
# Multiplexers                                         : 3
 32-bit 5-to-1 multiplexer                             : 2
 32-bit 7-to-1 multiplexer                             : 1
# Xors                                                 : 329
 1-bit xor2                                            : 329

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <daxpy_cp>: instances <place_123>, <place_127> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <daxpy_cp>: instances <place_132>, <place_137> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <daxpy_cp>: instances <place_178>, <place_188> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <daxpy_cp>: instances <i_d_1_int_mux_1_d_req0>, <ix_d_2_int_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <daxpy_cp>: instances <i_d_1_int_mux_1_d_req0>, <iy_d_2_int_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <daxpy_cp>: instances <i_d_1_int_mux_1_d_req1>, <ix_d_2_int_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <daxpy_cp>: instances <i_d_1_int_mux_1_d_req1>, <iy_d_2_int_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <daxpy_cp>: instances <oper_tmp35_d_idx_d_0_int_d_req>, <oper_tmp39_d_idx_d_0_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <daxpy_cp>: instances <oper_tmp35_d_idx_d_0_int_d_req>, <oper_tmp49_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <daxpy_cp>: instances <oper_tmp35_d_idx_d_0_int_d_req>, <oper_tmp52_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <daxpy_cp>: instances <oper_tmp35_d_idx_d_0_int_d_req>, <oper_tmp54_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <daxpy_cp>: instances <oper_tmp35_d_idx_d_0_int_d_req>, <tc_tmp35_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <daxpy_cp>: instances <oper_tmp35_d_idx_d_0_int_d_req>, <tc_tmp39_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <daxpy_cp>: instances <oper_tmp67_d_idx_d_0_int_d_req>, <oper_tmp71_d_idx_d_0_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <daxpy_cp>: instances <oper_tmp67_d_idx_d_0_int_d_req>, <oper_tmp80_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <daxpy_cp>: instances <oper_tmp67_d_idx_d_0_int_d_req>, <tc_tmp67_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <daxpy_cp>: instances <oper_tmp67_d_idx_d_0_int_d_req>, <tc_tmp71_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <ddot_cp>: instances <place_135>, <place_140> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <ddot_cp>: instances <place_135>, <place_149> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <ddot_cp>: instances <dtemp_d_0_float_mux_1_d_req0>, <i_d_1_int_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <ddot_cp>: instances <dtemp_d_0_float_mux_1_d_req0>, <ix_d_2_int_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <ddot_cp>: instances <dtemp_d_0_float_mux_1_d_req0>, <iy_d_2_int_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <ddot_cp>: instances <dtemp_d_0_float_mux_1_d_req1>, <i_d_1_int_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <ddot_cp>: instances <dtemp_d_0_float_mux_1_d_req1>, <ix_d_2_int_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <ddot_cp>: instances <dtemp_d_0_float_mux_1_d_req1>, <iy_d_2_int_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <ddot_cp>: instances <dtemp_d_2_float_mux_1_d_req0>, <i_d_2_int_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <ddot_cp>: instances <dtemp_d_2_float_mux_1_d_req1>, <i_d_2_int_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <ddot_cp>: instances <oper_tmp32_d_idx_d_0_int_d_req>, <oper_tmp36_d_idx_d_0_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <ddot_cp>: instances <oper_tmp32_d_idx_d_0_int_d_req>, <oper_tmp43_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <ddot_cp>: instances <oper_tmp32_d_idx_d_0_int_d_req>, <oper_tmp46_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <ddot_cp>: instances <oper_tmp32_d_idx_d_0_int_d_req>, <oper_tmp48_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <ddot_cp>: instances <oper_tmp32_d_idx_d_0_int_d_req>, <tc_tmp32_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <ddot_cp>: instances <oper_tmp32_d_idx_d_0_int_d_req>, <tc_tmp36_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <ddot_cp>: instances <oper_tmp63_d_idx_d_0_int_d_req>, <oper_tmp67_d_idx_d_0_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <ddot_cp>: instances <oper_tmp63_d_idx_d_0_int_d_req>, <oper_tmp73_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <ddot_cp>: instances <oper_tmp63_d_idx_d_0_int_d_req>, <tc_tmp63_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <ddot_cp>: instances <oper_tmp63_d_idx_d_0_int_d_req>, <tc_tmp67_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgefa_cp>: instances <place_153>, <place_154> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgefa_cp>: instances <place_167>, <place_168> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgefa_cp>: instances <place_191>, <place_193> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgefa_cp>: instances <place_194>, <place_195> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgefa_cp>: instances <place_201>, <place_202> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgefa_cp>: instances <place_207>, <place_208> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgefa_cp>: instances <place_252>, <place_253> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgefa_cp>: instances <place_268>, <place_269> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgefa_cp>: instances <place_274>, <place_275> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgefa_cp>: instances <place_40>, <place_47> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgefa_cp>: instances <place_83>, <place_84> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgefa_cp>: instances <load_tmp72_float_d_req>, <oper_k_d_1_d_neg_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgefa_cp>: instances <load_tmp72_float_d_req>, <oper_tmp78_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgefa_cp>: instances <load_tmp72_float_d_req>, <tc_tmp81_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgefa_cp>: instances <oper_tmp110_int_d_req>, <tc_tmp112_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgefa_cp>: instances <oper_tmp131_int_d_req>, <tc_tmp133_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgefa_cp>: instances <oper_tmp13_int_d_req>, <oper_tmp19_d_idx_d_0_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgefa_cp>: instances <oper_tmp13_int_d_req>, <oper_tmp7_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgefa_cp>: instances <oper_tmp13_int_d_req>, <tc_tmp10_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgefa_cp>: instances <oper_tmp13_int_d_req>, <tc_tmp19_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgefa_cp>: instances <oper_tmp13_int_d_req>, <tc_tmp27_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgefa_cp>: instances <oper_tmp178_d_idx_d_0_int_d_req>, <oper_tmp182_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgefa_cp>: instances <oper_tmp178_d_idx_d_0_int_d_req>, <tc_tmp178_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgefa_cp>: instances <oper_tmp178_d_idx_d_0_int_d_req>, <tc_tmp187_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgefa_cp>: instances <oper_tmp1_int_d_req>, <store_0_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgefa_cp>: instances <oper_tmp91_int_d_req>, <tc_tmp95_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <place_135>, <place_136> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <place_137>, <place_141> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <place_210>, <place_212> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <place_215>, <place_216> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <place_239>, <place_243> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <place_282>, <place_283> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <place_296>, <place_297> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <place_302>, <place_303> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <place_408>, <place_409> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <place_414>, <place_415> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_k_d_2_d_neg_int_d_req>, <oper_tmp27_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_k_d_2_d_neg_int_d_req>, <oper_tmp32_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_k_d_2_d_neg_int_d_req>, <tc_tmp29_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_k_d_2_d_neg_int_d_req>, <tc_tmp37_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_tmp106_int_d_req>, <oper_tmp121_d_idx_d_0_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_tmp106_int_d_req>, <oper_tmp130_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_tmp106_int_d_req>, <tc_tmp108_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_tmp106_int_d_req>, <tc_tmp117_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_tmp106_int_d_req>, <tc_tmp121_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_tmp108_d_idx_d_0_int_d_req>, <oper_tmp115_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_tmp10_d_idx_d_0_int_d_req>, <oper_tmp13_bool_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_tmp145_int_d_req>, <tc_tmp149_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_tmp145_int_d_req>, <tc_tmp154_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_tmp145_int_d_req>, <tc_tmp162_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_tmp145_int_d_req>, <tc_tmp174_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_tmp146_d_neg_int_d_req>, <oper_tmp149_d_idx_d_0_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_tmp146_d_neg_int_d_req>, <oper_tmp157_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_tmp146_d_neg_int_d_req>, <oper_tmp159_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_tmp146_d_neg_int_d_req>, <oper_tmp174_d_idx_d_0_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_tmp146_int_d_req>, <oper_tmp154_d_idx_d_0_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_tmp17_d_idx_d_0_int_d_req>, <tc_tmp17_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_tmp182_d_idx_d_0_int_d_req>, <tc_tmp182_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_tmp1_int_d_req>, <oper_tmp_bool_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_tmp58_int_d_req>, <oper_tmp91_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_tmp58_int_d_req>, <tc_tmp66_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_tmp58_int_d_req>, <tc_tmp70_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_tmp58_int_d_req>, <tc_tmp87_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_tmp62_int_d_req>, <oper_tmp70_d_idx_d_0_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_tmp7_d_idx_d_0_int_d_req>, <tc_tmp10_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dgesl_cp>: instances <oper_tmp7_d_idx_d_0_int_d_req>, <tc_tmp7_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <place_38>, <place_43> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <place_62>, <place_77> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <di_d_0_float_mux_1_d_req0>, <ni_d_1_float_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <di_d_0_float_mux_1_d_req0>, <sign_d_1_sbyte_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <di_d_0_float_mux_1_d_req1>, <ni_d_1_float_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <di_d_0_float_mux_1_d_req1>, <sign_d_1_sbyte_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <di_d_0_float_mux_2_d_req1>, <ni_d_1_float_mux_2_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <di_d_0_float_mux_2_d_req1>, <sign_d_1_sbyte_mux_2_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <di_d_1_float_mux_1_d_req0>, <ni_d_2_float_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <di_d_1_float_mux_1_d_req1>, <ni_d_2_float_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <ni_d_0_float_mux_1_d_req0>, <sign_d_0_sbyte_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <ni_d_0_float_mux_1_d_req1>, <sign_d_0_sbyte_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <oper_tmp14_float_d_req>, <oper_tmp16_float_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <oper_tmp26_float_d_req>, <oper_tmp28_float_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <oper_tmp37_float_d_req>, <oper_tmp67_bool_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <divide_cp>: instances <oper_tmp8_float_d_req>, <oper_tmp9_sbyte_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dscal_cp>: instances <place_69>, <place_73> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dscal_cp>: instances <place_91>, <place_95> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dscal_cp>: instances <oper_tmp16_int_d_req>, <oper_tmp8_d_idx_d_0_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dscal_cp>: instances <oper_tmp16_int_d_req>, <tc_tmp8_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dscal_cp>: instances <oper_tmp30_d_idx_d_0_int_d_req>, <oper_tmp38_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dscal_cp>: instances <oper_tmp30_d_idx_d_0_int_d_req>, <tc_tmp30_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <idamax_cp>: instances <place_127>, <place_136> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <idamax_cp>: instances <place_145>, <place_150> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <idamax_cp>: instances <place_145>, <place_159> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <idamax_cp>: instances <place_246>, <place_251> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <idamax_cp>: instances <place_268>, <place_273> of unit <place> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <idamax_cp>: instances <dmax_d_2_float_mux_1_d_req0>, <itemp_d_0_int_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <idamax_cp>: instances <dmax_d_2_float_mux_1_d_req1>, <itemp_d_0_int_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <idamax_cp>: instances <dmax_d_3_float_mux_1_d_req0>, <i_d_2_int_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <idamax_cp>: instances <dmax_d_3_float_mux_1_d_req0>, <itemp_d_1_int_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <idamax_cp>: instances <dmax_d_3_float_mux_1_d_req0>, <ix_d_2_int_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <idamax_cp>: instances <dmax_d_3_float_mux_1_d_req1>, <i_d_2_int_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <idamax_cp>: instances <dmax_d_3_float_mux_1_d_req1>, <itemp_d_1_int_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <idamax_cp>: instances <dmax_d_3_float_mux_1_d_req1>, <ix_d_2_int_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <idamax_cp>: instances <dmax_d_4_float_mux_1_d_req0>, <itemp_d_4_int_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <idamax_cp>: instances <dmax_d_4_float_mux_1_d_req1>, <itemp_d_4_int_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <idamax_cp>: instances <dmax_d_5_float_mux_1_d_req0>, <i_d_3_int_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <idamax_cp>: instances <dmax_d_5_float_mux_1_d_req0>, <itemp_d_5_int_mux_1_d_req0> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <idamax_cp>: instances <dmax_d_5_float_mux_1_d_req1>, <i_d_3_int_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <idamax_cp>: instances <dmax_d_5_float_mux_1_d_req1>, <itemp_d_5_int_mux_1_d_req1> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <idamax_cp>: instances <load_tmp130_float_d_req>, <oper_tmp125_bool_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <idamax_cp>: instances <load_tmp16_float_d_req>, <oper_tmp12_bool_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <idamax_cp>: instances <load_tmp58_float_d_req>, <oper_tmp53_bool_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <idamax_cp>: instances <load_tmp90_float_d_req>, <oper_tmp86_bool_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <idamax_cp>: instances <oper_tmp101_d_idx_d_0_int_d_req>, <tc_tmp101_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <idamax_cp>: instances <oper_tmp29_d_idx_d_0_int_d_req>, <tc_tmp29_d_base_d_cast_d_offset_cast_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <idamax_cp>: instances <oper_tmp71_int_d_req>, <oper_tmp73_int_d_req> of unit <transition_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <start_cp>: instances <place_8>, <place_9> of unit <place> are equivalent, second instance is removed
INFO:Xst:2261 - The FF/Latch <31> in Unit <LPM_LATCH_115> is equivalent to the following 26 FFs/Latches, which will be removed : <30> <29> <28> <27> <26> <25> <24> <23> <22> <21> <20> <19> <18> <17> <16> <15> <14> <13> <12> <11> <10> <9> <8> <7> <6> <5> 
INFO:Xst:2261 - The FF/Latch <31> in Unit <LPM_LATCH_30> is equivalent to the following 26 FFs/Latches, which will be removed : <30> <29> <28> <27> <26> <25> <24> <23> <22> <21> <20> <19> <18> <17> <16> <15> <14> <13> <12> <11> <10> <9> <8> <7> <6> <5> 
INFO:Xst:2261 - The FF/Latch <latched_index_3> in Unit <amux_load> is equivalent to the following 27 FFs/Latches, which will be removed : <latched_index_4> <latched_index_5> <latched_index_6> <latched_index_7> <latched_index_8> <latched_index_9> <latched_index_10> <latched_index_11> <latched_index_12> <latched_index_13> <latched_index_14> <latched_index_15> <latched_index_16> <latched_index_17> <latched_index_18> <latched_index_19> <latched_index_20> <latched_index_21> <latched_index_22> <latched_index_23> <latched_index_24> <latched_index_25> <latched_index_26> <latched_index_27> <latched_index_28> <latched_index_29> <latched_index_30> 
INFO:Xst:2261 - The FF/Latch <latched_index_3> in Unit <amux_store> is equivalent to the following 27 FFs/Latches, which will be removed : <latched_index_4> <latched_index_5> <latched_index_6> <latched_index_7> <latched_index_8> <latched_index_9> <latched_index_10> <latched_index_11> <latched_index_12> <latched_index_13> <latched_index_14> <latched_index_15> <latched_index_16> <latched_index_17> <latched_index_18> <latched_index_19> <latched_index_20> <latched_index_21> <latched_index_22> <latched_index_23> <latched_index_24> <latched_index_25> <latched_index_26> <latched_index_27> <latched_index_28> <latched_index_29> <latched_index_30> 
WARNING:Xst:1293 - FF/Latch  <31> has a constant value of 0 in block <LPM_LATCH_115>.
WARNING:Xst:1293 - FF/Latch  <31> has a constant value of 0 in block <LPM_LATCH_30>.
WARNING:Xst:1293 - FF/Latch  <latched_index_3> has a constant value of 0 in block <amux_load>.
WARNING:Xst:1293 - FF/Latch  <latched_index_3> has a constant value of 0 in block <amux_store>.

Optimizing unit <system> ...

Optimizing unit <libmux_1> ...

Optimizing unit <libsto_1> ...

Optimizing unit <libsto_2> ...

Optimizing unit <libsto_3> ...

Optimizing unit <libmux_2> ...

Optimizing unit <amux_load> ...

Optimizing unit <amux_store> ...

Optimizing unit <asynch_add_float_1> ...

Optimizing unit <asynch_add_float_2> ...

Optimizing unit <daxpy_cp> ...

Optimizing unit <ddot_cp> ...

Optimizing unit <dgefa_cp> ...
WARNING:Xst:1293 - FF/Latch  <place_83/Q> has a constant value of 0 in block <dgefa_cp>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <place_153/Q> has a constant value of 0 in block <dgefa_cp>.
WARNING:Xst:1293 - FF/Latch  <place_268/Q> has a constant value of 0 in block <dgefa_cp>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <place_201/Q> has a constant value of 0 in block <dgefa_cp>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <place_167/Q> has a constant value of 0 in block <dgefa_cp>.
WARNING:Xst:1293 - FF/Latch  <place_268/Q> has a constant value of 0 in block <dgefa_cp>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <place_201/Q> has a constant value of 0 in block <dgefa_cp>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <place_167/Q> has a constant value of 0 in block <dgefa_cp>.
WARNING:Xst:1293 - FF/Latch  <place_268/Q> has a constant value of 0 in block <dgefa_cp>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <place_201/Q> has a constant value of 0 in block <dgefa_cp>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <place_167/Q> has a constant value of 0 in block <dgefa_cp>.
WARNING:Xst:1293 - FF/Latch  <place_268/Q> has a constant value of 0 in block <dgefa_cp>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <place_201/Q> has a constant value of 0 in block <dgefa_cp>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <place_167/Q> has a constant value of 0 in block <dgefa_cp>.

Optimizing unit <dgesl_cp> ...
WARNING:Xst:1293 - FF/Latch  <place_296/Q> has a constant value of 0 in block <dgesl_cp>.
WARNING:Xst:1293 - FF/Latch  <place_296/Q> has a constant value of 0 in block <dgesl_cp>.

Optimizing unit <divide_cp> ...

Optimizing unit <dscal_cp> ...

Optimizing unit <idamax_cp> ...

Optimizing unit <binary_operator_2> ...

Optimizing unit <binary_operator_3> ...

Optimizing unit <binary_operator_4> ...

Optimizing unit <binary_operator_5> ...

Optimizing unit <binary_operator_6> ...

Optimizing unit <binary_operator_8> ...

Optimizing unit <binary_operator_9> ...

Optimizing unit <binary_operator_10> ...

Optimizing unit <binary_operator_11> ...

Optimizing unit <liblod_1> ...

Optimizing unit <binary_operator_12> ...

Optimizing unit <binary_operator_13> ...

Optimizing unit <binary_operator_14> ...

Optimizing unit <binary_operator_15> ...

Optimizing unit <binary_operator_16> ...

Optimizing unit <binary_operator_17> ...

Optimizing unit <binary_operator_18> ...

Optimizing unit <liblod_2> ...

Optimizing unit <binary_operator_21> ...

Optimizing unit <binary_operator_22> ...

Optimizing unit <binary_operator_23> ...

Optimizing unit <binary_operator_24> ...

Optimizing unit <binary_operator_25> ...

Optimizing unit <binary_operator_26> ...

Optimizing unit <liblod_3> ...

Optimizing unit <binary_operator_29> ...

Optimizing unit <binary_operator_33> ...

Optimizing unit <liblod_4> ...

Optimizing unit <binary_operator_36> ...

Optimizing unit <binary_operator_1> ...

Optimizing unit <binary_operator_19> ...

Optimizing unit <dgefa_dp> ...

Optimizing unit <dscal_dp> ...

Optimizing unit <binary_operator_27> ...

Optimizing unit <binary_operator_34> ...

Optimizing unit <daxpy_dp> ...

Optimizing unit <ddot_dp> ...

Optimizing unit <binary_operator_20> ...

Optimizing unit <binary_operator_30> ...

Optimizing unit <binary_operator_35> ...

Optimizing unit <dgesl_dp> ...

Optimizing unit <divide_dp> ...

Optimizing unit <idamax_dp> ...
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[16].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[10].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[5].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_1/gen[0].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[1].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/int_add_0/gen[0].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp112_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp178_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp187_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp19_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp27_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgefa_dp_inst/tc_tmp95_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[2].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_mul_0/gen[1].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[1].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/int_add_0/gen[0].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_1/gen[3].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_mul_0/gen[0].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[1].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_1/gen[0].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_2/gen[1].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/int_add_4/gen[0].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp35_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_0/comp/Mmult_prod_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_1/comp/Mmult_prod_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[3].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[0].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[0].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[0].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[0].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[0].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[0].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[0].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[0].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[0].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[0].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[0].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[0].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[0].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[0].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_mul_2/gen[0].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[1].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_1/gen[0].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_4/gen[0].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_0/gen[0].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_0/gen[0].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_0/gen[0].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_0/gen[0].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_0/gen[0].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_0/gen[0].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_0/gen[0].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_0/gen[0].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_0/gen[0].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_0/gen[0].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_0/gen[0].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_0/gen[0].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_0/gen[0].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_0/gen[0].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_0/gen[0].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/int_add_2/gen[0].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_1_int_mux_1/op_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_1_int_mux_1/op_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_1_int_mux_1/op_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_1_int_mux_1/op_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_1_int_mux_1/op_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_1_int_mux_1/op_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_1_int_mux_1/op_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_1_int_mux_1/op_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_1_int_mux_1/op_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_1_int_mux_1/op_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_1_int_mux_1/op_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_1_int_mux_1/op_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_1_int_mux_1/op_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_1_int_mux_1/op_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_1_int_mux_1/op_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_2_int_mux_1/op_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_2_int_mux_1/op_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_2_int_mux_1/op_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_2_int_mux_1/op_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_2_int_mux_1/op_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_2_int_mux_1/op_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_2_int_mux_1/op_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_2_int_mux_1/op_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_2_int_mux_1/op_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_2_int_mux_1/op_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_2_int_mux_1/op_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_2_int_mux_1/op_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_2_int_mux_1/op_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_2_int_mux_1/op_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/ix_d_2_int_mux_1/op_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp63_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[10].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[9].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[8].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[5].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[1].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_6/gen[0].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[1].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_1/gen[0].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_2/gen[0].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_mul_2/comp/Mmult_prod_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/int_add_3/gen[0].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp10_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp117_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp121_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp174_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp17_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp182_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp66_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp70_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp7_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[1].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/int_add_1/gen[0].output_latch/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp101_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/tc_tmp29_d_lvl_d_0_d_uint_cast_uint/lat/outp_5> of sequential type is unconnected in block <system>.

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <env_acks<1>> driven by black box <omega_amux_4>. Possible simulation mismatch.
WARNING:Xst:1426 - The value init of the FF/Latch divide_dp_inst/sign_d_0_sbyte_mux_1/op_0 hinder the constant cleaning in the block system.
   You should achieve better results by setting this init to 1.
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_14> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_14> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/int_mul_4/gen[4].output_latch/ack> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <dgesl_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/ack> <dgesl_dp_inst/tc_tmp7_d_base_d_cast_d_offset_cast_int/lat/ack> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_13> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_13> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_11> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_11> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_8> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_8> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_9> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_9> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_12> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_12> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_10> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_10> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_7> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_7> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_6> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_6> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/int_mul_0/gen[1].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/int_add_6/gen[11].output_latch/ack> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/int_sub_0/gen[2].output_latch/ack> in Unit <system> is equivalent to the following 4 FFs/Latches, which will be removed : <dgesl_dp_inst/int_mul_4/gen[6].output_latch/ack> <dgesl_dp_inst/int_mul_1/gen[2].output_latch/ack> <dgesl_dp_inst/int_add_6/gen[12].output_latch/ack> <dgesl_dp_inst/int_mul_2/gen[0].output_latch/ack> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/int_sub_0/gen[1].output_latch/ack> in Unit <system> is equivalent to the following 4 FFs/Latches, which will be removed : <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/ack> <dgesl_dp_inst/tc_tmp154_d_base_d_cast_d_offset_cast_int/lat/ack> <dgesl_dp_inst/tc_tmp162_d_base_d_cast_d_offset_cast_int/lat/ack> <dgesl_dp_inst/tc_tmp174_d_base_d_cast_d_offset_cast_int/lat/ack> 
INFO:Xst:2261 - The FF/Latch <ddot_dp_inst/dtemp_d_0_float_mux_1/ack_0> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <ddot_dp_inst/i_d_1_int_mux_1/ack_0> <ddot_dp_inst/ix_d_2_int_mux_1/ack_0> <ddot_dp_inst/iy_d_2_int_mux_1/ack_0> 
INFO:Xst:2261 - The FF/Latch <idamax_dp_inst/dmax_d_2_float_mux_1/ack_0> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <idamax_dp_inst/itemp_d_0_int_mux_1/ack_0> 
INFO:Xst:2261 - The FF/Latch <ddot_dp_inst/dtemp_d_2_float_mux_1/ack_0> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <ddot_dp_inst/i_d_2_int_mux_1/ack_0> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_15> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_15> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_13> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_13> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_31> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_31> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_14> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_14> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_29> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_29> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_12> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_12> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_27> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_27> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_30> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_30> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_28> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_28> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_26> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_26> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_24> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_24> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_25> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_25> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/int_mul_4/gen[2].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/int_mul_0/gen[0].output_latch/ack> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_22> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_22> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/int_sub_0/gen[0].output_latch/ack> in Unit <system> is equivalent to the following 4 FFs/Latches, which will be removed : <dgesl_dp_inst/int_add_0/gen[0].output_latch/ack> <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/ack> <dgesl_dp_inst/tc_tmp70_d_base_d_cast_d_offset_cast_int/lat/ack> <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/ack> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_20> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_20> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_23> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_23> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_17> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_17> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_18> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_18> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_21> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_21> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_19> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_19> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_16> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_16> 
INFO:Xst:2261 - The FF/Latch <divide_dp_inst/di_d_1_float_mux_1/ack_0> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <divide_dp_inst/ni_d_2_float_mux_1/ack_0> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_3> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp154_d_base_d_cast_d_offset_cast_int/lat/outp_3> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_1> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp154_d_base_d_cast_d_offset_cast_int/lat/outp_1> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_4> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp154_d_base_d_cast_d_offset_cast_int/lat/outp_4> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_2> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp154_d_base_d_cast_d_offset_cast_int/lat/outp_2> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp149_d_base_d_cast_d_offset_cast_int/lat/outp_0> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp154_d_base_d_cast_d_offset_cast_int/lat/outp_0> 
INFO:Xst:2261 - The FF/Latch <idamax_dp_inst/dmax_d_3_float_mux_1/ack_0> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <idamax_dp_inst/i_d_2_int_mux_1/ack_0> <idamax_dp_inst/itemp_d_1_int_mux_1/ack_0> <idamax_dp_inst/ix_d_2_int_mux_1/ack_0> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/int_add_1/gen[18].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp112_d_base_d_cast_d_offset_cast_int/lat/ack> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/int_add_1/gen[17].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp133_d_base_d_cast_d_offset_cast_int/lat/ack> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/int_mul_1/gen[6].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp95_d_base_d_cast_d_offset_cast_int/lat/ack> 
INFO:Xst:2261 - The FF/Latch <divide_dp_inst/float_sub_0/gen[2].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <divide_dp_inst/int_sub_0/gen[0].output_latch/ack> 
INFO:Xst:2261 - The FF/Latch <divide_dp_inst/float_mul_1/gen[0].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <divide_dp_inst/float_mul_0/gen[0].output_latch/ack> 
INFO:Xst:2261 - The FF/Latch <divide_dp_inst/float_mul_1/gen[1].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <divide_dp_inst/int_eq_0/gen[0].output_latch/ack> 
INFO:Xst:2261 - The FF/Latch <divide_dp_inst/float_mul_1/gen[11].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <divide_dp_inst/float_mul_0/gen[1].output_latch/ack> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/int_add_6/gen[4].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/int_mul_3/gen[0].output_latch/ack> 
INFO:Xst:2261 - The FF/Latch <ddot_dp_inst/int_mul_0/gen[0].output_latch/ack> in Unit <system> is equivalent to the following 6 FFs/Latches, which will be removed : <ddot_dp_inst/int_mul_2/gen[3].output_latch/ack> <ddot_dp_inst/int_add_3/gen[1].output_latch/ack> <ddot_dp_inst/int_add_4/gen[1].output_latch/ack> <ddot_dp_inst/int_add_0/gen[0].output_latch/ack> <ddot_dp_inst/tc_tmp32_d_base_d_cast_d_offset_cast_int/lat/ack> <ddot_dp_inst/tc_tmp36_d_base_d_cast_d_offset_cast_int/lat/ack> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_10> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_10> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_11> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_11> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_9> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_9> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_8> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_8> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_5> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_5> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_6> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_6> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_3> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_3> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_7> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_7> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_1> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_1> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_4> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_4> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_2> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_2> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/outp_0> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/outp_0> 
INFO:Xst:2261 - The FF/Latch <idamax_dp_inst/retval_d_0_int_mux_1/op_0> in Unit <system> is equivalent to the following 31 FFs/Latches, which will be removed : <idamax_dp_inst/retval_d_0_int_mux_1/op_1> <idamax_dp_inst/retval_d_0_int_mux_1/op_2> <idamax_dp_inst/retval_d_0_int_mux_1/op_3> <idamax_dp_inst/retval_d_0_int_mux_1/op_4> <idamax_dp_inst/retval_d_0_int_mux_1/op_5> <idamax_dp_inst/retval_d_0_int_mux_1/op_6> <idamax_dp_inst/retval_d_0_int_mux_1/op_7> <idamax_dp_inst/retval_d_0_int_mux_1/op_8> <idamax_dp_inst/retval_d_0_int_mux_1/op_9> <idamax_dp_inst/retval_d_0_int_mux_1/op_10> <idamax_dp_inst/retval_d_0_int_mux_1/op_11> <idamax_dp_inst/retval_d_0_int_mux_1/op_12> <idamax_dp_inst/retval_d_0_int_mux_1/op_13> <idamax_dp_inst/retval_d_0_int_mux_1/op_14> <idamax_dp_inst/retval_d_0_int_mux_1/op_15> <idamax_dp_inst/retval_d_0_int_mux_1/op_16> <idamax_dp_inst/retval_d_0_int_mux_1/op_17> <idamax_dp_inst/retval_d_0_int_mux_1/op_18> <idamax_dp_inst/retval_d_0_int_mux_1/op_19>
   <idamax_dp_inst/retval_d_0_int_mux_1/op_20> <idamax_dp_inst/retval_d_0_int_mux_1/op_21> <idamax_dp_inst/retval_d_0_int_mux_1/op_22> <idamax_dp_inst/retval_d_0_int_mux_1/op_23> <idamax_dp_inst/retval_d_0_int_mux_1/op_24> <idamax_dp_inst/retval_d_0_int_mux_1/op_25> <idamax_dp_inst/retval_d_0_int_mux_1/op_26> <idamax_dp_inst/retval_d_0_int_mux_1/op_27> <idamax_dp_inst/retval_d_0_int_mux_1/op_28> <idamax_dp_inst/retval_d_0_int_mux_1/op_29> <idamax_dp_inst/retval_d_0_int_mux_1/op_30> <idamax_dp_inst/retval_d_0_int_mux_1/op_31> 
INFO:Xst:2261 - The FF/Latch <idamax_dp_inst/dmax_d_4_float_mux_1/ack_0> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <idamax_dp_inst/itemp_d_4_int_mux_1/ack_0> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/int_mul_1/gen[0].output_latch/ack> in Unit <system> is equivalent to the following 3 FFs/Latches, which will be removed : <dgefa_dp_inst/int_mul_0/gen[0].output_latch/ack> <dgefa_dp_inst/tc_tmp178_d_base_d_cast_d_offset_cast_int/lat/ack> <dgefa_dp_inst/tc_tmp187_d_base_d_cast_d_offset_cast_int/lat/ack> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/int_mul_1/gen[2].output_latch/ack> in Unit <system> is equivalent to the following 5 FFs/Latches, which will be removed : <dgefa_dp_inst/int_sub_0/gen[0].output_latch/ack> <dgefa_dp_inst/int_mul_0/gen[1].output_latch/ack> <dgefa_dp_inst/tc_tmp10_d_base_d_cast_d_offset_cast_int/lat/ack> <dgefa_dp_inst/tc_tmp19_d_base_d_cast_d_offset_cast_int/lat/ack> <dgefa_dp_inst/tc_tmp27_d_base_d_cast_d_offset_cast_int/lat/ack> 
INFO:Xst:2261 - The FF/Latch <idamax_dp_inst/int_add_1/gen[4].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <idamax_dp_inst/int_add_0/gen[0].output_latch/ack> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/int_mul_4/gen[10].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp17_d_base_d_cast_d_offset_cast_int/lat/ack> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_5> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_5> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_2> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_2> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_3> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_3> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_0> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_0> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_1> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_1> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_4> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_4> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/int_sub_0/gen[3].output_latch/ack> in Unit <system> is equivalent to the following 4 FFs/Latches, which will be removed : <dgesl_dp_inst/int_mul_4/gen[8].output_latch/ack> <dgesl_dp_inst/int_add_6/gen[15].output_latch/ack> <dgesl_dp_inst/tc_tmp29_d_base_d_cast_d_offset_cast_int/lat/ack> <dgesl_dp_inst/tc_tmp37_d_base_d_cast_d_offset_cast_int/lat/ack> 
INFO:Xst:2261 - The FF/Latch <ddot_dp_inst/int_mul_1/gen[0].output_latch/ack> in Unit <system> is equivalent to the following 4 FFs/Latches, which will be removed : <ddot_dp_inst/int_mul_2/gen[2].output_latch/ack> <ddot_dp_inst/int_add_3/gen[0].output_latch/ack> <ddot_dp_inst/tc_tmp63_d_base_d_cast_d_offset_cast_int/lat/ack> <ddot_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/ack> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/int_add_1/gen[11].output_latch/ack> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <dgefa_dp_inst/int_sub_0/gen[1].output_latch/ack> <dgefa_dp_inst/tc_tmp81_d_base_d_cast_d_offset_cast_int/lat/ack> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_31> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_31> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_29> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_29> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_27> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_27> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_30> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_30> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_24> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_24> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_25> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_25> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/int_eq_0/gen[0].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/int_add_6/gen[3].output_latch/ack> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_28> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_28> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_22> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_22> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_26> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_26> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_20> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_20> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_23> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_23> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_17> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_17> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_18> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_18> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/int_mul_4/gen[0].output_latch/ack> in Unit <system> is equivalent to the following 5 FFs/Latches, which will be removed : <dgesl_dp_inst/int_mul_1/gen[0].output_latch/ack> <dgesl_dp_inst/int_add_4/gen[0].output_latch/ack> <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/ack> <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/ack> <dgesl_dp_inst/tc_tmp121_d_base_d_cast_d_offset_cast_int/lat/ack> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_21> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_21> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_15> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_15> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_16> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_16> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_19> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_19> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_14> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_14> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_13> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_13> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_11> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_11> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_8> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_8> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_9> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_9> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_12> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_12> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_10> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_10> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_7> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_7> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp108_d_base_d_cast_d_offset_cast_int/lat/outp_6> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp117_d_base_d_cast_d_offset_cast_int/lat/outp_6> 
INFO:Xst:2261 - The FF/Latch <divide_dp_inst/sign_d_1_sbyte_mux_1/ack_0> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <divide_dp_inst/di_d_0_float_mux_1/ack_0> <divide_dp_inst/ni_d_1_float_mux_1/ack_0> 
INFO:Xst:2261 - The FF/Latch <divide_dp_inst/sign_d_0_sbyte_mux_1/op_1> in Unit <system> is equivalent to the following 6 FFs/Latches, which will be removed : <divide_dp_inst/sign_d_0_sbyte_mux_1/op_2> <divide_dp_inst/sign_d_0_sbyte_mux_1/op_3> <divide_dp_inst/sign_d_0_sbyte_mux_1/op_4> <divide_dp_inst/sign_d_0_sbyte_mux_1/op_5> <divide_dp_inst/sign_d_0_sbyte_mux_1/op_6> <divide_dp_inst/sign_d_0_sbyte_mux_1/op_7> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/int_mul_4/gen[11].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp182_d_base_d_cast_d_offset_cast_int/lat/ack> 
INFO:Xst:2261 - The FF/Latch <dscal_dp_inst/int_mul_0/gen[2].output_latch/ack> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <dscal_dp_inst/int_add_1/gen[1].output_latch/ack> <dscal_dp_inst/tc_tmp8_d_base_d_cast_d_offset_cast_int/lat/ack> 
INFO:Xst:2261 - The FF/Latch <dscal_dp_inst/int_mul_0/gen[1].output_latch/ack> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <dscal_dp_inst/int_add_1/gen[0].output_latch/ack> <dscal_dp_inst/tc_tmp30_d_base_d_cast_d_offset_cast_int/lat/ack> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_5> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_5> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_2> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_2> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_3> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_3> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_0> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_0> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_1> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_1> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_4> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_4> 
INFO:Xst:2261 - The FF/Latch <idamax_dp_inst/int_mul_0/gen[0].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <idamax_dp_inst/tc_tmp101_d_base_d_cast_d_offset_cast_int/lat/ack> 
INFO:Xst:2261 - The FF/Latch <divide_dp_inst/sign_d_0_sbyte_mux_1/ack_0> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <divide_dp_inst/ni_d_0_float_mux_1/ack_0> 
INFO:Xst:2261 - The FF/Latch <daxpy_dp_inst/i_d_1_int_mux_1/ack_0> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <daxpy_dp_inst/ix_d_2_int_mux_1/ack_0> <daxpy_dp_inst/iy_d_2_int_mux_1/ack_0> 
INFO:Xst:2261 - The FF/Latch <idamax_dp_inst/int_mul_0/gen[1].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <idamax_dp_inst/tc_tmp29_d_base_d_cast_d_offset_cast_int/lat/ack> 
INFO:Xst:2261 - The FF/Latch <daxpy_dp_inst/int_mul_1/gen[3].output_latch/ack> in Unit <system> is equivalent to the following 6 FFs/Latches, which will be removed : <daxpy_dp_inst/int_mul_0/gen[1].output_latch/ack> <daxpy_dp_inst/int_add_4/gen[1].output_latch/ack> <daxpy_dp_inst/int_add_0/gen[0].output_latch/ack> <daxpy_dp_inst/int_add_3/gen[0].output_latch/ack> <daxpy_dp_inst/tc_tmp35_d_base_d_cast_d_offset_cast_int/lat/ack> <daxpy_dp_inst/tc_tmp39_d_base_d_cast_d_offset_cast_int/lat/ack> 
INFO:Xst:2261 - The FF/Latch <idamax_dp_inst/dmax_d_5_float_mux_1/ack_0> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <idamax_dp_inst/i_d_3_int_mux_1/ack_0> <idamax_dp_inst/itemp_d_5_int_mux_1/ack_0> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_31> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_31> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_29> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_29> 
INFO:Xst:2261 - The FF/Latch <daxpy_dp_inst/int_mul_1/gen[2].output_latch/ack> in Unit <system> is equivalent to the following 4 FFs/Latches, which will be removed : <daxpy_dp_inst/int_mul_0/gen[0].output_latch/ack> <daxpy_dp_inst/int_add_2/gen[0].output_latch/ack> <daxpy_dp_inst/tc_tmp67_d_base_d_cast_d_offset_cast_int/lat/ack> <daxpy_dp_inst/tc_tmp71_d_base_d_cast_d_offset_cast_int/lat/ack> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_27> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_27> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_30> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_30> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_24> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_24> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_25> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_25> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_28> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_28> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_22> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_22> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_26> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_26> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_20> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_20> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_23> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_23> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_17> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_17> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_18> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_18> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_21> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_21> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_15> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_15> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_16> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_16> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/tc_tmp66_d_base_d_cast_d_offset_cast_int/lat/outp_19> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/tc_tmp87_d_base_d_cast_d_offset_cast_int/lat/outp_19> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/int_mul_4/gen[5].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/int_eq_0/gen[1].output_latch/ack> 
INFO:Xst:2261 - The FF/Latch <divide_dp_inst/sign_d_1_sbyte_mux_2/ack_0> in Unit <system> is equivalent to the following 2 FFs/Latches, which will be removed : <divide_dp_inst/di_d_0_float_mux_2/ack_0> <divide_dp_inst/ni_d_1_float_mux_2/ack_0> 
INFO:Xst:2261 - The FF/Latch <dgesl_dp_inst/int_mul_0/gen[2].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgesl_dp_inst/int_add_0/gen[2].output_latch/ack> 
INFO:Xst:2261 - The FF/Latch <dgefa_dp_inst/int_add_1/gen[12].output_latch/ack> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <dgefa_dp_inst/int_add_0/gen[2].output_latch/ack> 
INFO:Xst:2261 - The FF/Latch <divide_dp_inst/int_sub_0/gen[0].output_latch/outp_3> in Unit <system> is equivalent to the following FF/Latch, which will be removed : <divide_dp_inst/int_sub_0/gen[0].output_latch/outp_2> 
Found area constraint ratio of 100 (+ 5) on block system, actual ratio is 24.
INFO:Xst:2260 - The FF/Latch <divide_dp_inst/int_sub_0/gen[0].output_latch/outp_7> in Unit <system> is equivalent to the following 4 FFs/Latches : <divide_dp_inst/int_sub_0/gen[0].output_latch/outp_6> <divide_dp_inst/int_sub_0/gen[0].output_latch/outp_5> <divide_dp_inst/int_sub_0/gen[0].output_latch/outp_4> <divide_dp_inst/int_sub_0/gen[0].output_latch/outp_3> 
INFO:Xst:2261 - The FF/Latch <divide_dp_inst/int_sub_0/gen[0].output_latch/outp_7> in Unit <system> is equivalent to the following 4 FFs/Latches, which will be removed : <divide_dp_inst/int_sub_0/gen[0].output_latch/outp_6> <divide_dp_inst/int_sub_0/gen[0].output_latch/outp_5> <divide_dp_inst/int_sub_0/gen[0].output_latch/outp_4> <divide_dp_inst/int_sub_0/gen[0].output_latch/outp_3> 
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[1].dp_latch/inp_latch_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dscal_dp_inst/lod_0/gen[0].dp_latch/inp_latch_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[3].dp_latch/inp_latch_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <daxpy_dp_inst/lod_0/gen[1].dp_latch/inp_latch_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[5].dp_latch/inp_latch_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_30> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_29> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_28> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_27> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_26> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_25> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_24> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_23> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_22> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_21> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_20> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_19> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_18> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_17> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_16> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_15> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_14> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_13> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_12> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_11> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_10> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_9> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_8> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_7> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_6> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_5> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_4> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_3> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_2> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_1> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <dgesl_dp_inst/lod_0/gen[4].dp_latch/inp_latch_0> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[8].dp_latch/inp_latch_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[6].dp_latch/inp_latch_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[3].dp_latch/inp_latch_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[2].dp_latch/inp_latch_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[1].dp_latch/inp_latch_31> of sequential type is unconnected in block <system>.
WARNING:Xst:2677 - Node <idamax_dp_inst/lod_0/gen[0].dp_latch/inp_latch_31> of sequential type is unconnected in block <system>.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 9430
 Flip-Flops                                            : 9430

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : system.ngr
Top Level Output File Name         : system
Output Format                      : NGC
Optimization Goal                  : Area
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 328

Cell Usage :
# BELS                             : 23978
#      BUF                         : 3
#      GND                         : 1
#      INV                         : 83
#      LUT1                        : 55
#      LUT2                        : 2631
#      LUT3                        : 4141
#      LUT4                        : 11033
#      MULT_AND                    : 278
#      MUXCY                       : 2893
#      MUXF5                       : 826
#      MUXF6                       : 5
#      VCC                         : 1
#      XORCY                       : 2028
# FlipFlops/Latches                : 9626
#      FDC                         : 756
#      FDCE                        : 981
#      FDE                         : 7691
#      FDR                         : 2
#      LD                          : 154
#      LDCP                        : 42
# RAMS                             : 1
#      RAMB16_S36_S36              : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 273
#      IBUF                        : 238
#      OBUF                        : 35
# MULTs                            : 56
#      MULT18X18                   : 56
# Others                           : 20
#      bypass_latch_set_priority   : 12
#      omega_amux_1                : 1
#      omega_amux_2                : 1
#      omega_amux_3                : 1
#      omega_amux_4                : 2
#      omega_amux_5                : 1
#      omega_amux_6                : 1
#      omega_amux_7                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v8000ff1152-5 

 Number of Slices:                   10078  out of  46592    21%  
 Number of Slice Flip Flops:          9626  out of  93184    10%  
 Number of 4 input LUTs:             17943  out of  93184    19%  
 Number of IOs:                        328
 Number of bonded IOBs:                274  out of    824    33%  
 Number of BRAMs:                        1  out of    168     0%  
 Number of MULT18X18s:                  56  out of    168    33%  
 Number of GCLKs:                        1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------+
Clock Signal                                                                                                                                      | Clock buffer(FF name)                                   | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------+
clk                                                                                                                                               | BUFGP                                                   | 9431  |
daxpy_dp_inst/float_add_0/comp/P_sum_mux0004<0>(daxpy_dp_inst/float_add_0/comp/P_sum_mux0004<0>:O)                                                | NONE(*)(daxpy_dp_inst/float_add_0/comp/index_2)         | 5     |
daxpy_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<10>(daxpy_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<10>:O)                  | NONE(*)(daxpy_dp_inst/float_add_0/comp/sum_0)           | 1     |
daxpy_dp_inst/float_add_0/comp/sum_1_cmp_eq0000(daxpy_dp_inst/float_add_0/comp/sum_1_cmp_eq00002:O)                                               | NONE(*)(daxpy_dp_inst/float_add_0/comp/sum_1)           | 1     |
daxpy_dp_inst/float_add_0/comp/sum_6_not0001(daxpy_dp_inst/float_add_0/comp/sum_6_not0001:O)                                                      | NONE(*)(daxpy_dp_inst/float_add_0/comp/sum_6)           | 1     |
daxpy_dp_inst/float_add_0/comp/sum_7_not0001(daxpy_dp_inst/float_add_0/comp/sum_7_not00011:O)                                                     | NONE(*)(daxpy_dp_inst/float_add_0/comp/sum_7)           | 1     |
daxpy_dp_inst/float_add_0/comp/sum_8_not0001(daxpy_dp_inst/float_add_0/comp/sum_8_not00011:O)                                                     | NONE(*)(daxpy_dp_inst/float_add_0/comp/sum_8)           | 1     |
daxpy_dp_inst/float_add_0/comp/sum_9_not0001(daxpy_dp_inst/float_add_0/comp/sum_9_not00011:O)                                                     | NONE(*)(daxpy_dp_inst/float_add_0/comp/sum_9)           | 1     |
daxpy_dp_inst/float_add_0/comp/sum_10_not0001(daxpy_dp_inst/float_add_0/comp/sum_10_not0001:O)                                                    | NONE(*)(daxpy_dp_inst/float_add_0/comp/sum_10)          | 1     |
daxpy_dp_inst/float_add_0/comp/sum_11_not0001(daxpy_dp_inst/float_add_0/comp/sum_11_not00011:O)                                                   | NONE(*)(daxpy_dp_inst/float_add_0/comp/sum_11)          | 1     |
daxpy_dp_inst/float_add_0/comp/sum_12_not0001(daxpy_dp_inst/float_add_0/comp/sum_12_not00011:O)                                                   | NONE(*)(daxpy_dp_inst/float_add_0/comp/sum_12)          | 1     |
daxpy_dp_inst/float_add_0/comp/sum_13_not0001(daxpy_dp_inst/float_add_0/comp/sum_13_not00011:O)                                                   | NONE(*)(daxpy_dp_inst/float_add_0/comp/sum_13)          | 1     |
daxpy_dp_inst/float_add_0/comp/sum_14_not0001(daxpy_dp_inst/float_add_0/comp/sum_14_not0001:O)                                                    | NONE(*)(daxpy_dp_inst/float_add_0/comp/sum_14)          | 1     |
daxpy_dp_inst/float_add_0/comp/sum_15_not0001(daxpy_dp_inst/float_add_0/comp/sum_21_not00011:O)                                                   | NONE(*)(daxpy_dp_inst/float_add_0/comp/sum_15)          | 1     |
daxpy_dp_inst/float_add_0/comp/sum_20_not0001(daxpy_dp_inst/float_add_0/comp/sum_20_not000145:O)                                                  | NONE(*)(daxpy_dp_inst/float_add_0/comp/sum_20)          | 1     |
daxpy_dp_inst/float_add_0/comp/sum_16_not0001(daxpy_dp_inst/float_add_0/comp/sum_16_not00011:O)                                                   | NONE(*)(daxpy_dp_inst/float_add_0/comp/sum_16)          | 1     |
daxpy_dp_inst/float_add_0/comp/sum_21_not0001(daxpy_dp_inst/float_add_0/comp/sum_21_not00012:O)                                                   | NONE(*)(daxpy_dp_inst/float_add_0/comp/sum_21)          | 1     |
daxpy_dp_inst/float_add_0/comp/sum_17_not0001(daxpy_dp_inst/float_add_0/comp/sum_17_not00011:O)                                                   | NONE(*)(daxpy_dp_inst/float_add_0/comp/sum_17)          | 1     |
daxpy_dp_inst/float_add_0/comp/sum_22_not0001(daxpy_dp_inst/float_add_0/comp/sum_22_not000131:O)                                                  | NONE(*)(daxpy_dp_inst/float_add_0/comp/sum_22)          | 1     |
daxpy_dp_inst/float_add_0/comp/sum_18_not0001(daxpy_dp_inst/float_add_0/comp/sum_18_not00011:O)                                                   | NONE(*)(daxpy_dp_inst/float_add_0/comp/sum_18)          | 1     |
daxpy_dp_inst/float_add_0/comp/sum_19_not0001(daxpy_dp_inst/float_add_0/comp/sum_19_not00011:O)                                                   | NONE(*)(daxpy_dp_inst/float_add_0/comp/sum_19)          | 1     |
daxpy_dp_inst/float_add_0/comp/sum_2_not0001(daxpy_dp_inst/float_add_0/comp/sum_2_not00011:O)                                                     | NONE(*)(daxpy_dp_inst/float_add_0/comp/sum_2)           | 1     |
daxpy_dp_inst/float_add_0/comp/sum_3_not0001(daxpy_dp_inst/float_add_0/comp/sum_3_not00011:O)                                                     | NONE(*)(daxpy_dp_inst/float_add_0/comp/sum_3)           | 1     |
daxpy_dp_inst/float_add_0/comp/sum_4_not0001(daxpy_dp_inst/float_add_0/comp/sum_4_not00011:O)                                                     | NONE(*)(daxpy_dp_inst/float_add_0/comp/sum_4)           | 1     |
daxpy_dp_inst/float_add_0/comp/sum_5_not0001(daxpy_dp_inst/float_add_0/comp/sum_5_not0001:O)                                                      | NONE(*)(daxpy_dp_inst/float_add_0/comp/sum_5)           | 1     |
ddot_dp_inst/float_add_0/comp/P_sum_mux0004<0>(ddot_dp_inst/float_add_0/comp/P_sum_mux0004<0>:O)                                                  | NONE(*)(ddot_dp_inst/float_add_0/comp/index_3)          | 5     |
ddot_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<10>(ddot_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<10>:O)                    | NONE(*)(ddot_dp_inst/float_add_0/comp/sum_0)            | 1     |
ddot_dp_inst/float_add_0/comp/sum_1_cmp_eq0000(ddot_dp_inst/float_add_0/comp/sum_1_cmp_eq00002:O)                                                 | NONE(*)(ddot_dp_inst/float_add_0/comp/sum_1)            | 1     |
ddot_dp_inst/float_add_0/comp/sum_6_not0001(ddot_dp_inst/float_add_0/comp/sum_6_not0001:O)                                                        | NONE(*)(ddot_dp_inst/float_add_0/comp/sum_6)            | 1     |
ddot_dp_inst/float_add_0/comp/sum_7_not0001(ddot_dp_inst/float_add_0/comp/sum_7_not00011:O)                                                       | NONE(*)(ddot_dp_inst/float_add_0/comp/sum_7)            | 1     |
ddot_dp_inst/float_add_0/comp/sum_8_not0001(ddot_dp_inst/float_add_0/comp/sum_8_not00011:O)                                                       | NONE(*)(ddot_dp_inst/float_add_0/comp/sum_8)            | 1     |
ddot_dp_inst/float_add_0/comp/sum_9_not0001(ddot_dp_inst/float_add_0/comp/sum_9_not00011:O)                                                       | NONE(*)(ddot_dp_inst/float_add_0/comp/sum_9)            | 1     |
ddot_dp_inst/float_add_0/comp/sum_10_not0001(ddot_dp_inst/float_add_0/comp/sum_10_not0001:O)                                                      | NONE(*)(ddot_dp_inst/float_add_0/comp/sum_10)           | 1     |
ddot_dp_inst/float_add_0/comp/sum_11_not0001(ddot_dp_inst/float_add_0/comp/sum_11_not00011:O)                                                     | NONE(*)(ddot_dp_inst/float_add_0/comp/sum_11)           | 1     |
ddot_dp_inst/float_add_0/comp/sum_12_not0001(ddot_dp_inst/float_add_0/comp/sum_12_not00011:O)                                                     | NONE(*)(ddot_dp_inst/float_add_0/comp/sum_12)           | 1     |
ddot_dp_inst/float_add_0/comp/sum_13_not0001(ddot_dp_inst/float_add_0/comp/sum_13_not00011:O)                                                     | NONE(*)(ddot_dp_inst/float_add_0/comp/sum_13)           | 1     |
ddot_dp_inst/float_add_0/comp/sum_14_not0001(ddot_dp_inst/float_add_0/comp/sum_14_not0001:O)                                                      | NONE(*)(ddot_dp_inst/float_add_0/comp/sum_14)           | 1     |
ddot_dp_inst/float_add_0/comp/sum_15_not0001(ddot_dp_inst/float_add_0/comp/sum_21_not00011:O)                                                     | NONE(*)(ddot_dp_inst/float_add_0/comp/sum_15)           | 1     |
ddot_dp_inst/float_add_0/comp/sum_20_not0001(ddot_dp_inst/float_add_0/comp/sum_20_not000145:O)                                                    | NONE(*)(ddot_dp_inst/float_add_0/comp/sum_20)           | 1     |
ddot_dp_inst/float_add_0/comp/sum_16_not0001(ddot_dp_inst/float_add_0/comp/sum_16_not00011:O)                                                     | NONE(*)(ddot_dp_inst/float_add_0/comp/sum_16)           | 1     |
ddot_dp_inst/float_add_0/comp/sum_21_not0001(ddot_dp_inst/float_add_0/comp/sum_21_not00012:O)                                                     | NONE(*)(ddot_dp_inst/float_add_0/comp/sum_21)           | 1     |
ddot_dp_inst/float_add_0/comp/sum_17_not0001(ddot_dp_inst/float_add_0/comp/sum_17_not00011:O)                                                     | NONE(*)(ddot_dp_inst/float_add_0/comp/sum_17)           | 1     |
ddot_dp_inst/float_add_0/comp/sum_22_not0001(ddot_dp_inst/float_add_0/comp/sum_22_not000131:O)                                                    | NONE(*)(ddot_dp_inst/float_add_0/comp/sum_22)           | 1     |
ddot_dp_inst/float_add_0/comp/sum_18_not0001(ddot_dp_inst/float_add_0/comp/sum_18_not00011:O)                                                     | NONE(*)(ddot_dp_inst/float_add_0/comp/sum_18)           | 1     |
ddot_dp_inst/float_add_0/comp/sum_19_not0001(ddot_dp_inst/float_add_0/comp/sum_19_not00011:O)                                                     | NONE(*)(ddot_dp_inst/float_add_0/comp/sum_19)           | 1     |
ddot_dp_inst/float_add_0/comp/sum_2_not0001(ddot_dp_inst/float_add_0/comp/sum_2_not00011:O)                                                       | NONE(*)(ddot_dp_inst/float_add_0/comp/sum_2)            | 1     |
ddot_dp_inst/float_add_0/comp/sum_3_not0001(ddot_dp_inst/float_add_0/comp/sum_3_not00011:O)                                                       | NONE(*)(ddot_dp_inst/float_add_0/comp/sum_3)            | 1     |
ddot_dp_inst/float_add_0/comp/sum_4_not0001(ddot_dp_inst/float_add_0/comp/sum_4_not00011:O)                                                       | NONE(*)(ddot_dp_inst/float_add_0/comp/sum_4)            | 1     |
ddot_dp_inst/float_add_0/comp/sum_5_not0001(ddot_dp_inst/float_add_0/comp/sum_5_not0001:O)                                                        | NONE(*)(ddot_dp_inst/float_add_0/comp/sum_5)            | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<0>(dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<0>:O)                                | NONE(*)(dgesl_dp_inst/float_sub_0/comp/add_st1/index_4) | 5     |
dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>(dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>:O)  | NONE(*)(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_0)   | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/sum_1_cmp_eq0000(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_1_cmp_eq00002:O)                               | NONE(*)(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_1)   | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/sum_6_not0001(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_6_not0001:O)                                      | NONE(*)(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_6)   | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/sum_7_not0001(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_7_not00011:O)                                     | NONE(*)(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_7)   | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/sum_8_not0001(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_8_not00011:O)                                     | NONE(*)(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_8)   | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/sum_9_not0001(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_9_not00011:O)                                     | NONE(*)(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_9)   | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_not0001(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_not0001:O)                                    | NONE(*)(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10)  | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/sum_11_not0001(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_11_not00011:O)                                   | NONE(*)(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_11)  | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/sum_12_not0001(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_12_not00011:O)                                   | NONE(*)(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_12)  | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/sum_13_not0001(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_13_not00011:O)                                   | NONE(*)(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_13)  | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/sum_14_not0001(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_14_not0001:O)                                    | NONE(*)(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_14)  | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/sum_15_not0001(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_21_not00011:O)                                   | NONE(*)(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_15)  | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/sum_20_not0001(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_20_not000145:O)                                  | NONE(*)(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_20)  | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/sum_16_not0001(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_16_not00011:O)                                   | NONE(*)(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_16)  | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/sum_21_not0001(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_21_not00012:O)                                   | NONE(*)(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_21)  | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/sum_17_not0001(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_17_not00011:O)                                   | NONE(*)(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_17)  | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/sum_22_not0001(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_22_not000131:O)                                  | NONE(*)(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_22)  | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/sum_18_not0001(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_18_not00011:O)                                   | NONE(*)(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_18)  | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/sum_19_not0001(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_19_not00011:O)                                   | NONE(*)(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_19)  | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/sum_2_not0001(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_2_not00011:O)                                     | NONE(*)(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_2)   | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/sum_3_not0001(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_3_not00011:O)                                     | NONE(*)(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_3)   | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/sum_4_not0001(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_4_not00011:O)                                     | NONE(*)(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_4)   | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/sum_5_not0001(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_5_not0001:O)                                      | NONE(*)(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_5)   | 1     |
dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<0>(dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<0>:O)                                                | NONE(*)(dgesl_dp_inst/float_add_0/comp/index_4)         | 5     |
dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<10>(dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<10>:O)                  | NONE(*)(dgesl_dp_inst/float_add_0/comp/sum_0)           | 1     |
dgesl_dp_inst/float_add_0/comp/sum_1_cmp_eq0000(dgesl_dp_inst/float_add_0/comp/sum_1_cmp_eq00002:O)                                               | NONE(*)(dgesl_dp_inst/float_add_0/comp/sum_1)           | 1     |
dgesl_dp_inst/float_add_0/comp/sum_6_not0001(dgesl_dp_inst/float_add_0/comp/sum_6_not0001:O)                                                      | NONE(*)(dgesl_dp_inst/float_add_0/comp/sum_6)           | 1     |
dgesl_dp_inst/float_add_0/comp/sum_7_not0001(dgesl_dp_inst/float_add_0/comp/sum_7_not00011:O)                                                     | NONE(*)(dgesl_dp_inst/float_add_0/comp/sum_7)           | 1     |
dgesl_dp_inst/float_add_0/comp/sum_8_not0001(dgesl_dp_inst/float_add_0/comp/sum_8_not00011:O)                                                     | NONE(*)(dgesl_dp_inst/float_add_0/comp/sum_8)           | 1     |
dgesl_dp_inst/float_add_0/comp/sum_9_not0001(dgesl_dp_inst/float_add_0/comp/sum_9_not00011:O)                                                     | NONE(*)(dgesl_dp_inst/float_add_0/comp/sum_9)           | 1     |
dgesl_dp_inst/float_add_0/comp/sum_10_not0001(dgesl_dp_inst/float_add_0/comp/sum_10_not0001:O)                                                    | NONE(*)(dgesl_dp_inst/float_add_0/comp/sum_10)          | 1     |
dgesl_dp_inst/float_add_0/comp/sum_11_not0001(dgesl_dp_inst/float_add_0/comp/sum_11_not00011:O)                                                   | NONE(*)(dgesl_dp_inst/float_add_0/comp/sum_11)          | 1     |
dgesl_dp_inst/float_add_0/comp/sum_12_not0001(dgesl_dp_inst/float_add_0/comp/sum_12_not00011:O)                                                   | NONE(*)(dgesl_dp_inst/float_add_0/comp/sum_12)          | 1     |
dgesl_dp_inst/float_add_0/comp/sum_13_not0001(dgesl_dp_inst/float_add_0/comp/sum_13_not00011:O)                                                   | NONE(*)(dgesl_dp_inst/float_add_0/comp/sum_13)          | 1     |
dgesl_dp_inst/float_add_0/comp/sum_14_not0001(dgesl_dp_inst/float_add_0/comp/sum_14_not0001:O)                                                    | NONE(*)(dgesl_dp_inst/float_add_0/comp/sum_14)          | 1     |
dgesl_dp_inst/float_add_0/comp/sum_15_not0001(dgesl_dp_inst/float_add_0/comp/sum_21_not00011:O)                                                   | NONE(*)(dgesl_dp_inst/float_add_0/comp/sum_15)          | 1     |
dgesl_dp_inst/float_add_0/comp/sum_20_not0001(dgesl_dp_inst/float_add_0/comp/sum_20_not000145:O)                                                  | NONE(*)(dgesl_dp_inst/float_add_0/comp/sum_20)          | 1     |
dgesl_dp_inst/float_add_0/comp/sum_16_not0001(dgesl_dp_inst/float_add_0/comp/sum_16_not00011:O)                                                   | NONE(*)(dgesl_dp_inst/float_add_0/comp/sum_16)          | 1     |
dgesl_dp_inst/float_add_0/comp/sum_21_not0001(dgesl_dp_inst/float_add_0/comp/sum_21_not00012:O)                                                   | NONE(*)(dgesl_dp_inst/float_add_0/comp/sum_21)          | 1     |
dgesl_dp_inst/float_add_0/comp/sum_17_not0001(dgesl_dp_inst/float_add_0/comp/sum_17_not00011:O)                                                   | NONE(*)(dgesl_dp_inst/float_add_0/comp/sum_17)          | 1     |
dgesl_dp_inst/float_add_0/comp/sum_22_not0001(dgesl_dp_inst/float_add_0/comp/sum_22_not000131:O)                                                  | NONE(*)(dgesl_dp_inst/float_add_0/comp/sum_22)          | 1     |
dgesl_dp_inst/float_add_0/comp/sum_18_not0001(dgesl_dp_inst/float_add_0/comp/sum_18_not00011:O)                                                   | NONE(*)(dgesl_dp_inst/float_add_0/comp/sum_18)          | 1     |
dgesl_dp_inst/float_add_0/comp/sum_19_not0001(dgesl_dp_inst/float_add_0/comp/sum_19_not00011:O)                                                   | NONE(*)(dgesl_dp_inst/float_add_0/comp/sum_19)          | 1     |
dgesl_dp_inst/float_add_0/comp/sum_2_not0001(dgesl_dp_inst/float_add_0/comp/sum_2_not00011:O)                                                     | NONE(*)(dgesl_dp_inst/float_add_0/comp/sum_2)           | 1     |
dgesl_dp_inst/float_add_0/comp/sum_3_not0001(dgesl_dp_inst/float_add_0/comp/sum_3_not00011:O)                                                     | NONE(*)(dgesl_dp_inst/float_add_0/comp/sum_3)           | 1     |
dgesl_dp_inst/float_add_0/comp/sum_4_not0001(dgesl_dp_inst/float_add_0/comp/sum_4_not00011:O)                                                     | NONE(*)(dgesl_dp_inst/float_add_0/comp/sum_4)           | 1     |
dgesl_dp_inst/float_add_0/comp/sum_5_not0001(dgesl_dp_inst/float_add_0/comp/sum_5_not0001:O)                                                      | NONE(*)(dgesl_dp_inst/float_add_0/comp/sum_5)           | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<0>(divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<0>:O)                              | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/index_2)| 5     |
divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>(divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>:O)| NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_0)  | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_1_cmp_eq0000(divide_dp_inst/float_sub_0/comp/add_st1/sum_1_cmp_eq00002:O)                             | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_1)  | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_6_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_6_not0001:O)                                    | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_6)  | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_7_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_7_not00011:O)                                   | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_7)  | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_8_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_8_not00011:O)                                   | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_8)  | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_9_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_9_not00011:O)                                   | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_9)  | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_10_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_10_not0001:O)                                  | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_10) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_11_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_11_not00011:O)                                 | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_11) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_12_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_12_not00011:O)                                 | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_12) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_13_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_13_not00011:O)                                 | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_13) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_14_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_14_not0001:O)                                  | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_14) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_15_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_21_not00011:O)                                 | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_15) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_20_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_20_not000145:O)                                | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_20) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_16_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_16_not00011:O)                                 | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_16) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_21_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_21_not00012:O)                                 | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_21) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_17_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_17_not00011:O)                                 | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_17) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_22_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_22_not000131:O)                                | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_22) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_18_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_18_not00011:O)                                 | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_18) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_19_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_19_not00011:O)                                 | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_19) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_2_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_2_not00011:O)                                   | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_2)  | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_3_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_3_not00011:O)                                   | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_3)  | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_4_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_4_not00011:O)                                   | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_4)  | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_5_not0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_5_not0001:O)                                    | NONE(*)(divide_dp_inst/float_sub_0/comp/add_st1/sum_5)  | 1     |
divide_dp_inst/float_add_0/comp/P_sum_mux0004<0>(divide_dp_inst/float_add_0/comp/P_sum_mux0004<0>:O)                                              | NONE(*)(divide_dp_inst/float_add_0/comp/index_0)        | 5     |
divide_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<10>(divide_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<10>:O)                | NONE(*)(divide_dp_inst/float_add_0/comp/sum_0)          | 1     |
divide_dp_inst/float_add_0/comp/sum_1_cmp_eq0000(divide_dp_inst/float_add_0/comp/sum_1_cmp_eq00002:O)                                             | NONE(*)(divide_dp_inst/float_add_0/comp/sum_1)          | 1     |
divide_dp_inst/float_add_0/comp/sum_6_not0001(divide_dp_inst/float_add_0/comp/sum_6_not0001:O)                                                    | NONE(*)(divide_dp_inst/float_add_0/comp/sum_6)          | 1     |
divide_dp_inst/float_add_0/comp/sum_7_not0001(divide_dp_inst/float_add_0/comp/sum_7_not00011:O)                                                   | NONE(*)(divide_dp_inst/float_add_0/comp/sum_7)          | 1     |
divide_dp_inst/float_add_0/comp/sum_8_not0001(divide_dp_inst/float_add_0/comp/sum_8_not00011:O)                                                   | NONE(*)(divide_dp_inst/float_add_0/comp/sum_8)          | 1     |
divide_dp_inst/float_add_0/comp/sum_9_not0001(divide_dp_inst/float_add_0/comp/sum_9_not00011:O)                                                   | NONE(*)(divide_dp_inst/float_add_0/comp/sum_9)          | 1     |
divide_dp_inst/float_add_0/comp/sum_10_not0001(divide_dp_inst/float_add_0/comp/sum_10_not0001:O)                                                  | NONE(*)(divide_dp_inst/float_add_0/comp/sum_10)         | 1     |
divide_dp_inst/float_add_0/comp/sum_11_not0001(divide_dp_inst/float_add_0/comp/sum_11_not00011:O)                                                 | NONE(*)(divide_dp_inst/float_add_0/comp/sum_11)         | 1     |
divide_dp_inst/float_add_0/comp/sum_12_not0001(divide_dp_inst/float_add_0/comp/sum_12_not00011:O)                                                 | NONE(*)(divide_dp_inst/float_add_0/comp/sum_12)         | 1     |
divide_dp_inst/float_add_0/comp/sum_13_not0001(divide_dp_inst/float_add_0/comp/sum_13_not00011:O)                                                 | NONE(*)(divide_dp_inst/float_add_0/comp/sum_13)         | 1     |
divide_dp_inst/float_add_0/comp/sum_14_not0001(divide_dp_inst/float_add_0/comp/sum_14_not0001:O)                                                  | NONE(*)(divide_dp_inst/float_add_0/comp/sum_14)         | 1     |
divide_dp_inst/float_add_0/comp/sum_15_not0001(divide_dp_inst/float_add_0/comp/sum_21_not00011:O)                                                 | NONE(*)(divide_dp_inst/float_add_0/comp/sum_15)         | 1     |
divide_dp_inst/float_add_0/comp/sum_20_not0001(divide_dp_inst/float_add_0/comp/sum_20_not000145:O)                                                | NONE(*)(divide_dp_inst/float_add_0/comp/sum_20)         | 1     |
divide_dp_inst/float_add_0/comp/sum_16_not0001(divide_dp_inst/float_add_0/comp/sum_16_not00011:O)                                                 | NONE(*)(divide_dp_inst/float_add_0/comp/sum_16)         | 1     |
divide_dp_inst/float_add_0/comp/sum_21_not0001(divide_dp_inst/float_add_0/comp/sum_21_not00012:O)                                                 | NONE(*)(divide_dp_inst/float_add_0/comp/sum_21)         | 1     |
divide_dp_inst/float_add_0/comp/sum_17_not0001(divide_dp_inst/float_add_0/comp/sum_17_not00011:O)                                                 | NONE(*)(divide_dp_inst/float_add_0/comp/sum_17)         | 1     |
divide_dp_inst/float_add_0/comp/sum_22_not0001(divide_dp_inst/float_add_0/comp/sum_22_not000131:O)                                                | NONE(*)(divide_dp_inst/float_add_0/comp/sum_22)         | 1     |
divide_dp_inst/float_add_0/comp/sum_18_not0001(divide_dp_inst/float_add_0/comp/sum_18_not00011:O)                                                 | NONE(*)(divide_dp_inst/float_add_0/comp/sum_18)         | 1     |
divide_dp_inst/float_add_0/comp/sum_19_not0001(divide_dp_inst/float_add_0/comp/sum_19_not00011:O)                                                 | NONE(*)(divide_dp_inst/float_add_0/comp/sum_19)         | 1     |
divide_dp_inst/float_add_0/comp/sum_2_not0001(divide_dp_inst/float_add_0/comp/sum_2_not00011:O)                                                   | NONE(*)(divide_dp_inst/float_add_0/comp/sum_2)          | 1     |
divide_dp_inst/float_add_0/comp/sum_3_not0001(divide_dp_inst/float_add_0/comp/sum_3_not00011:O)                                                   | NONE(*)(divide_dp_inst/float_add_0/comp/sum_3)          | 1     |
divide_dp_inst/float_add_0/comp/sum_4_not0001(divide_dp_inst/float_add_0/comp/sum_4_not00011:O)                                                   | NONE(*)(divide_dp_inst/float_add_0/comp/sum_4)          | 1     |
divide_dp_inst/float_add_0/comp/sum_5_not0001(divide_dp_inst/float_add_0/comp/sum_5_not0001:O)                                                    | NONE(*)(divide_dp_inst/float_add_0/comp/sum_5)          | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<0>(idamax_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<0>:O)                              | NONE(*)(idamax_dp_inst/float_sub_0/comp/add_st1/index_2)| 5     |
idamax_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>(idamax_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>:O)| NONE(*)(idamax_dp_inst/float_sub_0/comp/add_st1/sum_0)  | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/sum_1_cmp_eq0000(idamax_dp_inst/float_sub_0/comp/add_st1/sum_1_cmp_eq00002:O)                             | NONE(*)(idamax_dp_inst/float_sub_0/comp/add_st1/sum_1)  | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/sum_6_not0001(idamax_dp_inst/float_sub_0/comp/add_st1/sum_6_not0001:O)                                    | NONE(*)(idamax_dp_inst/float_sub_0/comp/add_st1/sum_6)  | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/sum_7_not0001(idamax_dp_inst/float_sub_0/comp/add_st1/sum_7_not00011:O)                                   | NONE(*)(idamax_dp_inst/float_sub_0/comp/add_st1/sum_7)  | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/sum_8_not0001(idamax_dp_inst/float_sub_0/comp/add_st1/sum_8_not00011:O)                                   | NONE(*)(idamax_dp_inst/float_sub_0/comp/add_st1/sum_8)  | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/sum_9_not0001(idamax_dp_inst/float_sub_0/comp/add_st1/sum_9_not00011:O)                                   | NONE(*)(idamax_dp_inst/float_sub_0/comp/add_st1/sum_9)  | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/sum_10_not0001(idamax_dp_inst/float_sub_0/comp/add_st1/sum_10_not0001:O)                                  | NONE(*)(idamax_dp_inst/float_sub_0/comp/add_st1/sum_10) | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/sum_11_not0001(idamax_dp_inst/float_sub_0/comp/add_st1/sum_11_not00011:O)                                 | NONE(*)(idamax_dp_inst/float_sub_0/comp/add_st1/sum_11) | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/sum_12_not0001(idamax_dp_inst/float_sub_0/comp/add_st1/sum_12_not00011:O)                                 | NONE(*)(idamax_dp_inst/float_sub_0/comp/add_st1/sum_12) | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/sum_13_not0001(idamax_dp_inst/float_sub_0/comp/add_st1/sum_13_not00011:O)                                 | NONE(*)(idamax_dp_inst/float_sub_0/comp/add_st1/sum_13) | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/sum_14_not0001(idamax_dp_inst/float_sub_0/comp/add_st1/sum_14_not0001:O)                                  | NONE(*)(idamax_dp_inst/float_sub_0/comp/add_st1/sum_14) | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/sum_15_not0001(idamax_dp_inst/float_sub_0/comp/add_st1/sum_21_not00011:O)                                 | NONE(*)(idamax_dp_inst/float_sub_0/comp/add_st1/sum_15) | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/sum_20_not0001(idamax_dp_inst/float_sub_0/comp/add_st1/sum_20_not000145:O)                                | NONE(*)(idamax_dp_inst/float_sub_0/comp/add_st1/sum_20) | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/sum_16_not0001(idamax_dp_inst/float_sub_0/comp/add_st1/sum_16_not00011:O)                                 | NONE(*)(idamax_dp_inst/float_sub_0/comp/add_st1/sum_16) | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/sum_21_not0001(idamax_dp_inst/float_sub_0/comp/add_st1/sum_21_not00012:O)                                 | NONE(*)(idamax_dp_inst/float_sub_0/comp/add_st1/sum_21) | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/sum_17_not0001(idamax_dp_inst/float_sub_0/comp/add_st1/sum_17_not00011:O)                                 | NONE(*)(idamax_dp_inst/float_sub_0/comp/add_st1/sum_17) | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/sum_22_not0001(idamax_dp_inst/float_sub_0/comp/add_st1/sum_22_not000131:O)                                | NONE(*)(idamax_dp_inst/float_sub_0/comp/add_st1/sum_22) | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/sum_18_not0001(idamax_dp_inst/float_sub_0/comp/add_st1/sum_18_not00011:O)                                 | NONE(*)(idamax_dp_inst/float_sub_0/comp/add_st1/sum_18) | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/sum_19_not0001(idamax_dp_inst/float_sub_0/comp/add_st1/sum_19_not00011:O)                                 | NONE(*)(idamax_dp_inst/float_sub_0/comp/add_st1/sum_19) | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/sum_2_not0001(idamax_dp_inst/float_sub_0/comp/add_st1/sum_2_not00011:O)                                   | NONE(*)(idamax_dp_inst/float_sub_0/comp/add_st1/sum_2)  | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/sum_3_not0001(idamax_dp_inst/float_sub_0/comp/add_st1/sum_3_not00011:O)                                   | NONE(*)(idamax_dp_inst/float_sub_0/comp/add_st1/sum_3)  | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/sum_4_not0001(idamax_dp_inst/float_sub_0/comp/add_st1/sum_4_not00011:O)                                   | NONE(*)(idamax_dp_inst/float_sub_0/comp/add_st1/sum_4)  | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/sum_5_not0001(idamax_dp_inst/float_sub_0/comp/add_st1/sum_5_not0001:O)                                    | NONE(*)(idamax_dp_inst/float_sub_0/comp/add_st1/sum_5)  | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------+
(*) These 168 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------+
Control Signal                                                                                                       | Buffer(FF name)                                       | Load  |
---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------+
reset                                                                                                                | IBUF                                                  | 436   |
reset_IBUF_1(reset_IBUF_1:O)                                                                                         | NONE(divide_dp_inst/cbr_2_oper_tmp19_bool/ack0_0)     | 428   |
reset_IBUF_2(reset_IBUF_2:O)                                                                                         | NONE(dgesl_dp_inst/int_eq_0/gen[0].output_latch/ack)  | 426   |
reset_IBUF_3(reset_IBUF_3:O)                                                                                         | NONE(dgefa_dp_inst/lod_0/gen[0].dp_latch/inp_latch_30)| 447   |
daxpy_dp_inst/float_add_0/comp/index_2__or0000(daxpy_dp_inst/float_add_0/comp/index_2__or00001:O)                    | NONE(daxpy_dp_inst/float_add_0/comp/index_2)          | 1     |
daxpy_dp_inst/float_add_0/comp/index_2__and0000(daxpy_dp_inst/float_add_0/comp/index_2__and00001:O)                  | NONE(daxpy_dp_inst/float_add_0/comp/index_2)          | 1     |
daxpy_dp_inst/float_add_0/comp/index_1__and0000(daxpy_dp_inst/float_add_0/comp/index_1__and00001:O)                  | NONE(daxpy_dp_inst/float_add_0/comp/index_1)          | 1     |
daxpy_dp_inst/float_add_0/comp/index_1__or0000(daxpy_dp_inst/float_add_0/comp/index_1__or00001:O)                    | NONE(daxpy_dp_inst/float_add_0/comp/index_1)          | 1     |
daxpy_dp_inst/float_add_0/comp/index_4__and0000(daxpy_dp_inst/float_add_0/comp/index_4__and00001:O)                  | NONE(daxpy_dp_inst/float_add_0/comp/index_4)          | 1     |
daxpy_dp_inst/float_add_0/comp/index_4__or0000(daxpy_dp_inst/float_add_0/comp/index_4__or00001:O)                    | NONE(daxpy_dp_inst/float_add_0/comp/index_4)          | 1     |
daxpy_dp_inst/float_add_0/comp/index_3__and0000(daxpy_dp_inst/float_add_0/comp/index_3__and00001:O)                  | NONE(daxpy_dp_inst/float_add_0/comp/index_3)          | 1     |
daxpy_dp_inst/float_add_0/comp/index_3__or0000(daxpy_dp_inst/float_add_0/comp/index_3__or00001:O)                    | NONE(daxpy_dp_inst/float_add_0/comp/index_3)          | 1     |
daxpy_dp_inst/float_add_0/comp/index_0__and0000(daxpy_dp_inst/float_add_0/comp/index_0__and00001:O)                  | NONE(daxpy_dp_inst/float_add_0/comp/index_0)          | 1     |
daxpy_dp_inst/float_add_0/comp/index_0__or0000(daxpy_dp_inst/float_add_0/comp/index_0__or00001:O)                    | NONE(daxpy_dp_inst/float_add_0/comp/index_0)          | 1     |
daxpy_dp_inst/float_add_0/comp/sum_1__and0000(daxpy_dp_inst/float_add_0/comp/sum_1__and00001:O)                      | NONE(daxpy_dp_inst/float_add_0/comp/sum_1)            | 1     |
daxpy_dp_inst/float_add_0/comp/sum_1__and0001(daxpy_dp_inst/float_add_0/comp/sum_1__and00011:O)                      | NONE(daxpy_dp_inst/float_add_0/comp/sum_1)            | 1     |
ddot_dp_inst/float_add_0/comp/index_3__and0000(ddot_dp_inst/float_add_0/comp/index_3__and00001:O)                    | NONE(ddot_dp_inst/float_add_0/comp/index_3)           | 1     |
ddot_dp_inst/float_add_0/comp/index_3__or0000(ddot_dp_inst/float_add_0/comp/index_3__or00001:O)                      | NONE(ddot_dp_inst/float_add_0/comp/index_3)           | 1     |
ddot_dp_inst/float_add_0/comp/index_4__and0000(ddot_dp_inst/float_add_0/comp/index_4__and00001:O)                    | NONE(ddot_dp_inst/float_add_0/comp/index_4)           | 1     |
ddot_dp_inst/float_add_0/comp/index_4__or0000(ddot_dp_inst/float_add_0/comp/index_4__or00001:O)                      | NONE(ddot_dp_inst/float_add_0/comp/index_4)           | 1     |
ddot_dp_inst/float_add_0/comp/index_0__and0000(ddot_dp_inst/float_add_0/comp/index_0__and00001:O)                    | NONE(ddot_dp_inst/float_add_0/comp/index_0)           | 1     |
ddot_dp_inst/float_add_0/comp/index_0__or0000(ddot_dp_inst/float_add_0/comp/index_0__or00001:O)                      | NONE(ddot_dp_inst/float_add_0/comp/index_0)           | 1     |
ddot_dp_inst/float_add_0/comp/index_2__or0000(ddot_dp_inst/float_add_0/comp/index_2__or00001:O)                      | NONE(ddot_dp_inst/float_add_0/comp/index_2)           | 1     |
ddot_dp_inst/float_add_0/comp/index_2__and0000(ddot_dp_inst/float_add_0/comp/index_2__and00001:O)                    | NONE(ddot_dp_inst/float_add_0/comp/index_2)           | 1     |
ddot_dp_inst/float_add_0/comp/index_1__and0000(ddot_dp_inst/float_add_0/comp/index_1__and00001:O)                    | NONE(ddot_dp_inst/float_add_0/comp/index_1)           | 1     |
ddot_dp_inst/float_add_0/comp/index_1__or0000(ddot_dp_inst/float_add_0/comp/index_1__or00001:O)                      | NONE(ddot_dp_inst/float_add_0/comp/index_1)           | 1     |
ddot_dp_inst/float_add_0/comp/sum_1__and0000(ddot_dp_inst/float_add_0/comp/sum_1__and00001:O)                        | NONE(ddot_dp_inst/float_add_0/comp/sum_1)             | 1     |
ddot_dp_inst/float_add_0/comp/sum_1__and0001(ddot_dp_inst/float_add_0/comp/sum_1__and00011:O)                        | NONE(ddot_dp_inst/float_add_0/comp/sum_1)             | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/index_4__and0000(dgesl_dp_inst/float_sub_0/comp/add_st1/index_4__and00001:O)  | NONE(dgesl_dp_inst/float_sub_0/comp/add_st1/index_4)  | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/index_4__or0000(dgesl_dp_inst/float_sub_0/comp/add_st1/index_4__or00001:O)    | NONE(dgesl_dp_inst/float_sub_0/comp/add_st1/index_4)  | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/index_1__and0000(dgesl_dp_inst/float_sub_0/comp/add_st1/index_1__and00001:O)  | NONE(dgesl_dp_inst/float_sub_0/comp/add_st1/index_1)  | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/index_1__or0000(dgesl_dp_inst/float_sub_0/comp/add_st1/index_1__or00001:O)    | NONE(dgesl_dp_inst/float_sub_0/comp/add_st1/index_1)  | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/index_2__or0000(dgesl_dp_inst/float_sub_0/comp/add_st1/index_2__or00001:O)    | NONE(dgesl_dp_inst/float_sub_0/comp/add_st1/index_2)  | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/index_2__and0000(dgesl_dp_inst/float_sub_0/comp/add_st1/index_2__and00001:O)  | NONE(dgesl_dp_inst/float_sub_0/comp/add_st1/index_2)  | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/index_3__and0000(dgesl_dp_inst/float_sub_0/comp/add_st1/index_3__and00001:O)  | NONE(dgesl_dp_inst/float_sub_0/comp/add_st1/index_3)  | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/index_3__or0000(dgesl_dp_inst/float_sub_0/comp/add_st1/index_3__or00001:O)    | NONE(dgesl_dp_inst/float_sub_0/comp/add_st1/index_3)  | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/index_0__and0000(dgesl_dp_inst/float_sub_0/comp/add_st1/index_0__and00001:O)  | NONE(dgesl_dp_inst/float_sub_0/comp/add_st1/index_0)  | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/index_0__or0000(dgesl_dp_inst/float_sub_0/comp/add_st1/index_0__or00001:O)    | NONE(dgesl_dp_inst/float_sub_0/comp/add_st1/index_0)  | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/sum_1__and0000(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_1__and00001:O)      | NONE(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_1)    | 1     |
dgesl_dp_inst/float_sub_0/comp/add_st1/sum_1__and0001(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_1__and00011:O)      | NONE(dgesl_dp_inst/float_sub_0/comp/add_st1/sum_1)    | 1     |
dgesl_dp_inst/float_add_0/comp/index_4__and0000(dgesl_dp_inst/float_add_0/comp/index_4__and00001:O)                  | NONE(dgesl_dp_inst/float_add_0/comp/index_4)          | 1     |
dgesl_dp_inst/float_add_0/comp/index_4__or0000(dgesl_dp_inst/float_add_0/comp/index_4__or00001:O)                    | NONE(dgesl_dp_inst/float_add_0/comp/index_4)          | 1     |
dgesl_dp_inst/float_add_0/comp/index_1__and0000(dgesl_dp_inst/float_add_0/comp/index_1__and00001:O)                  | NONE(dgesl_dp_inst/float_add_0/comp/index_1)          | 1     |
dgesl_dp_inst/float_add_0/comp/index_1__or0000(dgesl_dp_inst/float_add_0/comp/index_1__or00001:O)                    | NONE(dgesl_dp_inst/float_add_0/comp/index_1)          | 1     |
dgesl_dp_inst/float_add_0/comp/index_2__or0000(dgesl_dp_inst/float_add_0/comp/index_2__or00001:O)                    | NONE(dgesl_dp_inst/float_add_0/comp/index_2)          | 1     |
dgesl_dp_inst/float_add_0/comp/index_2__and0000(dgesl_dp_inst/float_add_0/comp/index_2__and00001:O)                  | NONE(dgesl_dp_inst/float_add_0/comp/index_2)          | 1     |
dgesl_dp_inst/float_add_0/comp/index_3__and0000(dgesl_dp_inst/float_add_0/comp/index_3__and00001:O)                  | NONE(dgesl_dp_inst/float_add_0/comp/index_3)          | 1     |
dgesl_dp_inst/float_add_0/comp/index_3__or0000(dgesl_dp_inst/float_add_0/comp/index_3__or00001:O)                    | NONE(dgesl_dp_inst/float_add_0/comp/index_3)          | 1     |
dgesl_dp_inst/float_add_0/comp/index_0__and0000(dgesl_dp_inst/float_add_0/comp/index_0__and00001:O)                  | NONE(dgesl_dp_inst/float_add_0/comp/index_0)          | 1     |
dgesl_dp_inst/float_add_0/comp/index_0__or0000(dgesl_dp_inst/float_add_0/comp/index_0__or00001:O)                    | NONE(dgesl_dp_inst/float_add_0/comp/index_0)          | 1     |
dgesl_dp_inst/float_add_0/comp/sum_1__and0000(dgesl_dp_inst/float_add_0/comp/sum_1__and00001:O)                      | NONE(dgesl_dp_inst/float_add_0/comp/sum_1)            | 1     |
dgesl_dp_inst/float_add_0/comp/sum_1__and0001(dgesl_dp_inst/float_add_0/comp/sum_1__and00011:O)                      | NONE(dgesl_dp_inst/float_add_0/comp/sum_1)            | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/index_2__or0000(divide_dp_inst/float_sub_0/comp/add_st1/index_2__or00001:O)  | NONE(divide_dp_inst/float_sub_0/comp/add_st1/index_2) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/index_2__and0000(divide_dp_inst/float_sub_0/comp/add_st1/index_2__and00001:O)| NONE(divide_dp_inst/float_sub_0/comp/add_st1/index_2) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/index_4__and0000(divide_dp_inst/float_sub_0/comp/add_st1/index_4__and00001:O)| NONE(divide_dp_inst/float_sub_0/comp/add_st1/index_4) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/index_4__or0000(divide_dp_inst/float_sub_0/comp/add_st1/index_4__or00001:O)  | NONE(divide_dp_inst/float_sub_0/comp/add_st1/index_4) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/index_0__and0000(divide_dp_inst/float_sub_0/comp/add_st1/index_0__and00001:O)| NONE(divide_dp_inst/float_sub_0/comp/add_st1/index_0) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/index_0__or0000(divide_dp_inst/float_sub_0/comp/add_st1/index_0__or00001:O)  | NONE(divide_dp_inst/float_sub_0/comp/add_st1/index_0) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/index_1__and0000(divide_dp_inst/float_sub_0/comp/add_st1/index_1__and00001:O)| NONE(divide_dp_inst/float_sub_0/comp/add_st1/index_1) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/index_1__or0000(divide_dp_inst/float_sub_0/comp/add_st1/index_1__or00001:O)  | NONE(divide_dp_inst/float_sub_0/comp/add_st1/index_1) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/index_3__and0000(divide_dp_inst/float_sub_0/comp/add_st1/index_3__and00001:O)| NONE(divide_dp_inst/float_sub_0/comp/add_st1/index_3) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/index_3__or0000(divide_dp_inst/float_sub_0/comp/add_st1/index_3__or00001:O)  | NONE(divide_dp_inst/float_sub_0/comp/add_st1/index_3) | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_1__and0000(divide_dp_inst/float_sub_0/comp/add_st1/sum_1__and00001:O)    | NONE(divide_dp_inst/float_sub_0/comp/add_st1/sum_1)   | 1     |
divide_dp_inst/float_sub_0/comp/add_st1/sum_1__and0001(divide_dp_inst/float_sub_0/comp/add_st1/sum_1__and00011:O)    | NONE(divide_dp_inst/float_sub_0/comp/add_st1/sum_1)   | 1     |
divide_dp_inst/float_add_0/comp/index_0__and0000(divide_dp_inst/float_add_0/comp/index_0__and00001:O)                | NONE(divide_dp_inst/float_add_0/comp/index_0)         | 1     |
divide_dp_inst/float_add_0/comp/index_0__or0000(divide_dp_inst/float_add_0/comp/index_0__or00001:O)                  | NONE(divide_dp_inst/float_add_0/comp/index_0)         | 1     |
divide_dp_inst/float_add_0/comp/index_2__or0000(divide_dp_inst/float_add_0/comp/index_2__or00001:O)                  | NONE(divide_dp_inst/float_add_0/comp/index_2)         | 1     |
divide_dp_inst/float_add_0/comp/index_2__and0000(divide_dp_inst/float_add_0/comp/index_2__and00001:O)                | NONE(divide_dp_inst/float_add_0/comp/index_2)         | 1     |
divide_dp_inst/float_add_0/comp/index_4__and0000(divide_dp_inst/float_add_0/comp/index_4__and00001:O)                | NONE(divide_dp_inst/float_add_0/comp/index_4)         | 1     |
divide_dp_inst/float_add_0/comp/index_4__or0000(divide_dp_inst/float_add_0/comp/index_4__or00001:O)                  | NONE(divide_dp_inst/float_add_0/comp/index_4)         | 1     |
divide_dp_inst/float_add_0/comp/index_3__and0000(divide_dp_inst/float_add_0/comp/index_3__and00001:O)                | NONE(divide_dp_inst/float_add_0/comp/index_3)         | 1     |
divide_dp_inst/float_add_0/comp/index_3__or0000(divide_dp_inst/float_add_0/comp/index_3__or00001:O)                  | NONE(divide_dp_inst/float_add_0/comp/index_3)         | 1     |
divide_dp_inst/float_add_0/comp/index_1__and0000(divide_dp_inst/float_add_0/comp/index_1__and00001:O)                | NONE(divide_dp_inst/float_add_0/comp/index_1)         | 1     |
divide_dp_inst/float_add_0/comp/index_1__or0000(divide_dp_inst/float_add_0/comp/index_1__or00001:O)                  | NONE(divide_dp_inst/float_add_0/comp/index_1)         | 1     |
divide_dp_inst/float_add_0/comp/sum_1__and0000(divide_dp_inst/float_add_0/comp/sum_1__and00001:O)                    | NONE(divide_dp_inst/float_add_0/comp/sum_1)           | 1     |
divide_dp_inst/float_add_0/comp/sum_1__and0001(divide_dp_inst/float_add_0/comp/sum_1__and00011:O)                    | NONE(divide_dp_inst/float_add_0/comp/sum_1)           | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/index_2__or0000(idamax_dp_inst/float_sub_0/comp/add_st1/index_2__or00001:O)  | NONE(idamax_dp_inst/float_sub_0/comp/add_st1/index_2) | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/index_2__and0000(idamax_dp_inst/float_sub_0/comp/add_st1/index_2__and00001:O)| NONE(idamax_dp_inst/float_sub_0/comp/add_st1/index_2) | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/index_1__and0000(idamax_dp_inst/float_sub_0/comp/add_st1/index_1__and00001:O)| NONE(idamax_dp_inst/float_sub_0/comp/add_st1/index_1) | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/index_1__or0000(idamax_dp_inst/float_sub_0/comp/add_st1/index_1__or00001:O)  | NONE(idamax_dp_inst/float_sub_0/comp/add_st1/index_1) | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/index_0__and0000(idamax_dp_inst/float_sub_0/comp/add_st1/index_0__and00001:O)| NONE(idamax_dp_inst/float_sub_0/comp/add_st1/index_0) | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/index_0__or0000(idamax_dp_inst/float_sub_0/comp/add_st1/index_0__or00001:O)  | NONE(idamax_dp_inst/float_sub_0/comp/add_st1/index_0) | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/index_3__and0000(idamax_dp_inst/float_sub_0/comp/add_st1/index_3__and00001:O)| NONE(idamax_dp_inst/float_sub_0/comp/add_st1/index_3) | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/index_3__or0000(idamax_dp_inst/float_sub_0/comp/add_st1/index_3__or00001:O)  | NONE(idamax_dp_inst/float_sub_0/comp/add_st1/index_3) | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/index_4__and0000(idamax_dp_inst/float_sub_0/comp/add_st1/index_4__and00001:O)| NONE(idamax_dp_inst/float_sub_0/comp/add_st1/index_4) | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/index_4__or0000(idamax_dp_inst/float_sub_0/comp/add_st1/index_4__or00001:O)  | NONE(idamax_dp_inst/float_sub_0/comp/add_st1/index_4) | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/sum_1__and0000(idamax_dp_inst/float_sub_0/comp/add_st1/sum_1__and00001:O)    | NONE(idamax_dp_inst/float_sub_0/comp/add_st1/sum_1)   | 1     |
idamax_dp_inst/float_sub_0/comp/add_st1/sum_1__and0001(idamax_dp_inst/float_sub_0/comp/add_st1/sum_1__and00011:O)    | NONE(idamax_dp_inst/float_sub_0/comp/add_st1/sum_1)   | 1     |
---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 41.958ns (Maximum Frequency: 23.833MHz)
   Minimum input arrival time before clock: 39.993ns
   Maximum output required time after clock: 8.698ns
   Maximum combinational path delay: 5.247ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 41.958ns (frequency: 23.833MHz)
  Total number of paths / destination ports: 2116999499680 / 16674
-------------------------------------------------------------------------
Delay:               41.958ns (Levels of Logic = 53)
  Source:            amux_load_inst/latched_index_0 (FF)
  Destination:       dgesl_dp_inst/float_add_0/gen[0].output_latch/outp_28 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: amux_load_inst/latched_index_0 to dgesl_dp_inst/float_add_0/gen[0].output_latch/outp_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            238   0.494   1.658  amux_load_inst/latched_index_0 (amux_load_inst/latched_index_0)
     LUT3:I0->O          177   0.382   1.453  amux_load_inst/data_4_cmp_eq00001 (amux_load_inst/data_4_cmp_eq0000)
     LUT3:I1->O           75   0.382   1.078  dgesl_dp_inst/lod_0/latch_data_7_and00001 (dgesl_dp_op<107>)
     LUT4:I3->O          139   0.382   1.435  dgesl_cp_inst/oper_tmp168_float_d_req/op1 (dgesl_cp_op<124>)
     LUT2:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/ip1_sel_array_0_mux0000<23>1 (dgesl_dp_inst/float_add_0/ip1_sel_array<0><23>)
     LUT2:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           2   0.820   0.791  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     LUT4:I1->O          109   0.382   1.367  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/_n0000<0>1 (dgesl_dp_inst/float_add_0/comp/_n0000<0>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           6   1.107   0.938  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_add_0/comp/P_exp_diff_mux0000<5>)
     LUT3:I0->O           54   0.382   1.025  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux000071 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd14)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux00004211 (N54555)
     MUXF5:I1->O           4   0.379   0.831  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000421_f5 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd79)
     LUT3:I1->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000401 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd67)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000341 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd47)
     LUT3:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000241 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd1)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001_SW2 (N50502)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001 (dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_lut<8> (dgesl_dp_inst/float_add_0/comp/N87)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_xor<15> (dgesl_dp_inst/float_add_0/comp/P_sum_sub0001<15>)
     LUT3:I1->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>_SW0 (N47321)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15> (dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>235 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2323 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2339 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2378 (dgesl_dp_inst/float_add_0/comp/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.197  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>41 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>)
     LUT2:I1->O            2   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Madd_exp_addsub0000_lut<0> (dgesl_dp_inst/float_add_0/op0<23>)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Madd_exp_addsub0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Madd_exp_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Madd_exp_addsub0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Madd_exp_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Madd_exp_addsub0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Madd_exp_addsub0000_cy<2>)
     XORCY:CI->O           3   1.107   0.878  dgesl_dp_inst/float_add_0/comp/Madd_exp_addsub0000_xor<3> (dgesl_dp_inst/float_add_0/comp/Msub_exp4)
     LUT4:I0->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/exp<5>11 (dgesl_dp_inst/float_add_0/comp/exp<5>_bdd0)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/exp<5>2 (dgesl_dp_inst/float_add_0/op0<28>)
     FDE:D                     0.322          dgesl_dp_inst/float_add_0/gen[0].output_latch/outp_28
    ----------------------------------------
    Total                     41.958ns (17.468ns logic, 24.490ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 82031381186 / 10044
-------------------------------------------------------------------------
Offset:              37.211ns (Levels of Logic = 51)
  Source:            omega_ddot:acks<1> (PAD)
  Destination:       dgesl_dp_inst/float_add_0/gen[0].output_latch/outp_28 (FF)
  Destination Clock: clk rising

  Data Path: omega_ddot:acks<1> to dgesl_dp_inst/float_add_0/gen[0].output_latch/outp_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<1>    5   0.000   0.700  omega_ddot (omega_ddot_acks<2>)
     LUT4:I2->O          139   0.382   1.435  dgesl_cp_inst/oper_tmp168_float_d_req/op1 (dgesl_cp_op<124>)
     LUT2:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/ip1_sel_array_0_mux0000<23>1 (dgesl_dp_inst/float_add_0/ip1_sel_array<0><23>)
     LUT2:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           2   0.820   0.791  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     LUT4:I1->O          109   0.382   1.367  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/_n0000<0>1 (dgesl_dp_inst/float_add_0/comp/_n0000<0>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           6   1.107   0.938  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_add_0/comp/P_exp_diff_mux0000<5>)
     LUT3:I0->O           54   0.382   1.025  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux000071 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd14)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux00004211 (N54555)
     MUXF5:I1->O           4   0.379   0.831  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000421_f5 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd79)
     LUT3:I1->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000401 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd67)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000341 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd47)
     LUT3:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000241 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd1)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001_SW2 (N50502)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001 (dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_lut<8> (dgesl_dp_inst/float_add_0/comp/N87)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_xor<15> (dgesl_dp_inst/float_add_0/comp/P_sum_sub0001<15>)
     LUT3:I1->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>_SW0 (N47321)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15> (dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>235 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2323 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2339 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2378 (dgesl_dp_inst/float_add_0/comp/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.197  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>41 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>)
     LUT2:I1->O            2   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Madd_exp_addsub0000_lut<0> (dgesl_dp_inst/float_add_0/op0<23>)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Madd_exp_addsub0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Madd_exp_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Madd_exp_addsub0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Madd_exp_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Madd_exp_addsub0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Madd_exp_addsub0000_cy<2>)
     XORCY:CI->O           3   1.107   0.878  dgesl_dp_inst/float_add_0/comp/Madd_exp_addsub0000_xor<3> (dgesl_dp_inst/float_add_0/comp/Msub_exp4)
     LUT4:I0->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/exp<5>11 (dgesl_dp_inst/float_add_0/comp/exp<5>_bdd0)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/exp<5>2 (dgesl_dp_inst/float_add_0/op0<28>)
     FDE:D                     0.322          dgesl_dp_inst/float_add_0/gen[0].output_latch/outp_28
    ----------------------------------------
    Total                     37.211ns (16.210ns logic, 21.001ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<0>'
  Total number of paths / destination ports: 534301058 / 5
-------------------------------------------------------------------------
Offset:              31.731ns (Levels of Logic = 39)
  Source:            omega_ddot:acks<0> (PAD)
  Destination:       dgesl_dp_inst/float_sub_0/comp/add_st1/index_1 (LATCH)
  Destination Clock: dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<0> falling

  Data Path: omega_ddot:acks<0> to dgesl_dp_inst/float_sub_0/comp/add_st1/index_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<0>    6   0.000   0.720  omega_ddot (omega_ddot_acks<1>)
     LUT4:I2->O           81   0.382   1.304  dgesl_cp_inst/oper_tmp124_float_d_req/op1 (dgesl_cp_op<36>)
     LUT4:I0->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/ip0_sel<23>1 (dgesl_dp_inst/float_sub_0/ip0_sel<23>)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         138   0.820   1.185  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             37   0.382   1.138  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           49   0.382   1.232  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            5   0.382   0.700  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N51160)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     XORCY:CI->O           1   1.107   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<8>)
     LUT3:I2->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<8>_SW0 (N40733)
     LUT3:I0->O           23   0.382   1.168  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<8>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>32 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<1>_map24)
     LUT4:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>55_SW0 (N52231)
     LUT4:I2->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>55 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>_map22)
     LUT4:I2->O            1   0.382   0.698  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>114_SW0 (N52233)
     LUT4:I0->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>114 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>_map27)
     LUT4:I1->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>162 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>_map31)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>175 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>)
     LDCP:D                    0.322          dgesl_dp_inst/float_sub_0/comp/add_st1/index_1
    ----------------------------------------
    Total                     31.731ns (13.043ns logic, 18.688ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>'
  Total number of paths / destination ports: 3219276172 / 1
-------------------------------------------------------------------------
Offset:              35.387ns (Levels of Logic = 49)
  Source:            omega_ddot:acks<0> (PAD)
  Destination:       dgesl_dp_inst/float_sub_0/comp/add_st1/sum_0 (LATCH)
  Destination Clock: dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10> falling

  Data Path: omega_ddot:acks<0> to dgesl_dp_inst/float_sub_0/comp/add_st1/sum_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<0>    6   0.000   0.720  omega_ddot (omega_ddot_acks<1>)
     LUT4:I2->O           81   0.382   1.304  dgesl_cp_inst/oper_tmp124_float_d_req/op1 (dgesl_cp_op<36>)
     LUT4:I0->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/ip0_sel<23>1 (dgesl_dp_inst/float_sub_0/ip0_sel<23>)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         138   0.820   1.185  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             37   0.382   1.138  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           49   0.382   1.232  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            5   0.382   0.700  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N51160)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N47319)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (dgesl_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.046  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I2->O           19   0.382   1.081  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_6_cmp_eq00041 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_6_cmp_eq0004)
     LUT4:I1->O            1   0.382   0.698  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_0_mux00016 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_0_mux0001_map4)
     LUT4:I0->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_0_mux000117 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_0_mux0001_map9)
     LUT4:I3->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_0_mux000124 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_0_mux0001)
     LD:D                      0.322          dgesl_dp_inst/float_sub_0/comp/add_st1/sum_0
    ----------------------------------------
    Total                     35.387ns (14.511ns logic, 20.876ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_sub_0/comp/add_st1/sum_1_cmp_eq0000'
  Total number of paths / destination ports: 3871806092 / 1
-------------------------------------------------------------------------
Offset:              35.553ns (Levels of Logic = 58)
  Source:            omega_ddot:acks<0> (PAD)
  Destination:       dgesl_dp_inst/float_sub_0/comp/add_st1/sum_1 (LATCH)
  Destination Clock: dgesl_dp_inst/float_sub_0/comp/add_st1/sum_1_cmp_eq0000 falling

  Data Path: omega_ddot:acks<0> to dgesl_dp_inst/float_sub_0/comp/add_st1/sum_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<0>    6   0.000   0.720  omega_ddot (omega_ddot_acks<1>)
     LUT4:I2->O           81   0.382   1.304  dgesl_cp_inst/oper_tmp124_float_d_req/op1 (dgesl_cp_op<36>)
     LUT4:I0->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/ip0_sel<23>1 (dgesl_dp_inst/float_sub_0/ip0_sel<23>)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         138   0.820   1.185  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             37   0.382   1.138  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           49   0.382   1.232  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            5   0.382   0.700  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N51160)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N47319)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (dgesl_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N115)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9>)
     MUXCY:CI->O          39   1.093   1.210  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_1_mux000251 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_1_mux0002)
     LDCP:D                    0.322          dgesl_dp_inst/float_sub_0/comp/add_st1/sum_1
    ----------------------------------------
    Total                     35.553ns (15.513ns logic, 20.040ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_sub_0/comp/add_st1/sum_6_not0001'
  Total number of paths / destination ports: 5010165625 / 1
-------------------------------------------------------------------------
Offset:              35.978ns (Levels of Logic = 50)
  Source:            omega_ddot:acks<0> (PAD)
  Destination:       dgesl_dp_inst/float_sub_0/comp/add_st1/sum_6 (LATCH)
  Destination Clock: dgesl_dp_inst/float_sub_0/comp/add_st1/sum_6_not0001 falling

  Data Path: omega_ddot:acks<0> to dgesl_dp_inst/float_sub_0/comp/add_st1/sum_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<0>    6   0.000   0.720  omega_ddot (omega_ddot_acks<1>)
     LUT4:I2->O           81   0.382   1.304  dgesl_cp_inst/oper_tmp124_float_d_req/op1 (dgesl_cp_op<36>)
     LUT4:I0->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/ip0_sel<23>1 (dgesl_dp_inst/float_sub_0/ip0_sel<23>)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         138   0.820   1.185  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             37   0.382   1.138  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           49   0.382   1.232  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            5   0.382   0.700  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N51160)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N47319)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (dgesl_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O           10   0.382   0.800  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_4_not000111 (dgesl_dp_inst/float_sub_0/comp/add_st1/N831)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_6_mux000283 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_6_mux0002_map25)
     LUT4:I3->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_6_mux000293 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_6_mux0002_map29)
     LUT4:I3->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_6_mux0002100 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_6_mux0002_map30)
     LUT4:I3->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_6_mux0002134 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_6_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_sub_0/comp/add_st1/sum_6
    ----------------------------------------
    Total                     35.978ns (14.893ns logic, 21.085ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_sub_0/comp/add_st1/sum_7_not0001'
  Total number of paths / destination ports: 5858363341 / 1
-------------------------------------------------------------------------
Offset:              35.636ns (Levels of Logic = 50)
  Source:            omega_ddot:acks<0> (PAD)
  Destination:       dgesl_dp_inst/float_sub_0/comp/add_st1/sum_7 (LATCH)
  Destination Clock: dgesl_dp_inst/float_sub_0/comp/add_st1/sum_7_not0001 falling

  Data Path: omega_ddot:acks<0> to dgesl_dp_inst/float_sub_0/comp/add_st1/sum_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<0>    6   0.000   0.720  omega_ddot (omega_ddot_acks<1>)
     LUT4:I2->O           81   0.382   1.304  dgesl_cp_inst/oper_tmp124_float_d_req/op1 (dgesl_cp_op<36>)
     LUT4:I0->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/ip0_sel<23>1 (dgesl_dp_inst/float_sub_0/ip0_sel<23>)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         138   0.820   1.185  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             37   0.382   1.138  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           49   0.382   1.232  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            5   0.382   0.700  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N51160)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N47319)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (dgesl_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O           10   0.382   0.800  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_4_not000111 (dgesl_dp_inst/float_sub_0/comp/add_st1/N831)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_7_mux000267 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002_map20)
     LUT4:I1->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_7_mux000275 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002_map22)
     LUT4:I3->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002181_F (N54149)
     MUXF5:I0->O           1   0.379   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002181 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_sub_0/comp/add_st1/sum_7
    ----------------------------------------
    Total                     35.636ns (14.890ns logic, 20.746ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_sub_0/comp/add_st1/sum_8_not0001'
  Total number of paths / destination ports: 7306246905 / 1
-------------------------------------------------------------------------
Offset:              36.100ns (Levels of Logic = 50)
  Source:            omega_ddot:acks<0> (PAD)
  Destination:       dgesl_dp_inst/float_sub_0/comp/add_st1/sum_8 (LATCH)
  Destination Clock: dgesl_dp_inst/float_sub_0/comp/add_st1/sum_8_not0001 falling

  Data Path: omega_ddot:acks<0> to dgesl_dp_inst/float_sub_0/comp/add_st1/sum_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<0>    6   0.000   0.720  omega_ddot (omega_ddot_acks<1>)
     LUT4:I2->O           81   0.382   1.304  dgesl_cp_inst/oper_tmp124_float_d_req/op1 (dgesl_cp_op<36>)
     LUT4:I0->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/ip0_sel<23>1 (dgesl_dp_inst/float_sub_0/ip0_sel<23>)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         138   0.820   1.185  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             37   0.382   1.138  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           49   0.382   1.232  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            5   0.382   0.700  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N51160)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N47319)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (dgesl_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.197  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I1->O           16   0.382   1.118  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002111 (dgesl_dp_inst/float_sub_0/comp/add_st1/N751)
     LUT4:I0->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_8_mux000250_SW0 (N52253)
     LUT4:I1->O            1   0.382   0.698  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_8_mux000250 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_8_mux0002_map18)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_8_mux0002137_F (N53721)
     MUXF5:I0->O           1   0.379   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_8_mux0002137 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_8_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_sub_0/comp/add_st1/sum_8
    ----------------------------------------
    Total                     36.100ns (14.890ns logic, 21.210ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_sub_0/comp/add_st1/sum_9_not0001'
  Total number of paths / destination ports: 8710137334 / 1
-------------------------------------------------------------------------
Offset:              36.749ns (Levels of Logic = 51)
  Source:            omega_ddot:acks<0> (PAD)
  Destination:       dgesl_dp_inst/float_sub_0/comp/add_st1/sum_9 (LATCH)
  Destination Clock: dgesl_dp_inst/float_sub_0/comp/add_st1/sum_9_not0001 falling

  Data Path: omega_ddot:acks<0> to dgesl_dp_inst/float_sub_0/comp/add_st1/sum_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<0>    6   0.000   0.720  omega_ddot (omega_ddot_acks<1>)
     LUT4:I2->O           81   0.382   1.304  dgesl_cp_inst/oper_tmp124_float_d_req/op1 (dgesl_cp_op<36>)
     LUT4:I0->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/ip0_sel<23>1 (dgesl_dp_inst/float_sub_0/ip0_sel<23>)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         138   0.820   1.185  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             37   0.382   1.138  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           49   0.382   1.232  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            5   0.382   0.700  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N51160)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N47319)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (dgesl_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.197  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I1->O           16   0.382   1.118  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002111 (dgesl_dp_inst/float_sub_0/comp/add_st1/N751)
     LUT4:I0->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_9_mux000252_SW1 (N53228)
     LUT4:I1->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_9_mux000252 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_9_mux0002_map19)
     LUT4:I3->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_9_mux000258 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_9_mux0002_map20)
     LUT3:I2->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_9_mux0002145_F (N53735)
     MUXF5:I0->O           1   0.379   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_9_mux0002145 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_9_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_sub_0/comp/add_st1/sum_9
    ----------------------------------------
    Total                     36.749ns (15.272ns logic, 21.477ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_not0001'
  Total number of paths / destination ports: 9261879551 / 1
-------------------------------------------------------------------------
Offset:              37.299ns (Levels of Logic = 51)
  Source:            omega_ddot:acks<0> (PAD)
  Destination:       dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10 (LATCH)
  Destination Clock: dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_not0001 falling

  Data Path: omega_ddot:acks<0> to dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<0>    6   0.000   0.720  omega_ddot (omega_ddot_acks<1>)
     LUT4:I2->O           81   0.382   1.304  dgesl_cp_inst/oper_tmp124_float_d_req/op1 (dgesl_cp_op<36>)
     LUT4:I0->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/ip0_sel<23>1 (dgesl_dp_inst/float_sub_0/ip0_sel<23>)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         138   0.820   1.185  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             37   0.382   1.138  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           49   0.382   1.232  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            5   0.382   0.700  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N51160)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N47319)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (dgesl_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.197  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I1->O           16   0.382   1.118  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002111 (dgesl_dp_inst/float_sub_0/comp/add_st1/N751)
     LUT4:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002117 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002_map35)
     LUT4:I2->O            1   0.382   0.698  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002122_SW0 (N51458)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002122 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002_map37)
     LUT3:I2->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002143 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002_map39)
     LUT4:I3->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002155 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10
    ----------------------------------------
    Total                     37.299ns (15.275ns logic, 22.024ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_sub_0/comp/add_st1/sum_11_not0001'
  Total number of paths / destination ports: 9862151656 / 1
-------------------------------------------------------------------------
Offset:              37.087ns (Levels of Logic = 51)
  Source:            omega_ddot:acks<0> (PAD)
  Destination:       dgesl_dp_inst/float_sub_0/comp/add_st1/sum_11 (LATCH)
  Destination Clock: dgesl_dp_inst/float_sub_0/comp/add_st1/sum_11_not0001 falling

  Data Path: omega_ddot:acks<0> to dgesl_dp_inst/float_sub_0/comp/add_st1/sum_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<0>    6   0.000   0.720  omega_ddot (omega_ddot_acks<1>)
     LUT4:I2->O           81   0.382   1.304  dgesl_cp_inst/oper_tmp124_float_d_req/op1 (dgesl_cp_op<36>)
     LUT4:I0->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/ip0_sel<23>1 (dgesl_dp_inst/float_sub_0/ip0_sel<23>)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         138   0.820   1.185  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             37   0.382   1.138  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           49   0.382   1.232  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            5   0.382   0.700  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N51160)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N47319)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (dgesl_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000221 (dgesl_dp_inst/float_sub_0/comp/add_st1/N851)
     LUT4:I1->O           13   0.382   0.865  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq00001 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq0000)
     LUT4:I3->O            1   0.382   0.698  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_11_mux000272 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002_map23)
     LUT4:I0->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_11_mux000274 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002_map24)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002162_F (N53749)
     MUXF5:I0->O           1   0.379   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002162 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_sub_0/comp/add_st1/sum_11
    ----------------------------------------
    Total                     37.087ns (15.272ns logic, 21.815ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_sub_0/comp/add_st1/sum_12_not0001'
  Total number of paths / destination ports: 9866847759 / 1
-------------------------------------------------------------------------
Offset:              37.300ns (Levels of Logic = 51)
  Source:            omega_ddot:acks<0> (PAD)
  Destination:       dgesl_dp_inst/float_sub_0/comp/add_st1/sum_12 (LATCH)
  Destination Clock: dgesl_dp_inst/float_sub_0/comp/add_st1/sum_12_not0001 falling

  Data Path: omega_ddot:acks<0> to dgesl_dp_inst/float_sub_0/comp/add_st1/sum_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<0>    6   0.000   0.720  omega_ddot (omega_ddot_acks<1>)
     LUT4:I2->O           81   0.382   1.304  dgesl_cp_inst/oper_tmp124_float_d_req/op1 (dgesl_cp_op<36>)
     LUT4:I0->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/ip0_sel<23>1 (dgesl_dp_inst/float_sub_0/ip0_sel<23>)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         138   0.820   1.185  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             37   0.382   1.138  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           49   0.382   1.232  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            5   0.382   0.700  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N51160)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N47319)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (dgesl_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000221 (dgesl_dp_inst/float_sub_0/comp/add_st1/N851)
     LUT4:I1->O           13   0.382   1.011  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq00001 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq0000)
     LUT4:I1->O            1   0.382   0.698  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_12_mux000287 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002_map27)
     LUT4:I0->O            1   0.382   0.698  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_12_mux000289 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002_map28)
     LUT3:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002176_F (N53763)
     MUXF5:I0->O           1   0.379   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002176 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_sub_0/comp/add_st1/sum_12
    ----------------------------------------
    Total                     37.300ns (15.272ns logic, 22.028ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_sub_0/comp/add_st1/sum_13_not0001'
  Total number of paths / destination ports: 9871669809 / 1
-------------------------------------------------------------------------
Offset:              37.087ns (Levels of Logic = 51)
  Source:            omega_ddot:acks<0> (PAD)
  Destination:       dgesl_dp_inst/float_sub_0/comp/add_st1/sum_13 (LATCH)
  Destination Clock: dgesl_dp_inst/float_sub_0/comp/add_st1/sum_13_not0001 falling

  Data Path: omega_ddot:acks<0> to dgesl_dp_inst/float_sub_0/comp/add_st1/sum_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<0>    6   0.000   0.720  omega_ddot (omega_ddot_acks<1>)
     LUT4:I2->O           81   0.382   1.304  dgesl_cp_inst/oper_tmp124_float_d_req/op1 (dgesl_cp_op<36>)
     LUT4:I0->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/ip0_sel<23>1 (dgesl_dp_inst/float_sub_0/ip0_sel<23>)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         138   0.820   1.185  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             37   0.382   1.138  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           49   0.382   1.232  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            5   0.382   0.700  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N51160)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N47319)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (dgesl_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000221 (dgesl_dp_inst/float_sub_0/comp/add_st1/N851)
     LUT4:I1->O           13   0.382   1.011  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq00001 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq0000)
     LUT4:I1->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002114 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002_map33)
     LUT4:I3->O            1   0.382   0.698  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002117 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002_map34)
     LUT3:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002205_F (N53777)
     MUXF5:I0->O           1   0.379   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002205 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_sub_0/comp/add_st1/sum_13
    ----------------------------------------
    Total                     37.087ns (15.272ns logic, 21.815ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_sub_0/comp/add_st1/sum_14_not0001'
  Total number of paths / destination ports: 10157613991 / 1
-------------------------------------------------------------------------
Offset:              38.821ns (Levels of Logic = 53)
  Source:            omega_ddot:acks<0> (PAD)
  Destination:       dgesl_dp_inst/float_sub_0/comp/add_st1/sum_14 (LATCH)
  Destination Clock: dgesl_dp_inst/float_sub_0/comp/add_st1/sum_14_not0001 falling

  Data Path: omega_ddot:acks<0> to dgesl_dp_inst/float_sub_0/comp/add_st1/sum_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<0>    6   0.000   0.720  omega_ddot (omega_ddot_acks<1>)
     LUT4:I2->O           81   0.382   1.304  dgesl_cp_inst/oper_tmp124_float_d_req/op1 (dgesl_cp_op<36>)
     LUT4:I0->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/ip0_sel<23>1 (dgesl_dp_inst/float_sub_0/ip0_sel<23>)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         138   0.820   1.185  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             37   0.382   1.138  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           49   0.382   1.232  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            5   0.382   0.700  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N51160)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N47319)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (dgesl_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000221 (dgesl_dp_inst/float_sub_0/comp/add_st1/N851)
     LUT4:I1->O           13   0.382   1.011  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq00001 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq0000)
     LUT4:I1->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002116_SW1 (N53395)
     LUT4:I3->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002116 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002_map35)
     LUT4:I3->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002126_SW0 (N52337)
     LUT4:I3->O            1   0.382   0.698  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002126 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002_map36)
     LUT3:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002214_F (N53791)
     MUXF5:I0->O           1   0.379   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002214 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_sub_0/comp/add_st1/sum_14
    ----------------------------------------
    Total                     38.821ns (16.036ns logic, 22.785ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_sub_0/comp/add_st1/sum_15_not0001'
  Total number of paths / destination ports: 13665793535 / 1
-------------------------------------------------------------------------
Offset:              37.954ns (Levels of Logic = 52)
  Source:            omega_ddot:acks<0> (PAD)
  Destination:       dgesl_dp_inst/float_sub_0/comp/add_st1/sum_15 (LATCH)
  Destination Clock: dgesl_dp_inst/float_sub_0/comp/add_st1/sum_15_not0001 falling

  Data Path: omega_ddot:acks<0> to dgesl_dp_inst/float_sub_0/comp/add_st1/sum_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<0>    6   0.000   0.720  omega_ddot (omega_ddot_acks<1>)
     LUT4:I2->O           81   0.382   1.304  dgesl_cp_inst/oper_tmp124_float_d_req/op1 (dgesl_cp_op<36>)
     LUT4:I0->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/ip0_sel<23>1 (dgesl_dp_inst/float_sub_0/ip0_sel<23>)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         138   0.820   1.185  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             37   0.382   1.138  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           49   0.382   1.232  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            5   0.382   0.700  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N51160)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N47319)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (dgesl_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000221 (dgesl_dp_inst/float_sub_0/comp/add_st1/N851)
     LUT4:I1->O           13   0.382   0.865  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq00001 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq0000)
     LUT4:I3->O            1   0.382   0.698  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_15_mux000248 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_15_mux0002_map18)
     LUT4:I0->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_15_mux000274_SW0 (N51584)
     LUT4:I3->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_15_mux000274 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_15_mux0002_map27)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_15_mux0002153_F (N53805)
     MUXF5:I0->O           1   0.379   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_15_mux0002153 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_15_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_sub_0/comp/add_st1/sum_15
    ----------------------------------------
    Total                     37.954ns (15.654ns logic, 22.300ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_sub_0/comp/add_st1/sum_20_not0001'
  Total number of paths / destination ports: 17593954860 / 1
-------------------------------------------------------------------------
Offset:              37.403ns (Levels of Logic = 51)
  Source:            omega_ddot:acks<0> (PAD)
  Destination:       dgesl_dp_inst/float_sub_0/comp/add_st1/sum_20 (LATCH)
  Destination Clock: dgesl_dp_inst/float_sub_0/comp/add_st1/sum_20_not0001 falling

  Data Path: omega_ddot:acks<0> to dgesl_dp_inst/float_sub_0/comp/add_st1/sum_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<0>    6   0.000   0.720  omega_ddot (omega_ddot_acks<1>)
     LUT4:I2->O           81   0.382   1.304  dgesl_cp_inst/oper_tmp124_float_d_req/op1 (dgesl_cp_op<36>)
     LUT4:I0->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/ip0_sel<23>1 (dgesl_dp_inst/float_sub_0/ip0_sel<23>)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         138   0.820   1.185  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             37   0.382   1.138  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           49   0.382   1.232  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            5   0.382   0.700  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N51160)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N47319)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (dgesl_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000221 (dgesl_dp_inst/float_sub_0/comp/add_st1/N851)
     LUT4:I1->O            8   0.382   0.911  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_8_cmp_eq00051 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_8_cmp_eq0005)
     LUT4:I1->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_20_mux000254 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_20_mux0002_map20)
     LUT3:I1->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_20_mux0002109_SW0 (N51646)
     LUT4:I3->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_20_mux0002109 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_20_mux0002_map37)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_20_mux0002188 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_20_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_sub_0/comp/add_st1/sum_20
    ----------------------------------------
    Total                     37.403ns (15.275ns logic, 22.128ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_sub_0/comp/add_st1/sum_16_not0001'
  Total number of paths / destination ports: 14320020932 / 1
-------------------------------------------------------------------------
Offset:              37.954ns (Levels of Logic = 52)
  Source:            omega_ddot:acks<0> (PAD)
  Destination:       dgesl_dp_inst/float_sub_0/comp/add_st1/sum_16 (LATCH)
  Destination Clock: dgesl_dp_inst/float_sub_0/comp/add_st1/sum_16_not0001 falling

  Data Path: omega_ddot:acks<0> to dgesl_dp_inst/float_sub_0/comp/add_st1/sum_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<0>    6   0.000   0.720  omega_ddot (omega_ddot_acks<1>)
     LUT4:I2->O           81   0.382   1.304  dgesl_cp_inst/oper_tmp124_float_d_req/op1 (dgesl_cp_op<36>)
     LUT4:I0->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/ip0_sel<23>1 (dgesl_dp_inst/float_sub_0/ip0_sel<23>)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         138   0.820   1.185  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             37   0.382   1.138  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           49   0.382   1.232  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            5   0.382   0.700  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N51160)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N47319)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (dgesl_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000221 (dgesl_dp_inst/float_sub_0/comp/add_st1/N851)
     LUT4:I1->O           13   0.382   0.865  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq00001 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq0000)
     LUT4:I3->O            1   0.382   0.698  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_16_mux000254 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_16_mux0002_map20)
     LUT4:I0->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_16_mux000280_SW0 (N51604)
     LUT4:I3->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_16_mux000280 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_16_mux0002_map29)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_16_mux0002159_F (N53819)
     MUXF5:I0->O           1   0.379   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_16_mux0002159 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_16_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_sub_0/comp/add_st1/sum_16
    ----------------------------------------
    Total                     37.954ns (15.654ns logic, 22.300ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_sub_0/comp/add_st1/sum_21_not0001'
  Total number of paths / destination ports: 18248468471 / 1
-------------------------------------------------------------------------
Offset:              37.563ns (Levels of Logic = 51)
  Source:            omega_ddot:acks<0> (PAD)
  Destination:       dgesl_dp_inst/float_sub_0/comp/add_st1/sum_21 (LATCH)
  Destination Clock: dgesl_dp_inst/float_sub_0/comp/add_st1/sum_21_not0001 falling

  Data Path: omega_ddot:acks<0> to dgesl_dp_inst/float_sub_0/comp/add_st1/sum_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<0>    6   0.000   0.720  omega_ddot (omega_ddot_acks<1>)
     LUT4:I2->O           81   0.382   1.304  dgesl_cp_inst/oper_tmp124_float_d_req/op1 (dgesl_cp_op<36>)
     LUT4:I0->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/ip0_sel<23>1 (dgesl_dp_inst/float_sub_0/ip0_sel<23>)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         138   0.820   1.185  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             37   0.382   1.138  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           49   0.382   1.232  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            5   0.382   0.700  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N51160)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N47319)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (dgesl_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I0->O           11   0.382   0.971  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_1_cmp_eq000021 (dgesl_dp_inst/float_sub_0/comp/add_st1/N138)
     LUT4:I1->O            7   0.382   0.891  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_8_cmp_eq00041 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_8_cmp_eq0004)
     LUT4:I1->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_21_mux000254 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002_map20)
     LUT3:I1->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002122_SW0 (N51696)
     LUT4:I3->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002122 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002_map40)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002201 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_sub_0/comp/add_st1/sum_21
    ----------------------------------------
    Total                     37.563ns (15.275ns logic, 22.288ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_sub_0/comp/add_st1/sum_17_not0001'
  Total number of paths / destination ports: 14974358036 / 1
-------------------------------------------------------------------------
Offset:              37.916ns (Levels of Logic = 52)
  Source:            omega_ddot:acks<0> (PAD)
  Destination:       dgesl_dp_inst/float_sub_0/comp/add_st1/sum_17 (LATCH)
  Destination Clock: dgesl_dp_inst/float_sub_0/comp/add_st1/sum_17_not0001 falling

  Data Path: omega_ddot:acks<0> to dgesl_dp_inst/float_sub_0/comp/add_st1/sum_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<0>    6   0.000   0.720  omega_ddot (omega_ddot_acks<1>)
     LUT4:I2->O           81   0.382   1.304  dgesl_cp_inst/oper_tmp124_float_d_req/op1 (dgesl_cp_op<36>)
     LUT4:I0->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/ip0_sel<23>1 (dgesl_dp_inst/float_sub_0/ip0_sel<23>)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         138   0.820   1.185  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             37   0.382   1.138  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           49   0.382   1.232  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            5   0.382   0.700  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N51160)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N47319)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (dgesl_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I0->O            4   0.382   0.898  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_20_cmp_eq000111 (dgesl_dp_inst/float_sub_0/comp/add_st1/N139)
     LUT4:I0->O            6   0.382   0.720  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_20_cmp_eq00011 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_20_cmp_eq0001)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_17_mux000253_SW0 (N51618)
     LUT4:I3->O            1   0.382   0.698  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_17_mux000253 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_17_mux0002_map19)
     LUT4:I0->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_17_mux000288 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_17_mux0002_map31)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_17_mux0002167_F (N53833)
     MUXF5:I0->O           1   0.379   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_17_mux0002167 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_17_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_sub_0/comp/add_st1/sum_17
    ----------------------------------------
    Total                     37.916ns (15.654ns logic, 22.262ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_sub_0/comp/add_st1/sum_22_not0001'
  Total number of paths / destination ports: 18902988130 / 1
-------------------------------------------------------------------------
Offset:              37.637ns (Levels of Logic = 51)
  Source:            omega_ddot:acks<0> (PAD)
  Destination:       dgesl_dp_inst/float_sub_0/comp/add_st1/sum_22 (LATCH)
  Destination Clock: dgesl_dp_inst/float_sub_0/comp/add_st1/sum_22_not0001 falling

  Data Path: omega_ddot:acks<0> to dgesl_dp_inst/float_sub_0/comp/add_st1/sum_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<0>    6   0.000   0.720  omega_ddot (omega_ddot_acks<1>)
     LUT4:I2->O           81   0.382   1.304  dgesl_cp_inst/oper_tmp124_float_d_req/op1 (dgesl_cp_op<36>)
     LUT4:I0->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/ip0_sel<23>1 (dgesl_dp_inst/float_sub_0/ip0_sel<23>)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         138   0.820   1.185  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             37   0.382   1.138  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           49   0.382   1.232  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            5   0.382   0.700  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N51160)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N47319)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (dgesl_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000221 (dgesl_dp_inst/float_sub_0/comp/add_st1/N851)
     LUT4:I1->O           13   0.382   0.865  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq00001 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq0000)
     LUT4:I3->O            1   0.382   0.698  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_22_mux000298 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002_map33)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002128 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002_map45)
     LUT4:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002140 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002_map46)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002220 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_sub_0/comp/add_st1/sum_22
    ----------------------------------------
    Total                     37.637ns (15.275ns logic, 22.362ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_sub_0/comp/add_st1/sum_18_not0001'
  Total number of paths / destination ports: 15632330933 / 1
-------------------------------------------------------------------------
Offset:              37.849ns (Levels of Logic = 52)
  Source:            omega_ddot:acks<0> (PAD)
  Destination:       dgesl_dp_inst/float_sub_0/comp/add_st1/sum_18 (LATCH)
  Destination Clock: dgesl_dp_inst/float_sub_0/comp/add_st1/sum_18_not0001 falling

  Data Path: omega_ddot:acks<0> to dgesl_dp_inst/float_sub_0/comp/add_st1/sum_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<0>    6   0.000   0.720  omega_ddot (omega_ddot_acks<1>)
     LUT4:I2->O           81   0.382   1.304  dgesl_cp_inst/oper_tmp124_float_d_req/op1 (dgesl_cp_op<36>)
     LUT4:I0->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/ip0_sel<23>1 (dgesl_dp_inst/float_sub_0/ip0_sel<23>)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         138   0.820   1.185  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             37   0.382   1.138  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           49   0.382   1.232  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            5   0.382   0.700  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N51160)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N47319)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (dgesl_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.046  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I2->O           16   0.382   1.051  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002111 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_6_cmp_eq0011)
     LUT4:I1->O            9   0.382   0.785  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_14_cmp_eq00001 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_14_cmp_eq0000)
     LUT4:I3->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_18_mux000287 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_18_mux0002_map31)
     LUT2:I1->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_18_mux000288 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_18_mux0002_map32)
     LUT4:I3->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_18_mux000297 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_18_mux0002_map33)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_18_mux0002175_F (N53847)
     MUXF5:I0->O           1   0.379   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_18_mux0002175 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_18_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_sub_0/comp/add_st1/sum_18
    ----------------------------------------
    Total                     37.849ns (15.654ns logic, 22.195ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_sub_0/comp/add_st1/sum_19_not0001'
  Total number of paths / destination ports: 16290386249 / 1
-------------------------------------------------------------------------
Offset:              37.955ns (Levels of Logic = 52)
  Source:            omega_ddot:acks<0> (PAD)
  Destination:       dgesl_dp_inst/float_sub_0/comp/add_st1/sum_19 (LATCH)
  Destination Clock: dgesl_dp_inst/float_sub_0/comp/add_st1/sum_19_not0001 falling

  Data Path: omega_ddot:acks<0> to dgesl_dp_inst/float_sub_0/comp/add_st1/sum_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<0>    6   0.000   0.720  omega_ddot (omega_ddot_acks<1>)
     LUT4:I2->O           81   0.382   1.304  dgesl_cp_inst/oper_tmp124_float_d_req/op1 (dgesl_cp_op<36>)
     LUT4:I0->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/ip0_sel<23>1 (dgesl_dp_inst/float_sub_0/ip0_sel<23>)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         138   0.820   1.185  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             37   0.382   1.138  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           49   0.382   1.232  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            5   0.382   0.700  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N51160)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N47319)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (dgesl_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I0->O            4   0.382   0.831  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_20_cmp_eq000111 (dgesl_dp_inst/float_sub_0/comp/add_st1/N139)
     LUT4:I1->O            4   0.382   0.831  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_20_cmp_eq00031 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_20_cmp_eq0003)
     LUT4:I1->O            1   0.382   0.698  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_19_mux000263 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_19_mux0002_map23)
     LUT4:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_19_mux000270 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_19_mux0002_map26)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_19_mux0002103 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_19_mux0002_map35)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_19_mux0002181_F (N53861)
     MUXF5:I0->O           1   0.379   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_19_mux0002181 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_19_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_sub_0/comp/add_st1/sum_19
    ----------------------------------------
    Total                     37.955ns (15.654ns logic, 22.301ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_sub_0/comp/add_st1/sum_2_not0001'
  Total number of paths / destination ports: 4523235094 / 1
-------------------------------------------------------------------------
Offset:              35.531ns (Levels of Logic = 58)
  Source:            omega_ddot:acks<0> (PAD)
  Destination:       dgesl_dp_inst/float_sub_0/comp/add_st1/sum_2 (LATCH)
  Destination Clock: dgesl_dp_inst/float_sub_0/comp/add_st1/sum_2_not0001 falling

  Data Path: omega_ddot:acks<0> to dgesl_dp_inst/float_sub_0/comp/add_st1/sum_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<0>    6   0.000   0.720  omega_ddot (omega_ddot_acks<1>)
     LUT4:I2->O           81   0.382   1.304  dgesl_cp_inst/oper_tmp124_float_d_req/op1 (dgesl_cp_op<36>)
     LUT4:I0->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/ip0_sel<23>1 (dgesl_dp_inst/float_sub_0/ip0_sel<23>)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         138   0.820   1.185  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             37   0.382   1.138  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           49   0.382   1.232  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            5   0.382   0.700  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N51160)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N47319)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (dgesl_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N115)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9>)
     MUXCY:CI->O          39   1.093   0.962  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>)
     MUXF5:S->O            1   0.608   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_2_mux000290 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_2_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_sub_0/comp/add_st1/sum_2
    ----------------------------------------
    Total                     35.531ns (15.739ns logic, 19.792ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_sub_0/comp/add_st1/sum_3_not0001'
  Total number of paths / destination ports: 4654137357 / 1
-------------------------------------------------------------------------
Offset:              35.984ns (Levels of Logic = 50)
  Source:            omega_ddot:acks<0> (PAD)
  Destination:       dgesl_dp_inst/float_sub_0/comp/add_st1/sum_3 (LATCH)
  Destination Clock: dgesl_dp_inst/float_sub_0/comp/add_st1/sum_3_not0001 falling

  Data Path: omega_ddot:acks<0> to dgesl_dp_inst/float_sub_0/comp/add_st1/sum_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<0>    6   0.000   0.720  omega_ddot (omega_ddot_acks<1>)
     LUT4:I2->O           81   0.382   1.304  dgesl_cp_inst/oper_tmp124_float_d_req/op1 (dgesl_cp_op<36>)
     LUT4:I0->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/ip0_sel<23>1 (dgesl_dp_inst/float_sub_0/ip0_sel<23>)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         138   0.820   1.185  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             37   0.382   1.138  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           49   0.382   1.232  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            5   0.382   0.700  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N51160)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N47319)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (dgesl_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.051  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I3->O           19   0.382   1.081  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_6_cmp_eq00031 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_6_cmp_eq0003)
     LUT4:I1->O            1   0.382   0.698  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000269 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_3_mux0002_map20)
     LUT4:I0->O            1   0.382   0.698  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000295_SW0 (N51380)
     LUT3:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_3_mux0002107_G (N54122)
     MUXF5:I1->O           1   0.379   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_3_mux0002107 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_3_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_sub_0/comp/add_st1/sum_3
    ----------------------------------------
    Total                     35.984ns (14.890ns logic, 21.094ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_sub_0/comp/add_st1/sum_4_not0001'
  Total number of paths / destination ports: 5427231115 / 1
-------------------------------------------------------------------------
Offset:              35.531ns (Levels of Logic = 58)
  Source:            omega_ddot:acks<0> (PAD)
  Destination:       dgesl_dp_inst/float_sub_0/comp/add_st1/sum_4 (LATCH)
  Destination Clock: dgesl_dp_inst/float_sub_0/comp/add_st1/sum_4_not0001 falling

  Data Path: omega_ddot:acks<0> to dgesl_dp_inst/float_sub_0/comp/add_st1/sum_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<0>    6   0.000   0.720  omega_ddot (omega_ddot_acks<1>)
     LUT4:I2->O           81   0.382   1.304  dgesl_cp_inst/oper_tmp124_float_d_req/op1 (dgesl_cp_op<36>)
     LUT4:I0->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/ip0_sel<23>1 (dgesl_dp_inst/float_sub_0/ip0_sel<23>)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         138   0.820   1.185  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             37   0.382   1.138  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           49   0.382   1.232  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            5   0.382   0.700  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N51160)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N47319)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (dgesl_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N115)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9>)
     MUXCY:CI->O          39   1.093   0.962  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>)
     MUXF5:S->O            1   0.608   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_4_mux0002109 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_4_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_sub_0/comp/add_st1/sum_4
    ----------------------------------------
    Total                     35.531ns (15.739ns logic, 19.792ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_sub_0/comp/add_st1/sum_5_not0001'
  Total number of paths / destination ports: 5263231330 / 1
-------------------------------------------------------------------------
Offset:              35.636ns (Levels of Logic = 50)
  Source:            omega_ddot:acks<0> (PAD)
  Destination:       dgesl_dp_inst/float_sub_0/comp/add_st1/sum_5 (LATCH)
  Destination Clock: dgesl_dp_inst/float_sub_0/comp/add_st1/sum_5_not0001 falling

  Data Path: omega_ddot:acks<0> to dgesl_dp_inst/float_sub_0/comp/add_st1/sum_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<0>    6   0.000   0.720  omega_ddot (omega_ddot_acks<1>)
     LUT4:I2->O           81   0.382   1.304  dgesl_cp_inst/oper_tmp124_float_d_req/op1 (dgesl_cp_op<36>)
     LUT4:I0->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/ip0_sel<23>1 (dgesl_dp_inst/float_sub_0/ip0_sel<23>)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         138   0.820   1.185  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             37   0.382   1.138  dgesl_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           7   1.107   0.958  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           49   0.382   1.232  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            5   0.382   0.700  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand1111 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd26)
     LUT3:I2->O            2   0.382   0.791  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand101 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000191 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000112 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_4_mux00001_map8)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146_SW0 (N51160)
     LUT3:I0->O            2   0.382   0.858  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000146 (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum1_6_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/N58)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N47319)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (dgesl_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (dgesl_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (dgesl_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O           10   0.382   0.800  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_4_not000111 (dgesl_dp_inst/float_sub_0/comp/add_st1/N831)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_5_mux000267 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_5_mux0002_map20)
     LUT4:I1->O            1   0.382   0.485  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_5_mux000275 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_5_mux0002_map22)
     LUT4:I3->O            1   0.382   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_5_mux0002123_F (N54135)
     MUXF5:I0->O           1   0.379   0.000  dgesl_dp_inst/float_sub_0/comp/add_st1/sum_5_mux0002123 (dgesl_dp_inst/float_sub_0/comp/add_st1/sum_5_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_sub_0/comp/add_st1/sum_5
    ----------------------------------------
    Total                     35.636ns (14.890ns logic, 20.746ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<0>'
  Total number of paths / destination ports: 527384138 / 5
-------------------------------------------------------------------------
Offset:              32.755ns (Levels of Logic = 39)
  Source:            omega_ddot:acks<1> (PAD)
  Destination:       dgesl_dp_inst/float_add_0/comp/index_1 (LATCH)
  Destination Clock: dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<0> falling

  Data Path: omega_ddot:acks<1> to dgesl_dp_inst/float_add_0/comp/index_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<1>    5   0.000   0.700  omega_ddot (omega_ddot_acks<2>)
     LUT4:I2->O          139   0.382   1.435  dgesl_cp_inst/oper_tmp168_float_d_req/op1 (dgesl_cp_op<124>)
     LUT2:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/ip1_sel_array_0_mux0000<23>1 (dgesl_dp_inst/float_add_0/ip1_sel_array<0><23>)
     LUT2:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           2   0.820   0.791  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     LUT4:I1->O          109   0.382   1.367  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/_n0000<0>1 (dgesl_dp_inst/float_add_0/comp/_n0000<0>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           6   1.107   0.938  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_add_0/comp/P_exp_diff_mux0000<5>)
     LUT3:I0->O           54   0.382   1.025  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux000071 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd14)
     LUT4:I2->O            4   0.382   0.831  dgesl_dp_inst/float_add_0/comp/P_sum1_0_mux0000_mand121 (dgesl_dp_inst/float_add_0/comp/P_sum1_0_mux0000_mand_bdd27)
     LUT3:I1->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum1_0_mux0000_mand101 (dgesl_dp_inst/float_add_0/comp/P_sum1_0_mux0000_mand_bdd7)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/P_sum1_10_mux0000191 (dgesl_dp_inst/float_add_0/comp/P_sum1_10_mux0000_bdd27)
     LUT3:I1->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/P_sum1_6_mux0000112 (dgesl_dp_inst/float_add_0/comp/P_sum1_4_mux00001_map8)
     LUT3:I0->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum1_6_mux0000146_SW0 (N51162)
     LUT4:I1->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/P_sum1_6_mux0000146 (dgesl_dp_inst/float_add_0/comp/P_sum1_6_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0000_lut<6> (dgesl_dp_inst/float_add_0/comp/N58)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0000_cy<7>)
     XORCY:CI->O           1   1.107   0.480  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0000_xor<8> (dgesl_dp_inst/float_add_0/comp/P_sum_sub0000<8>)
     LUT3:I2->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<8>_SW0 (N40737)
     LUT3:I0->O           23   0.382   1.168  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<8> (dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<8>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/index_mux0028<30>32 (dgesl_dp_inst/float_add_0/comp/index_mux0027<1>_map24)
     LUT4:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0028<30>55_SW0 (N52235)
     LUT4:I2->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0028<30>55 (dgesl_dp_inst/float_add_0/comp/index_mux0028<30>_map22)
     LUT4:I2->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/index_mux0028<30>114_SW0 (N52237)
     LUT4:I0->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0028<30>114 (dgesl_dp_inst/float_add_0/comp/index_mux0028<30>_map27)
     LUT4:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/index_mux0028<30>162 (dgesl_dp_inst/float_add_0/comp/index_mux0028<30>_map31)
     LUT2:I1->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/index_mux0028<30>175 (dgesl_dp_inst/float_add_0/comp/index_mux0028<30>)
     LDCP:D                    0.322          dgesl_dp_inst/float_add_0/comp/index_1
    ----------------------------------------
    Total                     32.755ns (13.379ns logic, 19.376ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<10>'
  Total number of paths / destination ports: 3196732284 / 1
-------------------------------------------------------------------------
Offset:              36.559ns (Levels of Logic = 48)
  Source:            omega_ddot:acks<1> (PAD)
  Destination:       dgesl_dp_inst/float_add_0/comp/sum_0 (LATCH)
  Destination Clock: dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<10> falling

  Data Path: omega_ddot:acks<1> to dgesl_dp_inst/float_add_0/comp/sum_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<1>    5   0.000   0.700  omega_ddot (omega_ddot_acks<2>)
     LUT4:I2->O          139   0.382   1.435  dgesl_cp_inst/oper_tmp168_float_d_req/op1 (dgesl_cp_op<124>)
     LUT2:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/ip1_sel_array_0_mux0000<23>1 (dgesl_dp_inst/float_add_0/ip1_sel_array<0><23>)
     LUT2:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           2   0.820   0.791  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     LUT4:I1->O          109   0.382   1.367  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/_n0000<0>1 (dgesl_dp_inst/float_add_0/comp/_n0000<0>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           6   1.107   0.938  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_add_0/comp/P_exp_diff_mux0000<5>)
     LUT3:I0->O           54   0.382   1.025  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux000071 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd14)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux00004211 (N54555)
     MUXF5:I1->O           4   0.379   0.831  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000421_f5 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd79)
     LUT3:I1->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000401 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd67)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000341 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd47)
     LUT3:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000241 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd1)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001_SW2 (N50502)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001 (dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_lut<8> (dgesl_dp_inst/float_add_0/comp/N87)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_xor<15> (dgesl_dp_inst/float_add_0/comp/P_sum_sub0001<15>)
     LUT3:I1->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>_SW0 (N47321)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15> (dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>235 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2323 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2339 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2378 (dgesl_dp_inst/float_add_0/comp/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.046  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>41 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>)
     LUT4:I2->O           19   0.382   1.081  dgesl_dp_inst/float_add_0/comp/sum_6_cmp_eq00041 (dgesl_dp_inst/float_add_0/comp/sum_6_cmp_eq0004)
     LUT4:I1->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/sum_0_mux00016 (dgesl_dp_inst/float_add_0/comp/sum_0_mux0001_map4)
     LUT4:I0->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/sum_0_mux000117 (dgesl_dp_inst/float_add_0/comp/sum_0_mux0001_map9)
     LUT4:I3->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/sum_0_mux000124 (dgesl_dp_inst/float_add_0/comp/sum_0_mux0001)
     LD:D                      0.322          dgesl_dp_inst/float_add_0/comp/sum_0
    ----------------------------------------
    Total                     36.559ns (15.134ns logic, 21.425ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_add_0/comp/sum_1_cmp_eq0000'
  Total number of paths / destination ports: 3844749446 / 1
-------------------------------------------------------------------------
Offset:              36.724ns (Levels of Logic = 57)
  Source:            omega_ddot:acks<1> (PAD)
  Destination:       dgesl_dp_inst/float_add_0/comp/sum_1 (LATCH)
  Destination Clock: dgesl_dp_inst/float_add_0/comp/sum_1_cmp_eq0000 falling

  Data Path: omega_ddot:acks<1> to dgesl_dp_inst/float_add_0/comp/sum_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<1>    5   0.000   0.700  omega_ddot (omega_ddot_acks<2>)
     LUT4:I2->O          139   0.382   1.435  dgesl_cp_inst/oper_tmp168_float_d_req/op1 (dgesl_cp_op<124>)
     LUT2:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/ip1_sel_array_0_mux0000<23>1 (dgesl_dp_inst/float_add_0/ip1_sel_array<0><23>)
     LUT2:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           2   0.820   0.791  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     LUT4:I1->O          109   0.382   1.367  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/_n0000<0>1 (dgesl_dp_inst/float_add_0/comp/_n0000<0>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           6   1.107   0.938  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_add_0/comp/P_exp_diff_mux0000<5>)
     LUT3:I0->O           54   0.382   1.025  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux000071 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd14)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux00004211 (N54555)
     MUXF5:I1->O           4   0.379   0.831  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000421_f5 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd79)
     LUT3:I1->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000401 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd67)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000341 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd47)
     LUT3:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000241 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd1)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001_SW2 (N50502)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001 (dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_lut<8> (dgesl_dp_inst/float_add_0/comp/N87)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_xor<15> (dgesl_dp_inst/float_add_0/comp/P_sum_sub0001<15>)
     LUT3:I1->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>_SW0 (N47321)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15> (dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>235 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2323 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2339 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2378 (dgesl_dp_inst/float_add_0/comp/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>41 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>)
     LUT3:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N115)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<8> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<9> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<9>)
     MUXCY:CI->O          39   1.093   1.210  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<10> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<10>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/sum_1_mux000251 (dgesl_dp_inst/float_add_0/comp/sum_1_mux0002)
     LDCP:D                    0.322          dgesl_dp_inst/float_add_0/comp/sum_1
    ----------------------------------------
    Total                     36.724ns (16.136ns logic, 20.588ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_add_0/comp/sum_6_not0001'
  Total number of paths / destination ports: 4975458523 / 1
-------------------------------------------------------------------------
Offset:              37.150ns (Levels of Logic = 49)
  Source:            omega_ddot:acks<1> (PAD)
  Destination:       dgesl_dp_inst/float_add_0/comp/sum_6 (LATCH)
  Destination Clock: dgesl_dp_inst/float_add_0/comp/sum_6_not0001 falling

  Data Path: omega_ddot:acks<1> to dgesl_dp_inst/float_add_0/comp/sum_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<1>    5   0.000   0.700  omega_ddot (omega_ddot_acks<2>)
     LUT4:I2->O          139   0.382   1.435  dgesl_cp_inst/oper_tmp168_float_d_req/op1 (dgesl_cp_op<124>)
     LUT2:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/ip1_sel_array_0_mux0000<23>1 (dgesl_dp_inst/float_add_0/ip1_sel_array<0><23>)
     LUT2:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           2   0.820   0.791  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     LUT4:I1->O          109   0.382   1.367  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/_n0000<0>1 (dgesl_dp_inst/float_add_0/comp/_n0000<0>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           6   1.107   0.938  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_add_0/comp/P_exp_diff_mux0000<5>)
     LUT3:I0->O           54   0.382   1.025  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux000071 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd14)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux00004211 (N54555)
     MUXF5:I1->O           4   0.379   0.831  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000421_f5 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd79)
     LUT3:I1->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000401 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd67)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000341 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd47)
     LUT3:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000241 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd1)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001_SW2 (N50502)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001 (dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_lut<8> (dgesl_dp_inst/float_add_0/comp/N87)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_xor<15> (dgesl_dp_inst/float_add_0/comp/P_sum_sub0001<15>)
     LUT3:I1->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>_SW0 (N47321)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15> (dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>235 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2323 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2339 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2378 (dgesl_dp_inst/float_add_0/comp/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>41 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>)
     LUT2:I0->O           10   0.382   0.800  dgesl_dp_inst/float_add_0/comp/sum_4_not000111 (dgesl_dp_inst/float_add_0/comp/N831)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/sum_6_mux000283 (dgesl_dp_inst/float_add_0/comp/sum_6_mux0002_map25)
     LUT4:I3->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/sum_6_mux000293 (dgesl_dp_inst/float_add_0/comp/sum_6_mux0002_map29)
     LUT4:I3->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/sum_6_mux0002100 (dgesl_dp_inst/float_add_0/comp/sum_6_mux0002_map30)
     LUT4:I3->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/sum_6_mux0002134 (dgesl_dp_inst/float_add_0/comp/sum_6_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_add_0/comp/sum_6
    ----------------------------------------
    Total                     37.150ns (15.516ns logic, 21.634ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_add_0/comp/sum_7_not0001'
  Total number of paths / destination ports: 5817820041 / 1
-------------------------------------------------------------------------
Offset:              36.808ns (Levels of Logic = 49)
  Source:            omega_ddot:acks<1> (PAD)
  Destination:       dgesl_dp_inst/float_add_0/comp/sum_7 (LATCH)
  Destination Clock: dgesl_dp_inst/float_add_0/comp/sum_7_not0001 falling

  Data Path: omega_ddot:acks<1> to dgesl_dp_inst/float_add_0/comp/sum_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<1>    5   0.000   0.700  omega_ddot (omega_ddot_acks<2>)
     LUT4:I2->O          139   0.382   1.435  dgesl_cp_inst/oper_tmp168_float_d_req/op1 (dgesl_cp_op<124>)
     LUT2:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/ip1_sel_array_0_mux0000<23>1 (dgesl_dp_inst/float_add_0/ip1_sel_array<0><23>)
     LUT2:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           2   0.820   0.791  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     LUT4:I1->O          109   0.382   1.367  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/_n0000<0>1 (dgesl_dp_inst/float_add_0/comp/_n0000<0>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           6   1.107   0.938  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_add_0/comp/P_exp_diff_mux0000<5>)
     LUT3:I0->O           54   0.382   1.025  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux000071 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd14)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux00004211 (N54555)
     MUXF5:I1->O           4   0.379   0.831  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000421_f5 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd79)
     LUT3:I1->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000401 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd67)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000341 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd47)
     LUT3:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000241 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd1)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001_SW2 (N50502)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001 (dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_lut<8> (dgesl_dp_inst/float_add_0/comp/N87)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_xor<15> (dgesl_dp_inst/float_add_0/comp/P_sum_sub0001<15>)
     LUT3:I1->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>_SW0 (N47321)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15> (dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>235 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2323 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2339 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2378 (dgesl_dp_inst/float_add_0/comp/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>41 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>)
     LUT2:I0->O           10   0.382   0.800  dgesl_dp_inst/float_add_0/comp/sum_4_not000111 (dgesl_dp_inst/float_add_0/comp/N831)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/sum_7_mux000267 (dgesl_dp_inst/float_add_0/comp/sum_7_mux0002_map20)
     LUT4:I1->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/sum_7_mux000275 (dgesl_dp_inst/float_add_0/comp/sum_7_mux0002_map22)
     LUT4:I3->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/sum_7_mux0002181_F (N54151)
     MUXF5:I0->O           1   0.379   0.000  dgesl_dp_inst/float_add_0/comp/sum_7_mux0002181 (dgesl_dp_inst/float_add_0/comp/sum_7_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_add_0/comp/sum_7
    ----------------------------------------
    Total                     36.808ns (15.513ns logic, 21.295ns route)
                                       (42.1% logic, 57.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_add_0/comp/sum_8_not0001'
  Total number of paths / destination ports: 7255464787 / 1
-------------------------------------------------------------------------
Offset:              37.272ns (Levels of Logic = 49)
  Source:            omega_ddot:acks<1> (PAD)
  Destination:       dgesl_dp_inst/float_add_0/comp/sum_8 (LATCH)
  Destination Clock: dgesl_dp_inst/float_add_0/comp/sum_8_not0001 falling

  Data Path: omega_ddot:acks<1> to dgesl_dp_inst/float_add_0/comp/sum_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<1>    5   0.000   0.700  omega_ddot (omega_ddot_acks<2>)
     LUT4:I2->O          139   0.382   1.435  dgesl_cp_inst/oper_tmp168_float_d_req/op1 (dgesl_cp_op<124>)
     LUT2:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/ip1_sel_array_0_mux0000<23>1 (dgesl_dp_inst/float_add_0/ip1_sel_array<0><23>)
     LUT2:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           2   0.820   0.791  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     LUT4:I1->O          109   0.382   1.367  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/_n0000<0>1 (dgesl_dp_inst/float_add_0/comp/_n0000<0>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           6   1.107   0.938  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_add_0/comp/P_exp_diff_mux0000<5>)
     LUT3:I0->O           54   0.382   1.025  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux000071 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd14)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux00004211 (N54555)
     MUXF5:I1->O           4   0.379   0.831  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000421_f5 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd79)
     LUT3:I1->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000401 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd67)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000341 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd47)
     LUT3:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000241 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd1)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001_SW2 (N50502)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001 (dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_lut<8> (dgesl_dp_inst/float_add_0/comp/N87)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_xor<15> (dgesl_dp_inst/float_add_0/comp/P_sum_sub0001<15>)
     LUT3:I1->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>_SW0 (N47321)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15> (dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>235 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2323 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2339 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2378 (dgesl_dp_inst/float_add_0/comp/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.197  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>41 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>)
     LUT3:I1->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/sum_7_mux0002111 (dgesl_dp_inst/float_add_0/comp/N751)
     LUT4:I0->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/sum_8_mux000250_SW0 (N52255)
     LUT4:I1->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/sum_8_mux000250 (dgesl_dp_inst/float_add_0/comp/sum_8_mux0002_map18)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/sum_8_mux0002137_F (N53723)
     MUXF5:I0->O           1   0.379   0.000  dgesl_dp_inst/float_add_0/comp/sum_8_mux0002137 (dgesl_dp_inst/float_add_0/comp/sum_8_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_add_0/comp/sum_8
    ----------------------------------------
    Total                     37.272ns (15.513ns logic, 21.759ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_add_0/comp/sum_9_not0001'
  Total number of paths / destination ports: 8648810048 / 1
-------------------------------------------------------------------------
Offset:              37.921ns (Levels of Logic = 50)
  Source:            omega_ddot:acks<1> (PAD)
  Destination:       dgesl_dp_inst/float_add_0/comp/sum_9 (LATCH)
  Destination Clock: dgesl_dp_inst/float_add_0/comp/sum_9_not0001 falling

  Data Path: omega_ddot:acks<1> to dgesl_dp_inst/float_add_0/comp/sum_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<1>    5   0.000   0.700  omega_ddot (omega_ddot_acks<2>)
     LUT4:I2->O          139   0.382   1.435  dgesl_cp_inst/oper_tmp168_float_d_req/op1 (dgesl_cp_op<124>)
     LUT2:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/ip1_sel_array_0_mux0000<23>1 (dgesl_dp_inst/float_add_0/ip1_sel_array<0><23>)
     LUT2:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           2   0.820   0.791  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     LUT4:I1->O          109   0.382   1.367  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/_n0000<0>1 (dgesl_dp_inst/float_add_0/comp/_n0000<0>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           6   1.107   0.938  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_add_0/comp/P_exp_diff_mux0000<5>)
     LUT3:I0->O           54   0.382   1.025  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux000071 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd14)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux00004211 (N54555)
     MUXF5:I1->O           4   0.379   0.831  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000421_f5 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd79)
     LUT3:I1->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000401 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd67)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000341 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd47)
     LUT3:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000241 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd1)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001_SW2 (N50502)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001 (dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_lut<8> (dgesl_dp_inst/float_add_0/comp/N87)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_xor<15> (dgesl_dp_inst/float_add_0/comp/P_sum_sub0001<15>)
     LUT3:I1->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>_SW0 (N47321)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15> (dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>235 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2323 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2339 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2378 (dgesl_dp_inst/float_add_0/comp/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.197  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>41 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>)
     LUT3:I1->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/sum_7_mux0002111 (dgesl_dp_inst/float_add_0/comp/N751)
     LUT4:I0->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/sum_9_mux000252_SW1 (N53230)
     LUT4:I1->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/sum_9_mux000252 (dgesl_dp_inst/float_add_0/comp/sum_9_mux0002_map19)
     LUT4:I3->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/sum_9_mux000258 (dgesl_dp_inst/float_add_0/comp/sum_9_mux0002_map20)
     LUT3:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/sum_9_mux0002145_F (N53737)
     MUXF5:I0->O           1   0.379   0.000  dgesl_dp_inst/float_add_0/comp/sum_9_mux0002145 (dgesl_dp_inst/float_add_0/comp/sum_9_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_add_0/comp/sum_9
    ----------------------------------------
    Total                     37.921ns (15.895ns logic, 22.026ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_add_0/comp/sum_10_not0001'
  Total number of paths / destination ports: 9197015283 / 1
-------------------------------------------------------------------------
Offset:              38.471ns (Levels of Logic = 50)
  Source:            omega_ddot:acks<1> (PAD)
  Destination:       dgesl_dp_inst/float_add_0/comp/sum_10 (LATCH)
  Destination Clock: dgesl_dp_inst/float_add_0/comp/sum_10_not0001 falling

  Data Path: omega_ddot:acks<1> to dgesl_dp_inst/float_add_0/comp/sum_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<1>    5   0.000   0.700  omega_ddot (omega_ddot_acks<2>)
     LUT4:I2->O          139   0.382   1.435  dgesl_cp_inst/oper_tmp168_float_d_req/op1 (dgesl_cp_op<124>)
     LUT2:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/ip1_sel_array_0_mux0000<23>1 (dgesl_dp_inst/float_add_0/ip1_sel_array<0><23>)
     LUT2:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           2   0.820   0.791  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     LUT4:I1->O          109   0.382   1.367  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/_n0000<0>1 (dgesl_dp_inst/float_add_0/comp/_n0000<0>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           6   1.107   0.938  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_add_0/comp/P_exp_diff_mux0000<5>)
     LUT3:I0->O           54   0.382   1.025  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux000071 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd14)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux00004211 (N54555)
     MUXF5:I1->O           4   0.379   0.831  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000421_f5 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd79)
     LUT3:I1->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000401 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd67)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000341 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd47)
     LUT3:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000241 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd1)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001_SW2 (N50502)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001 (dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_lut<8> (dgesl_dp_inst/float_add_0/comp/N87)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_xor<15> (dgesl_dp_inst/float_add_0/comp/P_sum_sub0001<15>)
     LUT3:I1->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>_SW0 (N47321)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15> (dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>235 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2323 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2339 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2378 (dgesl_dp_inst/float_add_0/comp/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.197  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>41 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>)
     LUT3:I1->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/sum_7_mux0002111 (dgesl_dp_inst/float_add_0/comp/N751)
     LUT4:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/sum_10_mux0002117 (dgesl_dp_inst/float_add_0/comp/sum_10_mux0002_map35)
     LUT4:I2->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/sum_10_mux0002122_SW0 (N51462)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/sum_10_mux0002122 (dgesl_dp_inst/float_add_0/comp/sum_10_mux0002_map37)
     LUT3:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/sum_10_mux0002143 (dgesl_dp_inst/float_add_0/comp/sum_10_mux0002_map39)
     LUT4:I3->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/sum_10_mux0002155 (dgesl_dp_inst/float_add_0/comp/sum_10_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_add_0/comp/sum_10
    ----------------------------------------
    Total                     38.471ns (15.898ns logic, 22.573ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_add_0/comp/sum_11_not0001'
  Total number of paths / destination ports: 9792931712 / 1
-------------------------------------------------------------------------
Offset:              38.259ns (Levels of Logic = 50)
  Source:            omega_ddot:acks<1> (PAD)
  Destination:       dgesl_dp_inst/float_add_0/comp/sum_11 (LATCH)
  Destination Clock: dgesl_dp_inst/float_add_0/comp/sum_11_not0001 falling

  Data Path: omega_ddot:acks<1> to dgesl_dp_inst/float_add_0/comp/sum_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<1>    5   0.000   0.700  omega_ddot (omega_ddot_acks<2>)
     LUT4:I2->O          139   0.382   1.435  dgesl_cp_inst/oper_tmp168_float_d_req/op1 (dgesl_cp_op<124>)
     LUT2:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/ip1_sel_array_0_mux0000<23>1 (dgesl_dp_inst/float_add_0/ip1_sel_array<0><23>)
     LUT2:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           2   0.820   0.791  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     LUT4:I1->O          109   0.382   1.367  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/_n0000<0>1 (dgesl_dp_inst/float_add_0/comp/_n0000<0>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           6   1.107   0.938  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_add_0/comp/P_exp_diff_mux0000<5>)
     LUT3:I0->O           54   0.382   1.025  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux000071 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd14)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux00004211 (N54555)
     MUXF5:I1->O           4   0.379   0.831  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000421_f5 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd79)
     LUT3:I1->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000401 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd67)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000341 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd47)
     LUT3:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000241 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd1)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001_SW2 (N50502)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001 (dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_lut<8> (dgesl_dp_inst/float_add_0/comp/N87)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_xor<15> (dgesl_dp_inst/float_add_0/comp/P_sum_sub0001<15>)
     LUT3:I1->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>_SW0 (N47321)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15> (dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>235 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2323 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2339 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2378 (dgesl_dp_inst/float_add_0/comp/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>41 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>)
     LUT2:I0->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/sum_3_mux000221 (dgesl_dp_inst/float_add_0/comp/N851)
     LUT4:I1->O           13   0.382   0.865  dgesl_dp_inst/float_add_0/comp/sum_10_cmp_eq00001 (dgesl_dp_inst/float_add_0/comp/sum_10_cmp_eq0000)
     LUT4:I3->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/sum_11_mux000272 (dgesl_dp_inst/float_add_0/comp/sum_11_mux0002_map23)
     LUT4:I0->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/sum_11_mux000274 (dgesl_dp_inst/float_add_0/comp/sum_11_mux0002_map24)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/sum_11_mux0002162_F (N53751)
     MUXF5:I0->O           1   0.379   0.000  dgesl_dp_inst/float_add_0/comp/sum_11_mux0002162 (dgesl_dp_inst/float_add_0/comp/sum_11_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_add_0/comp/sum_11
    ----------------------------------------
    Total                     38.259ns (15.895ns logic, 22.364ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_add_0/comp/sum_12_not0001'
  Total number of paths / destination ports: 9797487767 / 1
-------------------------------------------------------------------------
Offset:              38.472ns (Levels of Logic = 50)
  Source:            omega_ddot:acks<1> (PAD)
  Destination:       dgesl_dp_inst/float_add_0/comp/sum_12 (LATCH)
  Destination Clock: dgesl_dp_inst/float_add_0/comp/sum_12_not0001 falling

  Data Path: omega_ddot:acks<1> to dgesl_dp_inst/float_add_0/comp/sum_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<1>    5   0.000   0.700  omega_ddot (omega_ddot_acks<2>)
     LUT4:I2->O          139   0.382   1.435  dgesl_cp_inst/oper_tmp168_float_d_req/op1 (dgesl_cp_op<124>)
     LUT2:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/ip1_sel_array_0_mux0000<23>1 (dgesl_dp_inst/float_add_0/ip1_sel_array<0><23>)
     LUT2:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           2   0.820   0.791  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     LUT4:I1->O          109   0.382   1.367  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/_n0000<0>1 (dgesl_dp_inst/float_add_0/comp/_n0000<0>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           6   1.107   0.938  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_add_0/comp/P_exp_diff_mux0000<5>)
     LUT3:I0->O           54   0.382   1.025  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux000071 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd14)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux00004211 (N54555)
     MUXF5:I1->O           4   0.379   0.831  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000421_f5 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd79)
     LUT3:I1->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000401 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd67)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000341 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd47)
     LUT3:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000241 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd1)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001_SW2 (N50502)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001 (dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_lut<8> (dgesl_dp_inst/float_add_0/comp/N87)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_xor<15> (dgesl_dp_inst/float_add_0/comp/P_sum_sub0001<15>)
     LUT3:I1->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>_SW0 (N47321)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15> (dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>235 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2323 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2339 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2378 (dgesl_dp_inst/float_add_0/comp/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>41 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>)
     LUT2:I0->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/sum_3_mux000221 (dgesl_dp_inst/float_add_0/comp/N851)
     LUT4:I1->O           13   0.382   1.011  dgesl_dp_inst/float_add_0/comp/sum_10_cmp_eq00001 (dgesl_dp_inst/float_add_0/comp/sum_10_cmp_eq0000)
     LUT4:I1->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/sum_12_mux000287 (dgesl_dp_inst/float_add_0/comp/sum_12_mux0002_map27)
     LUT4:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/sum_12_mux000289 (dgesl_dp_inst/float_add_0/comp/sum_12_mux0002_map28)
     LUT3:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/sum_12_mux0002176_F (N53765)
     MUXF5:I0->O           1   0.379   0.000  dgesl_dp_inst/float_add_0/comp/sum_12_mux0002176 (dgesl_dp_inst/float_add_0/comp/sum_12_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_add_0/comp/sum_12
    ----------------------------------------
    Total                     38.472ns (15.895ns logic, 22.577ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_add_0/comp/sum_13_not0001'
  Total number of paths / destination ports: 9802164799 / 1
-------------------------------------------------------------------------
Offset:              38.259ns (Levels of Logic = 50)
  Source:            omega_ddot:acks<1> (PAD)
  Destination:       dgesl_dp_inst/float_add_0/comp/sum_13 (LATCH)
  Destination Clock: dgesl_dp_inst/float_add_0/comp/sum_13_not0001 falling

  Data Path: omega_ddot:acks<1> to dgesl_dp_inst/float_add_0/comp/sum_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<1>    5   0.000   0.700  omega_ddot (omega_ddot_acks<2>)
     LUT4:I2->O          139   0.382   1.435  dgesl_cp_inst/oper_tmp168_float_d_req/op1 (dgesl_cp_op<124>)
     LUT2:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/ip1_sel_array_0_mux0000<23>1 (dgesl_dp_inst/float_add_0/ip1_sel_array<0><23>)
     LUT2:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           2   0.820   0.791  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     LUT4:I1->O          109   0.382   1.367  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/_n0000<0>1 (dgesl_dp_inst/float_add_0/comp/_n0000<0>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           6   1.107   0.938  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_add_0/comp/P_exp_diff_mux0000<5>)
     LUT3:I0->O           54   0.382   1.025  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux000071 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd14)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux00004211 (N54555)
     MUXF5:I1->O           4   0.379   0.831  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000421_f5 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd79)
     LUT3:I1->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000401 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd67)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000341 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd47)
     LUT3:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000241 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd1)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001_SW2 (N50502)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001 (dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_lut<8> (dgesl_dp_inst/float_add_0/comp/N87)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_xor<15> (dgesl_dp_inst/float_add_0/comp/P_sum_sub0001<15>)
     LUT3:I1->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>_SW0 (N47321)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15> (dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>235 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2323 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2339 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2378 (dgesl_dp_inst/float_add_0/comp/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>41 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>)
     LUT2:I0->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/sum_3_mux000221 (dgesl_dp_inst/float_add_0/comp/N851)
     LUT4:I1->O           13   0.382   1.011  dgesl_dp_inst/float_add_0/comp/sum_10_cmp_eq00001 (dgesl_dp_inst/float_add_0/comp/sum_10_cmp_eq0000)
     LUT4:I1->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/sum_13_mux0002114 (dgesl_dp_inst/float_add_0/comp/sum_13_mux0002_map33)
     LUT4:I3->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/sum_13_mux0002117 (dgesl_dp_inst/float_add_0/comp/sum_13_mux0002_map34)
     LUT3:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/sum_13_mux0002205_F (N53779)
     MUXF5:I0->O           1   0.379   0.000  dgesl_dp_inst/float_add_0/comp/sum_13_mux0002205 (dgesl_dp_inst/float_add_0/comp/sum_13_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_add_0/comp/sum_13
    ----------------------------------------
    Total                     38.259ns (15.895ns logic, 22.364ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_add_0/comp/sum_14_not0001'
  Total number of paths / destination ports: 10085818725 / 1
-------------------------------------------------------------------------
Offset:              39.993ns (Levels of Logic = 52)
  Source:            omega_ddot:acks<1> (PAD)
  Destination:       dgesl_dp_inst/float_add_0/comp/sum_14 (LATCH)
  Destination Clock: dgesl_dp_inst/float_add_0/comp/sum_14_not0001 falling

  Data Path: omega_ddot:acks<1> to dgesl_dp_inst/float_add_0/comp/sum_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<1>    5   0.000   0.700  omega_ddot (omega_ddot_acks<2>)
     LUT4:I2->O          139   0.382   1.435  dgesl_cp_inst/oper_tmp168_float_d_req/op1 (dgesl_cp_op<124>)
     LUT2:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/ip1_sel_array_0_mux0000<23>1 (dgesl_dp_inst/float_add_0/ip1_sel_array<0><23>)
     LUT2:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           2   0.820   0.791  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     LUT4:I1->O          109   0.382   1.367  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/_n0000<0>1 (dgesl_dp_inst/float_add_0/comp/_n0000<0>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           6   1.107   0.938  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_add_0/comp/P_exp_diff_mux0000<5>)
     LUT3:I0->O           54   0.382   1.025  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux000071 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd14)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux00004211 (N54555)
     MUXF5:I1->O           4   0.379   0.831  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000421_f5 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd79)
     LUT3:I1->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000401 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd67)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000341 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd47)
     LUT3:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000241 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd1)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001_SW2 (N50502)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001 (dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_lut<8> (dgesl_dp_inst/float_add_0/comp/N87)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_xor<15> (dgesl_dp_inst/float_add_0/comp/P_sum_sub0001<15>)
     LUT3:I1->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>_SW0 (N47321)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15> (dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>235 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2323 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2339 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2378 (dgesl_dp_inst/float_add_0/comp/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>41 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>)
     LUT2:I0->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/sum_3_mux000221 (dgesl_dp_inst/float_add_0/comp/N851)
     LUT4:I1->O           13   0.382   1.011  dgesl_dp_inst/float_add_0/comp/sum_10_cmp_eq00001 (dgesl_dp_inst/float_add_0/comp/sum_10_cmp_eq0000)
     LUT4:I1->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/sum_14_mux0002116_SW1 (N53397)
     LUT4:I3->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/sum_14_mux0002116 (dgesl_dp_inst/float_add_0/comp/sum_14_mux0002_map35)
     LUT4:I3->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/sum_14_mux0002126_SW0 (N52339)
     LUT4:I3->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/sum_14_mux0002126 (dgesl_dp_inst/float_add_0/comp/sum_14_mux0002_map36)
     LUT3:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/sum_14_mux0002214_F (N53793)
     MUXF5:I0->O           1   0.379   0.000  dgesl_dp_inst/float_add_0/comp/sum_14_mux0002214 (dgesl_dp_inst/float_add_0/comp/sum_14_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_add_0/comp/sum_14
    ----------------------------------------
    Total                     39.993ns (16.659ns logic, 23.334ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_add_0/comp/sum_15_not0001'
  Total number of paths / destination ports: 13568215547 / 1
-------------------------------------------------------------------------
Offset:              39.126ns (Levels of Logic = 51)
  Source:            omega_ddot:acks<1> (PAD)
  Destination:       dgesl_dp_inst/float_add_0/comp/sum_15 (LATCH)
  Destination Clock: dgesl_dp_inst/float_add_0/comp/sum_15_not0001 falling

  Data Path: omega_ddot:acks<1> to dgesl_dp_inst/float_add_0/comp/sum_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<1>    5   0.000   0.700  omega_ddot (omega_ddot_acks<2>)
     LUT4:I2->O          139   0.382   1.435  dgesl_cp_inst/oper_tmp168_float_d_req/op1 (dgesl_cp_op<124>)
     LUT2:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/ip1_sel_array_0_mux0000<23>1 (dgesl_dp_inst/float_add_0/ip1_sel_array<0><23>)
     LUT2:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           2   0.820   0.791  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     LUT4:I1->O          109   0.382   1.367  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/_n0000<0>1 (dgesl_dp_inst/float_add_0/comp/_n0000<0>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           6   1.107   0.938  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_add_0/comp/P_exp_diff_mux0000<5>)
     LUT3:I0->O           54   0.382   1.025  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux000071 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd14)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux00004211 (N54555)
     MUXF5:I1->O           4   0.379   0.831  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000421_f5 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd79)
     LUT3:I1->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000401 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd67)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000341 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd47)
     LUT3:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000241 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd1)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001_SW2 (N50502)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001 (dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_lut<8> (dgesl_dp_inst/float_add_0/comp/N87)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_xor<15> (dgesl_dp_inst/float_add_0/comp/P_sum_sub0001<15>)
     LUT3:I1->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>_SW0 (N47321)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15> (dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>235 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2323 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2339 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2378 (dgesl_dp_inst/float_add_0/comp/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>41 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>)
     LUT2:I0->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/sum_3_mux000221 (dgesl_dp_inst/float_add_0/comp/N851)
     LUT4:I1->O           13   0.382   0.865  dgesl_dp_inst/float_add_0/comp/sum_10_cmp_eq00001 (dgesl_dp_inst/float_add_0/comp/sum_10_cmp_eq0000)
     LUT4:I3->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/sum_15_mux000248 (dgesl_dp_inst/float_add_0/comp/sum_15_mux0002_map18)
     LUT4:I0->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/sum_15_mux000274_SW0 (N51588)
     LUT4:I3->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/sum_15_mux000274 (dgesl_dp_inst/float_add_0/comp/sum_15_mux0002_map27)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/sum_15_mux0002153_F (N53807)
     MUXF5:I0->O           1   0.379   0.000  dgesl_dp_inst/float_add_0/comp/sum_15_mux0002153 (dgesl_dp_inst/float_add_0/comp/sum_15_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_add_0/comp/sum_15
    ----------------------------------------
    Total                     39.126ns (16.277ns logic, 22.849ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_add_0/comp/sum_20_not0001'
  Total number of paths / destination ports: 17467481850 / 1
-------------------------------------------------------------------------
Offset:              38.575ns (Levels of Logic = 50)
  Source:            omega_ddot:acks<1> (PAD)
  Destination:       dgesl_dp_inst/float_add_0/comp/sum_20 (LATCH)
  Destination Clock: dgesl_dp_inst/float_add_0/comp/sum_20_not0001 falling

  Data Path: omega_ddot:acks<1> to dgesl_dp_inst/float_add_0/comp/sum_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<1>    5   0.000   0.700  omega_ddot (omega_ddot_acks<2>)
     LUT4:I2->O          139   0.382   1.435  dgesl_cp_inst/oper_tmp168_float_d_req/op1 (dgesl_cp_op<124>)
     LUT2:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/ip1_sel_array_0_mux0000<23>1 (dgesl_dp_inst/float_add_0/ip1_sel_array<0><23>)
     LUT2:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           2   0.820   0.791  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     LUT4:I1->O          109   0.382   1.367  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/_n0000<0>1 (dgesl_dp_inst/float_add_0/comp/_n0000<0>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           6   1.107   0.938  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_add_0/comp/P_exp_diff_mux0000<5>)
     LUT3:I0->O           54   0.382   1.025  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux000071 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd14)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux00004211 (N54555)
     MUXF5:I1->O           4   0.379   0.831  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000421_f5 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd79)
     LUT3:I1->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000401 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd67)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000341 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd47)
     LUT3:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000241 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd1)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001_SW2 (N50502)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001 (dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_lut<8> (dgesl_dp_inst/float_add_0/comp/N87)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_xor<15> (dgesl_dp_inst/float_add_0/comp/P_sum_sub0001<15>)
     LUT3:I1->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>_SW0 (N47321)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15> (dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>235 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2323 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2339 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2378 (dgesl_dp_inst/float_add_0/comp/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>41 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>)
     LUT2:I0->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/sum_3_mux000221 (dgesl_dp_inst/float_add_0/comp/N851)
     LUT4:I1->O            8   0.382   0.911  dgesl_dp_inst/float_add_0/comp/sum_8_cmp_eq00051 (dgesl_dp_inst/float_add_0/comp/sum_8_cmp_eq0005)
     LUT4:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/sum_20_mux000254 (dgesl_dp_inst/float_add_0/comp/sum_20_mux0002_map20)
     LUT3:I1->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/sum_20_mux0002109_SW0 (N51652)
     LUT4:I3->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/sum_20_mux0002109 (dgesl_dp_inst/float_add_0/comp/sum_20_mux0002_map37)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/sum_20_mux0002188 (dgesl_dp_inst/float_add_0/comp/sum_20_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_add_0/comp/sum_20
    ----------------------------------------
    Total                     38.575ns (15.898ns logic, 22.677ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_add_0/comp/sum_16_not0001'
  Total number of paths / destination ports: 14217622700 / 1
-------------------------------------------------------------------------
Offset:              39.126ns (Levels of Logic = 51)
  Source:            omega_ddot:acks<1> (PAD)
  Destination:       dgesl_dp_inst/float_add_0/comp/sum_16 (LATCH)
  Destination Clock: dgesl_dp_inst/float_add_0/comp/sum_16_not0001 falling

  Data Path: omega_ddot:acks<1> to dgesl_dp_inst/float_add_0/comp/sum_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<1>    5   0.000   0.700  omega_ddot (omega_ddot_acks<2>)
     LUT4:I2->O          139   0.382   1.435  dgesl_cp_inst/oper_tmp168_float_d_req/op1 (dgesl_cp_op<124>)
     LUT2:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/ip1_sel_array_0_mux0000<23>1 (dgesl_dp_inst/float_add_0/ip1_sel_array<0><23>)
     LUT2:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           2   0.820   0.791  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     LUT4:I1->O          109   0.382   1.367  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/_n0000<0>1 (dgesl_dp_inst/float_add_0/comp/_n0000<0>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           6   1.107   0.938  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_add_0/comp/P_exp_diff_mux0000<5>)
     LUT3:I0->O           54   0.382   1.025  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux000071 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd14)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux00004211 (N54555)
     MUXF5:I1->O           4   0.379   0.831  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000421_f5 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd79)
     LUT3:I1->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000401 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd67)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000341 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd47)
     LUT3:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000241 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd1)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001_SW2 (N50502)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001 (dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_lut<8> (dgesl_dp_inst/float_add_0/comp/N87)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_xor<15> (dgesl_dp_inst/float_add_0/comp/P_sum_sub0001<15>)
     LUT3:I1->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>_SW0 (N47321)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15> (dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>235 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2323 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2339 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2378 (dgesl_dp_inst/float_add_0/comp/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>41 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>)
     LUT2:I0->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/sum_3_mux000221 (dgesl_dp_inst/float_add_0/comp/N851)
     LUT4:I1->O           13   0.382   0.865  dgesl_dp_inst/float_add_0/comp/sum_10_cmp_eq00001 (dgesl_dp_inst/float_add_0/comp/sum_10_cmp_eq0000)
     LUT4:I3->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/sum_16_mux000254 (dgesl_dp_inst/float_add_0/comp/sum_16_mux0002_map20)
     LUT4:I0->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/sum_16_mux000280_SW0 (N51606)
     LUT4:I3->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/sum_16_mux000280 (dgesl_dp_inst/float_add_0/comp/sum_16_mux0002_map29)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/sum_16_mux0002159_F (N53821)
     MUXF5:I0->O           1   0.379   0.000  dgesl_dp_inst/float_add_0/comp/sum_16_mux0002159 (dgesl_dp_inst/float_add_0/comp/sum_16_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_add_0/comp/sum_16
    ----------------------------------------
    Total                     39.126ns (16.277ns logic, 22.849ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_add_0/comp/sum_21_not0001'
  Total number of paths / destination ports: 18117186231 / 1
-------------------------------------------------------------------------
Offset:              38.735ns (Levels of Logic = 50)
  Source:            omega_ddot:acks<1> (PAD)
  Destination:       dgesl_dp_inst/float_add_0/comp/sum_21 (LATCH)
  Destination Clock: dgesl_dp_inst/float_add_0/comp/sum_21_not0001 falling

  Data Path: omega_ddot:acks<1> to dgesl_dp_inst/float_add_0/comp/sum_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<1>    5   0.000   0.700  omega_ddot (omega_ddot_acks<2>)
     LUT4:I2->O          139   0.382   1.435  dgesl_cp_inst/oper_tmp168_float_d_req/op1 (dgesl_cp_op<124>)
     LUT2:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/ip1_sel_array_0_mux0000<23>1 (dgesl_dp_inst/float_add_0/ip1_sel_array<0><23>)
     LUT2:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           2   0.820   0.791  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     LUT4:I1->O          109   0.382   1.367  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/_n0000<0>1 (dgesl_dp_inst/float_add_0/comp/_n0000<0>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           6   1.107   0.938  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_add_0/comp/P_exp_diff_mux0000<5>)
     LUT3:I0->O           54   0.382   1.025  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux000071 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd14)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux00004211 (N54555)
     MUXF5:I1->O           4   0.379   0.831  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000421_f5 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd79)
     LUT3:I1->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000401 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd67)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000341 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd47)
     LUT3:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000241 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd1)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001_SW2 (N50502)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001 (dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_lut<8> (dgesl_dp_inst/float_add_0/comp/N87)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_xor<15> (dgesl_dp_inst/float_add_0/comp/P_sum_sub0001<15>)
     LUT3:I1->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>_SW0 (N47321)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15> (dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>235 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2323 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2339 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2378 (dgesl_dp_inst/float_add_0/comp/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>41 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>)
     LUT3:I0->O           11   0.382   0.971  dgesl_dp_inst/float_add_0/comp/sum_1_cmp_eq000021 (dgesl_dp_inst/float_add_0/comp/N138)
     LUT4:I1->O            7   0.382   0.891  dgesl_dp_inst/float_add_0/comp/sum_8_cmp_eq00041 (dgesl_dp_inst/float_add_0/comp/sum_8_cmp_eq0004)
     LUT4:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/sum_21_mux000254 (dgesl_dp_inst/float_add_0/comp/sum_21_mux0002_map20)
     LUT3:I1->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/sum_21_mux0002122_SW0 (N51704)
     LUT4:I3->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/sum_21_mux0002122 (dgesl_dp_inst/float_add_0/comp/sum_21_mux0002_map40)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/sum_21_mux0002201 (dgesl_dp_inst/float_add_0/comp/sum_21_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_add_0/comp/sum_21
    ----------------------------------------
    Total                     38.735ns (15.898ns logic, 22.837ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_add_0/comp/sum_17_not0001'
  Total number of paths / destination ports: 14867153928 / 1
-------------------------------------------------------------------------
Offset:              39.088ns (Levels of Logic = 51)
  Source:            omega_ddot:acks<1> (PAD)
  Destination:       dgesl_dp_inst/float_add_0/comp/sum_17 (LATCH)
  Destination Clock: dgesl_dp_inst/float_add_0/comp/sum_17_not0001 falling

  Data Path: omega_ddot:acks<1> to dgesl_dp_inst/float_add_0/comp/sum_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<1>    5   0.000   0.700  omega_ddot (omega_ddot_acks<2>)
     LUT4:I2->O          139   0.382   1.435  dgesl_cp_inst/oper_tmp168_float_d_req/op1 (dgesl_cp_op<124>)
     LUT2:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/ip1_sel_array_0_mux0000<23>1 (dgesl_dp_inst/float_add_0/ip1_sel_array<0><23>)
     LUT2:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           2   0.820   0.791  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     LUT4:I1->O          109   0.382   1.367  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/_n0000<0>1 (dgesl_dp_inst/float_add_0/comp/_n0000<0>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           6   1.107   0.938  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_add_0/comp/P_exp_diff_mux0000<5>)
     LUT3:I0->O           54   0.382   1.025  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux000071 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd14)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux00004211 (N54555)
     MUXF5:I1->O           4   0.379   0.831  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000421_f5 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd79)
     LUT3:I1->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000401 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd67)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000341 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd47)
     LUT3:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000241 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd1)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001_SW2 (N50502)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001 (dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_lut<8> (dgesl_dp_inst/float_add_0/comp/N87)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_xor<15> (dgesl_dp_inst/float_add_0/comp/P_sum_sub0001<15>)
     LUT3:I1->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>_SW0 (N47321)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15> (dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>235 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2323 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2339 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2378 (dgesl_dp_inst/float_add_0/comp/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>41 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>)
     LUT3:I0->O            4   0.382   0.898  dgesl_dp_inst/float_add_0/comp/sum_20_cmp_eq000111 (dgesl_dp_inst/float_add_0/comp/N139)
     LUT4:I0->O            6   0.382   0.720  dgesl_dp_inst/float_add_0/comp/sum_20_cmp_eq00011 (dgesl_dp_inst/float_add_0/comp/sum_20_cmp_eq0001)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/sum_17_mux000253_SW0 (N51620)
     LUT4:I3->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/sum_17_mux000253 (dgesl_dp_inst/float_add_0/comp/sum_17_mux0002_map19)
     LUT4:I0->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/sum_17_mux000288 (dgesl_dp_inst/float_add_0/comp/sum_17_mux0002_map31)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/sum_17_mux0002167_F (N53835)
     MUXF5:I0->O           1   0.379   0.000  dgesl_dp_inst/float_add_0/comp/sum_17_mux0002167 (dgesl_dp_inst/float_add_0/comp/sum_17_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_add_0/comp/sum_17
    ----------------------------------------
    Total                     39.088ns (16.277ns logic, 22.811ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_add_0/comp/sum_22_not0001'
  Total number of paths / destination ports: 18766896390 / 1
-------------------------------------------------------------------------
Offset:              38.809ns (Levels of Logic = 50)
  Source:            omega_ddot:acks<1> (PAD)
  Destination:       dgesl_dp_inst/float_add_0/comp/sum_22 (LATCH)
  Destination Clock: dgesl_dp_inst/float_add_0/comp/sum_22_not0001 falling

  Data Path: omega_ddot:acks<1> to dgesl_dp_inst/float_add_0/comp/sum_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<1>    5   0.000   0.700  omega_ddot (omega_ddot_acks<2>)
     LUT4:I2->O          139   0.382   1.435  dgesl_cp_inst/oper_tmp168_float_d_req/op1 (dgesl_cp_op<124>)
     LUT2:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/ip1_sel_array_0_mux0000<23>1 (dgesl_dp_inst/float_add_0/ip1_sel_array<0><23>)
     LUT2:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           2   0.820   0.791  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     LUT4:I1->O          109   0.382   1.367  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/_n0000<0>1 (dgesl_dp_inst/float_add_0/comp/_n0000<0>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           6   1.107   0.938  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_add_0/comp/P_exp_diff_mux0000<5>)
     LUT3:I0->O           54   0.382   1.025  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux000071 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd14)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux00004211 (N54555)
     MUXF5:I1->O           4   0.379   0.831  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000421_f5 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd79)
     LUT3:I1->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000401 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd67)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000341 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd47)
     LUT3:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000241 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd1)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001_SW2 (N50502)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001 (dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_lut<8> (dgesl_dp_inst/float_add_0/comp/N87)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_xor<15> (dgesl_dp_inst/float_add_0/comp/P_sum_sub0001<15>)
     LUT3:I1->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>_SW0 (N47321)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15> (dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>235 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2323 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2339 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2378 (dgesl_dp_inst/float_add_0/comp/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>41 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>)
     LUT2:I0->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/sum_3_mux000221 (dgesl_dp_inst/float_add_0/comp/N851)
     LUT4:I1->O           13   0.382   0.865  dgesl_dp_inst/float_add_0/comp/sum_10_cmp_eq00001 (dgesl_dp_inst/float_add_0/comp/sum_10_cmp_eq0000)
     LUT4:I3->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/sum_22_mux000298 (dgesl_dp_inst/float_add_0/comp/sum_22_mux0002_map33)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/sum_22_mux0002128 (dgesl_dp_inst/float_add_0/comp/sum_22_mux0002_map45)
     LUT4:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/sum_22_mux0002140 (dgesl_dp_inst/float_add_0/comp/sum_22_mux0002_map46)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/sum_22_mux0002220 (dgesl_dp_inst/float_add_0/comp/sum_22_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_add_0/comp/sum_22
    ----------------------------------------
    Total                     38.809ns (15.898ns logic, 22.911ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_add_0/comp/sum_18_not0001'
  Total number of paths / destination ports: 15520237251 / 1
-------------------------------------------------------------------------
Offset:              39.021ns (Levels of Logic = 51)
  Source:            omega_ddot:acks<1> (PAD)
  Destination:       dgesl_dp_inst/float_add_0/comp/sum_18 (LATCH)
  Destination Clock: dgesl_dp_inst/float_add_0/comp/sum_18_not0001 falling

  Data Path: omega_ddot:acks<1> to dgesl_dp_inst/float_add_0/comp/sum_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<1>    5   0.000   0.700  omega_ddot (omega_ddot_acks<2>)
     LUT4:I2->O          139   0.382   1.435  dgesl_cp_inst/oper_tmp168_float_d_req/op1 (dgesl_cp_op<124>)
     LUT2:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/ip1_sel_array_0_mux0000<23>1 (dgesl_dp_inst/float_add_0/ip1_sel_array<0><23>)
     LUT2:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           2   0.820   0.791  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     LUT4:I1->O          109   0.382   1.367  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/_n0000<0>1 (dgesl_dp_inst/float_add_0/comp/_n0000<0>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           6   1.107   0.938  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_add_0/comp/P_exp_diff_mux0000<5>)
     LUT3:I0->O           54   0.382   1.025  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux000071 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd14)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux00004211 (N54555)
     MUXF5:I1->O           4   0.379   0.831  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000421_f5 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd79)
     LUT3:I1->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000401 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd67)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000341 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd47)
     LUT3:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000241 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd1)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001_SW2 (N50502)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001 (dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_lut<8> (dgesl_dp_inst/float_add_0/comp/N87)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_xor<15> (dgesl_dp_inst/float_add_0/comp/P_sum_sub0001<15>)
     LUT3:I1->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>_SW0 (N47321)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15> (dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>235 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2323 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2339 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2378 (dgesl_dp_inst/float_add_0/comp/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.046  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>41 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>)
     LUT3:I2->O           16   0.382   1.051  dgesl_dp_inst/float_add_0/comp/sum_22_mux0002111 (dgesl_dp_inst/float_add_0/comp/sum_6_cmp_eq0011)
     LUT4:I1->O            9   0.382   0.785  dgesl_dp_inst/float_add_0/comp/sum_14_cmp_eq00001 (dgesl_dp_inst/float_add_0/comp/sum_14_cmp_eq0000)
     LUT4:I3->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/sum_18_mux000287 (dgesl_dp_inst/float_add_0/comp/sum_18_mux0002_map31)
     LUT2:I1->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/sum_18_mux000288 (dgesl_dp_inst/float_add_0/comp/sum_18_mux0002_map32)
     LUT4:I3->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/sum_18_mux000297 (dgesl_dp_inst/float_add_0/comp/sum_18_mux0002_map33)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/sum_18_mux0002175_F (N53849)
     MUXF5:I0->O           1   0.379   0.000  dgesl_dp_inst/float_add_0/comp/sum_18_mux0002175 (dgesl_dp_inst/float_add_0/comp/sum_18_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_add_0/comp/sum_18
    ----------------------------------------
    Total                     39.021ns (16.277ns logic, 22.744ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_add_0/comp/sum_19_not0001'
  Total number of paths / destination ports: 16173399333 / 1
-------------------------------------------------------------------------
Offset:              39.127ns (Levels of Logic = 51)
  Source:            omega_ddot:acks<1> (PAD)
  Destination:       dgesl_dp_inst/float_add_0/comp/sum_19 (LATCH)
  Destination Clock: dgesl_dp_inst/float_add_0/comp/sum_19_not0001 falling

  Data Path: omega_ddot:acks<1> to dgesl_dp_inst/float_add_0/comp/sum_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<1>    5   0.000   0.700  omega_ddot (omega_ddot_acks<2>)
     LUT4:I2->O          139   0.382   1.435  dgesl_cp_inst/oper_tmp168_float_d_req/op1 (dgesl_cp_op<124>)
     LUT2:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/ip1_sel_array_0_mux0000<23>1 (dgesl_dp_inst/float_add_0/ip1_sel_array<0><23>)
     LUT2:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           2   0.820   0.791  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     LUT4:I1->O          109   0.382   1.367  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/_n0000<0>1 (dgesl_dp_inst/float_add_0/comp/_n0000<0>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           6   1.107   0.938  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_add_0/comp/P_exp_diff_mux0000<5>)
     LUT3:I0->O           54   0.382   1.025  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux000071 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd14)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux00004211 (N54555)
     MUXF5:I1->O           4   0.379   0.831  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000421_f5 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd79)
     LUT3:I1->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000401 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd67)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000341 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd47)
     LUT3:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000241 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd1)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001_SW2 (N50502)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001 (dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_lut<8> (dgesl_dp_inst/float_add_0/comp/N87)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_xor<15> (dgesl_dp_inst/float_add_0/comp/P_sum_sub0001<15>)
     LUT3:I1->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>_SW0 (N47321)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15> (dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>235 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2323 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2339 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2378 (dgesl_dp_inst/float_add_0/comp/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>41 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>)
     LUT3:I0->O            4   0.382   0.831  dgesl_dp_inst/float_add_0/comp/sum_20_cmp_eq000111 (dgesl_dp_inst/float_add_0/comp/N139)
     LUT4:I1->O            4   0.382   0.831  dgesl_dp_inst/float_add_0/comp/sum_20_cmp_eq00031 (dgesl_dp_inst/float_add_0/comp/sum_20_cmp_eq0003)
     LUT4:I1->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/sum_19_mux000263 (dgesl_dp_inst/float_add_0/comp/sum_19_mux0002_map23)
     LUT4:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/sum_19_mux000270 (dgesl_dp_inst/float_add_0/comp/sum_19_mux0002_map26)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/sum_19_mux0002103 (dgesl_dp_inst/float_add_0/comp/sum_19_mux0002_map35)
     LUT4:I1->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/sum_19_mux0002181_F (N53863)
     MUXF5:I0->O           1   0.379   0.000  dgesl_dp_inst/float_add_0/comp/sum_19_mux0002181 (dgesl_dp_inst/float_add_0/comp/sum_19_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_add_0/comp/sum_19
    ----------------------------------------
    Total                     39.127ns (16.277ns logic, 22.850ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_add_0/comp/sum_2_not0001'
  Total number of paths / destination ports: 4491606714 / 1
-------------------------------------------------------------------------
Offset:              36.702ns (Levels of Logic = 57)
  Source:            omega_ddot:acks<1> (PAD)
  Destination:       dgesl_dp_inst/float_add_0/comp/sum_2 (LATCH)
  Destination Clock: dgesl_dp_inst/float_add_0/comp/sum_2_not0001 falling

  Data Path: omega_ddot:acks<1> to dgesl_dp_inst/float_add_0/comp/sum_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<1>    5   0.000   0.700  omega_ddot (omega_ddot_acks<2>)
     LUT4:I2->O          139   0.382   1.435  dgesl_cp_inst/oper_tmp168_float_d_req/op1 (dgesl_cp_op<124>)
     LUT2:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/ip1_sel_array_0_mux0000<23>1 (dgesl_dp_inst/float_add_0/ip1_sel_array<0><23>)
     LUT2:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           2   0.820   0.791  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     LUT4:I1->O          109   0.382   1.367  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/_n0000<0>1 (dgesl_dp_inst/float_add_0/comp/_n0000<0>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           6   1.107   0.938  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_add_0/comp/P_exp_diff_mux0000<5>)
     LUT3:I0->O           54   0.382   1.025  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux000071 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd14)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux00004211 (N54555)
     MUXF5:I1->O           4   0.379   0.831  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000421_f5 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd79)
     LUT3:I1->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000401 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd67)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000341 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd47)
     LUT3:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000241 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd1)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001_SW2 (N50502)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001 (dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_lut<8> (dgesl_dp_inst/float_add_0/comp/N87)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_xor<15> (dgesl_dp_inst/float_add_0/comp/P_sum_sub0001<15>)
     LUT3:I1->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>_SW0 (N47321)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15> (dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>235 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2323 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2339 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2378 (dgesl_dp_inst/float_add_0/comp/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>41 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>)
     LUT3:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N115)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<8> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<9> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<9>)
     MUXCY:CI->O          39   1.093   0.962  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<10> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<10>)
     MUXF5:S->O            1   0.608   0.000  dgesl_dp_inst/float_add_0/comp/sum_2_mux000290 (dgesl_dp_inst/float_add_0/comp/sum_2_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_add_0/comp/sum_2
    ----------------------------------------
    Total                     36.702ns (16.362ns logic, 20.340ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_add_0/comp/sum_3_not0001'
  Total number of paths / destination ports: 4621414093 / 1
-------------------------------------------------------------------------
Offset:              37.156ns (Levels of Logic = 49)
  Source:            omega_ddot:acks<1> (PAD)
  Destination:       dgesl_dp_inst/float_add_0/comp/sum_3 (LATCH)
  Destination Clock: dgesl_dp_inst/float_add_0/comp/sum_3_not0001 falling

  Data Path: omega_ddot:acks<1> to dgesl_dp_inst/float_add_0/comp/sum_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<1>    5   0.000   0.700  omega_ddot (omega_ddot_acks<2>)
     LUT4:I2->O          139   0.382   1.435  dgesl_cp_inst/oper_tmp168_float_d_req/op1 (dgesl_cp_op<124>)
     LUT2:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/ip1_sel_array_0_mux0000<23>1 (dgesl_dp_inst/float_add_0/ip1_sel_array<0><23>)
     LUT2:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           2   0.820   0.791  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     LUT4:I1->O          109   0.382   1.367  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/_n0000<0>1 (dgesl_dp_inst/float_add_0/comp/_n0000<0>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           6   1.107   0.938  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_add_0/comp/P_exp_diff_mux0000<5>)
     LUT3:I0->O           54   0.382   1.025  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux000071 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd14)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux00004211 (N54555)
     MUXF5:I1->O           4   0.379   0.831  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000421_f5 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd79)
     LUT3:I1->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000401 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd67)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000341 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd47)
     LUT3:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000241 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd1)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001_SW2 (N50502)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001 (dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_lut<8> (dgesl_dp_inst/float_add_0/comp/N87)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_xor<15> (dgesl_dp_inst/float_add_0/comp/P_sum_sub0001<15>)
     LUT3:I1->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>_SW0 (N47321)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15> (dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>235 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2323 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2339 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2378 (dgesl_dp_inst/float_add_0/comp/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.051  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>41 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>)
     LUT4:I3->O           19   0.382   1.081  dgesl_dp_inst/float_add_0/comp/sum_6_cmp_eq00031 (dgesl_dp_inst/float_add_0/comp/sum_6_cmp_eq0003)
     LUT4:I1->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/sum_3_mux000269 (dgesl_dp_inst/float_add_0/comp/sum_3_mux0002_map20)
     LUT4:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/sum_3_mux000295_SW0 (N51382)
     LUT3:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/sum_3_mux0002107_G (N54124)
     MUXF5:I1->O           1   0.379   0.000  dgesl_dp_inst/float_add_0/comp/sum_3_mux0002107 (dgesl_dp_inst/float_add_0/comp/sum_3_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_add_0/comp/sum_3
    ----------------------------------------
    Total                     37.156ns (15.513ns logic, 21.643ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_add_0/comp/sum_4_not0001'
  Total number of paths / destination ports: 5388685189 / 1
-------------------------------------------------------------------------
Offset:              36.702ns (Levels of Logic = 57)
  Source:            omega_ddot:acks<1> (PAD)
  Destination:       dgesl_dp_inst/float_add_0/comp/sum_4 (LATCH)
  Destination Clock: dgesl_dp_inst/float_add_0/comp/sum_4_not0001 falling

  Data Path: omega_ddot:acks<1> to dgesl_dp_inst/float_add_0/comp/sum_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<1>    5   0.000   0.700  omega_ddot (omega_ddot_acks<2>)
     LUT4:I2->O          139   0.382   1.435  dgesl_cp_inst/oper_tmp168_float_d_req/op1 (dgesl_cp_op<124>)
     LUT2:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/ip1_sel_array_0_mux0000<23>1 (dgesl_dp_inst/float_add_0/ip1_sel_array<0><23>)
     LUT2:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           2   0.820   0.791  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     LUT4:I1->O          109   0.382   1.367  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/_n0000<0>1 (dgesl_dp_inst/float_add_0/comp/_n0000<0>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           6   1.107   0.938  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_add_0/comp/P_exp_diff_mux0000<5>)
     LUT3:I0->O           54   0.382   1.025  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux000071 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd14)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux00004211 (N54555)
     MUXF5:I1->O           4   0.379   0.831  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000421_f5 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd79)
     LUT3:I1->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000401 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd67)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000341 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd47)
     LUT3:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000241 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd1)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001_SW2 (N50502)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001 (dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_lut<8> (dgesl_dp_inst/float_add_0/comp/N87)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_xor<15> (dgesl_dp_inst/float_add_0/comp/P_sum_sub0001<15>)
     LUT3:I1->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>_SW0 (N47321)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15> (dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>235 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2323 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2339 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2378 (dgesl_dp_inst/float_add_0/comp/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>41 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>)
     LUT3:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N115)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<8> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<9> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<9>)
     MUXCY:CI->O          39   1.093   0.962  dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<10> (dgesl_dp_inst/float_add_0/comp/Mcompar_sum_6_cmp_lt0000_cy<10>)
     MUXF5:S->O            1   0.608   0.000  dgesl_dp_inst/float_add_0/comp/sum_4_mux0002109 (dgesl_dp_inst/float_add_0/comp/sum_4_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_add_0/comp/sum_4
    ----------------------------------------
    Total                     36.702ns (16.362ns logic, 20.340ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dgesl_dp_inst/float_add_0/comp/sum_5_not0001'
  Total number of paths / destination ports: 5226060718 / 1
-------------------------------------------------------------------------
Offset:              36.808ns (Levels of Logic = 49)
  Source:            omega_ddot:acks<1> (PAD)
  Destination:       dgesl_dp_inst/float_add_0/comp/sum_5 (LATCH)
  Destination Clock: dgesl_dp_inst/float_add_0/comp/sum_5_not0001 falling

  Data Path: omega_ddot:acks<1> to dgesl_dp_inst/float_add_0/comp/sum_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_2:acks<1>    5   0.000   0.700  omega_ddot (omega_ddot_acks<2>)
     LUT4:I2->O          139   0.382   1.435  dgesl_cp_inst/oper_tmp168_float_d_req/op1 (dgesl_cp_op<124>)
     LUT2:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/ip1_sel_array_0_mux0000<23>1 (dgesl_dp_inst/float_add_0/ip1_sel_array<0><23>)
     LUT2:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N106)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           2   0.820   0.791  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     LUT4:I1->O          109   0.382   1.367  dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (dgesl_dp_inst/float_add_0/comp/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     LUT4:I0->O            2   0.382   0.858  dgesl_dp_inst/float_add_0/comp/_n0000<0>1 (dgesl_dp_inst/float_add_0/comp/_n0000<0>)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_lut<0> (dgesl_dp_inst/float_add_0/comp/N9)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4> (dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           6   1.107   0.938  dgesl_dp_inst/float_add_0/comp/Msub_P_exp_diff_mux0000_xor<5> (dgesl_dp_inst/float_add_0/comp/P_exp_diff_mux0000<5>)
     LUT3:I0->O           54   0.382   1.025  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux000071 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd14)
     LUT4:I2->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux00004211 (N54555)
     MUXF5:I1->O           4   0.379   0.831  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000421_f5 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd79)
     LUT3:I1->O            2   0.382   0.791  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000401 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd67)
     LUT3:I1->O            3   0.382   0.811  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000341 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd47)
     LUT3:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000241 (dgesl_dp_inst/float_add_0/comp/P_sum0_10_mux0000_bdd1)
     LUT3:I2->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001_SW2 (N50502)
     LUT3:I0->O            1   0.382   0.698  dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux00001 (dgesl_dp_inst/float_add_0/comp/P_sum0_8_mux0000)
     LUT4:I0->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_lut<8> (dgesl_dp_inst/float_add_0/comp/N87)
     MUXCY:S->O            1   0.259   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14> (dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_cy<14>)
     XORCY:CI->O           1   1.107   0.631  dgesl_dp_inst/float_add_0/comp/Msub_P_sum_sub0001_xor<15> (dgesl_dp_inst/float_add_0/comp/P_sum_sub0001<15>)
     LUT3:I1->O            3   0.382   0.878  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>_SW0 (N47321)
     LUT3:I0->O           16   0.382   1.118  dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15> (dgesl_dp_inst/float_add_0/comp/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>235 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2323 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2339 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2378 (dgesl_dp_inst/float_add_0/comp/N1101)
     LUT4:I2->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>2 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  dgesl_dp_inst/float_add_0/comp/index_mux0027<0>41 (dgesl_dp_inst/float_add_0/comp/index_mux0027<0>)
     LUT2:I0->O           10   0.382   0.800  dgesl_dp_inst/float_add_0/comp/sum_4_not000111 (dgesl_dp_inst/float_add_0/comp/N831)
     LUT4:I2->O            1   0.382   0.631  dgesl_dp_inst/float_add_0/comp/sum_5_mux000267 (dgesl_dp_inst/float_add_0/comp/sum_5_mux0002_map20)
     LUT4:I1->O            1   0.382   0.485  dgesl_dp_inst/float_add_0/comp/sum_5_mux000275 (dgesl_dp_inst/float_add_0/comp/sum_5_mux0002_map22)
     LUT4:I3->O            1   0.382   0.000  dgesl_dp_inst/float_add_0/comp/sum_5_mux0002123_F (N54137)
     MUXF5:I0->O           1   0.379   0.000  dgesl_dp_inst/float_add_0/comp/sum_5_mux0002123 (dgesl_dp_inst/float_add_0/comp/sum_5_mux0002)
     LD:D                      0.322          dgesl_dp_inst/float_add_0/comp/sum_5
    ----------------------------------------
    Total                     36.808ns (15.513ns logic, 21.295ns route)
                                       (42.1% logic, 57.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<0>'
  Total number of paths / destination ports: 219315742 / 5
-------------------------------------------------------------------------
Offset:              30.427ns (Levels of Logic = 41)
  Source:            omega_divide:margs<57> (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/index_1 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<0> falling

  Data Path: omega_divide:margs<57> to divide_dp_inst/float_sub_0/comp/add_st1/index_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_5:margs<57>    2   0.000   0.791  omega_divide (omega_divide_margs<57>)
     LUT4:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<24>9 (divide_dp_inst/float_sub_0/ip1_sel<24>_map5)
     LUT4:I1->O            3   0.382   0.630  divide_dp_inst/float_sub_0/ip1_sel<24>30 (divide_dp_inst/float_sub_0/ip1_sel<24>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N107)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         148   0.820   1.207  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           29   0.382   1.187  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            4   0.382   0.831  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux000081 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd14)
     LUT3:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328_G (N53516)
     MUXF5:I1->O           2   0.379   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000_bdd2)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_5_mux0000112 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux00001_map8)
     MUXF5:S->O            2   0.608   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149_SW0_f5 (N51059)
     LUT3:I0->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<3> (divide_dp_inst/float_sub_0/comp/add_st1/N55)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     XORCY:CI->O           1   1.107   0.480  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<8> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<8>)
     LUT3:I2->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<8>_SW0 (N34030)
     LUT3:I0->O           23   0.382   1.168  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<8> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<8>)
     LUT4:I0->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>32 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<1>_map24)
     LUT4:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>55_SW0 (N52223)
     LUT4:I2->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>55 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>_map22)
     LUT4:I2->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>114_SW0 (N52225)
     LUT4:I0->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>114 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>_map27)
     LUT4:I1->O            3   0.382   0.811  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>162 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>_map31)
     LUT2:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>175 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0028<30>)
     LDCP:D                    0.322          divide_dp_inst/float_sub_0/comp/add_st1/index_1
    ----------------------------------------
    Total                     30.427ns (13.358ns logic, 17.069ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>'
  Total number of paths / destination ports: 1332268470 / 1
-------------------------------------------------------------------------
Offset:              34.084ns (Levels of Logic = 51)
  Source:            omega_divide:margs<57> (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_0 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10> falling

  Data Path: omega_divide:margs<57> to divide_dp_inst/float_sub_0/comp/add_st1/sum_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_5:margs<57>    2   0.000   0.791  omega_divide (omega_divide_margs<57>)
     LUT4:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<24>9 (divide_dp_inst/float_sub_0/ip1_sel<24>_map5)
     LUT4:I1->O            3   0.382   0.630  divide_dp_inst/float_sub_0/ip1_sel<24>30 (divide_dp_inst/float_sub_0/ip1_sel<24>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N107)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         148   0.820   1.207  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           29   0.382   1.187  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            4   0.382   0.831  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux000081 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd14)
     LUT3:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328_G (N53516)
     MUXF5:I1->O           2   0.379   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000_bdd2)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_5_mux0000112 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux00001_map8)
     MUXF5:S->O            2   0.608   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149_SW0_f5 (N51059)
     LUT3:I0->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<3> (divide_dp_inst/float_sub_0/comp/add_st1/N55)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N39860)
     LUT3:I0->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.046  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I2->O           19   0.382   1.081  divide_dp_inst/float_sub_0/comp/add_st1/sum_6_cmp_eq00041 (divide_dp_inst/float_sub_0/comp/add_st1/sum_6_cmp_eq0004)
     LUT4:I1->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/sum_0_mux00016 (divide_dp_inst/float_sub_0/comp/add_st1/sum_0_mux0001_map4)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_0_mux000117 (divide_dp_inst/float_sub_0/comp/add_st1/sum_0_mux0001_map9)
     LUT4:I3->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_0_mux000124 (divide_dp_inst/float_sub_0/comp/add_st1/sum_0_mux0001)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_0
    ----------------------------------------
    Total                     34.084ns (14.826ns logic, 19.258ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_1_cmp_eq0000'
  Total number of paths / destination ports: 1602316274 / 1
-------------------------------------------------------------------------
Offset:              34.249ns (Levels of Logic = 60)
  Source:            omega_divide:margs<57> (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_1 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_1_cmp_eq0000 falling

  Data Path: omega_divide:margs<57> to divide_dp_inst/float_sub_0/comp/add_st1/sum_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_5:margs<57>    2   0.000   0.791  omega_divide (omega_divide_margs<57>)
     LUT4:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<24>9 (divide_dp_inst/float_sub_0/ip1_sel<24>_map5)
     LUT4:I1->O            3   0.382   0.630  divide_dp_inst/float_sub_0/ip1_sel<24>30 (divide_dp_inst/float_sub_0/ip1_sel<24>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N107)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         148   0.820   1.207  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           29   0.382   1.187  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            4   0.382   0.831  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux000081 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd14)
     LUT3:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328_G (N53516)
     MUXF5:I1->O           2   0.379   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000_bdd2)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_5_mux0000112 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux00001_map8)
     MUXF5:S->O            2   0.608   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149_SW0_f5 (N51059)
     LUT3:I0->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<3> (divide_dp_inst/float_sub_0/comp/add_st1/N55)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N39860)
     LUT3:I0->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N115)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9>)
     MUXCY:CI->O          39   1.093   1.210  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_1_mux000251 (divide_dp_inst/float_sub_0/comp/add_st1/sum_1_mux0002)
     LDCP:D                    0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_1
    ----------------------------------------
    Total                     34.249ns (15.828ns logic, 18.421ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_6_not0001'
  Total number of paths / destination ports: 2073128790 / 1
-------------------------------------------------------------------------
Offset:              34.675ns (Levels of Logic = 52)
  Source:            omega_divide:margs<57> (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_6 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_6_not0001 falling

  Data Path: omega_divide:margs<57> to divide_dp_inst/float_sub_0/comp/add_st1/sum_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_5:margs<57>    2   0.000   0.791  omega_divide (omega_divide_margs<57>)
     LUT4:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<24>9 (divide_dp_inst/float_sub_0/ip1_sel<24>_map5)
     LUT4:I1->O            3   0.382   0.630  divide_dp_inst/float_sub_0/ip1_sel<24>30 (divide_dp_inst/float_sub_0/ip1_sel<24>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N107)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         148   0.820   1.207  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           29   0.382   1.187  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            4   0.382   0.831  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux000081 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd14)
     LUT3:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328_G (N53516)
     MUXF5:I1->O           2   0.379   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000_bdd2)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_5_mux0000112 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux00001_map8)
     MUXF5:S->O            2   0.608   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149_SW0_f5 (N51059)
     LUT3:I0->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<3> (divide_dp_inst/float_sub_0/comp/add_st1/N55)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N39860)
     LUT3:I0->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O           10   0.382   0.800  divide_dp_inst/float_sub_0/comp/add_st1/sum_4_not000111 (divide_dp_inst/float_sub_0/comp/add_st1/N831)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_6_mux000283 (divide_dp_inst/float_sub_0/comp/add_st1/sum_6_mux0002_map25)
     LUT4:I3->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_6_mux000293 (divide_dp_inst/float_sub_0/comp/add_st1/sum_6_mux0002_map29)
     LUT4:I3->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_6_mux0002100 (divide_dp_inst/float_sub_0/comp/add_st1/sum_6_mux0002_map30)
     LUT4:I3->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_6_mux0002134 (divide_dp_inst/float_sub_0/comp/add_st1/sum_6_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_6
    ----------------------------------------
    Total                     34.675ns (15.208ns logic, 19.467ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_7_not0001'
  Total number of paths / destination ports: 2423919034 / 1
-------------------------------------------------------------------------
Offset:              34.333ns (Levels of Logic = 52)
  Source:            omega_divide:margs<57> (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_7 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_7_not0001 falling

  Data Path: omega_divide:margs<57> to divide_dp_inst/float_sub_0/comp/add_st1/sum_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_5:margs<57>    2   0.000   0.791  omega_divide (omega_divide_margs<57>)
     LUT4:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<24>9 (divide_dp_inst/float_sub_0/ip1_sel<24>_map5)
     LUT4:I1->O            3   0.382   0.630  divide_dp_inst/float_sub_0/ip1_sel<24>30 (divide_dp_inst/float_sub_0/ip1_sel<24>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N107)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         148   0.820   1.207  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           29   0.382   1.187  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            4   0.382   0.831  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux000081 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd14)
     LUT3:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328_G (N53516)
     MUXF5:I1->O           2   0.379   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000_bdd2)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_5_mux0000112 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux00001_map8)
     MUXF5:S->O            2   0.608   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149_SW0_f5 (N51059)
     LUT3:I0->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<3> (divide_dp_inst/float_sub_0/comp/add_st1/N55)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N39860)
     LUT3:I0->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O           10   0.382   0.800  divide_dp_inst/float_sub_0/comp/add_st1/sum_4_not000111 (divide_dp_inst/float_sub_0/comp/add_st1/N831)
     LUT4:I2->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/sum_7_mux000267 (divide_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002_map20)
     LUT4:I1->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_7_mux000275 (divide_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002_map22)
     LUT4:I3->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002181_F (N54145)
     MUXF5:I0->O           1   0.379   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002181 (divide_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_7
    ----------------------------------------
    Total                     34.333ns (15.205ns logic, 19.128ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_8_not0001'
  Total number of paths / destination ports: 3022876584 / 1
-------------------------------------------------------------------------
Offset:              34.797ns (Levels of Logic = 52)
  Source:            omega_divide:margs<57> (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_8 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_8_not0001 falling

  Data Path: omega_divide:margs<57> to divide_dp_inst/float_sub_0/comp/add_st1/sum_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_5:margs<57>    2   0.000   0.791  omega_divide (omega_divide_margs<57>)
     LUT4:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<24>9 (divide_dp_inst/float_sub_0/ip1_sel<24>_map5)
     LUT4:I1->O            3   0.382   0.630  divide_dp_inst/float_sub_0/ip1_sel<24>30 (divide_dp_inst/float_sub_0/ip1_sel<24>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N107)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         148   0.820   1.207  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           29   0.382   1.187  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            4   0.382   0.831  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux000081 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd14)
     LUT3:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328_G (N53516)
     MUXF5:I1->O           2   0.379   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000_bdd2)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_5_mux0000112 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux00001_map8)
     MUXF5:S->O            2   0.608   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149_SW0_f5 (N51059)
     LUT3:I0->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<3> (divide_dp_inst/float_sub_0/comp/add_st1/N55)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N39860)
     LUT3:I0->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.197  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I1->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002111 (divide_dp_inst/float_sub_0/comp/add_st1/N751)
     LUT4:I0->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/sum_8_mux000250_SW0 (N52249)
     LUT4:I1->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/sum_8_mux000250 (divide_dp_inst/float_sub_0/comp/add_st1/sum_8_mux0002_map18)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_8_mux0002137_F (N53717)
     MUXF5:I0->O           1   0.379   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_8_mux0002137 (divide_dp_inst/float_sub_0/comp/add_st1/sum_8_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_8
    ----------------------------------------
    Total                     34.797ns (15.205ns logic, 19.592ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_9_not0001'
  Total number of paths / destination ports: 3603938072 / 1
-------------------------------------------------------------------------
Offset:              35.446ns (Levels of Logic = 53)
  Source:            omega_divide:margs<57> (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_9 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_9_not0001 falling

  Data Path: omega_divide:margs<57> to divide_dp_inst/float_sub_0/comp/add_st1/sum_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_5:margs<57>    2   0.000   0.791  omega_divide (omega_divide_margs<57>)
     LUT4:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<24>9 (divide_dp_inst/float_sub_0/ip1_sel<24>_map5)
     LUT4:I1->O            3   0.382   0.630  divide_dp_inst/float_sub_0/ip1_sel<24>30 (divide_dp_inst/float_sub_0/ip1_sel<24>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N107)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         148   0.820   1.207  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           29   0.382   1.187  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            4   0.382   0.831  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux000081 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd14)
     LUT3:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328_G (N53516)
     MUXF5:I1->O           2   0.379   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000_bdd2)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_5_mux0000112 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux00001_map8)
     MUXF5:S->O            2   0.608   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149_SW0_f5 (N51059)
     LUT3:I0->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<3> (divide_dp_inst/float_sub_0/comp/add_st1/N55)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N39860)
     LUT3:I0->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.197  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I1->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002111 (divide_dp_inst/float_sub_0/comp/add_st1/N751)
     LUT4:I0->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/sum_9_mux000252_SW1 (N53224)
     LUT4:I1->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_9_mux000252 (divide_dp_inst/float_sub_0/comp/add_st1/sum_9_mux0002_map19)
     LUT4:I3->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_9_mux000258 (divide_dp_inst/float_sub_0/comp/add_st1/sum_9_mux0002_map20)
     LUT3:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_9_mux0002145_F (N53731)
     MUXF5:I0->O           1   0.379   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_9_mux0002145 (divide_dp_inst/float_sub_0/comp/add_st1/sum_9_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_9
    ----------------------------------------
    Total                     35.446ns (15.587ns logic, 19.859ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_10_not0001'
  Total number of paths / destination ports: 3832150634 / 1
-------------------------------------------------------------------------
Offset:              35.996ns (Levels of Logic = 53)
  Source:            omega_divide:margs<57> (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_10 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_10_not0001 falling

  Data Path: omega_divide:margs<57> to divide_dp_inst/float_sub_0/comp/add_st1/sum_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_5:margs<57>    2   0.000   0.791  omega_divide (omega_divide_margs<57>)
     LUT4:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<24>9 (divide_dp_inst/float_sub_0/ip1_sel<24>_map5)
     LUT4:I1->O            3   0.382   0.630  divide_dp_inst/float_sub_0/ip1_sel<24>30 (divide_dp_inst/float_sub_0/ip1_sel<24>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N107)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         148   0.820   1.207  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           29   0.382   1.187  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            4   0.382   0.831  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux000081 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd14)
     LUT3:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328_G (N53516)
     MUXF5:I1->O           2   0.379   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000_bdd2)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_5_mux0000112 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux00001_map8)
     MUXF5:S->O            2   0.608   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149_SW0_f5 (N51059)
     LUT3:I0->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<3> (divide_dp_inst/float_sub_0/comp/add_st1/N55)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N39860)
     LUT3:I0->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.197  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I1->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/sum_7_mux0002111 (divide_dp_inst/float_sub_0/comp/add_st1/N751)
     LUT4:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002117 (divide_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002_map35)
     LUT4:I2->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002122_SW0 (N51450)
     LUT3:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002122 (divide_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002_map37)
     LUT3:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002143 (divide_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002_map39)
     LUT4:I3->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002155 (divide_dp_inst/float_sub_0/comp/add_st1/sum_10_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_10
    ----------------------------------------
    Total                     35.996ns (15.590ns logic, 20.406ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_11_not0001'
  Total number of paths / destination ports: 4080623070 / 1
-------------------------------------------------------------------------
Offset:              35.784ns (Levels of Logic = 53)
  Source:            omega_divide:margs<57> (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_11 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_11_not0001 falling

  Data Path: omega_divide:margs<57> to divide_dp_inst/float_sub_0/comp/add_st1/sum_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_5:margs<57>    2   0.000   0.791  omega_divide (omega_divide_margs<57>)
     LUT4:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<24>9 (divide_dp_inst/float_sub_0/ip1_sel<24>_map5)
     LUT4:I1->O            3   0.382   0.630  divide_dp_inst/float_sub_0/ip1_sel<24>30 (divide_dp_inst/float_sub_0/ip1_sel<24>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N107)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         148   0.820   1.207  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           29   0.382   1.187  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            4   0.382   0.831  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux000081 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd14)
     LUT3:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328_G (N53516)
     MUXF5:I1->O           2   0.379   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000_bdd2)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_5_mux0000112 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux00001_map8)
     MUXF5:S->O            2   0.608   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149_SW0_f5 (N51059)
     LUT3:I0->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<3> (divide_dp_inst/float_sub_0/comp/add_st1/N55)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N39860)
     LUT3:I0->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000221 (divide_dp_inst/float_sub_0/comp/add_st1/N851)
     LUT4:I1->O           13   0.382   0.865  divide_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq00001 (divide_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq0000)
     LUT4:I3->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/sum_11_mux000272 (divide_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002_map23)
     LUT4:I0->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/sum_11_mux000274 (divide_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002_map24)
     LUT4:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002162_F (N53745)
     MUXF5:I0->O           1   0.379   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002162 (divide_dp_inst/float_sub_0/comp/add_st1/sum_11_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_11
    ----------------------------------------
    Total                     35.784ns (15.587ns logic, 20.197ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_12_not0001'
  Total number of paths / destination ports: 4082590624 / 1
-------------------------------------------------------------------------
Offset:              35.997ns (Levels of Logic = 53)
  Source:            omega_divide:margs<57> (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_12 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_12_not0001 falling

  Data Path: omega_divide:margs<57> to divide_dp_inst/float_sub_0/comp/add_st1/sum_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_5:margs<57>    2   0.000   0.791  omega_divide (omega_divide_margs<57>)
     LUT4:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<24>9 (divide_dp_inst/float_sub_0/ip1_sel<24>_map5)
     LUT4:I1->O            3   0.382   0.630  divide_dp_inst/float_sub_0/ip1_sel<24>30 (divide_dp_inst/float_sub_0/ip1_sel<24>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N107)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         148   0.820   1.207  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           29   0.382   1.187  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            4   0.382   0.831  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux000081 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd14)
     LUT3:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328_G (N53516)
     MUXF5:I1->O           2   0.379   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000_bdd2)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_5_mux0000112 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux00001_map8)
     MUXF5:S->O            2   0.608   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149_SW0_f5 (N51059)
     LUT3:I0->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<3> (divide_dp_inst/float_sub_0/comp/add_st1/N55)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N39860)
     LUT3:I0->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000221 (divide_dp_inst/float_sub_0/comp/add_st1/N851)
     LUT4:I1->O           13   0.382   1.011  divide_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq00001 (divide_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq0000)
     LUT4:I1->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/sum_12_mux000287 (divide_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002_map27)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/sum_12_mux000289 (divide_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002_map28)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002176_F (N53759)
     MUXF5:I0->O           1   0.379   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002176 (divide_dp_inst/float_sub_0/comp/add_st1/sum_12_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_12
    ----------------------------------------
    Total                     35.997ns (15.587ns logic, 20.410ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_13_not0001'
  Total number of paths / destination ports: 4084610732 / 1
-------------------------------------------------------------------------
Offset:              35.784ns (Levels of Logic = 53)
  Source:            omega_divide:margs<57> (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_13 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_13_not0001 falling

  Data Path: omega_divide:margs<57> to divide_dp_inst/float_sub_0/comp/add_st1/sum_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_5:margs<57>    2   0.000   0.791  omega_divide (omega_divide_margs<57>)
     LUT4:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<24>9 (divide_dp_inst/float_sub_0/ip1_sel<24>_map5)
     LUT4:I1->O            3   0.382   0.630  divide_dp_inst/float_sub_0/ip1_sel<24>30 (divide_dp_inst/float_sub_0/ip1_sel<24>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N107)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         148   0.820   1.207  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           29   0.382   1.187  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            4   0.382   0.831  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux000081 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd14)
     LUT3:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328_G (N53516)
     MUXF5:I1->O           2   0.379   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000_bdd2)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_5_mux0000112 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux00001_map8)
     MUXF5:S->O            2   0.608   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149_SW0_f5 (N51059)
     LUT3:I0->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<3> (divide_dp_inst/float_sub_0/comp/add_st1/N55)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N39860)
     LUT3:I0->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000221 (divide_dp_inst/float_sub_0/comp/add_st1/N851)
     LUT4:I1->O           13   0.382   1.011  divide_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq00001 (divide_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq0000)
     LUT4:I1->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002114 (divide_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002_map33)
     LUT4:I3->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002117 (divide_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002_map34)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002205_F (N53773)
     MUXF5:I0->O           1   0.379   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002205 (divide_dp_inst/float_sub_0/comp/add_st1/sum_13_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_13
    ----------------------------------------
    Total                     35.784ns (15.587ns logic, 20.197ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_14_not0001'
  Total number of paths / destination ports: 4203034644 / 1
-------------------------------------------------------------------------
Offset:              37.518ns (Levels of Logic = 55)
  Source:            omega_divide:margs<57> (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_14 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_14_not0001 falling

  Data Path: omega_divide:margs<57> to divide_dp_inst/float_sub_0/comp/add_st1/sum_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_5:margs<57>    2   0.000   0.791  omega_divide (omega_divide_margs<57>)
     LUT4:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<24>9 (divide_dp_inst/float_sub_0/ip1_sel<24>_map5)
     LUT4:I1->O            3   0.382   0.630  divide_dp_inst/float_sub_0/ip1_sel<24>30 (divide_dp_inst/float_sub_0/ip1_sel<24>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N107)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         148   0.820   1.207  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           29   0.382   1.187  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            4   0.382   0.831  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux000081 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd14)
     LUT3:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328_G (N53516)
     MUXF5:I1->O           2   0.379   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000_bdd2)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_5_mux0000112 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux00001_map8)
     MUXF5:S->O            2   0.608   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149_SW0_f5 (N51059)
     LUT3:I0->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<3> (divide_dp_inst/float_sub_0/comp/add_st1/N55)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N39860)
     LUT3:I0->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000221 (divide_dp_inst/float_sub_0/comp/add_st1/N851)
     LUT4:I1->O           13   0.382   1.011  divide_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq00001 (divide_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq0000)
     LUT4:I1->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002116_SW1 (N53393)
     LUT4:I3->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002116 (divide_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002_map35)
     LUT4:I3->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002126_SW0 (N52333)
     LUT4:I3->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002126 (divide_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002_map36)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002214_F (N53787)
     MUXF5:I0->O           1   0.379   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002214 (divide_dp_inst/float_sub_0/comp/add_st1/sum_14_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_14
    ----------------------------------------
    Total                     37.518ns (16.351ns logic, 21.167ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_15_not0001'
  Total number of paths / destination ports: 5654876874 / 1
-------------------------------------------------------------------------
Offset:              36.651ns (Levels of Logic = 54)
  Source:            omega_divide:margs<57> (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_15 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_15_not0001 falling

  Data Path: omega_divide:margs<57> to divide_dp_inst/float_sub_0/comp/add_st1/sum_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_5:margs<57>    2   0.000   0.791  omega_divide (omega_divide_margs<57>)
     LUT4:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<24>9 (divide_dp_inst/float_sub_0/ip1_sel<24>_map5)
     LUT4:I1->O            3   0.382   0.630  divide_dp_inst/float_sub_0/ip1_sel<24>30 (divide_dp_inst/float_sub_0/ip1_sel<24>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N107)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         148   0.820   1.207  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           29   0.382   1.187  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            4   0.382   0.831  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux000081 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd14)
     LUT3:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328_G (N53516)
     MUXF5:I1->O           2   0.379   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000_bdd2)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_5_mux0000112 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux00001_map8)
     MUXF5:S->O            2   0.608   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149_SW0_f5 (N51059)
     LUT3:I0->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<3> (divide_dp_inst/float_sub_0/comp/add_st1/N55)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N39860)
     LUT3:I0->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000221 (divide_dp_inst/float_sub_0/comp/add_st1/N851)
     LUT4:I1->O           13   0.382   0.865  divide_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq00001 (divide_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq0000)
     LUT4:I3->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/sum_15_mux000248 (divide_dp_inst/float_sub_0/comp/add_st1/sum_15_mux0002_map18)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_15_mux000274_SW0 (N51576)
     LUT4:I3->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/sum_15_mux000274 (divide_dp_inst/float_sub_0/comp/add_st1/sum_15_mux0002_map27)
     LUT4:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_15_mux0002153_F (N53801)
     MUXF5:I0->O           1   0.379   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_15_mux0002153 (divide_dp_inst/float_sub_0/comp/add_st1/sum_15_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_15
    ----------------------------------------
    Total                     36.651ns (15.969ns logic, 20.682ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_20_not0001'
  Total number of paths / destination ports: 7279948148 / 1
-------------------------------------------------------------------------
Offset:              36.100ns (Levels of Logic = 53)
  Source:            omega_divide:margs<57> (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_20 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_20_not0001 falling

  Data Path: omega_divide:margs<57> to divide_dp_inst/float_sub_0/comp/add_st1/sum_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_5:margs<57>    2   0.000   0.791  omega_divide (omega_divide_margs<57>)
     LUT4:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<24>9 (divide_dp_inst/float_sub_0/ip1_sel<24>_map5)
     LUT4:I1->O            3   0.382   0.630  divide_dp_inst/float_sub_0/ip1_sel<24>30 (divide_dp_inst/float_sub_0/ip1_sel<24>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N107)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         148   0.820   1.207  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           29   0.382   1.187  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            4   0.382   0.831  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux000081 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd14)
     LUT3:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328_G (N53516)
     MUXF5:I1->O           2   0.379   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000_bdd2)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_5_mux0000112 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux00001_map8)
     MUXF5:S->O            2   0.608   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149_SW0_f5 (N51059)
     LUT3:I0->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<3> (divide_dp_inst/float_sub_0/comp/add_st1/N55)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N39860)
     LUT3:I0->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000221 (divide_dp_inst/float_sub_0/comp/add_st1/N851)
     LUT4:I1->O            8   0.382   0.911  divide_dp_inst/float_sub_0/comp/add_st1/sum_8_cmp_eq00051 (divide_dp_inst/float_sub_0/comp/add_st1/sum_8_cmp_eq0005)
     LUT4:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/sum_20_mux000254 (divide_dp_inst/float_sub_0/comp/add_st1/sum_20_mux0002_map20)
     LUT3:I1->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_20_mux0002109_SW0 (N51634)
     LUT4:I3->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_20_mux0002109 (divide_dp_inst/float_sub_0/comp/add_st1/sum_20_mux0002_map37)
     LUT4:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_20_mux0002188 (divide_dp_inst/float_sub_0/comp/add_st1/sum_20_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_20
    ----------------------------------------
    Total                     36.100ns (15.590ns logic, 20.510ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_16_not0001'
  Total number of paths / destination ports: 5925612806 / 1
-------------------------------------------------------------------------
Offset:              36.651ns (Levels of Logic = 54)
  Source:            omega_divide:margs<57> (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_16 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_16_not0001 falling

  Data Path: omega_divide:margs<57> to divide_dp_inst/float_sub_0/comp/add_st1/sum_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_5:margs<57>    2   0.000   0.791  omega_divide (omega_divide_margs<57>)
     LUT4:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<24>9 (divide_dp_inst/float_sub_0/ip1_sel<24>_map5)
     LUT4:I1->O            3   0.382   0.630  divide_dp_inst/float_sub_0/ip1_sel<24>30 (divide_dp_inst/float_sub_0/ip1_sel<24>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N107)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         148   0.820   1.207  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           29   0.382   1.187  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            4   0.382   0.831  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux000081 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd14)
     LUT3:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328_G (N53516)
     MUXF5:I1->O           2   0.379   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000_bdd2)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_5_mux0000112 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux00001_map8)
     MUXF5:S->O            2   0.608   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149_SW0_f5 (N51059)
     LUT3:I0->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<3> (divide_dp_inst/float_sub_0/comp/add_st1/N55)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N39860)
     LUT3:I0->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000221 (divide_dp_inst/float_sub_0/comp/add_st1/N851)
     LUT4:I1->O           13   0.382   0.865  divide_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq00001 (divide_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq0000)
     LUT4:I3->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/sum_16_mux000254 (divide_dp_inst/float_sub_0/comp/add_st1/sum_16_mux0002_map20)
     LUT4:I0->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_16_mux000280_SW0 (N51600)
     LUT4:I3->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/sum_16_mux000280 (divide_dp_inst/float_sub_0/comp/add_st1/sum_16_mux0002_map29)
     LUT4:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_16_mux0002159_F (N53815)
     MUXF5:I0->O           1   0.379   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_16_mux0002159 (divide_dp_inst/float_sub_0/comp/add_st1/sum_16_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_16
    ----------------------------------------
    Total                     36.651ns (15.969ns logic, 20.682ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_21_not0001'
  Total number of paths / destination ports: 7550804688 / 1
-------------------------------------------------------------------------
Offset:              36.260ns (Levels of Logic = 53)
  Source:            omega_divide:margs<57> (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_21 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_21_not0001 falling

  Data Path: omega_divide:margs<57> to divide_dp_inst/float_sub_0/comp/add_st1/sum_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_5:margs<57>    2   0.000   0.791  omega_divide (omega_divide_margs<57>)
     LUT4:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<24>9 (divide_dp_inst/float_sub_0/ip1_sel<24>_map5)
     LUT4:I1->O            3   0.382   0.630  divide_dp_inst/float_sub_0/ip1_sel<24>30 (divide_dp_inst/float_sub_0/ip1_sel<24>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N107)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         148   0.820   1.207  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           29   0.382   1.187  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            4   0.382   0.831  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux000081 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd14)
     LUT3:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328_G (N53516)
     MUXF5:I1->O           2   0.379   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000_bdd2)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_5_mux0000112 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux00001_map8)
     MUXF5:S->O            2   0.608   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149_SW0_f5 (N51059)
     LUT3:I0->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<3> (divide_dp_inst/float_sub_0/comp/add_st1/N55)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N39860)
     LUT3:I0->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I0->O           11   0.382   0.971  divide_dp_inst/float_sub_0/comp/add_st1/sum_1_cmp_eq000021 (divide_dp_inst/float_sub_0/comp/add_st1/N138)
     LUT4:I1->O            7   0.382   0.891  divide_dp_inst/float_sub_0/comp/add_st1/sum_8_cmp_eq00041 (divide_dp_inst/float_sub_0/comp/add_st1/sum_8_cmp_eq0004)
     LUT4:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/sum_21_mux000254 (divide_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002_map20)
     LUT3:I1->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002122_SW0 (N51680)
     LUT4:I3->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002122 (divide_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002_map40)
     LUT4:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002201 (divide_dp_inst/float_sub_0/comp/add_st1/sum_21_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_21
    ----------------------------------------
    Total                     36.260ns (15.590ns logic, 20.670ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_17_not0001'
  Total number of paths / destination ports: 6196384052 / 1
-------------------------------------------------------------------------
Offset:              36.613ns (Levels of Logic = 54)
  Source:            omega_divide:margs<57> (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_17 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_17_not0001 falling

  Data Path: omega_divide:margs<57> to divide_dp_inst/float_sub_0/comp/add_st1/sum_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_5:margs<57>    2   0.000   0.791  omega_divide (omega_divide_margs<57>)
     LUT4:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<24>9 (divide_dp_inst/float_sub_0/ip1_sel<24>_map5)
     LUT4:I1->O            3   0.382   0.630  divide_dp_inst/float_sub_0/ip1_sel<24>30 (divide_dp_inst/float_sub_0/ip1_sel<24>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N107)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         148   0.820   1.207  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           29   0.382   1.187  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            4   0.382   0.831  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux000081 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd14)
     LUT3:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328_G (N53516)
     MUXF5:I1->O           2   0.379   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000_bdd2)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_5_mux0000112 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux00001_map8)
     MUXF5:S->O            2   0.608   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149_SW0_f5 (N51059)
     LUT3:I0->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<3> (divide_dp_inst/float_sub_0/comp/add_st1/N55)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N39860)
     LUT3:I0->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I0->O            4   0.382   0.898  divide_dp_inst/float_sub_0/comp/add_st1/sum_20_cmp_eq000111 (divide_dp_inst/float_sub_0/comp/add_st1/N139)
     LUT4:I0->O            6   0.382   0.720  divide_dp_inst/float_sub_0/comp/add_st1/sum_20_cmp_eq00011 (divide_dp_inst/float_sub_0/comp/add_st1/sum_20_cmp_eq0001)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_17_mux000253_SW0 (N51614)
     LUT4:I3->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/sum_17_mux000253 (divide_dp_inst/float_sub_0/comp/add_st1/sum_17_mux0002_map19)
     LUT4:I0->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/sum_17_mux000288 (divide_dp_inst/float_sub_0/comp/add_st1/sum_17_mux0002_map31)
     LUT4:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_17_mux0002167_F (N53829)
     MUXF5:I0->O           1   0.379   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_17_mux0002167 (divide_dp_inst/float_sub_0/comp/add_st1/sum_17_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_17
    ----------------------------------------
    Total                     36.613ns (15.969ns logic, 20.644ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_22_not0001'
  Total number of paths / destination ports: 7821665980 / 1
-------------------------------------------------------------------------
Offset:              36.334ns (Levels of Logic = 53)
  Source:            omega_divide:margs<57> (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_22 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_22_not0001 falling

  Data Path: omega_divide:margs<57> to divide_dp_inst/float_sub_0/comp/add_st1/sum_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_5:margs<57>    2   0.000   0.791  omega_divide (omega_divide_margs<57>)
     LUT4:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<24>9 (divide_dp_inst/float_sub_0/ip1_sel<24>_map5)
     LUT4:I1->O            3   0.382   0.630  divide_dp_inst/float_sub_0/ip1_sel<24>30 (divide_dp_inst/float_sub_0/ip1_sel<24>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N107)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         148   0.820   1.207  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           29   0.382   1.187  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            4   0.382   0.831  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux000081 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd14)
     LUT3:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328_G (N53516)
     MUXF5:I1->O           2   0.379   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000_bdd2)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_5_mux0000112 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux00001_map8)
     MUXF5:S->O            2   0.608   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149_SW0_f5 (N51059)
     LUT3:I0->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<3> (divide_dp_inst/float_sub_0/comp/add_st1/N55)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N39860)
     LUT3:I0->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O            2   0.382   0.791  divide_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000221 (divide_dp_inst/float_sub_0/comp/add_st1/N851)
     LUT4:I1->O           13   0.382   0.865  divide_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq00001 (divide_dp_inst/float_sub_0/comp/add_st1/sum_10_cmp_eq0000)
     LUT4:I3->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/sum_22_mux000298 (divide_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002_map33)
     LUT3:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002128 (divide_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002_map45)
     LUT4:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002140 (divide_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002_map46)
     LUT4:I2->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002220 (divide_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_22
    ----------------------------------------
    Total                     36.334ns (15.590ns logic, 20.744ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_18_not0001'
  Total number of paths / destination ports: 6468431594 / 1
-------------------------------------------------------------------------
Offset:              36.546ns (Levels of Logic = 54)
  Source:            omega_divide:margs<57> (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_18 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_18_not0001 falling

  Data Path: omega_divide:margs<57> to divide_dp_inst/float_sub_0/comp/add_st1/sum_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_5:margs<57>    2   0.000   0.791  omega_divide (omega_divide_margs<57>)
     LUT4:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<24>9 (divide_dp_inst/float_sub_0/ip1_sel<24>_map5)
     LUT4:I1->O            3   0.382   0.630  divide_dp_inst/float_sub_0/ip1_sel<24>30 (divide_dp_inst/float_sub_0/ip1_sel<24>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N107)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         148   0.820   1.207  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           29   0.382   1.187  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            4   0.382   0.831  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux000081 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd14)
     LUT3:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328_G (N53516)
     MUXF5:I1->O           2   0.379   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000_bdd2)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_5_mux0000112 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux00001_map8)
     MUXF5:S->O            2   0.608   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149_SW0_f5 (N51059)
     LUT3:I0->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<3> (divide_dp_inst/float_sub_0/comp/add_st1/N55)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N39860)
     LUT3:I0->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.046  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I2->O           16   0.382   1.051  divide_dp_inst/float_sub_0/comp/add_st1/sum_22_mux0002111 (divide_dp_inst/float_sub_0/comp/add_st1/sum_6_cmp_eq0011)
     LUT4:I1->O            9   0.382   0.785  divide_dp_inst/float_sub_0/comp/add_st1/sum_14_cmp_eq00001 (divide_dp_inst/float_sub_0/comp/add_st1/sum_14_cmp_eq0000)
     LUT4:I3->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/sum_18_mux000287 (divide_dp_inst/float_sub_0/comp/add_st1/sum_18_mux0002_map31)
     LUT2:I1->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_18_mux000288 (divide_dp_inst/float_sub_0/comp/add_st1/sum_18_mux0002_map32)
     LUT4:I3->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/sum_18_mux000297 (divide_dp_inst/float_sub_0/comp/add_st1/sum_18_mux0002_map33)
     LUT4:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_18_mux0002175_F (N53843)
     MUXF5:I0->O           1   0.379   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_18_mux0002175 (divide_dp_inst/float_sub_0/comp/add_st1/sum_18_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_18
    ----------------------------------------
    Total                     36.546ns (15.969ns logic, 20.577ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_19_not0001'
  Total number of paths / destination ports: 6740518930 / 1
-------------------------------------------------------------------------
Offset:              36.652ns (Levels of Logic = 54)
  Source:            omega_divide:margs<57> (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_19 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_19_not0001 falling

  Data Path: omega_divide:margs<57> to divide_dp_inst/float_sub_0/comp/add_st1/sum_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_5:margs<57>    2   0.000   0.791  omega_divide (omega_divide_margs<57>)
     LUT4:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<24>9 (divide_dp_inst/float_sub_0/ip1_sel<24>_map5)
     LUT4:I1->O            3   0.382   0.630  divide_dp_inst/float_sub_0/ip1_sel<24>30 (divide_dp_inst/float_sub_0/ip1_sel<24>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N107)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         148   0.820   1.207  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           29   0.382   1.187  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            4   0.382   0.831  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux000081 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd14)
     LUT3:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328_G (N53516)
     MUXF5:I1->O           2   0.379   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000_bdd2)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_5_mux0000112 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux00001_map8)
     MUXF5:S->O            2   0.608   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149_SW0_f5 (N51059)
     LUT3:I0->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<3> (divide_dp_inst/float_sub_0/comp/add_st1/N55)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N39860)
     LUT3:I0->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I0->O            4   0.382   0.831  divide_dp_inst/float_sub_0/comp/add_st1/sum_20_cmp_eq000111 (divide_dp_inst/float_sub_0/comp/add_st1/N139)
     LUT4:I1->O            4   0.382   0.831  divide_dp_inst/float_sub_0/comp/add_st1/sum_20_cmp_eq00031 (divide_dp_inst/float_sub_0/comp/add_st1/sum_20_cmp_eq0003)
     LUT4:I1->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/sum_19_mux000263 (divide_dp_inst/float_sub_0/comp/add_st1/sum_19_mux0002_map23)
     LUT4:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/sum_19_mux000270 (divide_dp_inst/float_sub_0/comp/add_st1/sum_19_mux0002_map26)
     LUT4:I2->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/sum_19_mux0002103 (divide_dp_inst/float_sub_0/comp/add_st1/sum_19_mux0002_map35)
     LUT4:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_19_mux0002181_F (N53857)
     MUXF5:I0->O           1   0.379   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_19_mux0002181 (divide_dp_inst/float_sub_0/comp/add_st1/sum_19_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_19
    ----------------------------------------
    Total                     36.652ns (15.969ns logic, 20.683ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_2_not0001'
  Total number of paths / destination ports: 1871889670 / 1
-------------------------------------------------------------------------
Offset:              34.227ns (Levels of Logic = 60)
  Source:            omega_divide:margs<57> (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_2 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_2_not0001 falling

  Data Path: omega_divide:margs<57> to divide_dp_inst/float_sub_0/comp/add_st1/sum_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_5:margs<57>    2   0.000   0.791  omega_divide (omega_divide_margs<57>)
     LUT4:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<24>9 (divide_dp_inst/float_sub_0/ip1_sel<24>_map5)
     LUT4:I1->O            3   0.382   0.630  divide_dp_inst/float_sub_0/ip1_sel<24>30 (divide_dp_inst/float_sub_0/ip1_sel<24>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N107)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         148   0.820   1.207  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           29   0.382   1.187  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            4   0.382   0.831  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux000081 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd14)
     LUT3:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328_G (N53516)
     MUXF5:I1->O           2   0.379   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000_bdd2)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_5_mux0000112 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux00001_map8)
     MUXF5:S->O            2   0.608   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149_SW0_f5 (N51059)
     LUT3:I0->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<3> (divide_dp_inst/float_sub_0/comp/add_st1/N55)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N39860)
     LUT3:I0->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N115)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9>)
     MUXCY:CI->O          39   1.093   0.962  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>)
     MUXF5:S->O            1   0.608   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_2_mux000290 (divide_dp_inst/float_sub_0/comp/add_st1/sum_2_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_2
    ----------------------------------------
    Total                     34.227ns (16.054ns logic, 18.173ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_3_not0001'
  Total number of paths / destination ports: 1925923922 / 1
-------------------------------------------------------------------------
Offset:              34.681ns (Levels of Logic = 52)
  Source:            omega_divide:margs<57> (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_3 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_3_not0001 falling

  Data Path: omega_divide:margs<57> to divide_dp_inst/float_sub_0/comp/add_st1/sum_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_5:margs<57>    2   0.000   0.791  omega_divide (omega_divide_margs<57>)
     LUT4:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<24>9 (divide_dp_inst/float_sub_0/ip1_sel<24>_map5)
     LUT4:I1->O            3   0.382   0.630  divide_dp_inst/float_sub_0/ip1_sel<24>30 (divide_dp_inst/float_sub_0/ip1_sel<24>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N107)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         148   0.820   1.207  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           29   0.382   1.187  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            4   0.382   0.831  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux000081 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd14)
     LUT3:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328_G (N53516)
     MUXF5:I1->O           2   0.379   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000_bdd2)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_5_mux0000112 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux00001_map8)
     MUXF5:S->O            2   0.608   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149_SW0_f5 (N51059)
     LUT3:I0->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<3> (divide_dp_inst/float_sub_0/comp/add_st1/N55)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N39860)
     LUT3:I0->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.051  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT4:I3->O           19   0.382   1.081  divide_dp_inst/float_sub_0/comp/add_st1/sum_6_cmp_eq00031 (divide_dp_inst/float_sub_0/comp/add_st1/sum_6_cmp_eq0003)
     LUT4:I1->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000269 (divide_dp_inst/float_sub_0/comp/add_st1/sum_3_mux0002_map20)
     LUT4:I0->O            1   0.382   0.698  divide_dp_inst/float_sub_0/comp/add_st1/sum_3_mux000295_SW0 (N51376)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_3_mux0002107_G (N54118)
     MUXF5:I1->O           1   0.379   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_3_mux0002107 (divide_dp_inst/float_sub_0/comp/add_st1/sum_3_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_3
    ----------------------------------------
    Total                     34.681ns (15.205ns logic, 19.476ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_4_not0001'
  Total number of paths / destination ports: 2245515578 / 1
-------------------------------------------------------------------------
Offset:              34.227ns (Levels of Logic = 60)
  Source:            omega_divide:margs<57> (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_4 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_4_not0001 falling

  Data Path: omega_divide:margs<57> to divide_dp_inst/float_sub_0/comp/add_st1/sum_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_5:margs<57>    2   0.000   0.791  omega_divide (omega_divide_margs<57>)
     LUT4:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<24>9 (divide_dp_inst/float_sub_0/ip1_sel<24>_map5)
     LUT4:I1->O            3   0.382   0.630  divide_dp_inst/float_sub_0/ip1_sel<24>30 (divide_dp_inst/float_sub_0/ip1_sel<24>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N107)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         148   0.820   1.207  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           29   0.382   1.187  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            4   0.382   0.831  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux000081 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd14)
     LUT3:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328_G (N53516)
     MUXF5:I1->O           2   0.379   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000_bdd2)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_5_mux0000112 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux00001_map8)
     MUXF5:S->O            2   0.608   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149_SW0_f5 (N51059)
     LUT3:I0->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<3> (divide_dp_inst/float_sub_0/comp/add_st1/N55)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N39860)
     LUT3:I0->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N115)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<9>)
     MUXCY:CI->O          39   1.093   0.962  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_sum_6_cmp_lt0000_cy<10>)
     MUXF5:S->O            1   0.608   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_4_mux0002109 (divide_dp_inst/float_sub_0/comp/add_st1/sum_4_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_4
    ----------------------------------------
    Total                     34.227ns (16.054ns logic, 18.173ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divide_dp_inst/float_sub_0/comp/add_st1/sum_5_not0001'
  Total number of paths / destination ports: 2177617852 / 1
-------------------------------------------------------------------------
Offset:              34.333ns (Levels of Logic = 52)
  Source:            omega_divide:margs<57> (PAD)
  Destination:       divide_dp_inst/float_sub_0/comp/add_st1/sum_5 (LATCH)
  Destination Clock: divide_dp_inst/float_sub_0/comp/add_st1/sum_5_not0001 falling

  Data Path: omega_divide:margs<57> to divide_dp_inst/float_sub_0/comp/add_st1/sum_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_5:margs<57>    2   0.000   0.791  omega_divide (omega_divide_margs<57>)
     LUT4:I1->O            2   0.382   0.791  divide_dp_inst/float_sub_0/ip1_sel<24>9 (divide_dp_inst/float_sub_0/ip1_sel<24>_map5)
     LUT4:I1->O            3   0.382   0.630  divide_dp_inst/float_sub_0/ip1_sel<24>30 (divide_dp_inst/float_sub_0/ip1_sel<24>)
     INV:I->O              1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_lut<1>1_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/N107)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<6>)
     MUXCY:CI->O         148   0.820   1.207  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>)
     INV:I->O             20   0.382   1.153  divide_dp_inst/float_sub_0/comp/add_st1/Mcompar_P_sum1_1_cmp_gt0000_cy<7>_inv_INV_0 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_1_cmp_gt0000)
     LUT3:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_lut<0> (divide_dp_inst/float_sub_0/comp/add_st1/N9)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_cy<4>)
     XORCY:CI->O           4   1.107   0.898  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_exp_diff_mux0000_xor<5> (divide_dp_inst/float_sub_0/comp/add_st1/P_exp_diff_mux0000<5>)
     LUT3:I0->O           29   0.382   1.187  divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux000071 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum0_10_mux0000_bdd14)
     LUT3:I0->O            4   0.382   0.831  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux000081 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_10_mux0000_bdd14)
     LUT3:I1->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328_G (N53516)
     MUXF5:I1->O           2   0.379   0.791  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000328 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000_bdd2)
     LUT3:I1->O            2   0.382   0.610  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_5_mux0000112 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux00001_map8)
     MUXF5:S->O            2   0.608   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149_SW0_f5 (N51059)
     LUT3:I0->O            2   0.382   0.858  divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000149 (divide_dp_inst/float_sub_0/comp/add_st1/P_sum1_3_mux0000)
     LUT4:I0->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_lut<3> (divide_dp_inst/float_sub_0/comp/add_st1/N55)
     MUXCY:S->O            1   0.259   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14> (divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_cy<14>)
     XORCY:CI->O           1   1.107   0.480  divide_dp_inst/float_sub_0/comp/add_st1/Msub_P_sum_sub0000_xor<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_sub0000<15>)
     LUT3:I2->O            3   0.382   0.878  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>_SW0 (N39860)
     LUT3:I0->O           16   0.382   1.118  divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15> (divide_dp_inst/float_sub_0/comp/add_st1/P_sum_mux0004<15>)
     LUT3:I0->O            1   0.382   0.480  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>235 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map2)
     LUT4:I2->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2323 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map7)
     LUT3:I1->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2339 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>23_map10)
     LUT4:I1->O            2   0.382   0.640  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2378 (divide_dp_inst/float_sub_0/comp/add_st1/N1101)
     LUT4:I2->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>2 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>_map1)
     LUT4:I3->O           63   0.382   1.264  divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>41 (divide_dp_inst/float_sub_0/comp/add_st1/index_mux0027<0>)
     LUT2:I0->O           10   0.382   0.800  divide_dp_inst/float_sub_0/comp/add_st1/sum_4_not000111 (divide_dp_inst/float_sub_0/comp/add_st1/N831)
     LUT4:I2->O            1   0.382   0.631  divide_dp_inst/float_sub_0/comp/add_st1/sum_5_mux000267 (divide_dp_inst/float_sub_0/comp/add_st1/sum_5_mux0002_map20)
     LUT4:I1->O            1   0.382   0.485  divide_dp_inst/float_sub_0/comp/add_st1/sum_5_mux000275 (divide_dp_inst/float_sub_0/comp/add_st1/sum_5_mux0002_map22)
     LUT4:I3->O            1   0.382   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_5_mux0002123_F (N54131)
     MUXF5:I0->O           1   0.379   0.000  divide_dp_inst/float_sub_0/comp/add_st1/sum_5_mux0002123 (divide_dp_inst/float_sub_0/comp/add_st1/sum_5_mux0002)
     LD:D                      0.322          divide_dp_inst/float_sub_0/comp/add_st1/sum_5
    ----------------------------------------
    Total                     34.333ns (15.205ns logic, 19.128ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3189 / 970
-------------------------------------------------------------------------
Offset:              8.698ns (Levels of Logic = 5)
  Source:            amux_load_inst/latched_index_0 (FF)
  Destination:       amux_load_inst/reqs_iterate[4].reqs_bypass:set (PAD)
  Source Clock:      clk rising

  Data Path: amux_load_inst/latched_index_0 to amux_load_inst/reqs_iterate[4].reqs_bypass:set
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            238   0.494   1.658  amux_load_inst/latched_index_0 (amux_load_inst/latched_index_0)
     LUT3:I0->O          177   0.382   1.453  amux_load_inst/data_4_cmp_eq00001 (amux_load_inst/data_4_cmp_eq0000)
     LUT3:I1->O          101   0.382   1.131  dgesl_dp_inst/lod_0/latch_data_5_and00001 (dgesl_dp_op<46>)
     LUT4:I2->O            3   0.382   0.811  dgesl_cp_inst/load_tmp_float_d_req/op1 (dgesl_cp_op<51>)
     LUT4:I1->O            1   0.382   0.631  dgesl_dp_inst/lod_0/req_active9 (dgesl_dp_inst/lod_0/req_active_map5)
     LUT3:I1->O            2   0.382   0.610  dgesl_dp_inst/lod_0/req_active23 (dgesl_dp_load_reqs)
    bypass_latch_set_priority:set        0.000          amux_load_inst/reqs_iterate[4].reqs_bypass
    ----------------------------------------
    Total                      8.698ns (2.404ns logic, 6.294ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 651 / 647
-------------------------------------------------------------------------
Delay:               5.247ns (Levels of Logic = 4)
  Source:            omega_idamax:acks<0> (PAD)
  Destination:       amux_store_inst/reqs_iterate[2].reqs_bypass:set (PAD)

  Data Path: omega_idamax:acks<0> to amux_store_inst/reqs_iterate[2].reqs_bypass:set
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    omega_amux_7:acks<0>   37   0.000   0.987  omega_idamax (omega_idamax_acks)
     LUT4:I2->O            2   0.382   0.791  dgefa_cp_inst/store_3_d_req/op_SW0 (N22567)
     LUT3:I1->O            5   0.382   0.700  dgefa_cp_inst/store_3_d_req/op (dgefa_cp_op<38>)
     LUT4:I2->O            2   0.382   0.791  dgefa_dp_inst/sto_0/req_active17 (dgefa_dp_inst/sto_0/req_active_map6)
     LUT2:I1->O            1   0.382   0.450  dgefa_dp_inst/sto_0/req_active22 (dgefa_dp_store_reqs)
    bypass_latch_set_priority:set        0.000          amux_store_inst/reqs_iterate[2].reqs_bypass
    ----------------------------------------
    Total                      5.247ns (1.528ns logic, 3.719ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
WARNING:Xst:616 - Invalid property "args_width 192": Did not attach to omega_daxpy.
WARNING:Xst:616 - Invalid property "num_clients 3": Did not attach to omega_daxpy.
WARNING:Xst:616 - Invalid property "retval_width 0": Did not attach to omega_daxpy.
WARNING:Xst:616 - Invalid property "args_width 160": Did not attach to omega_ddot.
WARNING:Xst:616 - Invalid property "num_clients 2": Did not attach to omega_ddot.
WARNING:Xst:616 - Invalid property "retval_width 32": Did not attach to omega_ddot.
WARNING:Xst:616 - Invalid property "args_width 160": Did not attach to omega_dgefa.
WARNING:Xst:616 - Invalid property "num_clients 1": Did not attach to omega_dgefa.
WARNING:Xst:616 - Invalid property "retval_width 0": Did not attach to omega_dgefa.
WARNING:Xst:616 - Invalid property "args_width 192": Did not attach to omega_dgesl.
WARNING:Xst:616 - Invalid property "num_clients 1": Did not attach to omega_dgesl.
WARNING:Xst:616 - Invalid property "retval_width 0": Did not attach to omega_dgesl.
WARNING:Xst:616 - Invalid property "args_width 64": Did not attach to omega_divide.
WARNING:Xst:616 - Invalid property "num_clients 3": Did not attach to omega_divide.
WARNING:Xst:616 - Invalid property "retval_width 32": Did not attach to omega_divide.
WARNING:Xst:616 - Invalid property "args_width 128": Did not attach to omega_dscal.
WARNING:Xst:616 - Invalid property "num_clients 1": Did not attach to omega_dscal.
WARNING:Xst:616 - Invalid property "retval_width 0": Did not attach to omega_dscal.
WARNING:Xst:616 - Invalid property "args_width 96": Did not attach to omega_idamax.
WARNING:Xst:616 - Invalid property "num_clients 1": Did not attach to omega_idamax.
WARNING:Xst:616 - Invalid property "retval_width 32": Did not attach to omega_idamax.
WARNING:Xst:616 - Invalid property "args_width 192": Did not attach to omega_start.
WARNING:Xst:616 - Invalid property "num_clients 1": Did not attach to omega_start.
WARNING:Xst:616 - Invalid property "retval_width 0": Did not attach to omega_start.
CPU : 1247.92 / 1248.04 s | Elapsed : 1251.00 / 1251.00 s
 
--> 


Total memory usage is 1213756 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 3196 (   0 filtered)
Number of infos    :  206 (   0 filtered)

