Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Sat Jan 30 19:06:36 2016
| Host         : maicuong running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file CONTROLLOR_VHDL_timing_summary_routed.rpt -rpx CONTROLLOR_VHDL_timing_summary_routed.rpx
| Design       : CONTROLLOR_VHDL
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.201       -4.829                      8                 2462        0.049        0.000                      0                 2462        0.500        0.000                       0                   883  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 1.000}      100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.201       -4.829                      8                 2462        0.049        0.000                      0                 2462        0.500        0.000                       0                   883  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack       -1.201ns,  Total Violation       -4.829ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.201ns  (required time - arrival time)
  Source:                 TEXT_INPUT/count_text_stream_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Destination:            TEXT_INPUT/addr_in_wr_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin fall@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.704ns (31.773%)  route 1.512ns (68.227%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 5.773 - 1.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.678     5.130    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  TEXT_INPUT/count_text_stream_reg[4]/Q
                         net (fo=5, routed)           1.088     6.674    TEXT_INPUT/count_text_stream_reg[4]
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.798 r  TEXT_INPUT/addr_in_wr[8]_i_2/O
                         net (fo=3, routed)           0.424     7.222    TEXT_INPUT/addr_in_wr[8]_i_2_n_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I1_O)        0.124     7.346 r  TEXT_INPUT/addr_in_wr[7]_i_1/O
                         net (fo=1, routed)           0.000     7.346    TEXT_INPUT/addr_in_wr[7]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  TEXT_INPUT/addr_in_wr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.421 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683     4.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.195 f  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.578     5.773    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  TEXT_INPUT/addr_in_wr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.372     6.145    
                         clock uncertainty           -0.035     6.110    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.035     6.145    TEXT_INPUT/addr_in_wr_reg[7]
  -------------------------------------------------------------------
                         required time                          6.145    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                 -1.201    

Slack (VIOLATED) :        -1.151ns  (required time - arrival time)
  Source:                 TEXT_INPUT/count_text_stream_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Destination:            TEXT_INPUT/addr_in_wr_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin fall@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.697ns (31.557%)  route 1.512ns (68.443%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 5.773 - 1.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.678     5.130    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  TEXT_INPUT/count_text_stream_reg[4]/Q
                         net (fo=5, routed)           1.088     6.674    TEXT_INPUT/count_text_stream_reg[4]
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.798 r  TEXT_INPUT/addr_in_wr[8]_i_2/O
                         net (fo=3, routed)           0.424     7.222    TEXT_INPUT/addr_in_wr[8]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.117     7.339 r  TEXT_INPUT/addr_in_wr[8]_i_1/O
                         net (fo=1, routed)           0.000     7.339    TEXT_INPUT/addr_in_wr[8]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  TEXT_INPUT/addr_in_wr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.421 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683     4.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.195 f  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.578     5.773    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  TEXT_INPUT/addr_in_wr_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.372     6.145    
                         clock uncertainty           -0.035     6.110    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.078     6.188    TEXT_INPUT/addr_in_wr_reg[8]
  -------------------------------------------------------------------
                         required time                          6.188    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                 -1.151    

Slack (VIOLATED) :        -1.080ns  (required time - arrival time)
  Source:                 TEXT_INPUT/count_text_stream_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Destination:            TEXT_INPUT/addr_in_wr_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin fall@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.704ns (33.624%)  route 1.390ns (66.376%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 5.773 - 1.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.678     5.130    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  TEXT_INPUT/count_text_stream_reg[4]/Q
                         net (fo=5, routed)           1.088     6.674    TEXT_INPUT/count_text_stream_reg[4]
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.798 r  TEXT_INPUT/addr_in_wr[8]_i_2/O
                         net (fo=3, routed)           0.302     7.100    TEXT_INPUT/addr_in_wr[8]_i_2_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     7.224 r  TEXT_INPUT/addr_in_wr[6]_i_1/O
                         net (fo=1, routed)           0.000     7.224    TEXT_INPUT/addr_in_wr[6]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  TEXT_INPUT/addr_in_wr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.421 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683     4.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.195 f  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.578     5.773    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  TEXT_INPUT/addr_in_wr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.372     6.145    
                         clock uncertainty           -0.035     6.110    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.034     6.144    TEXT_INPUT/addr_in_wr_reg[6]
  -------------------------------------------------------------------
                         required time                          6.144    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                 -1.080    

Slack (VIOLATED) :        -0.421ns  (required time - arrival time)
  Source:                 TEXT_INPUT/count_text_stream_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Destination:            TEXT_INPUT/addr_in_wr_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin fall@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.580ns (40.172%)  route 0.864ns (59.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 5.698 - 1.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.678     5.130    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  TEXT_INPUT/count_text_stream_reg[1]/Q
                         net (fo=8, routed)           0.864     6.450    TEXT_INPUT/count_text_stream_reg[1]
    SLICE_X32Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.574 r  TEXT_INPUT/addr_in_wr[5]_i_1/O
                         net (fo=1, routed)           0.000     6.574    TEXT_INPUT/addr_in_wr[5]_i_1_n_0
    SLICE_X32Y46         FDRE                                         r  TEXT_INPUT/addr_in_wr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.421 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683     4.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.195 f  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.503     5.698    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X32Y46         FDRE                                         r  TEXT_INPUT/addr_in_wr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.406     6.104    
                         clock uncertainty           -0.035     6.069    
    SLICE_X32Y46         FDRE (Setup_fdre_C_D)        0.084     6.153    TEXT_INPUT/addr_in_wr_reg[5]
  -------------------------------------------------------------------
                         required time                          6.153    
                         arrival time                          -6.574    
  -------------------------------------------------------------------
                         slack                                 -0.421    

Slack (VIOLATED) :        -0.317ns  (required time - arrival time)
  Source:                 TEXT_INPUT/count_text_stream_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Destination:            TEXT_INPUT/addr_in_wr_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin fall@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.580ns (43.154%)  route 0.764ns (56.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 5.699 - 1.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.678     5.130    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  TEXT_INPUT/count_text_stream_reg[0]/Q
                         net (fo=11, routed)          0.764     6.350    TEXT_INPUT/count_text_stream_reg[0]
    SLICE_X32Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.474 r  TEXT_INPUT/addr_in_wr[3]_i_1/O
                         net (fo=1, routed)           0.000     6.474    TEXT_INPUT/addr_in_wr[3]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  TEXT_INPUT/addr_in_wr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.421 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683     4.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.195 f  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.504     5.699    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  TEXT_INPUT/addr_in_wr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.409     6.108    
                         clock uncertainty           -0.035     6.073    
    SLICE_X32Y47         FDRE (Setup_fdre_C_D)        0.084     6.157    TEXT_INPUT/addr_in_wr_reg[3]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -6.474    
  -------------------------------------------------------------------
                         slack                                 -0.317    

Slack (VIOLATED) :        -0.281ns  (required time - arrival time)
  Source:                 TEXT_INPUT/count_text_stream_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Destination:            TEXT_INPUT/addr_in_wr_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin fall@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.580ns (44.281%)  route 0.730ns (55.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 5.699 - 1.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.678     5.130    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  TEXT_INPUT/count_text_stream_reg[3]/Q
                         net (fo=6, routed)           0.730     6.316    TEXT_INPUT/count_text_stream_reg[3]
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.440 r  TEXT_INPUT/addr_in_wr[4]_i_1/O
                         net (fo=1, routed)           0.000     6.440    TEXT_INPUT/addr_in_wr[4]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  TEXT_INPUT/addr_in_wr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.421 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683     4.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.195 f  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.504     5.699    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  TEXT_INPUT/addr_in_wr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.409     6.108    
                         clock uncertainty           -0.035     6.073    
    SLICE_X32Y47         FDRE (Setup_fdre_C_D)        0.086     6.159    TEXT_INPUT/addr_in_wr_reg[4]
  -------------------------------------------------------------------
                         required time                          6.159    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                 -0.281    

Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 TEXT_INPUT/count_text_stream_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Destination:            TEXT_INPUT/addr_in_wr_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin fall@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.580ns (47.824%)  route 0.633ns (52.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 5.698 - 1.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.678     5.130    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  TEXT_INPUT/count_text_stream_reg[1]/Q
                         net (fo=8, routed)           0.633     6.219    TEXT_INPUT/count_text_stream_reg[1]
    SLICE_X33Y46         LUT3 (Prop_lut3_I0_O)        0.124     6.343 r  TEXT_INPUT/addr_in_wr[2]_i_1/O
                         net (fo=1, routed)           0.000     6.343    TEXT_INPUT/addr_in_wr[2]_i_1_n_0
    SLICE_X33Y46         FDRE                                         r  TEXT_INPUT/addr_in_wr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.421 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683     4.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.195 f  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.503     5.698    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  TEXT_INPUT/addr_in_wr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.406     6.104    
                         clock uncertainty           -0.035     6.069    
    SLICE_X33Y46         FDRE (Setup_fdre_C_D)        0.032     6.101    TEXT_INPUT/addr_in_wr_reg[2]
  -------------------------------------------------------------------
                         required time                          6.101    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.135ns  (required time - arrival time)
  Source:                 TEXT_INPUT/count_text_stream_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Destination:            TEXT_INPUT/addr_in_wr_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin fall@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.580ns (51.731%)  route 0.541ns (48.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 5.698 - 1.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.678     5.130    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  TEXT_INPUT/count_text_stream_reg[0]/Q
                         net (fo=11, routed)          0.541     6.127    TEXT_INPUT/count_text_stream_reg[0]
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.251 r  TEXT_INPUT/addr_in_wr[1]_i_1/O
                         net (fo=1, routed)           0.000     6.251    TEXT_INPUT/addr_in_wr[1]_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  TEXT_INPUT/addr_in_wr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.421 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683     4.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.195 f  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.503     5.698    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  TEXT_INPUT/addr_in_wr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.372     6.070    
                         clock uncertainty           -0.035     6.035    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.082     6.117    TEXT_INPUT/addr_in_wr_reg[1]
  -------------------------------------------------------------------
                         required time                          6.117    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                 -0.135    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 TEXT_INPUT/out_num_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Destination:            TEXT_INPUT/addr_in_rd_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin fall@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.456ns (55.473%)  route 0.366ns (44.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 5.698 - 1.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.677     5.129    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  TEXT_INPUT/out_num_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  TEXT_INPUT/out_num_reg[8]/Q
                         net (fo=4, routed)           0.366     5.951    TEXT_INPUT/out_num_reg[8]
    SLICE_X33Y43         FDRE                                         r  TEXT_INPUT/addr_in_rd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.421 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683     4.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.195 f  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.503     5.698    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  TEXT_INPUT/addr_in_rd_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.372     6.070    
                         clock uncertainty           -0.035     6.035    
    SLICE_X33Y43         FDRE (Setup_fdre_C_D)       -0.037     5.998    TEXT_INPUT/addr_in_rd_reg[8]
  -------------------------------------------------------------------
                         required time                          5.998    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 TEXT_INPUT/count_text_stream_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Destination:            TEXT_INPUT/addr_in_wr_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (sys_clk_pin fall@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.580ns (59.363%)  route 0.397ns (40.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 5.698 - 1.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.678     5.130    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  TEXT_INPUT/count_text_stream_reg[0]/Q
                         net (fo=11, routed)          0.397     5.983    TEXT_INPUT/count_text_stream_reg[0]
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.107 r  TEXT_INPUT/addr_in_wr[0]_i_1/O
                         net (fo=1, routed)           0.000     6.107    TEXT_INPUT/addr_in_wr[0]_i_1_n_0
    SLICE_X32Y46         FDRE                                         r  TEXT_INPUT/addr_in_wr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     2.421 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683     4.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.195 f  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.503     5.698    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X32Y46         FDRE                                         r  TEXT_INPUT/addr_in_wr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.406     6.104    
                         clock uncertainty           -0.035     6.069    
    SLICE_X32Y46         FDRE (Setup_fdre_C_D)        0.086     6.155    TEXT_INPUT/addr_in_wr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.155    
                         arrival time                          -6.107    
  -------------------------------------------------------------------
                         slack                                  0.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 STATE_CONTROLLOR/trg_array_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Destination:            NANY/match_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.212ns (49.251%)  route 0.218ns (50.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.560     1.403    STATE_CONTROLLOR/CLK_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     1.567 r  STATE_CONTROLLOR/trg_array_reg[16]/Q
                         net (fo=2, routed)           0.218     1.785    NANY/trg_array_reg[16]
    SLICE_X31Y49         LUT3 (Prop_lut3_I2_O)        0.048     1.833 r  NANY/match_reg_i_1__1/O
                         net (fo=1, routed)           0.000     1.833    NANY/match_reg_i_1__1_n_0
    SLICE_X31Y49         FDRE                                         r  NANY/match_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.834     1.912    NANY/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  NANY/match_reg_reg/C
                         clock pessimism             -0.235     1.677    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.107     1.784    NANY/match_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 STATE_CONTROLLOR/trg_array_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Destination:            STR/match_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.148ns (42.912%)  route 0.197ns (57.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.560     1.403    STATE_CONTROLLOR/CLK_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.148     1.551 r  STATE_CONTROLLOR/trg_array_reg[19]/Q
                         net (fo=2, routed)           0.197     1.748    STR/trg_array_reg[19]
    SLICE_X30Y48         FDRE                                         r  STR/match_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.834     1.912    STR/CLK_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  STR/match_reg_reg/C
                         clock pessimism             -0.235     1.677    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.009     1.686    STR/match_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 STATE_CONTROLLOR/trg_array_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Destination:            NANY/fail_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.895%)  route 0.218ns (51.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.560     1.403    STATE_CONTROLLOR/CLK_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     1.567 r  STATE_CONTROLLOR/trg_array_reg[16]/Q
                         net (fo=2, routed)           0.218     1.785    NANY/trg_array_reg[16]
    SLICE_X31Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.830 r  NANY/fail_reg_i_1__1/O
                         net (fo=1, routed)           0.000     1.830    NANY/fail_reg_i_1__1_n_0
    SLICE_X31Y49         FDRE                                         r  NANY/fail_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.834     1.912    NANY/CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  NANY/fail_reg_reg/C
                         clock pessimism             -0.235     1.677    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.091     1.768    NANY/fail_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 TEXT_INPUT/count_text_stream_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Destination:            TEXT_INPUT/count_text_stream_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.566     1.409    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  TEXT_INPUT/count_text_stream_reg[11]/Q
                         net (fo=2, routed)           0.118     1.668    TEXT_INPUT/count_text_stream_reg[11]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.828 r  TEXT_INPUT/count_text_stream_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.828    TEXT_INPUT/count_text_stream_reg[8]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.882 r  TEXT_INPUT/count_text_stream_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.882    TEXT_INPUT/count_text_stream_reg[12]_i_1_n_7
    SLICE_X33Y50         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.829     1.907    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[12]/C
                         clock pessimism             -0.235     1.672    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.777    TEXT_INPUT/count_text_stream_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 TEXT_INPUT/count_text_stream_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Destination:            TEXT_INPUT/count_text_stream_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.504%)  route 0.119ns (24.496%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.566     1.409    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  TEXT_INPUT/count_text_stream_reg[11]/Q
                         net (fo=2, routed)           0.118     1.668    TEXT_INPUT/count_text_stream_reg[11]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.828 r  TEXT_INPUT/count_text_stream_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.828    TEXT_INPUT/count_text_stream_reg[8]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.893 r  TEXT_INPUT/count_text_stream_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    TEXT_INPUT/count_text_stream_reg[12]_i_1_n_5
    SLICE_X33Y50         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.829     1.907    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[14]/C
                         clock pessimism             -0.235     1.672    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.777    TEXT_INPUT/count_text_stream_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 SET/fail_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Destination:            FILE_INPUT/alt_top_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.275ns (53.401%)  route 0.240ns (46.599%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.565     1.408    SET/CLK_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  SET/fail_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.572 r  SET/fail_reg_reg/Q
                         net (fo=33, routed)          0.240     1.812    STR/fail_reg_reg_0[1]
    SLICE_X28Y53         LUT6 (Prop_lut6_I2_O)        0.045     1.857 r  STR/alt_top[0]_i_7/O
                         net (fo=1, routed)           0.000     1.857    STATE_CONTROLLOR/S[1]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.923 r  STATE_CONTROLLOR/alt_top_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.923    FILE_INPUT/O[1]
    SLICE_X28Y53         FDRE                                         r  FILE_INPUT/alt_top_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.828     1.906    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X28Y53         FDRE                                         r  FILE_INPUT/alt_top_reg[1]/C
                         clock pessimism             -0.235     1.671    
    SLICE_X28Y53         FDRE (Hold_fdre_C_D)         0.134     1.805    FILE_INPUT/alt_top_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 TEXT_INPUT/count_text_stream_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Destination:            TEXT_INPUT/count_text_stream_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.705%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.566     1.409    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  TEXT_INPUT/count_text_stream_reg[11]/Q
                         net (fo=2, routed)           0.118     1.668    TEXT_INPUT/count_text_stream_reg[11]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.828 r  TEXT_INPUT/count_text_stream_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.828    TEXT_INPUT/count_text_stream_reg[8]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.918 r  TEXT_INPUT/count_text_stream_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.918    TEXT_INPUT/count_text_stream_reg[12]_i_1_n_6
    SLICE_X33Y50         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.829     1.907    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[13]/C
                         clock pessimism             -0.235     1.672    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.777    TEXT_INPUT/count_text_stream_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 TEXT_INPUT/count_text_stream_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Destination:            TEXT_INPUT/count_text_stream_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.705%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.566     1.409    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  TEXT_INPUT/count_text_stream_reg[11]/Q
                         net (fo=2, routed)           0.118     1.668    TEXT_INPUT/count_text_stream_reg[11]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.828 r  TEXT_INPUT/count_text_stream_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.828    TEXT_INPUT/count_text_stream_reg[8]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.918 r  TEXT_INPUT/count_text_stream_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.918    TEXT_INPUT/count_text_stream_reg[12]_i_1_n_4
    SLICE_X33Y50         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.829     1.907    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[15]/C
                         clock pessimism             -0.235     1.672    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.777    TEXT_INPUT/count_text_stream_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 TEXT_INPUT/count_text_stream_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Destination:            TEXT_INPUT/count_text_stream_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.394ns (76.842%)  route 0.119ns (23.158%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.566     1.409    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  TEXT_INPUT/count_text_stream_reg[11]/Q
                         net (fo=2, routed)           0.118     1.668    TEXT_INPUT/count_text_stream_reg[11]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.828 r  TEXT_INPUT/count_text_stream_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.828    TEXT_INPUT/count_text_stream_reg[8]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.867 r  TEXT_INPUT/count_text_stream_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.867    TEXT_INPUT/count_text_stream_reg[12]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.921 r  TEXT_INPUT/count_text_stream_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.921    TEXT_INPUT/count_text_stream_reg[16]_i_1_n_7
    SLICE_X33Y51         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.829     1.907    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[16]/C
                         clock pessimism             -0.235     1.672    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.777    TEXT_INPUT/count_text_stream_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 TEXT_INPUT/count_text_stream_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Destination:            TEXT_INPUT/count_text_stream_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.405ns (77.328%)  route 0.119ns (22.672%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.566     1.409    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  TEXT_INPUT/count_text_stream_reg[11]/Q
                         net (fo=2, routed)           0.118     1.668    TEXT_INPUT/count_text_stream_reg[11]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.828 r  TEXT_INPUT/count_text_stream_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.828    TEXT_INPUT/count_text_stream_reg[8]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.867 r  TEXT_INPUT/count_text_stream_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.867    TEXT_INPUT/count_text_stream_reg[12]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.932 r  TEXT_INPUT/count_text_stream_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.932    TEXT_INPUT/count_text_stream_reg[16]_i_1_n_5
    SLICE_X33Y51         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.829     1.907    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  TEXT_INPUT/count_text_stream_reg[18]/C
                         clock pessimism             -0.235     1.672    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.777    TEXT_INPUT/count_text_stream_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.000 }
Period(ns):         100.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB18_X2Y18    TEXT_INPUT/MEMORY/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y18    TEXT_INPUT/MEMORY/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y48    BYTE/fail_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y48    BYTE/match_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X34Y59    FILE_INPUT/alt_stack_reg[20][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X34Y59    FILE_INPUT/alt_stack_reg[20][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X34Y59    FILE_INPUT/alt_stack_reg[20][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X34Y59    FILE_INPUT/alt_stack_reg[20][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X34Y59    FILE_INPUT/alt_stack_reg[20][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X30Y54    count_text_stream_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X30Y56    count_text_stream_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X30Y56    count_text_stream_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X30Y57    count_text_stream_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X32Y56    rden_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X30Y57    count_text_stream_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X30Y57    count_text_stream_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X30Y57    count_text_stream_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X30Y58    count_text_stream_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X30Y58    count_text_stream_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X30Y48    BYTE/fail_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X30Y48    BYTE/match_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X34Y59    FILE_INPUT/alt_stack_reg[20][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X34Y59    FILE_INPUT/alt_stack_reg[20][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X34Y59    FILE_INPUT/alt_stack_reg[20][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X34Y59    FILE_INPUT/alt_stack_reg[20][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X34Y59    FILE_INPUT/alt_stack_reg[20][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X34Y59    FILE_INPUT/alt_stack_reg[20][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X31Y65    FILE_INPUT/alt_stack_reg[37][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X31Y65    FILE_INPUT/alt_stack_reg[37][4]/C



