
---------- Begin Simulation Statistics ----------
final_tick                                22962291250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    422                       # Simulator instruction rate (inst/s)
host_mem_usage                                8512280                       # Number of bytes of host memory used
host_op_rate                                      433                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17209.58                       # Real time elapsed on the host
host_tick_rate                                1120563                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7257375                       # Number of instructions simulated
sim_ops                                       7458208                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019284                       # Number of seconds simulated
sim_ticks                                 19284416250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.113906                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  229075                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               238337                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                405                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4688                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            241212                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3822                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4434                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              612                       # Number of indirect misses.
system.cpu.branchPred.lookups                  271725                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11345                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          726                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1646480                       # Number of instructions committed
system.cpu.committedOps                       1681694                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.169938                       # CPI: cycles per instruction
system.cpu.discardedOps                         11723                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             930421                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             80962                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           428413                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1749585                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.315464                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      342                       # number of quiesce instructions executed
system.cpu.numCycles                          5219240                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       342                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1152658     68.54%     68.54% # Class of committed instruction
system.cpu.op_class_0::IntMult                    832      0.05%     68.59% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::MemRead                  84207      5.01%     73.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite                443997     26.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1681694                       # Class of committed instruction
system.cpu.quiesceCycles                     25635826                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3469655                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          750                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3659                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        395122                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              137894                       # Transaction distribution
system.membus.trans_dist::ReadResp             141580                       # Transaction distribution
system.membus.trans_dist::WriteReq              59798                       # Transaction distribution
system.membus.trans_dist::WriteResp             59798                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          208                       # Transaction distribution
system.membus.trans_dist::WriteClean               23                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3407                       # Transaction distribution
system.membus.trans_dist::ReadExReq               144                       # Transaction distribution
system.membus.trans_dist::ReadExResp              144                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3445                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           242                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       193834                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        193834                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        10125                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        10125                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       388780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       396558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       387668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       387668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 794351                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       220416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       220416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        37760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        50924                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12404892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12404892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12676232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            589274                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001308                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036148                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  588503     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                     771      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              589274                       # Request fanout histogram
system.membus.reqLayer6.occupancy           956973206                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7830749                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             9717468                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1505625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6427455                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          822619695                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           17781750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       155136                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       155136                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       320620                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       320620                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          406                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2700                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2604                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        65632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       761856                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       802816                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       951512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          364                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          638                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2970                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1049748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1574036                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12189696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12845056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15133032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1562993875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              8.1                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          732                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy   1301812658                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    787564000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3398392                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5097588                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6796783                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     15292763                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6796783                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5097588                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11894371                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3398392                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11894371                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     11894371                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     27187134                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2548794                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11894371                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2548794                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       16991958                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5097588                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1752711                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6850298                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2548794                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     16991958                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      4301504                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      23842257                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       137514                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       137514                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        56320                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        56320                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       360448                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       387668                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       525460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11534336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12404892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       229904                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       229904    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       229904                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    508582500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    743871000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     37706912                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38624416                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       851968                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       787604                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1639572                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      9426728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9455400                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       212992                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        24624                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       237616                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1955304818                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     13593567                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     33983917                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2002882301                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44179092                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40841475                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     85020567                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1999483910                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     54435042                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     33983917                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2087902868                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15925248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3145728                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19595264                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8847360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9043968                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3981312                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        98304                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4096000                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2211840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       282624                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2494464                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      3398392                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     23788742                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    825809182                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    163122801                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1016119116                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    458782879                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    468978054                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    927760932                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      3398392                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     23788742                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1284592060                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    632100855                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1943880049                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     10089805                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       849598                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     10939403                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      4247990                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      3398392                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      7646381                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     14337795                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      4247990                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     18585784                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     13172087                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      3398392                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     16570478                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      3398392                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      6796783                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     10195175                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     16570478                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      6796783                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      3398392                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     26765653                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       220480                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       222208                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       220480                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       220480                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3445                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           27                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3472                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     11433066                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        89606                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       11522672                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     11433066                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     11433066                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     11433066                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        89606                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      11522672                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       263316                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8388608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          22976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8823388                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3145728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3619264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       131072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              137873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          231                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        49152                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              56551                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      3398392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma     13654341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    434994137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2548794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1752711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1191428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             457539802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         766629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     13593567                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       849598                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    163122801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6796783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2548794                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187678173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         766629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      3398392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     27247908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       849598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    598116938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      9345577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      4301504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1191428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            645217975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       231.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    180023.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006467182500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          225                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          225                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              253433                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              59792                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      137873                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      56551                       # Number of write requests accepted
system.mem_ctrls.readBursts                    137873                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    56551                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    235                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3539                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4449103455                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  688190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8062100955                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32324.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58574.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        75                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   128322                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   52590                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                137871                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                56551                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  120979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    150                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.206079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   848.341561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.085893                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          427      3.21%      3.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          321      2.42%      5.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          171      1.29%      6.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          154      1.16%      8.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          334      2.51%     10.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          148      1.11%     11.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          145      1.09%     12.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          241      1.81%     14.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11350     85.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13291                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     611.831111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1366.073040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           171     76.00%     76.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.44%     76.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.89%     77.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18      8.00%     85.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.44%     85.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.44%     86.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            4      1.78%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.44%     88.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           10      4.44%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      3.56%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.44%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      3.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           225                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     251.382222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     70.775668                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    397.053743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            135     60.00%     60.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      5.78%     65.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            13      5.78%     71.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      1.33%     72.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.44%     73.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.89%     74.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      1.78%     76.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      1.78%     77.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.44%     78.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.44%     78.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.44%     79.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.44%     79.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.44%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      2.22%     82.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           40     17.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           225                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8808832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3619904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8823388                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3619264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       456.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    457.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    187.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19284356250                       # Total gap between requests
system.mem_ctrls.avgGap                      99187.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       263316                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8375744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        22720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16512                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3144640                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 3348610.565279620700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 13654341.235244806856                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 434327069.661753475666                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2499012.641878646798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1752710.559750544839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1178153.370341194561                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 856235.407177544315                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 13593566.774415586144                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 849597.923400974134                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 163066382.680886179209                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6796783.387207793072                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2548793.770202922635                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       131072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          359                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          231                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        49152                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     60160950                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    240294940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7665024145                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     45373190                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     34146810                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     17100920                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  34879045445                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4665534250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma  38790012000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 310388957250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5494654500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1150241250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     58750.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58324.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58479.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     59079.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     64427.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47634.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 150991538.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1139046.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma 151523484.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6314879.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2682936.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1497709.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15709222640                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1043280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2533306610                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 684                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           342                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     46849519.736842                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    223920435.427578                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          342    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       897875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545319375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             342                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6939755500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  16022535750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       779380                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           779380                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       779380                       # number of overall hits
system.cpu.icache.overall_hits::total          779380                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3445                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3445                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3445                       # number of overall misses
system.cpu.icache.overall_misses::total          3445                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    150451875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    150451875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    150451875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    150451875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       782825                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       782825                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       782825                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       782825                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004401                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004401                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004401                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004401                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43672.532656                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43672.532656                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43672.532656                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43672.532656                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3445                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3445                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3445                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3445                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    145098375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    145098375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    145098375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    145098375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004401                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004401                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004401                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004401                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42118.541364                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42118.541364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42118.541364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42118.541364                       # average overall mshr miss latency
system.cpu.icache.replacements                   3236                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       779380                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          779380                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3445                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3445                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    150451875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    150451875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       782825                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       782825                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004401                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004401                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43672.532656                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43672.532656                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3445                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3445                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    145098375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    145098375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004401                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004401                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42118.541364                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42118.541364                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           434.438391                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1493411                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3236                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            461.499073                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   434.438391                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.848512                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.848512                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1569094                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1569094                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       138522                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           138522                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       138522                       # number of overall hits
system.cpu.dcache.overall_hits::total          138522                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          515                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            515                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          515                       # number of overall misses
system.cpu.dcache.overall_misses::total           515                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     40897250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     40897250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     40897250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     40897250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       139037                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       139037                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       139037                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       139037                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003704                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003704                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003704                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003704                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79412.135922                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79412.135922                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79412.135922                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79412.135922                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          208                       # number of writebacks
system.cpu.dcache.writebacks::total               208                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          129                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          129                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          386                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          386                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          386                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          386                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3858                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3858                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     29927375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     29927375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     29927375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     29927375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8266625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8266625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002776                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002776                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002776                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002776                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77532.059585                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77532.059585                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77532.059585                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77532.059585                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2142.722913                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2142.722913                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    379                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        86136                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           86136                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          253                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           253                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19330250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19330250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        86389                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        86389                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002929                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002929                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76404.150198                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76404.150198                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          242                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          242                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          380                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          380                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18222500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18222500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8266625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8266625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002801                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002801                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75299.586777                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75299.586777                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21754.276316                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21754.276316                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        52386                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          52386                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          262                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          262                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     21567000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21567000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        52648                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        52648                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004976                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004976                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82316.793893                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82316.793893                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          144                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          144                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3478                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3478                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11704875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11704875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002735                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002735                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81283.854167                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81283.854167                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       193834                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       193834                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2014287750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2014287750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10391.818515                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10391.818515                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        54582                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        54582                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       139252                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       139252                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1960688581                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1960688581                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14080.146648                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14080.146648                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           498.382717                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7199                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               402                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.907960                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   498.382717                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.973404                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.973404                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          461                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2107206                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2107206                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22962291250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                22962500000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    422                       # Simulator instruction rate (inst/s)
host_mem_usage                                8512280                       # Number of bytes of host memory used
host_op_rate                                      433                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17209.67                       # Real time elapsed on the host
host_tick_rate                                1120569                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7257384                       # Number of instructions simulated
sim_ops                                       7458223                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019285                       # Number of seconds simulated
sim_ticks                                 19284625000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.112712                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  229076                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               238341                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                406                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4690                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            241213                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3822                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4435                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              613                       # Number of indirect misses.
system.cpu.branchPred.lookups                  271732                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11348                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          726                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1646489                       # Number of instructions committed
system.cpu.committedOps                       1681709                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.170124                       # CPI: cycles per instruction
system.cpu.discardedOps                         11728                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             930437                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             80963                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           428415                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1749862                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.315445                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      342                       # number of quiesce instructions executed
system.cpu.numCycles                          5219574                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       342                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1152666     68.54%     68.54% # Class of committed instruction
system.cpu.op_class_0::IntMult                    832      0.05%     68.59% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::MemRead                  84213      5.01%     73.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite                443997     26.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1681709                       # Class of committed instruction
system.cpu.quiesceCycles                     25635826                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3469712                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          751                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3662                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        395129                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              137894                       # Transaction distribution
system.membus.trans_dist::ReadResp             141584                       # Transaction distribution
system.membus.trans_dist::WriteReq              59798                       # Transaction distribution
system.membus.trans_dist::WriteResp             59798                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          210                       # Transaction distribution
system.membus.trans_dist::WriteClean               23                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3409                       # Transaction distribution
system.membus.trans_dist::ReadExReq               144                       # Transaction distribution
system.membus.trans_dist::ReadExResp              144                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3446                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           244                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       193834                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        193834                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        10130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        10130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       388786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       396564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       387668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       387668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 794362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       220544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       220544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        38016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        51180                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12404892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12404892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12676616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            589277                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001308                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036148                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  588506     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                     771      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              589277                       # Request fanout histogram
system.membus.reqLayer6.occupancy           956987706                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7830749                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             9722218                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1505625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6438955                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          822619695                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           17791750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       155136                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       155136                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       320620                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       320620                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          406                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2700                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2604                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        65632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       761856                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       802816                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       951512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          364                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          638                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2970                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1049748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1574036                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12189696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12845056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15133032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1562993875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              8.1                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          732                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy   1301812658                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    787564000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3398355                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5097532                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6796710                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     15292597                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6796710                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5097532                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11894242                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3398355                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11894242                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     11894242                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     27186839                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2548766                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11894242                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2548766                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       16991775                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5097532                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1752692                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6850224                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2548766                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     16991775                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      4301458                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      23841998                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       137514                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       137514                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        56320                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        56320                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       360448                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       387668                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       525460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11534336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12404892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       229904                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       229904    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       229904                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    508582500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    743871000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     37706912                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38624416                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       851968                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       787604                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1639572                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      9426728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9455400                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       212992                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        24624                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       237616                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1955283652                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     13593420                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     33983549                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2002860621                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44178614                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40841033                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     85019646                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1999462266                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     54434452                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     33983549                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2087880267                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15925248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3145728                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19595264                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8847360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9043968                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3981312                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        98304                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4096000                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2211840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       282624                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2494464                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      3398355                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     23788484                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    825800242                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    163121036                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1016108117                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    458777912                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    468972977                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    927750890                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      3398355                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     23788484                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1284578155                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    632094013                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1943859007                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     10089696                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       849589                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     10939285                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      4247944                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      3398355                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      7646299                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     14337639                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      4247944                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     18585583                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     13171944                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      3398355                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     16570299                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      3398355                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      6796710                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     10195065                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     16570299                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      6796710                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      3398355                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     26765364                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       220544                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       222272                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       220544                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       220544                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3446                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           27                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3473                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     11436261                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        89605                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       11525866                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     11436261                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     11436261                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     11436261                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        89605                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      11525866                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       263316                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8388608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          23104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8823516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3145728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3619392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       131072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              137875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          233                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        49152                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              56553                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      3398355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma     13654193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    434989428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2548766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1752692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1198053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             457541487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         773258                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     13593420                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       849589                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    163121036                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6796710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2548766                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187682778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         773258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      3398355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     27247613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       849589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    598110464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      9345476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      4301458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1198053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            645224265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       233.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    180023.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       357.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006467182500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          225                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          225                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              253439                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              59792                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      137875                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      56553                       # Number of write requests accepted
system.mem_ctrls.readBursts                    137875                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    56553                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    235                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3539                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4449121455                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  688200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8062171455                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32324.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58574.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        75                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   128323                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   52590                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                137873                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                56553                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  120979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    150                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.206079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   848.341561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.085893                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          427      3.21%      3.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          321      2.42%      5.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          171      1.29%      6.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          154      1.16%      8.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          334      2.51%     10.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          148      1.11%     11.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          145      1.09%     12.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          241      1.81%     14.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11350     85.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13291                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     611.831111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1366.073040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           171     76.00%     76.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.44%     76.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.89%     77.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18      8.00%     85.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.44%     85.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.44%     86.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            4      1.78%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.44%     88.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           10      4.44%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      3.56%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.44%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      3.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           225                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     251.382222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     70.775668                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    397.053743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            135     60.00%     60.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      5.78%     65.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            13      5.78%     71.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      1.33%     72.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.44%     73.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.89%     74.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      1.78%     76.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      1.78%     77.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.44%     78.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.44%     78.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.44%     79.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.44%     79.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.44%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      2.22%     82.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           40     17.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           225                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8808960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3619904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8823516                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3619392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       456.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    457.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    187.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19284741250                       # Total gap between requests
system.mem_ctrls.avgGap                      99187.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       263316                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8375744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        22848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16512                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3144640                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 3348574.317623495590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 13654193.431295657530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 434322368.207833945751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2498985.590852816589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1752691.587210018421                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1184778.029129422968                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 856226.138698574621                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 13593419.628330860287                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 849588.726770678768                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 163064617.538583189249                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6796709.814165430143                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2548766.180312036071                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       131072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          233                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        49152                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     60160950                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    240294940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7665024145                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     45373190                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     34146810                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     17171420                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  34879045445                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4665534250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma  38790012000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 310388957250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5494654500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1150241250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     58750.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58324.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58479.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     59079.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     64427.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47566.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 149695474.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1139046.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma 151523484.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6314879.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2682936.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1497709.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15709265765                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1043280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2533472235                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 684                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           342                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     46849519.736842                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    223920435.427578                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          342    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       897875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545319375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             342                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6939964250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  16022535750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       779393                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           779393                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       779393                       # number of overall hits
system.cpu.icache.overall_hits::total          779393                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3446                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3446                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3446                       # number of overall misses
system.cpu.icache.overall_misses::total          3446                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    150538125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    150538125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    150538125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    150538125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       782839                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       782839                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       782839                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       782839                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004402                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004402                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004402                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004402                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43684.888276                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43684.888276                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43684.888276                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43684.888276                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3446                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3446                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3446                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3446                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    145181625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    145181625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    145181625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    145181625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004402                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004402                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004402                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004402                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42130.477365                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42130.477365                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42130.477365                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42130.477365                       # average overall mshr miss latency
system.cpu.icache.replacements                   3238                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       779393                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          779393                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3446                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3446                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    150538125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    150538125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       782839                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       782839                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004402                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004402                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43684.888276                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43684.888276                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3446                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3446                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    145181625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    145181625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004402                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004402                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42130.477365                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42130.477365                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           434.438451                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2396812                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3678                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            651.661773                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   434.438451                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.848513                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.848513                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1569124                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1569124                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       138527                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           138527                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       138527                       # number of overall hits
system.cpu.dcache.overall_hits::total          138527                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          517                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            517                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          517                       # number of overall misses
system.cpu.dcache.overall_misses::total           517                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     41036000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     41036000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     41036000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     41036000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       139044                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       139044                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       139044                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       139044                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003718                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003718                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003718                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003718                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79373.307544                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79373.307544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79373.307544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79373.307544                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          210                       # number of writebacks
system.cpu.dcache.writebacks::total               210                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          129                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          129                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3858                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3858                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     30063250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     30063250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     30063250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     30063250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8266625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8266625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002790                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002790                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002790                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002790                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77482.603093                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77482.603093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77482.603093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77482.603093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2142.722913                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2142.722913                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    381                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        86141                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           86141                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          255                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           255                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19469000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19469000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        86396                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        86396                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002952                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002952                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76349.019608                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76349.019608                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          244                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          244                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          380                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          380                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18358375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18358375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8266625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8266625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002824                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002824                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75239.241803                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75239.241803                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21754.276316                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21754.276316                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        52386                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          52386                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          262                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          262                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     21567000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21567000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        52648                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        52648                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004976                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004976                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82316.793893                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82316.793893                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          144                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          144                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3478                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3478                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11704875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11704875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002735                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002735                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81283.854167                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81283.854167                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       193834                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       193834                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2014287750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2014287750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10391.818515                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10391.818515                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        54582                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        54582                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       139252                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       139252                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1960688581                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1960688581                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14080.146648                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14080.146648                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           498.382692                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              142764                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               900                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            158.626667                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   498.382692                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.973404                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.973404                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          459                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2107236                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2107236                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22962500000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
