
NRF24_Tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007508  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c4  08007618  08007618  00008618  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080079dc  080079dc  000091dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080079dc  080079dc  000089dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080079e4  080079e4  000091dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080079e4  080079e4  000089e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080079e8  080079e8  000089e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  080079ec  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f8  200001dc  08007bc8  000091dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004d4  08007bc8  000094d4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000091dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d6bc  00000000  00000000  00009205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a58  00000000  00000000  000168c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f98  00000000  00000000  00019320  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000be1  00000000  00000000  0001a2b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000195e6  00000000  00000000  0001ae99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011248  00000000  00000000  0003447f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d028  00000000  00000000  000456c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d26ef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000516c  00000000  00000000  000d2734  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  000d78a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08007600 	.word	0x08007600

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08007600 	.word	0x08007600

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_fmul>:
 8000160:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000164:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000168:	bf1e      	ittt	ne
 800016a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800016e:	ea92 0f0c 	teqne	r2, ip
 8000172:	ea93 0f0c 	teqne	r3, ip
 8000176:	d06f      	beq.n	8000258 <__aeabi_fmul+0xf8>
 8000178:	441a      	add	r2, r3
 800017a:	ea80 0c01 	eor.w	ip, r0, r1
 800017e:	0240      	lsls	r0, r0, #9
 8000180:	bf18      	it	ne
 8000182:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000186:	d01e      	beq.n	80001c6 <__aeabi_fmul+0x66>
 8000188:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800018c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000190:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000194:	fba0 3101 	umull	r3, r1, r0, r1
 8000198:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800019c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80001a0:	bf3e      	ittt	cc
 80001a2:	0049      	lslcc	r1, r1, #1
 80001a4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001a8:	005b      	lslcc	r3, r3, #1
 80001aa:	ea40 0001 	orr.w	r0, r0, r1
 80001ae:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80001b2:	2afd      	cmp	r2, #253	@ 0xfd
 80001b4:	d81d      	bhi.n	80001f2 <__aeabi_fmul+0x92>
 80001b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80001ba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001be:	bf08      	it	eq
 80001c0:	f020 0001 	biceq.w	r0, r0, #1
 80001c4:	4770      	bx	lr
 80001c6:	f090 0f00 	teq	r0, #0
 80001ca:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80001ce:	bf08      	it	eq
 80001d0:	0249      	lsleq	r1, r1, #9
 80001d2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001d6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001da:	3a7f      	subs	r2, #127	@ 0x7f
 80001dc:	bfc2      	ittt	gt
 80001de:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80001e2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001e6:	4770      	bxgt	lr
 80001e8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001ec:	f04f 0300 	mov.w	r3, #0
 80001f0:	3a01      	subs	r2, #1
 80001f2:	dc5d      	bgt.n	80002b0 <__aeabi_fmul+0x150>
 80001f4:	f112 0f19 	cmn.w	r2, #25
 80001f8:	bfdc      	itt	le
 80001fa:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80001fe:	4770      	bxle	lr
 8000200:	f1c2 0200 	rsb	r2, r2, #0
 8000204:	0041      	lsls	r1, r0, #1
 8000206:	fa21 f102 	lsr.w	r1, r1, r2
 800020a:	f1c2 0220 	rsb	r2, r2, #32
 800020e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000212:	ea5f 0031 	movs.w	r0, r1, rrx
 8000216:	f140 0000 	adc.w	r0, r0, #0
 800021a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800021e:	bf08      	it	eq
 8000220:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000224:	4770      	bx	lr
 8000226:	f092 0f00 	teq	r2, #0
 800022a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800022e:	bf02      	ittt	eq
 8000230:	0040      	lsleq	r0, r0, #1
 8000232:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000236:	3a01      	subeq	r2, #1
 8000238:	d0f9      	beq.n	800022e <__aeabi_fmul+0xce>
 800023a:	ea40 000c 	orr.w	r0, r0, ip
 800023e:	f093 0f00 	teq	r3, #0
 8000242:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000246:	bf02      	ittt	eq
 8000248:	0049      	lsleq	r1, r1, #1
 800024a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800024e:	3b01      	subeq	r3, #1
 8000250:	d0f9      	beq.n	8000246 <__aeabi_fmul+0xe6>
 8000252:	ea41 010c 	orr.w	r1, r1, ip
 8000256:	e78f      	b.n	8000178 <__aeabi_fmul+0x18>
 8000258:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800025c:	ea92 0f0c 	teq	r2, ip
 8000260:	bf18      	it	ne
 8000262:	ea93 0f0c 	teqne	r3, ip
 8000266:	d00a      	beq.n	800027e <__aeabi_fmul+0x11e>
 8000268:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800026c:	bf18      	it	ne
 800026e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000272:	d1d8      	bne.n	8000226 <__aeabi_fmul+0xc6>
 8000274:	ea80 0001 	eor.w	r0, r0, r1
 8000278:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f090 0f00 	teq	r0, #0
 8000282:	bf17      	itett	ne
 8000284:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000288:	4608      	moveq	r0, r1
 800028a:	f091 0f00 	teqne	r1, #0
 800028e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000292:	d014      	beq.n	80002be <__aeabi_fmul+0x15e>
 8000294:	ea92 0f0c 	teq	r2, ip
 8000298:	d101      	bne.n	800029e <__aeabi_fmul+0x13e>
 800029a:	0242      	lsls	r2, r0, #9
 800029c:	d10f      	bne.n	80002be <__aeabi_fmul+0x15e>
 800029e:	ea93 0f0c 	teq	r3, ip
 80002a2:	d103      	bne.n	80002ac <__aeabi_fmul+0x14c>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	bf18      	it	ne
 80002a8:	4608      	movne	r0, r1
 80002aa:	d108      	bne.n	80002be <__aeabi_fmul+0x15e>
 80002ac:	ea80 0001 	eor.w	r0, r0, r1
 80002b0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002b4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002b8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002bc:	4770      	bx	lr
 80002be:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002c2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_drsub>:
 80002c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002cc:	e002      	b.n	80002d4 <__adddf3>
 80002ce:	bf00      	nop

080002d0 <__aeabi_dsub>:
 80002d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002d4 <__adddf3>:
 80002d4:	b530      	push	{r4, r5, lr}
 80002d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002de:	ea94 0f05 	teq	r4, r5
 80002e2:	bf08      	it	eq
 80002e4:	ea90 0f02 	teqeq	r0, r2
 80002e8:	bf1f      	itttt	ne
 80002ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002fa:	f000 80e2 	beq.w	80004c2 <__adddf3+0x1ee>
 80002fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000302:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000306:	bfb8      	it	lt
 8000308:	426d      	neglt	r5, r5
 800030a:	dd0c      	ble.n	8000326 <__adddf3+0x52>
 800030c:	442c      	add	r4, r5
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	ea82 0000 	eor.w	r0, r2, r0
 800031a:	ea83 0101 	eor.w	r1, r3, r1
 800031e:	ea80 0202 	eor.w	r2, r0, r2
 8000322:	ea81 0303 	eor.w	r3, r1, r3
 8000326:	2d36      	cmp	r5, #54	@ 0x36
 8000328:	bf88      	it	hi
 800032a:	bd30      	pophi	{r4, r5, pc}
 800032c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000330:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000334:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000338:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x70>
 800033e:	4240      	negs	r0, r0
 8000340:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000344:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000348:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800034c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000350:	d002      	beq.n	8000358 <__adddf3+0x84>
 8000352:	4252      	negs	r2, r2
 8000354:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000358:	ea94 0f05 	teq	r4, r5
 800035c:	f000 80a7 	beq.w	80004ae <__adddf3+0x1da>
 8000360:	f1a4 0401 	sub.w	r4, r4, #1
 8000364:	f1d5 0e20 	rsbs	lr, r5, #32
 8000368:	db0d      	blt.n	8000386 <__adddf3+0xb2>
 800036a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800036e:	fa22 f205 	lsr.w	r2, r2, r5
 8000372:	1880      	adds	r0, r0, r2
 8000374:	f141 0100 	adc.w	r1, r1, #0
 8000378:	fa03 f20e 	lsl.w	r2, r3, lr
 800037c:	1880      	adds	r0, r0, r2
 800037e:	fa43 f305 	asr.w	r3, r3, r5
 8000382:	4159      	adcs	r1, r3
 8000384:	e00e      	b.n	80003a4 <__adddf3+0xd0>
 8000386:	f1a5 0520 	sub.w	r5, r5, #32
 800038a:	f10e 0e20 	add.w	lr, lr, #32
 800038e:	2a01      	cmp	r2, #1
 8000390:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000394:	bf28      	it	cs
 8000396:	f04c 0c02 	orrcs.w	ip, ip, #2
 800039a:	fa43 f305 	asr.w	r3, r3, r5
 800039e:	18c0      	adds	r0, r0, r3
 80003a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a8:	d507      	bpl.n	80003ba <__adddf3+0xe6>
 80003aa:	f04f 0e00 	mov.w	lr, #0
 80003ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80003b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003be:	d31b      	bcc.n	80003f8 <__adddf3+0x124>
 80003c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003c4:	d30c      	bcc.n	80003e0 <__adddf3+0x10c>
 80003c6:	0849      	lsrs	r1, r1, #1
 80003c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d0:	f104 0401 	add.w	r4, r4, #1
 80003d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003dc:	f080 809a 	bcs.w	8000514 <__adddf3+0x240>
 80003e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003e4:	bf08      	it	eq
 80003e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ea:	f150 0000 	adcs.w	r0, r0, #0
 80003ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003f2:	ea41 0105 	orr.w	r1, r1, r5
 80003f6:	bd30      	pop	{r4, r5, pc}
 80003f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003fc:	4140      	adcs	r0, r0
 80003fe:	eb41 0101 	adc.w	r1, r1, r1
 8000402:	3c01      	subs	r4, #1
 8000404:	bf28      	it	cs
 8000406:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800040a:	d2e9      	bcs.n	80003e0 <__adddf3+0x10c>
 800040c:	f091 0f00 	teq	r1, #0
 8000410:	bf04      	itt	eq
 8000412:	4601      	moveq	r1, r0
 8000414:	2000      	moveq	r0, #0
 8000416:	fab1 f381 	clz	r3, r1
 800041a:	bf08      	it	eq
 800041c:	3320      	addeq	r3, #32
 800041e:	f1a3 030b 	sub.w	r3, r3, #11
 8000422:	f1b3 0220 	subs.w	r2, r3, #32
 8000426:	da0c      	bge.n	8000442 <__adddf3+0x16e>
 8000428:	320c      	adds	r2, #12
 800042a:	dd08      	ble.n	800043e <__adddf3+0x16a>
 800042c:	f102 0c14 	add.w	ip, r2, #20
 8000430:	f1c2 020c 	rsb	r2, r2, #12
 8000434:	fa01 f00c 	lsl.w	r0, r1, ip
 8000438:	fa21 f102 	lsr.w	r1, r1, r2
 800043c:	e00c      	b.n	8000458 <__adddf3+0x184>
 800043e:	f102 0214 	add.w	r2, r2, #20
 8000442:	bfd8      	it	le
 8000444:	f1c2 0c20 	rsble	ip, r2, #32
 8000448:	fa01 f102 	lsl.w	r1, r1, r2
 800044c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000450:	bfdc      	itt	le
 8000452:	ea41 010c 	orrle.w	r1, r1, ip
 8000456:	4090      	lslle	r0, r2
 8000458:	1ae4      	subs	r4, r4, r3
 800045a:	bfa2      	ittt	ge
 800045c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000460:	4329      	orrge	r1, r5
 8000462:	bd30      	popge	{r4, r5, pc}
 8000464:	ea6f 0404 	mvn.w	r4, r4
 8000468:	3c1f      	subs	r4, #31
 800046a:	da1c      	bge.n	80004a6 <__adddf3+0x1d2>
 800046c:	340c      	adds	r4, #12
 800046e:	dc0e      	bgt.n	800048e <__adddf3+0x1ba>
 8000470:	f104 0414 	add.w	r4, r4, #20
 8000474:	f1c4 0220 	rsb	r2, r4, #32
 8000478:	fa20 f004 	lsr.w	r0, r0, r4
 800047c:	fa01 f302 	lsl.w	r3, r1, r2
 8000480:	ea40 0003 	orr.w	r0, r0, r3
 8000484:	fa21 f304 	lsr.w	r3, r1, r4
 8000488:	ea45 0103 	orr.w	r1, r5, r3
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f1c4 040c 	rsb	r4, r4, #12
 8000492:	f1c4 0220 	rsb	r2, r4, #32
 8000496:	fa20 f002 	lsr.w	r0, r0, r2
 800049a:	fa01 f304 	lsl.w	r3, r1, r4
 800049e:	ea40 0003 	orr.w	r0, r0, r3
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	fa21 f004 	lsr.w	r0, r1, r4
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	f094 0f00 	teq	r4, #0
 80004b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004b6:	bf06      	itte	eq
 80004b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004bc:	3401      	addeq	r4, #1
 80004be:	3d01      	subne	r5, #1
 80004c0:	e74e      	b.n	8000360 <__adddf3+0x8c>
 80004c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004c6:	bf18      	it	ne
 80004c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004cc:	d029      	beq.n	8000522 <__adddf3+0x24e>
 80004ce:	ea94 0f05 	teq	r4, r5
 80004d2:	bf08      	it	eq
 80004d4:	ea90 0f02 	teqeq	r0, r2
 80004d8:	d005      	beq.n	80004e6 <__adddf3+0x212>
 80004da:	ea54 0c00 	orrs.w	ip, r4, r0
 80004de:	bf04      	itt	eq
 80004e0:	4619      	moveq	r1, r3
 80004e2:	4610      	moveq	r0, r2
 80004e4:	bd30      	pop	{r4, r5, pc}
 80004e6:	ea91 0f03 	teq	r1, r3
 80004ea:	bf1e      	ittt	ne
 80004ec:	2100      	movne	r1, #0
 80004ee:	2000      	movne	r0, #0
 80004f0:	bd30      	popne	{r4, r5, pc}
 80004f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004f6:	d105      	bne.n	8000504 <__adddf3+0x230>
 80004f8:	0040      	lsls	r0, r0, #1
 80004fa:	4149      	adcs	r1, r1
 80004fc:	bf28      	it	cs
 80004fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000502:	bd30      	pop	{r4, r5, pc}
 8000504:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000508:	bf3c      	itt	cc
 800050a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800050e:	bd30      	popcc	{r4, r5, pc}
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000514:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000518:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800051c:	f04f 0000 	mov.w	r0, #0
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000526:	bf1a      	itte	ne
 8000528:	4619      	movne	r1, r3
 800052a:	4610      	movne	r0, r2
 800052c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000530:	bf1c      	itt	ne
 8000532:	460b      	movne	r3, r1
 8000534:	4602      	movne	r2, r0
 8000536:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800053a:	bf06      	itte	eq
 800053c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000540:	ea91 0f03 	teqeq	r1, r3
 8000544:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	bf00      	nop

0800054c <__aeabi_ui2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f04f 0500 	mov.w	r5, #0
 8000564:	f04f 0100 	mov.w	r1, #0
 8000568:	e750      	b.n	800040c <__adddf3+0x138>
 800056a:	bf00      	nop

0800056c <__aeabi_i2d>:
 800056c:	f090 0f00 	teq	r0, #0
 8000570:	bf04      	itt	eq
 8000572:	2100      	moveq	r1, #0
 8000574:	4770      	bxeq	lr
 8000576:	b530      	push	{r4, r5, lr}
 8000578:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800057c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000580:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000584:	bf48      	it	mi
 8000586:	4240      	negmi	r0, r0
 8000588:	f04f 0100 	mov.w	r1, #0
 800058c:	e73e      	b.n	800040c <__adddf3+0x138>
 800058e:	bf00      	nop

08000590 <__aeabi_f2d>:
 8000590:	0042      	lsls	r2, r0, #1
 8000592:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000596:	ea4f 0131 	mov.w	r1, r1, rrx
 800059a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800059e:	bf1f      	itttt	ne
 80005a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005ac:	4770      	bxne	lr
 80005ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005b2:	bf08      	it	eq
 80005b4:	4770      	bxeq	lr
 80005b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005ba:	bf04      	itt	eq
 80005bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c0:	4770      	bxeq	lr
 80005c2:	b530      	push	{r4, r5, lr}
 80005c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d0:	e71c      	b.n	800040c <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_ul2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	e00a      	b.n	80005fa <__aeabi_l2d+0x16>

080005e4 <__aeabi_l2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005f2:	d502      	bpl.n	80005fa <__aeabi_l2d+0x16>
 80005f4:	4240      	negs	r0, r0
 80005f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000602:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000606:	f43f aed8 	beq.w	80003ba <__adddf3+0xe6>
 800060a:	f04f 0203 	mov.w	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000622:	f1c2 0320 	rsb	r3, r2, #32
 8000626:	fa00 fc03 	lsl.w	ip, r0, r3
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000632:	ea40 000e 	orr.w	r0, r0, lr
 8000636:	fa21 f102 	lsr.w	r1, r1, r2
 800063a:	4414      	add	r4, r2
 800063c:	e6bd      	b.n	80003ba <__adddf3+0xe6>
 800063e:	bf00      	nop

08000640 <__aeabi_dmul>:
 8000640:	b570      	push	{r4, r5, r6, lr}
 8000642:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000646:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800064a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800064e:	bf1d      	ittte	ne
 8000650:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000654:	ea94 0f0c 	teqne	r4, ip
 8000658:	ea95 0f0c 	teqne	r5, ip
 800065c:	f000 f8de 	bleq	800081c <__aeabi_dmul+0x1dc>
 8000660:	442c      	add	r4, r5
 8000662:	ea81 0603 	eor.w	r6, r1, r3
 8000666:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800066a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800066e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000672:	bf18      	it	ne
 8000674:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000678:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800067c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000680:	d038      	beq.n	80006f4 <__aeabi_dmul+0xb4>
 8000682:	fba0 ce02 	umull	ip, lr, r0, r2
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800068e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000692:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000696:	f04f 0600 	mov.w	r6, #0
 800069a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800069e:	f09c 0f00 	teq	ip, #0
 80006a2:	bf18      	it	ne
 80006a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006b4:	d204      	bcs.n	80006c0 <__aeabi_dmul+0x80>
 80006b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ba:	416d      	adcs	r5, r5
 80006bc:	eb46 0606 	adc.w	r6, r6, r6
 80006c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d8:	bf88      	it	hi
 80006da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006de:	d81e      	bhi.n	800071e <__aeabi_dmul+0xde>
 80006e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006e4:	bf08      	it	eq
 80006e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ea:	f150 0000 	adcs.w	r0, r0, #0
 80006ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f8:	ea46 0101 	orr.w	r1, r6, r1
 80006fc:	ea40 0002 	orr.w	r0, r0, r2
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000708:	bfc2      	ittt	gt
 800070a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800070e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000712:	bd70      	popgt	{r4, r5, r6, pc}
 8000714:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000718:	f04f 0e00 	mov.w	lr, #0
 800071c:	3c01      	subs	r4, #1
 800071e:	f300 80ab 	bgt.w	8000878 <__aeabi_dmul+0x238>
 8000722:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000726:	bfde      	ittt	le
 8000728:	2000      	movle	r0, #0
 800072a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800072e:	bd70      	pople	{r4, r5, r6, pc}
 8000730:	f1c4 0400 	rsb	r4, r4, #0
 8000734:	3c20      	subs	r4, #32
 8000736:	da35      	bge.n	80007a4 <__aeabi_dmul+0x164>
 8000738:	340c      	adds	r4, #12
 800073a:	dc1b      	bgt.n	8000774 <__aeabi_dmul+0x134>
 800073c:	f104 0414 	add.w	r4, r4, #20
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f305 	lsl.w	r3, r0, r5
 8000748:	fa20 f004 	lsr.w	r0, r0, r4
 800074c:	fa01 f205 	lsl.w	r2, r1, r5
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000758:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	fa21 f604 	lsr.w	r6, r1, r4
 8000764:	eb42 0106 	adc.w	r1, r2, r6
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 040c 	rsb	r4, r4, #12
 8000778:	f1c4 0520 	rsb	r5, r4, #32
 800077c:	fa00 f304 	lsl.w	r3, r0, r4
 8000780:	fa20 f005 	lsr.w	r0, r0, r5
 8000784:	fa01 f204 	lsl.w	r2, r1, r4
 8000788:	ea40 0002 	orr.w	r0, r0, r2
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000794:	f141 0100 	adc.w	r1, r1, #0
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f1c4 0520 	rsb	r5, r4, #32
 80007a8:	fa00 f205 	lsl.w	r2, r0, r5
 80007ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b0:	fa20 f304 	lsr.w	r3, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea43 0302 	orr.w	r3, r3, r2
 80007bc:	fa21 f004 	lsr.w	r0, r1, r4
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c4:	fa21 f204 	lsr.w	r2, r1, r4
 80007c8:	ea20 0002 	bic.w	r0, r0, r2
 80007cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f094 0f00 	teq	r4, #0
 80007e0:	d10f      	bne.n	8000802 <__aeabi_dmul+0x1c2>
 80007e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007e6:	0040      	lsls	r0, r0, #1
 80007e8:	eb41 0101 	adc.w	r1, r1, r1
 80007ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3c01      	subeq	r4, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1a6>
 80007f6:	ea41 0106 	orr.w	r1, r1, r6
 80007fa:	f095 0f00 	teq	r5, #0
 80007fe:	bf18      	it	ne
 8000800:	4770      	bxne	lr
 8000802:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000806:	0052      	lsls	r2, r2, #1
 8000808:	eb43 0303 	adc.w	r3, r3, r3
 800080c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000810:	bf08      	it	eq
 8000812:	3d01      	subeq	r5, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1c6>
 8000816:	ea43 0306 	orr.w	r3, r3, r6
 800081a:	4770      	bx	lr
 800081c:	ea94 0f0c 	teq	r4, ip
 8000820:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000824:	bf18      	it	ne
 8000826:	ea95 0f0c 	teqne	r5, ip
 800082a:	d00c      	beq.n	8000846 <__aeabi_dmul+0x206>
 800082c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000830:	bf18      	it	ne
 8000832:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000836:	d1d1      	bne.n	80007dc <__aeabi_dmul+0x19c>
 8000838:	ea81 0103 	eor.w	r1, r1, r3
 800083c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000840:	f04f 0000 	mov.w	r0, #0
 8000844:	bd70      	pop	{r4, r5, r6, pc}
 8000846:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800084a:	bf06      	itte	eq
 800084c:	4610      	moveq	r0, r2
 800084e:	4619      	moveq	r1, r3
 8000850:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000854:	d019      	beq.n	800088a <__aeabi_dmul+0x24a>
 8000856:	ea94 0f0c 	teq	r4, ip
 800085a:	d102      	bne.n	8000862 <__aeabi_dmul+0x222>
 800085c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000860:	d113      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000862:	ea95 0f0c 	teq	r5, ip
 8000866:	d105      	bne.n	8000874 <__aeabi_dmul+0x234>
 8000868:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800086c:	bf1c      	itt	ne
 800086e:	4610      	movne	r0, r2
 8000870:	4619      	movne	r1, r3
 8000872:	d10a      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000874:	ea81 0103 	eor.w	r1, r1, r3
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800087c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000880:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800088e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000892:	bd70      	pop	{r4, r5, r6, pc}

08000894 <__aeabi_ddiv>:
 8000894:	b570      	push	{r4, r5, r6, lr}
 8000896:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800089a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800089e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008a2:	bf1d      	ittte	ne
 80008a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a8:	ea94 0f0c 	teqne	r4, ip
 80008ac:	ea95 0f0c 	teqne	r5, ip
 80008b0:	f000 f8a7 	bleq	8000a02 <__aeabi_ddiv+0x16e>
 80008b4:	eba4 0405 	sub.w	r4, r4, r5
 80008b8:	ea81 0e03 	eor.w	lr, r1, r3
 80008bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008c4:	f000 8088 	beq.w	80009d8 <__aeabi_ddiv+0x144>
 80008c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ec:	429d      	cmp	r5, r3
 80008ee:	bf08      	it	eq
 80008f0:	4296      	cmpeq	r6, r2
 80008f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008fa:	d202      	bcs.n	8000902 <__aeabi_ddiv+0x6e>
 80008fc:	085b      	lsrs	r3, r3, #1
 80008fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000902:	1ab6      	subs	r6, r6, r2
 8000904:	eb65 0503 	sbc.w	r5, r5, r3
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000912:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 000c 	orrcs.w	r0, r0, ip
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000970:	ea55 0e06 	orrs.w	lr, r5, r6
 8000974:	d018      	beq.n	80009a8 <__aeabi_ddiv+0x114>
 8000976:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800097a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800097e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000982:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000986:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800098a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800098e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000992:	d1c0      	bne.n	8000916 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000998:	d10b      	bne.n	80009b2 <__aeabi_ddiv+0x11e>
 800099a:	ea41 0100 	orr.w	r1, r1, r0
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009a6:	e7b6      	b.n	8000916 <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009ac:	bf04      	itt	eq
 80009ae:	4301      	orreq	r1, r0
 80009b0:	2000      	moveq	r0, #0
 80009b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009b6:	bf88      	it	hi
 80009b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009bc:	f63f aeaf 	bhi.w	800071e <__aeabi_dmul+0xde>
 80009c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009c4:	bf04      	itt	eq
 80009c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ce:	f150 0000 	adcs.w	r0, r0, #0
 80009d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009e4:	bfc2      	ittt	gt
 80009e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	popgt	{r4, r5, r6, pc}
 80009f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009f4:	f04f 0e00 	mov.w	lr, #0
 80009f8:	3c01      	subs	r4, #1
 80009fa:	e690      	b.n	800071e <__aeabi_dmul+0xde>
 80009fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000a00:	e68d      	b.n	800071e <__aeabi_dmul+0xde>
 8000a02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a06:	ea94 0f0c 	teq	r4, ip
 8000a0a:	bf08      	it	eq
 8000a0c:	ea95 0f0c 	teqeq	r5, ip
 8000a10:	f43f af3b 	beq.w	800088a <__aeabi_dmul+0x24a>
 8000a14:	ea94 0f0c 	teq	r4, ip
 8000a18:	d10a      	bne.n	8000a30 <__aeabi_ddiv+0x19c>
 8000a1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a1e:	f47f af34 	bne.w	800088a <__aeabi_dmul+0x24a>
 8000a22:	ea95 0f0c 	teq	r5, ip
 8000a26:	f47f af25 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e72c      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a30:	ea95 0f0c 	teq	r5, ip
 8000a34:	d106      	bne.n	8000a44 <__aeabi_ddiv+0x1b0>
 8000a36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a3a:	f43f aefd 	beq.w	8000838 <__aeabi_dmul+0x1f8>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e722      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a4e:	f47f aec5 	bne.w	80007dc <__aeabi_dmul+0x19c>
 8000a52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a56:	f47f af0d 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a5e:	f47f aeeb 	bne.w	8000838 <__aeabi_dmul+0x1f8>
 8000a62:	e712      	b.n	800088a <__aeabi_dmul+0x24a>

08000a64 <__gedf2>:
 8000a64:	f04f 3cff 	mov.w	ip, #4294967295
 8000a68:	e006      	b.n	8000a78 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__ledf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	e002      	b.n	8000a78 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__cmpdf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a8e:	d01b      	beq.n	8000ac8 <__cmpdf2+0x54>
 8000a90:	b001      	add	sp, #4
 8000a92:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a96:	bf0c      	ite	eq
 8000a98:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a9c:	ea91 0f03 	teqne	r1, r3
 8000aa0:	bf02      	ittt	eq
 8000aa2:	ea90 0f02 	teqeq	r0, r2
 8000aa6:	2000      	moveq	r0, #0
 8000aa8:	4770      	bxeq	lr
 8000aaa:	f110 0f00 	cmn.w	r0, #0
 8000aae:	ea91 0f03 	teq	r1, r3
 8000ab2:	bf58      	it	pl
 8000ab4:	4299      	cmppl	r1, r3
 8000ab6:	bf08      	it	eq
 8000ab8:	4290      	cmpeq	r0, r2
 8000aba:	bf2c      	ite	cs
 8000abc:	17d8      	asrcs	r0, r3, #31
 8000abe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ac2:	f040 0001 	orr.w	r0, r0, #1
 8000ac6:	4770      	bx	lr
 8000ac8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d102      	bne.n	8000ad8 <__cmpdf2+0x64>
 8000ad2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad6:	d107      	bne.n	8000ae8 <__cmpdf2+0x74>
 8000ad8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000adc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae0:	d1d6      	bne.n	8000a90 <__cmpdf2+0x1c>
 8000ae2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae6:	d0d3      	beq.n	8000a90 <__cmpdf2+0x1c>
 8000ae8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdrcmple>:
 8000af0:	4684      	mov	ip, r0
 8000af2:	4610      	mov	r0, r2
 8000af4:	4662      	mov	r2, ip
 8000af6:	468c      	mov	ip, r1
 8000af8:	4619      	mov	r1, r3
 8000afa:	4663      	mov	r3, ip
 8000afc:	e000      	b.n	8000b00 <__aeabi_cdcmpeq>
 8000afe:	bf00      	nop

08000b00 <__aeabi_cdcmpeq>:
 8000b00:	b501      	push	{r0, lr}
 8000b02:	f7ff ffb7 	bl	8000a74 <__cmpdf2>
 8000b06:	2800      	cmp	r0, #0
 8000b08:	bf48      	it	mi
 8000b0a:	f110 0f00 	cmnmi.w	r0, #0
 8000b0e:	bd01      	pop	{r0, pc}

08000b10 <__aeabi_dcmpeq>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff fff4 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b18:	bf0c      	ite	eq
 8000b1a:	2001      	moveq	r0, #1
 8000b1c:	2000      	movne	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmplt>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffea 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b2c:	bf34      	ite	cc
 8000b2e:	2001      	movcc	r0, #1
 8000b30:	2000      	movcs	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmple>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffe0 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpge>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffce 	bl	8000af0 <__aeabi_cdrcmple>
 8000b54:	bf94      	ite	ls
 8000b56:	2001      	movls	r0, #1
 8000b58:	2000      	movhi	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpgt>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffc4 	bl	8000af0 <__aeabi_cdrcmple>
 8000b68:	bf34      	ite	cc
 8000b6a:	2001      	movcc	r0, #1
 8000b6c:	2000      	movcs	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpun>:
 8000b74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x10>
 8000b7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b82:	d10a      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b8c:	d102      	bne.n	8000b94 <__aeabi_dcmpun+0x20>
 8000b8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0001 	mov.w	r0, #1
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2iz>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba8:	d215      	bcs.n	8000bd6 <__aeabi_d2iz+0x36>
 8000baa:	d511      	bpl.n	8000bd0 <__aeabi_d2iz+0x30>
 8000bac:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bb4:	d912      	bls.n	8000bdc <__aeabi_d2iz+0x3c>
 8000bb6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bbe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bc2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bc6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bca:	bf18      	it	ne
 8000bcc:	4240      	negne	r0, r0
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d105      	bne.n	8000be8 <__aeabi_d2iz+0x48>
 8000bdc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be0:	bf08      	it	eq
 8000be2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <__aeabi_frsub>:
 8000bf0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000bf4:	e002      	b.n	8000bfc <__addsf3>
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_fsub>:
 8000bf8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000bfc <__addsf3>:
 8000bfc:	0042      	lsls	r2, r0, #1
 8000bfe:	bf1f      	itttt	ne
 8000c00:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c04:	ea92 0f03 	teqne	r2, r3
 8000c08:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c0c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c10:	d06a      	beq.n	8000ce8 <__addsf3+0xec>
 8000c12:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c16:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c1a:	bfc1      	itttt	gt
 8000c1c:	18d2      	addgt	r2, r2, r3
 8000c1e:	4041      	eorgt	r1, r0
 8000c20:	4048      	eorgt	r0, r1
 8000c22:	4041      	eorgt	r1, r0
 8000c24:	bfb8      	it	lt
 8000c26:	425b      	neglt	r3, r3
 8000c28:	2b19      	cmp	r3, #25
 8000c2a:	bf88      	it	hi
 8000c2c:	4770      	bxhi	lr
 8000c2e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c32:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c36:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c3a:	bf18      	it	ne
 8000c3c:	4240      	negne	r0, r0
 8000c3e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c42:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c46:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c4a:	bf18      	it	ne
 8000c4c:	4249      	negne	r1, r1
 8000c4e:	ea92 0f03 	teq	r2, r3
 8000c52:	d03f      	beq.n	8000cd4 <__addsf3+0xd8>
 8000c54:	f1a2 0201 	sub.w	r2, r2, #1
 8000c58:	fa41 fc03 	asr.w	ip, r1, r3
 8000c5c:	eb10 000c 	adds.w	r0, r0, ip
 8000c60:	f1c3 0320 	rsb	r3, r3, #32
 8000c64:	fa01 f103 	lsl.w	r1, r1, r3
 8000c68:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6c:	d502      	bpl.n	8000c74 <__addsf3+0x78>
 8000c6e:	4249      	negs	r1, r1
 8000c70:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c74:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c78:	d313      	bcc.n	8000ca2 <__addsf3+0xa6>
 8000c7a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c7e:	d306      	bcc.n	8000c8e <__addsf3+0x92>
 8000c80:	0840      	lsrs	r0, r0, #1
 8000c82:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c86:	f102 0201 	add.w	r2, r2, #1
 8000c8a:	2afe      	cmp	r2, #254	@ 0xfe
 8000c8c:	d251      	bcs.n	8000d32 <__addsf3+0x136>
 8000c8e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c92:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c96:	bf08      	it	eq
 8000c98:	f020 0001 	biceq.w	r0, r0, #1
 8000c9c:	ea40 0003 	orr.w	r0, r0, r3
 8000ca0:	4770      	bx	lr
 8000ca2:	0049      	lsls	r1, r1, #1
 8000ca4:	eb40 0000 	adc.w	r0, r0, r0
 8000ca8:	3a01      	subs	r2, #1
 8000caa:	bf28      	it	cs
 8000cac:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000cb0:	d2ed      	bcs.n	8000c8e <__addsf3+0x92>
 8000cb2:	fab0 fc80 	clz	ip, r0
 8000cb6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cba:	ebb2 020c 	subs.w	r2, r2, ip
 8000cbe:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cc2:	bfaa      	itet	ge
 8000cc4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cc8:	4252      	neglt	r2, r2
 8000cca:	4318      	orrge	r0, r3
 8000ccc:	bfbc      	itt	lt
 8000cce:	40d0      	lsrlt	r0, r2
 8000cd0:	4318      	orrlt	r0, r3
 8000cd2:	4770      	bx	lr
 8000cd4:	f092 0f00 	teq	r2, #0
 8000cd8:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000cdc:	bf06      	itte	eq
 8000cde:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000ce2:	3201      	addeq	r2, #1
 8000ce4:	3b01      	subne	r3, #1
 8000ce6:	e7b5      	b.n	8000c54 <__addsf3+0x58>
 8000ce8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cec:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cf0:	bf18      	it	ne
 8000cf2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cf6:	d021      	beq.n	8000d3c <__addsf3+0x140>
 8000cf8:	ea92 0f03 	teq	r2, r3
 8000cfc:	d004      	beq.n	8000d08 <__addsf3+0x10c>
 8000cfe:	f092 0f00 	teq	r2, #0
 8000d02:	bf08      	it	eq
 8000d04:	4608      	moveq	r0, r1
 8000d06:	4770      	bx	lr
 8000d08:	ea90 0f01 	teq	r0, r1
 8000d0c:	bf1c      	itt	ne
 8000d0e:	2000      	movne	r0, #0
 8000d10:	4770      	bxne	lr
 8000d12:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d16:	d104      	bne.n	8000d22 <__addsf3+0x126>
 8000d18:	0040      	lsls	r0, r0, #1
 8000d1a:	bf28      	it	cs
 8000d1c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d20:	4770      	bx	lr
 8000d22:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d26:	bf3c      	itt	cc
 8000d28:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d2c:	4770      	bxcc	lr
 8000d2e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d32:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d36:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d3a:	4770      	bx	lr
 8000d3c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d40:	bf16      	itet	ne
 8000d42:	4608      	movne	r0, r1
 8000d44:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d48:	4601      	movne	r1, r0
 8000d4a:	0242      	lsls	r2, r0, #9
 8000d4c:	bf06      	itte	eq
 8000d4e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d52:	ea90 0f01 	teqeq	r0, r1
 8000d56:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d5a:	4770      	bx	lr

08000d5c <__aeabi_ui2f>:
 8000d5c:	f04f 0300 	mov.w	r3, #0
 8000d60:	e004      	b.n	8000d6c <__aeabi_i2f+0x8>
 8000d62:	bf00      	nop

08000d64 <__aeabi_i2f>:
 8000d64:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d68:	bf48      	it	mi
 8000d6a:	4240      	negmi	r0, r0
 8000d6c:	ea5f 0c00 	movs.w	ip, r0
 8000d70:	bf08      	it	eq
 8000d72:	4770      	bxeq	lr
 8000d74:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d78:	4601      	mov	r1, r0
 8000d7a:	f04f 0000 	mov.w	r0, #0
 8000d7e:	e01c      	b.n	8000dba <__aeabi_l2f+0x2a>

08000d80 <__aeabi_ul2f>:
 8000d80:	ea50 0201 	orrs.w	r2, r0, r1
 8000d84:	bf08      	it	eq
 8000d86:	4770      	bxeq	lr
 8000d88:	f04f 0300 	mov.w	r3, #0
 8000d8c:	e00a      	b.n	8000da4 <__aeabi_l2f+0x14>
 8000d8e:	bf00      	nop

08000d90 <__aeabi_l2f>:
 8000d90:	ea50 0201 	orrs.w	r2, r0, r1
 8000d94:	bf08      	it	eq
 8000d96:	4770      	bxeq	lr
 8000d98:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d9c:	d502      	bpl.n	8000da4 <__aeabi_l2f+0x14>
 8000d9e:	4240      	negs	r0, r0
 8000da0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000da4:	ea5f 0c01 	movs.w	ip, r1
 8000da8:	bf02      	ittt	eq
 8000daa:	4684      	moveq	ip, r0
 8000dac:	4601      	moveq	r1, r0
 8000dae:	2000      	moveq	r0, #0
 8000db0:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000db4:	bf08      	it	eq
 8000db6:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000dba:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000dbe:	fabc f28c 	clz	r2, ip
 8000dc2:	3a08      	subs	r2, #8
 8000dc4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000dc8:	db10      	blt.n	8000dec <__aeabi_l2f+0x5c>
 8000dca:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dce:	4463      	add	r3, ip
 8000dd0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dd4:	f1c2 0220 	rsb	r2, r2, #32
 8000dd8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000ddc:	fa20 f202 	lsr.w	r2, r0, r2
 8000de0:	eb43 0002 	adc.w	r0, r3, r2
 8000de4:	bf08      	it	eq
 8000de6:	f020 0001 	biceq.w	r0, r0, #1
 8000dea:	4770      	bx	lr
 8000dec:	f102 0220 	add.w	r2, r2, #32
 8000df0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000df4:	f1c2 0220 	rsb	r2, r2, #32
 8000df8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dfc:	fa21 f202 	lsr.w	r2, r1, r2
 8000e00:	eb43 0002 	adc.w	r0, r3, r2
 8000e04:	bf08      	it	eq
 8000e06:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e0a:	4770      	bx	lr

08000e0c <csn_high>:
#include "NRF24.h"

extern SPI_HandleTypeDef hspi1;


void csn_high(void){
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(csn_gpio_port, csn_gpio_pin, 1);
 8000e10:	2201      	movs	r2, #1
 8000e12:	2108      	movs	r1, #8
 8000e14:	4802      	ldr	r0, [pc, #8]	@ (8000e20 <csn_high+0x14>)
 8000e16:	f001 fe22 	bl	8002a5e <HAL_GPIO_WritePin>
}
 8000e1a:	bf00      	nop
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	40010800 	.word	0x40010800

08000e24 <csn_low>:

void csn_low(void){
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(csn_gpio_port, csn_gpio_pin, 0);
 8000e28:	2200      	movs	r2, #0
 8000e2a:	2108      	movs	r1, #8
 8000e2c:	4802      	ldr	r0, [pc, #8]	@ (8000e38 <csn_low+0x14>)
 8000e2e:	f001 fe16 	bl	8002a5e <HAL_GPIO_WritePin>
}
 8000e32:	bf00      	nop
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	40010800 	.word	0x40010800

08000e3c <ce_high>:

void ce_high(void){
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ce_gpio_port, ce_gpio_pin, 1);
 8000e40:	2201      	movs	r2, #1
 8000e42:	2110      	movs	r1, #16
 8000e44:	4802      	ldr	r0, [pc, #8]	@ (8000e50 <ce_high+0x14>)
 8000e46:	f001 fe0a 	bl	8002a5e <HAL_GPIO_WritePin>
}
 8000e4a:	bf00      	nop
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	40010800 	.word	0x40010800

08000e54 <ce_low>:

void ce_low(void){
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ce_gpio_port, ce_gpio_pin, 0);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	2110      	movs	r1, #16
 8000e5c:	4802      	ldr	r0, [pc, #8]	@ (8000e68 <ce_low+0x14>)
 8000e5e:	f001 fdfe 	bl	8002a5e <HAL_GPIO_WritePin>
}
 8000e62:	bf00      	nop
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	40010800 	.word	0x40010800

08000e6c <nrf24_w_reg>:

void nrf24_w_reg(uint8_t reg, uint8_t *data, uint8_t size){
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b084      	sub	sp, #16
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	4603      	mov	r3, r0
 8000e74:	6039      	str	r1, [r7, #0]
 8000e76:	71fb      	strb	r3, [r7, #7]
 8000e78:	4613      	mov	r3, r2
 8000e7a:	71bb      	strb	r3, [r7, #6]

	uint8_t cmd = W_REGISTER | reg;
 8000e7c:	79fb      	ldrb	r3, [r7, #7]
 8000e7e:	f043 0320 	orr.w	r3, r3, #32
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	73fb      	strb	r3, [r7, #15]

	csn_low();
 8000e86:	f7ff ffcd 	bl	8000e24 <csn_low>

	HAL_SPI_Transmit(&hspi1, &cmd, 1, spi_w_timeout);
 8000e8a:	f107 010f 	add.w	r1, r7, #15
 8000e8e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e92:	2201      	movs	r2, #1
 8000e94:	4808      	ldr	r0, [pc, #32]	@ (8000eb8 <nrf24_w_reg+0x4c>)
 8000e96:	f002 fa97 	bl	80033c8 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, data, size, spi_w_timeout);
 8000e9a:	79bb      	ldrb	r3, [r7, #6]
 8000e9c:	b29a      	uxth	r2, r3
 8000e9e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ea2:	6839      	ldr	r1, [r7, #0]
 8000ea4:	4804      	ldr	r0, [pc, #16]	@ (8000eb8 <nrf24_w_reg+0x4c>)
 8000ea6:	f002 fa8f 	bl	80033c8 <HAL_SPI_Transmit>

	csn_high();
 8000eaa:	f7ff ffaf 	bl	8000e0c <csn_high>
}
 8000eae:	bf00      	nop
 8000eb0:	3710      	adds	r7, #16
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	20000274 	.word	0x20000274

08000ebc <nrf24_r_reg>:

uint8_t nrf24_r_reg(uint8_t reg, uint8_t size){
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b084      	sub	sp, #16
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	460a      	mov	r2, r1
 8000ec6:	71fb      	strb	r3, [r7, #7]
 8000ec8:	4613      	mov	r3, r2
 8000eca:	71bb      	strb	r3, [r7, #6]
	uint8_t cmd = R_REGISTER | reg;
 8000ecc:	79fb      	ldrb	r3, [r7, #7]
 8000ece:	73fb      	strb	r3, [r7, #15]
	uint8_t data = 0;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	73bb      	strb	r3, [r7, #14]

	csn_low();
 8000ed4:	f7ff ffa6 	bl	8000e24 <csn_low>

	HAL_SPI_Transmit(&hspi1, &cmd, 1, spi_w_timeout);
 8000ed8:	f107 010f 	add.w	r1, r7, #15
 8000edc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	4809      	ldr	r0, [pc, #36]	@ (8000f08 <nrf24_r_reg+0x4c>)
 8000ee4:	f002 fa70 	bl	80033c8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &data, size, spi_r_timeout);
 8000ee8:	79bb      	ldrb	r3, [r7, #6]
 8000eea:	b29a      	uxth	r2, r3
 8000eec:	f107 010e 	add.w	r1, r7, #14
 8000ef0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ef4:	4804      	ldr	r0, [pc, #16]	@ (8000f08 <nrf24_r_reg+0x4c>)
 8000ef6:	f002 fbab 	bl	8003650 <HAL_SPI_Receive>

	csn_high();
 8000efa:	f7ff ff87 	bl	8000e0c <csn_high>

	return data;
 8000efe:	7bbb      	ldrb	r3, [r7, #14]
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	3710      	adds	r7, #16
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	20000274 	.word	0x20000274

08000f0c <nrf24_w_spec_cmd>:

void nrf24_w_spec_cmd(uint8_t cmd){
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4603      	mov	r3, r0
 8000f14:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi1, &cmd, 1, spi_w_timeout);
 8000f16:	1df9      	adds	r1, r7, #7
 8000f18:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	4803      	ldr	r0, [pc, #12]	@ (8000f2c <nrf24_w_spec_cmd+0x20>)
 8000f20:	f002 fa52 	bl	80033c8 <HAL_SPI_Transmit>
}
 8000f24:	bf00      	nop
 8000f26:	3708      	adds	r7, #8
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	20000274 	.word	0x20000274

08000f30 <nrf24_pwr_up>:

void nrf24_r_spec_reg(uint8_t *data, uint8_t size){
	HAL_SPI_Receive(&hspi1, data, size, spi_r_timeout);
}

void nrf24_pwr_up(void){
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 8000f36:	2300      	movs	r3, #0
 8000f38:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_reg(CONFIG, 1);
 8000f3a:	2101      	movs	r1, #1
 8000f3c:	2000      	movs	r0, #0
 8000f3e:	f7ff ffbd 	bl	8000ebc <nrf24_r_reg>
 8000f42:	4603      	mov	r3, r0
 8000f44:	71fb      	strb	r3, [r7, #7]

	data |= (1 << PWR_UP);
 8000f46:	79fb      	ldrb	r3, [r7, #7]
 8000f48:	f043 0302 	orr.w	r3, r3, #2
 8000f4c:	b2db      	uxtb	r3, r3
 8000f4e:	71fb      	strb	r3, [r7, #7]

	nrf24_w_reg(CONFIG, &data, 1);
 8000f50:	1dfb      	adds	r3, r7, #7
 8000f52:	2201      	movs	r2, #1
 8000f54:	4619      	mov	r1, r3
 8000f56:	2000      	movs	r0, #0
 8000f58:	f7ff ff88 	bl	8000e6c <nrf24_w_reg>
}
 8000f5c:	bf00      	nop
 8000f5e:	3708      	adds	r7, #8
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}

08000f64 <nrf24_tx_pwr>:
	data &= ~(1 << PWR_UP);

	nrf24_w_reg(CONFIG, &data, 1);
}

void nrf24_tx_pwr(uint8_t pwr){
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b084      	sub	sp, #16
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	73fb      	strb	r3, [r7, #15]

	data = nrf24_r_reg(RF_SETUP, 1);
 8000f72:	2101      	movs	r1, #1
 8000f74:	2006      	movs	r0, #6
 8000f76:	f7ff ffa1 	bl	8000ebc <nrf24_r_reg>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	73fb      	strb	r3, [r7, #15]

	data &= 184;
 8000f7e:	7bfb      	ldrb	r3, [r7, #15]
 8000f80:	f023 0347 	bic.w	r3, r3, #71	@ 0x47
 8000f84:	b2db      	uxtb	r3, r3
 8000f86:	73fb      	strb	r3, [r7, #15]

	data |= (pwr << RF_PWR);
 8000f88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f8c:	005b      	lsls	r3, r3, #1
 8000f8e:	b25a      	sxtb	r2, r3
 8000f90:	7bfb      	ldrb	r3, [r7, #15]
 8000f92:	b25b      	sxtb	r3, r3
 8000f94:	4313      	orrs	r3, r2
 8000f96:	b25b      	sxtb	r3, r3
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	73fb      	strb	r3, [r7, #15]

	nrf24_w_reg(RF_SETUP, &data, 1);
 8000f9c:	f107 030f 	add.w	r3, r7, #15
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	2006      	movs	r0, #6
 8000fa6:	f7ff ff61 	bl	8000e6c <nrf24_w_reg>
}
 8000faa:	bf00      	nop
 8000fac:	3710      	adds	r7, #16
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}

08000fb2 <nrf24_data_rate>:

void nrf24_data_rate(uint8_t bps){
 8000fb2:	b580      	push	{r7, lr}
 8000fb4:	b084      	sub	sp, #16
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	4603      	mov	r3, r0
 8000fba:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	73fb      	strb	r3, [r7, #15]

	data = nrf24_r_reg(RF_SETUP, 1);
 8000fc0:	2101      	movs	r1, #1
 8000fc2:	2006      	movs	r0, #6
 8000fc4:	f7ff ff7a 	bl	8000ebc <nrf24_r_reg>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	73fb      	strb	r3, [r7, #15]

	data &= ~(1 << RF_DR_LOW) & ~(1 << RF_DR_HIGH);
 8000fcc:	7bfb      	ldrb	r3, [r7, #15]
 8000fce:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	73fb      	strb	r3, [r7, #15]

	if(bps == _2mbps){
 8000fd6:	79fb      	ldrb	r3, [r7, #7]
 8000fd8:	2b01      	cmp	r3, #1
 8000fda:	d105      	bne.n	8000fe8 <nrf24_data_rate+0x36>
		data |= (1 << RF_DR_HIGH);
 8000fdc:	7bfb      	ldrb	r3, [r7, #15]
 8000fde:	f043 0308 	orr.w	r3, r3, #8
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	73fb      	strb	r3, [r7, #15]
 8000fe6:	e007      	b.n	8000ff8 <nrf24_data_rate+0x46>
	}else if(bps == _250kbps){
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
 8000fea:	2b02      	cmp	r3, #2
 8000fec:	d104      	bne.n	8000ff8 <nrf24_data_rate+0x46>
		data |= (1 << RF_DR_LOW);
 8000fee:	7bfb      	ldrb	r3, [r7, #15]
 8000ff0:	f043 0320 	orr.w	r3, r3, #32
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	73fb      	strb	r3, [r7, #15]
	}

	nrf24_w_reg(RF_SETUP, &data, 1);
 8000ff8:	f107 030f 	add.w	r3, r7, #15
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	4619      	mov	r1, r3
 8001000:	2006      	movs	r0, #6
 8001002:	f7ff ff33 	bl	8000e6c <nrf24_w_reg>
}
 8001006:	bf00      	nop
 8001008:	3710      	adds	r7, #16
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}

0800100e <nrf24_set_channel>:

void nrf24_set_channel(uint8_t ch){
 800100e:	b580      	push	{r7, lr}
 8001010:	b082      	sub	sp, #8
 8001012:	af00      	add	r7, sp, #0
 8001014:	4603      	mov	r3, r0
 8001016:	71fb      	strb	r3, [r7, #7]
	nrf24_w_reg(RF_CH, &ch, 1);
 8001018:	1dfb      	adds	r3, r7, #7
 800101a:	2201      	movs	r2, #1
 800101c:	4619      	mov	r1, r3
 800101e:	2005      	movs	r0, #5
 8001020:	f7ff ff24 	bl	8000e6c <nrf24_w_reg>
}
 8001024:	bf00      	nop
 8001026:	3708      	adds	r7, #8
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}

0800102c <nrf24_open_tx_pipe>:

void nrf24_open_tx_pipe(uint8_t *addr){
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
	nrf24_w_reg(TX_ADDR, addr, 5);
 8001034:	2205      	movs	r2, #5
 8001036:	6879      	ldr	r1, [r7, #4]
 8001038:	2010      	movs	r0, #16
 800103a:	f7ff ff17 	bl	8000e6c <nrf24_w_reg>
}
 800103e:	bf00      	nop
 8001040:	3708      	adds	r7, #8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <nrf24_set_addr_width>:
	data |= (en_crc << EN_CRC) | (crc0 << CRCO);

	nrf24_w_reg(CONFIG, &data, 1);
}

void nrf24_set_addr_width(uint8_t bytes){
 8001046:	b580      	push	{r7, lr}
 8001048:	b082      	sub	sp, #8
 800104a:	af00      	add	r7, sp, #0
 800104c:	4603      	mov	r3, r0
 800104e:	71fb      	strb	r3, [r7, #7]
	bytes -= 2;
 8001050:	79fb      	ldrb	r3, [r7, #7]
 8001052:	3b02      	subs	r3, #2
 8001054:	b2db      	uxtb	r3, r3
 8001056:	71fb      	strb	r3, [r7, #7]
	nrf24_w_reg(SETUP_AW, &bytes, 1);
 8001058:	1dfb      	adds	r3, r7, #7
 800105a:	2201      	movs	r2, #1
 800105c:	4619      	mov	r1, r3
 800105e:	2003      	movs	r0, #3
 8001060:	f7ff ff04 	bl	8000e6c <nrf24_w_reg>
}
 8001064:	bf00      	nop
 8001066:	3708      	adds	r7, #8
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <nrf24_flush_tx>:

void nrf24_flush_tx(void){
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
	csn_low();
 8001070:	f7ff fed8 	bl	8000e24 <csn_low>
	nrf24_w_spec_cmd(FLUSH_TX);
 8001074:	20e1      	movs	r0, #225	@ 0xe1
 8001076:	f7ff ff49 	bl	8000f0c <nrf24_w_spec_cmd>
	csn_high();
 800107a:	f7ff fec7 	bl	8000e0c <csn_high>
}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}

08001082 <nrf24_flush_rx>:

void nrf24_flush_rx(void){
 8001082:	b580      	push	{r7, lr}
 8001084:	af00      	add	r7, sp, #0
	csn_low();
 8001086:	f7ff fecd 	bl	8000e24 <csn_low>
	nrf24_w_spec_cmd(FLUSH_RX);
 800108a:	20e2      	movs	r0, #226	@ 0xe2
 800108c:	f7ff ff3e 	bl	8000f0c <nrf24_w_spec_cmd>
	csn_high();
 8001090:	f7ff febc 	bl	8000e0c <csn_high>
}
 8001094:	bf00      	nop
 8001096:	bd80      	pop	{r7, pc}

08001098 <nrf24_r_status>:

uint8_t nrf24_r_status(void){
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af02      	add	r7, sp, #8
	uint8_t data = 0;
 800109e:	2300      	movs	r3, #0
 80010a0:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd = NOP_CMD;
 80010a2:	23ff      	movs	r3, #255	@ 0xff
 80010a4:	71bb      	strb	r3, [r7, #6]

	csn_low();
 80010a6:	f7ff febd 	bl	8000e24 <csn_low>
	HAL_SPI_TransmitReceive(&hspi1, &cmd, &data, 1, spi_rw_timeout);
 80010aa:	1dfa      	adds	r2, r7, #7
 80010ac:	1db9      	adds	r1, r7, #6
 80010ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010b2:	9300      	str	r3, [sp, #0]
 80010b4:	2301      	movs	r3, #1
 80010b6:	4805      	ldr	r0, [pc, #20]	@ (80010cc <nrf24_r_status+0x34>)
 80010b8:	f002 fbe3 	bl	8003882 <HAL_SPI_TransmitReceive>
	csn_high();
 80010bc:	f7ff fea6 	bl	8000e0c <csn_high>

	return data;
 80010c0:	79fb      	ldrb	r3, [r7, #7]
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	20000274 	.word	0x20000274

080010d0 <nrf24_clear_rx_dr>:

void nrf24_clear_rx_dr(void){
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 80010d6:	2300      	movs	r3, #0
 80010d8:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_status();
 80010da:	f7ff ffdd 	bl	8001098 <nrf24_r_status>
 80010de:	4603      	mov	r3, r0
 80010e0:	71fb      	strb	r3, [r7, #7]

	data |= (1 << RX_DR);
 80010e2:	79fb      	ldrb	r3, [r7, #7]
 80010e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	71fb      	strb	r3, [r7, #7]

	nrf24_w_reg(STATUS, &data, 1);
 80010ec:	1dfb      	adds	r3, r7, #7
 80010ee:	2201      	movs	r2, #1
 80010f0:	4619      	mov	r1, r3
 80010f2:	2007      	movs	r0, #7
 80010f4:	f7ff feba 	bl	8000e6c <nrf24_w_reg>
}
 80010f8:	bf00      	nop
 80010fa:	3708      	adds	r7, #8
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}

08001100 <nrf24_clear_tx_ds>:

void nrf24_clear_tx_ds(void){
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 8001106:	2300      	movs	r3, #0
 8001108:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_status();
 800110a:	f7ff ffc5 	bl	8001098 <nrf24_r_status>
 800110e:	4603      	mov	r3, r0
 8001110:	71fb      	strb	r3, [r7, #7]

	data |= (1 << TX_DS);
 8001112:	79fb      	ldrb	r3, [r7, #7]
 8001114:	f043 0320 	orr.w	r3, r3, #32
 8001118:	b2db      	uxtb	r3, r3
 800111a:	71fb      	strb	r3, [r7, #7]

    nrf24_w_reg(STATUS, &data, 1);
 800111c:	1dfb      	adds	r3, r7, #7
 800111e:	2201      	movs	r2, #1
 8001120:	4619      	mov	r1, r3
 8001122:	2007      	movs	r0, #7
 8001124:	f7ff fea2 	bl	8000e6c <nrf24_w_reg>
}
 8001128:	bf00      	nop
 800112a:	3708      	adds	r7, #8
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}

08001130 <nrf24_clear_max_rt>:

void nrf24_clear_max_rt(void){
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_status();
 800113a:	f7ff ffad 	bl	8001098 <nrf24_r_status>
 800113e:	4603      	mov	r3, r0
 8001140:	71fb      	strb	r3, [r7, #7]

	data |= (1 << MAX_RT);
 8001142:	79fb      	ldrb	r3, [r7, #7]
 8001144:	f043 0310 	orr.w	r3, r3, #16
 8001148:	b2db      	uxtb	r3, r3
 800114a:	71fb      	strb	r3, [r7, #7]

    nrf24_w_reg(STATUS, &data, 1);
 800114c:	1dfb      	adds	r3, r7, #7
 800114e:	2201      	movs	r2, #1
 8001150:	4619      	mov	r1, r3
 8001152:	2007      	movs	r0, #7
 8001154:	f7ff fe8a 	bl	8000e6c <nrf24_w_reg>
}
 8001158:	bf00      	nop
 800115a:	3708      	adds	r7, #8
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}

08001160 <nrf24_stop_listen>:
	nrf24_w_reg(CONFIG, &data, 1);

	ce_high();
}

void nrf24_stop_listen(void){
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 8001166:	2300      	movs	r3, #0
 8001168:	71fb      	strb	r3, [r7, #7]

	data = nrf24_r_reg(CONFIG, 1);
 800116a:	2101      	movs	r1, #1
 800116c:	2000      	movs	r0, #0
 800116e:	f7ff fea5 	bl	8000ebc <nrf24_r_reg>
 8001172:	4603      	mov	r3, r0
 8001174:	71fb      	strb	r3, [r7, #7]

	data &= ~(1 << PRIM_RX);
 8001176:	79fb      	ldrb	r3, [r7, #7]
 8001178:	f023 0301 	bic.w	r3, r3, #1
 800117c:	b2db      	uxtb	r3, r3
 800117e:	71fb      	strb	r3, [r7, #7]

	nrf24_w_reg(CONFIG, &data, 1);
 8001180:	1dfb      	adds	r3, r7, #7
 8001182:	2201      	movs	r2, #1
 8001184:	4619      	mov	r1, r3
 8001186:	2000      	movs	r0, #0
 8001188:	f7ff fe70 	bl	8000e6c <nrf24_w_reg>
}
 800118c:	bf00      	nop
 800118e:	3708      	adds	r7, #8
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}

08001194 <nrf24_transmit>:

	return out;
}


uint8_t nrf24_transmit(uint8_t *data, uint8_t size){
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	460b      	mov	r3, r1
 800119e:	70fb      	strb	r3, [r7, #3]

	ce_low();
 80011a0:	f7ff fe58 	bl	8000e54 <ce_low>

	uint8_t cmd = W_TX_PAYLOAD;
 80011a4:	23a0      	movs	r3, #160	@ 0xa0
 80011a6:	73fb      	strb	r3, [r7, #15]

	csn_low();
 80011a8:	f7ff fe3c 	bl	8000e24 <csn_low>
	HAL_SPI_Transmit(&hspi1, &cmd, 1, spi_w_timeout);
 80011ac:	f107 010f 	add.w	r1, r7, #15
 80011b0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011b4:	2201      	movs	r2, #1
 80011b6:	4813      	ldr	r0, [pc, #76]	@ (8001204 <nrf24_transmit+0x70>)
 80011b8:	f002 f906 	bl	80033c8 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, data, size, spi_w_timeout);
 80011bc:	78fb      	ldrb	r3, [r7, #3]
 80011be:	b29a      	uxth	r2, r3
 80011c0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011c4:	6879      	ldr	r1, [r7, #4]
 80011c6:	480f      	ldr	r0, [pc, #60]	@ (8001204 <nrf24_transmit+0x70>)
 80011c8:	f002 f8fe 	bl	80033c8 <HAL_SPI_Transmit>
	csn_high();
 80011cc:	f7ff fe1e 	bl	8000e0c <csn_high>

	ce_high();
 80011d0:	f7ff fe34 	bl	8000e3c <ce_high>
	HAL_Delay(1);
 80011d4:	2001      	movs	r0, #1
 80011d6:	f001 f8fd 	bl	80023d4 <HAL_Delay>
	ce_low();
 80011da:	f7ff fe3b 	bl	8000e54 <ce_low>

	if(nrf24_r_status() & (1 << MAX_RT)){
 80011de:	f7ff ff5b 	bl	8001098 <nrf24_r_status>
 80011e2:	4603      	mov	r3, r0
 80011e4:	f003 0310 	and.w	r3, r3, #16
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d005      	beq.n	80011f8 <nrf24_transmit+0x64>
		nrf24_clear_max_rt();
 80011ec:	f7ff ffa0 	bl	8001130 <nrf24_clear_max_rt>
		nrf24_flush_tx();
 80011f0:	f7ff ff3c 	bl	800106c <nrf24_flush_tx>
		return 1;
 80011f4:	2301      	movs	r3, #1
 80011f6:	e000      	b.n	80011fa <nrf24_transmit+0x66>
	}

	return 0;
 80011f8:	2300      	movs	r3, #0
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3710      	adds	r7, #16
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	20000274 	.word	0x20000274

08001208 <nrf24_init>:
	}

	ce_high();
}

void nrf24_init(void){
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0

	nrf24_pwr_up();
 800120c:	f7ff fe90 	bl	8000f30 <nrf24_pwr_up>

	nrf24_flush_tx();
 8001210:	f7ff ff2c 	bl	800106c <nrf24_flush_tx>
	nrf24_flush_rx();
 8001214:	f7ff ff35 	bl	8001082 <nrf24_flush_rx>

	nrf24_clear_rx_dr();
 8001218:	f7ff ff5a 	bl	80010d0 <nrf24_clear_rx_dr>
	nrf24_clear_tx_ds();
 800121c:	f7ff ff70 	bl	8001100 <nrf24_clear_tx_ds>
	nrf24_clear_max_rt();
 8001220:	f7ff ff86 	bl	8001130 <nrf24_clear_max_rt>
}
 8001224:	bf00      	nop
 8001226:	bd80      	pop	{r7, pc}

08001228 <DS18B20_StartAll>:

//
//	Start conversion on all sensors
//
void DS18B20_StartAll()
{
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
	OneWire_Reset(&OneWire); // Reset the bus
 800122c:	4806      	ldr	r0, [pc, #24]	@ (8001248 <DS18B20_StartAll+0x20>)
 800122e:	f000 fbf7 	bl	8001a20 <OneWire_Reset>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_SKIPROM); // Skip ROM command
 8001232:	21cc      	movs	r1, #204	@ 0xcc
 8001234:	4804      	ldr	r0, [pc, #16]	@ (8001248 <DS18B20_StartAll+0x20>)
 8001236:	f000 fc70 	bl	8001b1a <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, DS18B20_CMD_CONVERTTEMP); // Start conversion on all sensors
 800123a:	2144      	movs	r1, #68	@ 0x44
 800123c:	4802      	ldr	r0, [pc, #8]	@ (8001248 <DS18B20_StartAll+0x20>)
 800123e:	f000 fc6c 	bl	8001b1a <OneWire_WriteByte>
}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	20000238 	.word	0x20000238

0800124c <DS18B20_Read>:

//
//	Read one sensor
//
uint8_t DS18B20_Read(uint8_t number, float *destination)
{
 800124c:	b590      	push	{r4, r7, lr}
 800124e:	b087      	sub	sp, #28
 8001250:	af00      	add	r7, sp, #0
 8001252:	4603      	mov	r3, r0
 8001254:	6039      	str	r1, [r7, #0]
 8001256:	71fb      	strb	r3, [r7, #7]
	if( number >= TempSensorCount) // If read sensor is not availible
 8001258:	4b50      	ldr	r3, [pc, #320]	@ (800139c <DS18B20_Read+0x150>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	79fa      	ldrb	r2, [r7, #7]
 800125e:	429a      	cmp	r2, r3
 8001260:	d301      	bcc.n	8001266 <DS18B20_Read+0x1a>
		return 0;
 8001262:	2300      	movs	r3, #0
 8001264:	e096      	b.n	8001394 <DS18B20_Read+0x148>

	uint16_t temperature;
	uint8_t resolution;
	float result;
	uint8_t i = 0;
 8001266:	2300      	movs	r3, #0
 8001268:	74fb      	strb	r3, [r7, #19]
	uint8_t crc;

#endif

	
	if (!DS18B20_Is((uint8_t*)&ds18b20[number].Address)) // Check if sensor is DS18B20 family
 800126a:	79fb      	ldrb	r3, [r7, #7]
 800126c:	011b      	lsls	r3, r3, #4
 800126e:	4a4c      	ldr	r2, [pc, #304]	@ (80013a0 <DS18B20_Read+0x154>)
 8001270:	4413      	add	r3, r2
 8001272:	4618      	mov	r0, r3
 8001274:	f000 f940 	bl	80014f8 <DS18B20_Is>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d101      	bne.n	8001282 <DS18B20_Read+0x36>
		return 0;
 800127e:	2300      	movs	r3, #0
 8001280:	e088      	b.n	8001394 <DS18B20_Read+0x148>

	if (!OneWire_ReadBit(&OneWire)) // Check if the bus is released
 8001282:	4848      	ldr	r0, [pc, #288]	@ (80013a4 <DS18B20_Read+0x158>)
 8001284:	f000 fc1f 	bl	8001ac6 <OneWire_ReadBit>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d101      	bne.n	8001292 <DS18B20_Read+0x46>
		return 0; // Busy bus - conversion is not finished
 800128e:	2300      	movs	r3, #0
 8001290:	e080      	b.n	8001394 <DS18B20_Read+0x148>

	OneWire_Reset(&OneWire); // Reset the bus
 8001292:	4844      	ldr	r0, [pc, #272]	@ (80013a4 <DS18B20_Read+0x158>)
 8001294:	f000 fbc4 	bl	8001a20 <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 8001298:	79fb      	ldrb	r3, [r7, #7]
 800129a:	011b      	lsls	r3, r3, #4
 800129c:	4a40      	ldr	r2, [pc, #256]	@ (80013a0 <DS18B20_Read+0x154>)
 800129e:	4413      	add	r3, r2
 80012a0:	4619      	mov	r1, r3
 80012a2:	4840      	ldr	r0, [pc, #256]	@ (80013a4 <DS18B20_Read+0x158>)
 80012a4:	f000 fd6d 	bl	8001d82 <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_RSCRATCHPAD); // Read scratchpad command
 80012a8:	21be      	movs	r1, #190	@ 0xbe
 80012aa:	483e      	ldr	r0, [pc, #248]	@ (80013a4 <DS18B20_Read+0x158>)
 80012ac:	f000 fc35 	bl	8001b1a <OneWire_WriteByte>
	
	for (i = 0; i < DS18B20_DATA_LEN; i++) // Read scratchpad
 80012b0:	2300      	movs	r3, #0
 80012b2:	74fb      	strb	r3, [r7, #19]
 80012b4:	e00d      	b.n	80012d2 <DS18B20_Read+0x86>
		data[i] = OneWire_ReadByte(&OneWire);
 80012b6:	7cfc      	ldrb	r4, [r7, #19]
 80012b8:	483a      	ldr	r0, [pc, #232]	@ (80013a4 <DS18B20_Read+0x158>)
 80012ba:	f000 fc4c 	bl	8001b56 <OneWire_ReadByte>
 80012be:	4603      	mov	r3, r0
 80012c0:	461a      	mov	r2, r3
 80012c2:	f104 0318 	add.w	r3, r4, #24
 80012c6:	443b      	add	r3, r7
 80012c8:	f803 2c10 	strb.w	r2, [r3, #-16]
	for (i = 0; i < DS18B20_DATA_LEN; i++) // Read scratchpad
 80012cc:	7cfb      	ldrb	r3, [r7, #19]
 80012ce:	3301      	adds	r3, #1
 80012d0:	74fb      	strb	r3, [r7, #19]
 80012d2:	7cfb      	ldrb	r3, [r7, #19]
 80012d4:	2b04      	cmp	r3, #4
 80012d6:	d9ee      	bls.n	80012b6 <DS18B20_Read+0x6a>
	crc = OneWire_CRC8(data, 8); // CRC calculation

	if (crc != data[8])
		return 0; // CRC invalid
#endif
	temperature = data[0] | (data[1] << 8); // Temperature is 16-bit length
 80012d8:	7a3b      	ldrb	r3, [r7, #8]
 80012da:	b21a      	sxth	r2, r3
 80012dc:	7a7b      	ldrb	r3, [r7, #9]
 80012de:	b21b      	sxth	r3, r3
 80012e0:	021b      	lsls	r3, r3, #8
 80012e2:	b21b      	sxth	r3, r3
 80012e4:	4313      	orrs	r3, r2
 80012e6:	b21b      	sxth	r3, r3
 80012e8:	823b      	strh	r3, [r7, #16]

	OneWire_Reset(&OneWire); // Reset the bus
 80012ea:	482e      	ldr	r0, [pc, #184]	@ (80013a4 <DS18B20_Read+0x158>)
 80012ec:	f000 fb98 	bl	8001a20 <OneWire_Reset>
	
	resolution = ((data[4] & 0x60) >> 5) + 9; // Sensor's resolution from scratchpad's byte 4
 80012f0:	7b3b      	ldrb	r3, [r7, #12]
 80012f2:	115b      	asrs	r3, r3, #5
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	f003 0303 	and.w	r3, r3, #3
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	3309      	adds	r3, #9
 80012fe:	73fb      	strb	r3, [r7, #15]

	switch (resolution) // Chceck the correct value dur to resolution
 8001300:	7bfb      	ldrb	r3, [r7, #15]
 8001302:	3b09      	subs	r3, #9
 8001304:	2b03      	cmp	r3, #3
 8001306:	d83f      	bhi.n	8001388 <DS18B20_Read+0x13c>
 8001308:	a201      	add	r2, pc, #4	@ (adr r2, 8001310 <DS18B20_Read+0xc4>)
 800130a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800130e:	bf00      	nop
 8001310:	08001321 	.word	0x08001321
 8001314:	0800133b 	.word	0x0800133b
 8001318:	08001355 	.word	0x08001355
 800131c:	0800136f 	.word	0x0800136f
	{
		case DS18B20_Resolution_9bits:
			result = temperature*(float)DS18B20_STEP_9BIT;
 8001320:	8a3b      	ldrh	r3, [r7, #16]
 8001322:	4618      	mov	r0, r3
 8001324:	f7ff fd1e 	bl	8000d64 <__aeabi_i2f>
 8001328:	4603      	mov	r3, r0
 800132a:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800132e:	4618      	mov	r0, r3
 8001330:	f7fe ff16 	bl	8000160 <__aeabi_fmul>
 8001334:	4603      	mov	r3, r0
 8001336:	617b      	str	r3, [r7, #20]
		break;
 8001338:	e028      	b.n	800138c <DS18B20_Read+0x140>
		case DS18B20_Resolution_10bits:
			result = temperature*(float)DS18B20_STEP_10BIT;
 800133a:	8a3b      	ldrh	r3, [r7, #16]
 800133c:	4618      	mov	r0, r3
 800133e:	f7ff fd11 	bl	8000d64 <__aeabi_i2f>
 8001342:	4603      	mov	r3, r0
 8001344:	f04f 517a 	mov.w	r1, #1048576000	@ 0x3e800000
 8001348:	4618      	mov	r0, r3
 800134a:	f7fe ff09 	bl	8000160 <__aeabi_fmul>
 800134e:	4603      	mov	r3, r0
 8001350:	617b      	str	r3, [r7, #20]
		 break;
 8001352:	e01b      	b.n	800138c <DS18B20_Read+0x140>
		case DS18B20_Resolution_11bits:
			result = temperature*(float)DS18B20_STEP_11BIT;
 8001354:	8a3b      	ldrh	r3, [r7, #16]
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff fd04 	bl	8000d64 <__aeabi_i2f>
 800135c:	4603      	mov	r3, r0
 800135e:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 8001362:	4618      	mov	r0, r3
 8001364:	f7fe fefc 	bl	8000160 <__aeabi_fmul>
 8001368:	4603      	mov	r3, r0
 800136a:	617b      	str	r3, [r7, #20]
		break;
 800136c:	e00e      	b.n	800138c <DS18B20_Read+0x140>
		case DS18B20_Resolution_12bits:
			result = temperature*(float)DS18B20_STEP_12BIT;
 800136e:	8a3b      	ldrh	r3, [r7, #16]
 8001370:	4618      	mov	r0, r3
 8001372:	f7ff fcf7 	bl	8000d64 <__aeabi_i2f>
 8001376:	4603      	mov	r3, r0
 8001378:	f04f 5176 	mov.w	r1, #1031798784	@ 0x3d800000
 800137c:	4618      	mov	r0, r3
 800137e:	f7fe feef 	bl	8000160 <__aeabi_fmul>
 8001382:	4603      	mov	r3, r0
 8001384:	617b      	str	r3, [r7, #20]
		 break;
 8001386:	e001      	b.n	800138c <DS18B20_Read+0x140>
		default: 
			result = 0xFF;
 8001388:	4b07      	ldr	r3, [pc, #28]	@ (80013a8 <DS18B20_Read+0x15c>)
 800138a:	617b      	str	r3, [r7, #20]
	}
	
	*destination = result;
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	697a      	ldr	r2, [r7, #20]
 8001390:	601a      	str	r2, [r3, #0]
	
	return 1; //temperature valid
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	371c      	adds	r7, #28
 8001398:	46bd      	mov	sp, r7
 800139a:	bd90      	pop	{r4, r7, pc}
 800139c:	2000024c 	.word	0x2000024c
 80013a0:	200001f8 	.word	0x200001f8
 80013a4:	20000238 	.word	0x20000238
 80013a8:	437f0000 	.word	0x437f0000

080013ac <DS18B20_SetResolution>:
	
	return conf;
}

uint8_t DS18B20_SetResolution(uint8_t number, DS18B20_Resolution_t resolution)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b084      	sub	sp, #16
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	4603      	mov	r3, r0
 80013b4:	460a      	mov	r2, r1
 80013b6:	71fb      	strb	r3, [r7, #7]
 80013b8:	4613      	mov	r3, r2
 80013ba:	71bb      	strb	r3, [r7, #6]
	if( number >= TempSensorCount)
 80013bc:	4b4b      	ldr	r3, [pc, #300]	@ (80014ec <DS18B20_SetResolution+0x140>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	79fa      	ldrb	r2, [r7, #7]
 80013c2:	429a      	cmp	r2, r3
 80013c4:	d301      	bcc.n	80013ca <DS18B20_SetResolution+0x1e>
		return 0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	e08c      	b.n	80014e4 <DS18B20_SetResolution+0x138>

	uint8_t th, tl, conf;
	if (!DS18B20_Is((uint8_t*)&ds18b20[number].Address))
 80013ca:	79fb      	ldrb	r3, [r7, #7]
 80013cc:	011b      	lsls	r3, r3, #4
 80013ce:	4a48      	ldr	r2, [pc, #288]	@ (80014f0 <DS18B20_SetResolution+0x144>)
 80013d0:	4413      	add	r3, r2
 80013d2:	4618      	mov	r0, r3
 80013d4:	f000 f890 	bl	80014f8 <DS18B20_Is>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d101      	bne.n	80013e2 <DS18B20_SetResolution+0x36>
		return 0;
 80013de:	2300      	movs	r3, #0
 80013e0:	e080      	b.n	80014e4 <DS18B20_SetResolution+0x138>
	
	OneWire_Reset(&OneWire); // Reset the bus
 80013e2:	4844      	ldr	r0, [pc, #272]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 80013e4:	f000 fb1c 	bl	8001a20 <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 80013e8:	79fb      	ldrb	r3, [r7, #7]
 80013ea:	011b      	lsls	r3, r3, #4
 80013ec:	4a40      	ldr	r2, [pc, #256]	@ (80014f0 <DS18B20_SetResolution+0x144>)
 80013ee:	4413      	add	r3, r2
 80013f0:	4619      	mov	r1, r3
 80013f2:	4840      	ldr	r0, [pc, #256]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 80013f4:	f000 fcc5 	bl	8001d82 <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_RSCRATCHPAD); // Read scratchpad command
 80013f8:	21be      	movs	r1, #190	@ 0xbe
 80013fa:	483e      	ldr	r0, [pc, #248]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 80013fc:	f000 fb8d 	bl	8001b1a <OneWire_WriteByte>
	
	OneWire_ReadByte(&OneWire);
 8001400:	483c      	ldr	r0, [pc, #240]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 8001402:	f000 fba8 	bl	8001b56 <OneWire_ReadByte>
	OneWire_ReadByte(&OneWire);
 8001406:	483b      	ldr	r0, [pc, #236]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 8001408:	f000 fba5 	bl	8001b56 <OneWire_ReadByte>
	
	th = OneWire_ReadByte(&OneWire); 	// Writing to scratchpad begins from the temperature alarms bytes
 800140c:	4839      	ldr	r0, [pc, #228]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 800140e:	f000 fba2 	bl	8001b56 <OneWire_ReadByte>
 8001412:	4603      	mov	r3, r0
 8001414:	73bb      	strb	r3, [r7, #14]
	tl = OneWire_ReadByte(&OneWire); 	// 	so i have to store them.
 8001416:	4837      	ldr	r0, [pc, #220]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 8001418:	f000 fb9d 	bl	8001b56 <OneWire_ReadByte>
 800141c:	4603      	mov	r3, r0
 800141e:	737b      	strb	r3, [r7, #13]
	conf = OneWire_ReadByte(&OneWire);	// Config byte
 8001420:	4834      	ldr	r0, [pc, #208]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 8001422:	f000 fb98 	bl	8001b56 <OneWire_ReadByte>
 8001426:	4603      	mov	r3, r0
 8001428:	73fb      	strb	r3, [r7, #15]
	
	if (resolution == DS18B20_Resolution_9bits) // Bits setting
 800142a:	79bb      	ldrb	r3, [r7, #6]
 800142c:	2b09      	cmp	r3, #9
 800142e:	d108      	bne.n	8001442 <DS18B20_SetResolution+0x96>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8001430:	7bfb      	ldrb	r3, [r7, #15]
 8001432:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001436:	73fb      	strb	r3, [r7, #15]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8001438:	7bfb      	ldrb	r3, [r7, #15]
 800143a:	f023 0320 	bic.w	r3, r3, #32
 800143e:	73fb      	strb	r3, [r7, #15]
 8001440:	e022      	b.n	8001488 <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_10bits) 
 8001442:	79bb      	ldrb	r3, [r7, #6]
 8001444:	2b0a      	cmp	r3, #10
 8001446:	d108      	bne.n	800145a <DS18B20_SetResolution+0xae>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8001448:	7bfb      	ldrb	r3, [r7, #15]
 800144a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800144e:	73fb      	strb	r3, [r7, #15]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8001450:	7bfb      	ldrb	r3, [r7, #15]
 8001452:	f043 0320 	orr.w	r3, r3, #32
 8001456:	73fb      	strb	r3, [r7, #15]
 8001458:	e016      	b.n	8001488 <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_11bits)
 800145a:	79bb      	ldrb	r3, [r7, #6]
 800145c:	2b0b      	cmp	r3, #11
 800145e:	d108      	bne.n	8001472 <DS18B20_SetResolution+0xc6>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8001460:	7bfb      	ldrb	r3, [r7, #15]
 8001462:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001466:	73fb      	strb	r3, [r7, #15]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8001468:	7bfb      	ldrb	r3, [r7, #15]
 800146a:	f023 0320 	bic.w	r3, r3, #32
 800146e:	73fb      	strb	r3, [r7, #15]
 8001470:	e00a      	b.n	8001488 <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_12bits)
 8001472:	79bb      	ldrb	r3, [r7, #6]
 8001474:	2b0c      	cmp	r3, #12
 8001476:	d107      	bne.n	8001488 <DS18B20_SetResolution+0xdc>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8001478:	7bfb      	ldrb	r3, [r7, #15]
 800147a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800147e:	73fb      	strb	r3, [r7, #15]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8001480:	7bfb      	ldrb	r3, [r7, #15]
 8001482:	f043 0320 	orr.w	r3, r3, #32
 8001486:	73fb      	strb	r3, [r7, #15]
	}
	
	OneWire_Reset(&OneWire); // Reset the bus
 8001488:	481a      	ldr	r0, [pc, #104]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 800148a:	f000 fac9 	bl	8001a20 <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 800148e:	79fb      	ldrb	r3, [r7, #7]
 8001490:	011b      	lsls	r3, r3, #4
 8001492:	4a17      	ldr	r2, [pc, #92]	@ (80014f0 <DS18B20_SetResolution+0x144>)
 8001494:	4413      	add	r3, r2
 8001496:	4619      	mov	r1, r3
 8001498:	4816      	ldr	r0, [pc, #88]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 800149a:	f000 fc72 	bl	8001d82 <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_WSCRATCHPAD); // Write scratchpad command
 800149e:	214e      	movs	r1, #78	@ 0x4e
 80014a0:	4814      	ldr	r0, [pc, #80]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 80014a2:	f000 fb3a 	bl	8001b1a <OneWire_WriteByte>
	
	OneWire_WriteByte(&OneWire, th); // Write 3 bytes to scratchpad
 80014a6:	7bbb      	ldrb	r3, [r7, #14]
 80014a8:	4619      	mov	r1, r3
 80014aa:	4812      	ldr	r0, [pc, #72]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 80014ac:	f000 fb35 	bl	8001b1a <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, tl);
 80014b0:	7b7b      	ldrb	r3, [r7, #13]
 80014b2:	4619      	mov	r1, r3
 80014b4:	480f      	ldr	r0, [pc, #60]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 80014b6:	f000 fb30 	bl	8001b1a <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, conf);
 80014ba:	7bfb      	ldrb	r3, [r7, #15]
 80014bc:	4619      	mov	r1, r3
 80014be:	480d      	ldr	r0, [pc, #52]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 80014c0:	f000 fb2b 	bl	8001b1a <OneWire_WriteByte>
	
	OneWire_Reset(&OneWire); // Reset the bus
 80014c4:	480b      	ldr	r0, [pc, #44]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 80014c6:	f000 faab 	bl	8001a20 <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 80014ca:	79fb      	ldrb	r3, [r7, #7]
 80014cc:	011b      	lsls	r3, r3, #4
 80014ce:	4a08      	ldr	r2, [pc, #32]	@ (80014f0 <DS18B20_SetResolution+0x144>)
 80014d0:	4413      	add	r3, r2
 80014d2:	4619      	mov	r1, r3
 80014d4:	4807      	ldr	r0, [pc, #28]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 80014d6:	f000 fc54 	bl	8001d82 <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_CPYSCRATCHPAD); // Copy scratchpad to EEPROM
 80014da:	2148      	movs	r1, #72	@ 0x48
 80014dc:	4805      	ldr	r0, [pc, #20]	@ (80014f4 <DS18B20_SetResolution+0x148>)
 80014de:	f000 fb1c 	bl	8001b1a <OneWire_WriteByte>
	
	return 1;
 80014e2:	2301      	movs	r3, #1
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	3710      	adds	r7, #16
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	2000024c 	.word	0x2000024c
 80014f0:	200001f8 	.word	0x200001f8
 80014f4:	20000238 	.word	0x20000238

080014f8 <DS18B20_Is>:

uint8_t DS18B20_Is(uint8_t* ROM)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
	if (*ROM == DS18B20_FAMILY_CODE) // Check family code
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	2b28      	cmp	r3, #40	@ 0x28
 8001506:	d101      	bne.n	800150c <DS18B20_Is+0x14>
		return 1;
 8001508:	2301      	movs	r3, #1
 800150a:	e000      	b.n	800150e <DS18B20_Is+0x16>
	return 0;
 800150c:	2300      	movs	r3, #0
}
 800150e:	4618      	mov	r0, r3
 8001510:	370c      	adds	r7, #12
 8001512:	46bd      	mov	sp, r7
 8001514:	bc80      	pop	{r7}
 8001516:	4770      	bx	lr

08001518 <DS18B20_AllDone>:

uint8_t DS18B20_AllDone(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
	return OneWire_ReadBit(&OneWire); // Bus is down - busy
 800151c:	4802      	ldr	r0, [pc, #8]	@ (8001528 <DS18B20_AllDone+0x10>)
 800151e:	f000 fad2 	bl	8001ac6 <OneWire_ReadBit>
 8001522:	4603      	mov	r3, r0
}
 8001524:	4618      	mov	r0, r3
 8001526:	bd80      	pop	{r7, pc}
 8001528:	20000238 	.word	0x20000238

0800152c <DS18B20_ReadAll>:

void DS18B20_ReadAll(void)
{
 800152c:	b590      	push	{r4, r7, lr}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
	uint8_t i;

	if (DS18B20_AllDone())
 8001532:	f7ff fff1 	bl	8001518 <DS18B20_AllDone>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d02e      	beq.n	800159a <DS18B20_ReadAll+0x6e>
	{
		for(i = 0; i < TempSensorCount; i++) // All detected sensors loop
 800153c:	2300      	movs	r3, #0
 800153e:	71fb      	strb	r3, [r7, #7]
 8001540:	e026      	b.n	8001590 <DS18B20_ReadAll+0x64>
		{
			ds18b20[i].ValidDataFlag = 0;
 8001542:	79fb      	ldrb	r3, [r7, #7]
 8001544:	4a17      	ldr	r2, [pc, #92]	@ (80015a4 <DS18B20_ReadAll+0x78>)
 8001546:	011b      	lsls	r3, r3, #4
 8001548:	4413      	add	r3, r2
 800154a:	330c      	adds	r3, #12
 800154c:	2200      	movs	r2, #0
 800154e:	701a      	strb	r2, [r3, #0]

			if (DS18B20_Is((uint8_t*)&ds18b20[i].Address))
 8001550:	79fb      	ldrb	r3, [r7, #7]
 8001552:	011b      	lsls	r3, r3, #4
 8001554:	4a13      	ldr	r2, [pc, #76]	@ (80015a4 <DS18B20_ReadAll+0x78>)
 8001556:	4413      	add	r3, r2
 8001558:	4618      	mov	r0, r3
 800155a:	f7ff ffcd 	bl	80014f8 <DS18B20_Is>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d012      	beq.n	800158a <DS18B20_ReadAll+0x5e>
			{
				ds18b20[i].ValidDataFlag = DS18B20_Read(i, &ds18b20[i].Temperature); // Read single sensor
 8001564:	79fb      	ldrb	r3, [r7, #7]
 8001566:	011b      	lsls	r3, r3, #4
 8001568:	3308      	adds	r3, #8
 800156a:	4a0e      	ldr	r2, [pc, #56]	@ (80015a4 <DS18B20_ReadAll+0x78>)
 800156c:	441a      	add	r2, r3
 800156e:	79fc      	ldrb	r4, [r7, #7]
 8001570:	79fb      	ldrb	r3, [r7, #7]
 8001572:	4611      	mov	r1, r2
 8001574:	4618      	mov	r0, r3
 8001576:	f7ff fe69 	bl	800124c <DS18B20_Read>
 800157a:	4603      	mov	r3, r0
 800157c:	4619      	mov	r1, r3
 800157e:	4a09      	ldr	r2, [pc, #36]	@ (80015a4 <DS18B20_ReadAll+0x78>)
 8001580:	0123      	lsls	r3, r4, #4
 8001582:	4413      	add	r3, r2
 8001584:	330c      	adds	r3, #12
 8001586:	460a      	mov	r2, r1
 8001588:	701a      	strb	r2, [r3, #0]
		for(i = 0; i < TempSensorCount; i++) // All detected sensors loop
 800158a:	79fb      	ldrb	r3, [r7, #7]
 800158c:	3301      	adds	r3, #1
 800158e:	71fb      	strb	r3, [r7, #7]
 8001590:	4b05      	ldr	r3, [pc, #20]	@ (80015a8 <DS18B20_ReadAll+0x7c>)
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	79fa      	ldrb	r2, [r7, #7]
 8001596:	429a      	cmp	r2, r3
 8001598:	d3d3      	bcc.n	8001542 <DS18B20_ReadAll+0x16>
			}
		}
	}
}
 800159a:	bf00      	nop
 800159c:	370c      	adds	r7, #12
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd90      	pop	{r4, r7, pc}
 80015a2:	bf00      	nop
 80015a4:	200001f8 	.word	0x200001f8
 80015a8:	2000024c 	.word	0x2000024c

080015ac <DS18B20_Quantity>:
	for(i = 0; i < 8; i++)
		ds18b20[number].Address[i] = ROM[i]; // Write ROM into sensor's structure
}

uint8_t DS18B20_Quantity(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
	return TempSensorCount;
 80015b0:	4b02      	ldr	r3, [pc, #8]	@ (80015bc <DS18B20_Quantity+0x10>)
 80015b2:	781b      	ldrb	r3, [r3, #0]
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bc80      	pop	{r7}
 80015ba:	4770      	bx	lr
 80015bc:	2000024c 	.word	0x2000024c

080015c0 <DS18B20_GetTemperature>:

uint8_t DS18B20_GetTemperature(uint8_t number, float* destination)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b083      	sub	sp, #12
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	4603      	mov	r3, r0
 80015c8:	6039      	str	r1, [r7, #0]
 80015ca:	71fb      	strb	r3, [r7, #7]
	if(!ds18b20[number].ValidDataFlag)
 80015cc:	79fb      	ldrb	r3, [r7, #7]
 80015ce:	4a0b      	ldr	r2, [pc, #44]	@ (80015fc <DS18B20_GetTemperature+0x3c>)
 80015d0:	011b      	lsls	r3, r3, #4
 80015d2:	4413      	add	r3, r2
 80015d4:	330c      	adds	r3, #12
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d101      	bne.n	80015e0 <DS18B20_GetTemperature+0x20>
		return 0;
 80015dc:	2300      	movs	r3, #0
 80015de:	e008      	b.n	80015f2 <DS18B20_GetTemperature+0x32>

	*destination = ds18b20[number].Temperature;
 80015e0:	79fb      	ldrb	r3, [r7, #7]
 80015e2:	4a06      	ldr	r2, [pc, #24]	@ (80015fc <DS18B20_GetTemperature+0x3c>)
 80015e4:	011b      	lsls	r3, r3, #4
 80015e6:	4413      	add	r3, r2
 80015e8:	3308      	adds	r3, #8
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	601a      	str	r2, [r3, #0]
	return 1;
 80015f0:	2301      	movs	r3, #1

}
 80015f2:	4618      	mov	r0, r3
 80015f4:	370c      	adds	r7, #12
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bc80      	pop	{r7}
 80015fa:	4770      	bx	lr
 80015fc:	200001f8 	.word	0x200001f8

08001600 <DS18B20_Init>:

void DS18B20_Init(DS18B20_Resolution_t resolution)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af00      	add	r7, sp, #0
 8001606:	4603      	mov	r3, r0
 8001608:	71fb      	strb	r3, [r7, #7]
	uint8_t next = 0, i = 0, j;
 800160a:	2300      	movs	r3, #0
 800160c:	73fb      	strb	r3, [r7, #15]
 800160e:	2300      	movs	r3, #0
 8001610:	73bb      	strb	r3, [r7, #14]
	OneWire_Init(&OneWire, DS18B20_GPIO_Port, DS18B20_Pin); // Init OneWire bus
 8001612:	2201      	movs	r2, #1
 8001614:	491f      	ldr	r1, [pc, #124]	@ (8001694 <DS18B20_Init+0x94>)
 8001616:	4820      	ldr	r0, [pc, #128]	@ (8001698 <DS18B20_Init+0x98>)
 8001618:	f000 fbee 	bl	8001df8 <OneWire_Init>

	next = OneWire_First(&OneWire); // Search first OneWire device
 800161c:	481e      	ldr	r0, [pc, #120]	@ (8001698 <DS18B20_Init+0x98>)
 800161e:	f000 fb93 	bl	8001d48 <OneWire_First>
 8001622:	4603      	mov	r3, r0
 8001624:	73fb      	strb	r3, [r7, #15]
	while(next)
 8001626:	e018      	b.n	800165a <DS18B20_Init+0x5a>
	{
		TempSensorCount++;
 8001628:	4b1c      	ldr	r3, [pc, #112]	@ (800169c <DS18B20_Init+0x9c>)
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	3301      	adds	r3, #1
 800162e:	b2da      	uxtb	r2, r3
 8001630:	4b1a      	ldr	r3, [pc, #104]	@ (800169c <DS18B20_Init+0x9c>)
 8001632:	701a      	strb	r2, [r3, #0]
		OneWire_GetFullROM(&OneWire, (uint8_t*)&ds18b20[i++].Address); // Get the ROM of next sensor
 8001634:	7bbb      	ldrb	r3, [r7, #14]
 8001636:	1c5a      	adds	r2, r3, #1
 8001638:	73ba      	strb	r2, [r7, #14]
 800163a:	011b      	lsls	r3, r3, #4
 800163c:	4a18      	ldr	r2, [pc, #96]	@ (80016a0 <DS18B20_Init+0xa0>)
 800163e:	4413      	add	r3, r2
 8001640:	4619      	mov	r1, r3
 8001642:	4815      	ldr	r0, [pc, #84]	@ (8001698 <DS18B20_Init+0x98>)
 8001644:	f000 fbbc 	bl	8001dc0 <OneWire_GetFullROM>
		next = OneWire_Next(&OneWire);
 8001648:	4813      	ldr	r0, [pc, #76]	@ (8001698 <DS18B20_Init+0x98>)
 800164a:	f000 fb8d 	bl	8001d68 <OneWire_Next>
 800164e:	4603      	mov	r3, r0
 8001650:	73fb      	strb	r3, [r7, #15]
		if(TempSensorCount >= _DS18B20_MAX_SENSORS) // More sensors than set maximum is not allowed
 8001652:	4b12      	ldr	r3, [pc, #72]	@ (800169c <DS18B20_Init+0x9c>)
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	2b03      	cmp	r3, #3
 8001658:	d803      	bhi.n	8001662 <DS18B20_Init+0x62>
	while(next)
 800165a:	7bfb      	ldrb	r3, [r7, #15]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d1e3      	bne.n	8001628 <DS18B20_Init+0x28>
 8001660:	e000      	b.n	8001664 <DS18B20_Init+0x64>
			break;
 8001662:	bf00      	nop
	}

	for(j = 0; j < i; j++)
 8001664:	2300      	movs	r3, #0
 8001666:	737b      	strb	r3, [r7, #13]
 8001668:	e00a      	b.n	8001680 <DS18B20_Init+0x80>
	{
		DS18B20_SetResolution(j, resolution); // Set the initial resolution to sensor
 800166a:	79fa      	ldrb	r2, [r7, #7]
 800166c:	7b7b      	ldrb	r3, [r7, #13]
 800166e:	4611      	mov	r1, r2
 8001670:	4618      	mov	r0, r3
 8001672:	f7ff fe9b 	bl	80013ac <DS18B20_SetResolution>

		DS18B20_StartAll(); // Start conversion on all sensors
 8001676:	f7ff fdd7 	bl	8001228 <DS18B20_StartAll>
	for(j = 0; j < i; j++)
 800167a:	7b7b      	ldrb	r3, [r7, #13]
 800167c:	3301      	adds	r3, #1
 800167e:	737b      	strb	r3, [r7, #13]
 8001680:	7b7a      	ldrb	r2, [r7, #13]
 8001682:	7bbb      	ldrb	r3, [r7, #14]
 8001684:	429a      	cmp	r2, r3
 8001686:	d3f0      	bcc.n	800166a <DS18B20_Init+0x6a>
	}
}
 8001688:	bf00      	nop
 800168a:	bf00      	nop
 800168c:	3710      	adds	r7, #16
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	40010c00 	.word	0x40010c00
 8001698:	20000238 	.word	0x20000238
 800169c:	2000024c 	.word	0x2000024c
 80016a0:	200001f8 	.word	0x200001f8

080016a4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b088      	sub	sp, #32
 80016a8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016aa:	f107 0310 	add.w	r3, r7, #16
 80016ae:	2200      	movs	r2, #0
 80016b0:	601a      	str	r2, [r3, #0]
 80016b2:	605a      	str	r2, [r3, #4]
 80016b4:	609a      	str	r2, [r3, #8]
 80016b6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016b8:	4b43      	ldr	r3, [pc, #268]	@ (80017c8 <MX_GPIO_Init+0x124>)
 80016ba:	699b      	ldr	r3, [r3, #24]
 80016bc:	4a42      	ldr	r2, [pc, #264]	@ (80017c8 <MX_GPIO_Init+0x124>)
 80016be:	f043 0310 	orr.w	r3, r3, #16
 80016c2:	6193      	str	r3, [r2, #24]
 80016c4:	4b40      	ldr	r3, [pc, #256]	@ (80017c8 <MX_GPIO_Init+0x124>)
 80016c6:	699b      	ldr	r3, [r3, #24]
 80016c8:	f003 0310 	and.w	r3, r3, #16
 80016cc:	60fb      	str	r3, [r7, #12]
 80016ce:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016d0:	4b3d      	ldr	r3, [pc, #244]	@ (80017c8 <MX_GPIO_Init+0x124>)
 80016d2:	699b      	ldr	r3, [r3, #24]
 80016d4:	4a3c      	ldr	r2, [pc, #240]	@ (80017c8 <MX_GPIO_Init+0x124>)
 80016d6:	f043 0320 	orr.w	r3, r3, #32
 80016da:	6193      	str	r3, [r2, #24]
 80016dc:	4b3a      	ldr	r3, [pc, #232]	@ (80017c8 <MX_GPIO_Init+0x124>)
 80016de:	699b      	ldr	r3, [r3, #24]
 80016e0:	f003 0320 	and.w	r3, r3, #32
 80016e4:	60bb      	str	r3, [r7, #8]
 80016e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e8:	4b37      	ldr	r3, [pc, #220]	@ (80017c8 <MX_GPIO_Init+0x124>)
 80016ea:	699b      	ldr	r3, [r3, #24]
 80016ec:	4a36      	ldr	r2, [pc, #216]	@ (80017c8 <MX_GPIO_Init+0x124>)
 80016ee:	f043 0304 	orr.w	r3, r3, #4
 80016f2:	6193      	str	r3, [r2, #24]
 80016f4:	4b34      	ldr	r3, [pc, #208]	@ (80017c8 <MX_GPIO_Init+0x124>)
 80016f6:	699b      	ldr	r3, [r3, #24]
 80016f8:	f003 0304 	and.w	r3, r3, #4
 80016fc:	607b      	str	r3, [r7, #4]
 80016fe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001700:	4b31      	ldr	r3, [pc, #196]	@ (80017c8 <MX_GPIO_Init+0x124>)
 8001702:	699b      	ldr	r3, [r3, #24]
 8001704:	4a30      	ldr	r2, [pc, #192]	@ (80017c8 <MX_GPIO_Init+0x124>)
 8001706:	f043 0308 	orr.w	r3, r3, #8
 800170a:	6193      	str	r3, [r2, #24]
 800170c:	4b2e      	ldr	r3, [pc, #184]	@ (80017c8 <MX_GPIO_Init+0x124>)
 800170e:	699b      	ldr	r3, [r3, #24]
 8001710:	f003 0308 	and.w	r3, r3, #8
 8001714:	603b      	str	r3, [r7, #0]
 8001716:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001718:	2200      	movs	r2, #0
 800171a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800171e:	482b      	ldr	r0, [pc, #172]	@ (80017cc <MX_GPIO_Init+0x128>)
 8001720:	f001 f99d 	bl	8002a5e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_SET);
 8001724:	2201      	movs	r2, #1
 8001726:	2108      	movs	r1, #8
 8001728:	4829      	ldr	r0, [pc, #164]	@ (80017d0 <MX_GPIO_Init+0x12c>)
 800172a:	f001 f998 	bl	8002a5e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CE_GPIO_Port, CE_Pin, GPIO_PIN_RESET);
 800172e:	2200      	movs	r2, #0
 8001730:	2110      	movs	r1, #16
 8001732:	4827      	ldr	r0, [pc, #156]	@ (80017d0 <MX_GPIO_Init+0x12c>)
 8001734:	f001 f993 	bl	8002a5e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DS18B20_GPIO_Port, DS18B20_Pin, GPIO_PIN_SET);
 8001738:	2201      	movs	r2, #1
 800173a:	2101      	movs	r1, #1
 800173c:	4825      	ldr	r0, [pc, #148]	@ (80017d4 <MX_GPIO_Init+0x130>)
 800173e:	f001 f98e 	bl	8002a5e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001742:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001746:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001748:	2301      	movs	r3, #1
 800174a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174c:	2300      	movs	r3, #0
 800174e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001750:	2302      	movs	r3, #2
 8001752:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001754:	f107 0310 	add.w	r3, r7, #16
 8001758:	4619      	mov	r1, r3
 800175a:	481c      	ldr	r0, [pc, #112]	@ (80017cc <MX_GPIO_Init+0x128>)
 800175c:	f000 ffe4 	bl	8002728 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001760:	2301      	movs	r3, #1
 8001762:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001764:	4b1c      	ldr	r3, [pc, #112]	@ (80017d8 <MX_GPIO_Init+0x134>)
 8001766:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001768:	2300      	movs	r3, #0
 800176a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800176c:	f107 0310 	add.w	r3, r7, #16
 8001770:	4619      	mov	r1, r3
 8001772:	4817      	ldr	r0, [pc, #92]	@ (80017d0 <MX_GPIO_Init+0x12c>)
 8001774:	f000 ffd8 	bl	8002728 <HAL_GPIO_Init>

  /*Configure GPIO pins : CSN_Pin CE_Pin */
  GPIO_InitStruct.Pin = CSN_Pin|CE_Pin;
 8001778:	2318      	movs	r3, #24
 800177a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800177c:	2301      	movs	r3, #1
 800177e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001780:	2300      	movs	r3, #0
 8001782:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001784:	2303      	movs	r3, #3
 8001786:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001788:	f107 0310 	add.w	r3, r7, #16
 800178c:	4619      	mov	r1, r3
 800178e:	4810      	ldr	r0, [pc, #64]	@ (80017d0 <MX_GPIO_Init+0x12c>)
 8001790:	f000 ffca 	bl	8002728 <HAL_GPIO_Init>

  /*Configure GPIO pin : DS18B20_Pin */
  GPIO_InitStruct.Pin = DS18B20_Pin;
 8001794:	2301      	movs	r3, #1
 8001796:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001798:	2311      	movs	r3, #17
 800179a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179c:	2300      	movs	r3, #0
 800179e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017a0:	2303      	movs	r3, #3
 80017a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DS18B20_GPIO_Port, &GPIO_InitStruct);
 80017a4:	f107 0310 	add.w	r3, r7, #16
 80017a8:	4619      	mov	r1, r3
 80017aa:	480a      	ldr	r0, [pc, #40]	@ (80017d4 <MX_GPIO_Init+0x130>)
 80017ac:	f000 ffbc 	bl	8002728 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80017b0:	2200      	movs	r2, #0
 80017b2:	2100      	movs	r1, #0
 80017b4:	2006      	movs	r0, #6
 80017b6:	f000 ff08 	bl	80025ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80017ba:	2006      	movs	r0, #6
 80017bc:	f000 ff21 	bl	8002602 <HAL_NVIC_EnableIRQ>

}
 80017c0:	bf00      	nop
 80017c2:	3720      	adds	r7, #32
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	40021000 	.word	0x40021000
 80017cc:	40011000 	.word	0x40011000
 80017d0:	40010800 	.word	0x40010800
 80017d4:	40010c00 	.word	0x40010c00
 80017d8:	10210000 	.word	0x10210000

080017dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 80017e0:	f000 fd96 	bl	8002310 <HAL_Init>
  SystemClock_Config();
 80017e4:	f000 f868 	bl	80018b8 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017e8:	f7ff ff5c 	bl	80016a4 <MX_GPIO_Init>
  MX_SPI1_Init();
 80017ec:	f000 fb30 	bl	8001e50 <MX_SPI1_Init>

  // WANE: Inicjalizacja TIM2 jest krytyczna dla nowej biblioteki DS18B20!
  // Upewnij si, e w CubeMX Prescaler = 71 (dla 72MHz CPU)
  MX_TIM2_Init();
 80017f0:	f000 fcf8 	bl	80021e4 <MX_TIM2_Init>

  /* USER CODE BEGIN 2 */

  // --- INICJALIZACJA NRF24 ---
  csn_high();
 80017f4:	f7ff fb0a 	bl	8000e0c <csn_high>
  ce_high();
 80017f8:	f7ff fb20 	bl	8000e3c <ce_high>
  HAL_Delay(100);
 80017fc:	2064      	movs	r0, #100	@ 0x64
 80017fe:	f000 fde9 	bl	80023d4 <HAL_Delay>

  nrf24_init();
 8001802:	f7ff fd01 	bl	8001208 <nrf24_init>
  nrf24_tx_pwr(3);          // Max moc
 8001806:	2003      	movs	r0, #3
 8001808:	f7ff fbac 	bl	8000f64 <nrf24_tx_pwr>
  nrf24_data_rate(0);       // 1Mbps
 800180c:	2000      	movs	r0, #0
 800180e:	f7ff fbd0 	bl	8000fb2 <nrf24_data_rate>
  nrf24_set_channel(81);
 8001812:	2051      	movs	r0, #81	@ 0x51
 8001814:	f7ff fbfb 	bl	800100e <nrf24_set_channel>
  nrf24_set_addr_width(5);
 8001818:	2005      	movs	r0, #5
 800181a:	f7ff fc14 	bl	8001046 <nrf24_set_addr_width>
  nrf24_open_tx_pipe(tx_address);
 800181e:	481f      	ldr	r0, [pc, #124]	@ (800189c <main+0xc0>)
 8001820:	f7ff fc04 	bl	800102c <nrf24_open_tx_pipe>
  nrf24_stop_listen();      // Tryb nadajnika
 8001824:	f7ff fc9c 	bl	8001160 <nrf24_stop_listen>

  // --- INICJALIZACJA DS18B20 ---
  // Biblioteka sama uruchomi Timer 2 i przeskanuje magistral
  DS18B20_Init(DS18B20_Resolution_12bits);
 8001828:	200c      	movs	r0, #12
 800182a:	f7ff fee9 	bl	8001600 <DS18B20_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // 1. Rozpocznij konwersj na wszystkich czujnikach
	  DS18B20_StartAll();
 800182e:	f7ff fcfb 	bl	8001228 <DS18B20_StartAll>

	  // 2. Czekaj na konwersj (dla 12bit to max 750ms)
	  // Biblioteka nie blokuje procesora w StartAll, wic musimy poczeka tutaj
	  HAL_Delay(1000);
 8001832:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001836:	f000 fdcd 	bl	80023d4 <HAL_Delay>

	  // 3. Odczytaj dane z czujnikw do struktur w pamici
	  DS18B20_ReadAll();
 800183a:	f7ff fe77 	bl	800152c <DS18B20_ReadAll>

	  // 4. Sprawd czy mamy jakiekolwiek czujniki
	  if(DS18B20_Quantity() > 0)
 800183e:	f7ff feb5 	bl	80015ac <DS18B20_Quantity>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d017      	beq.n	8001878 <main+0x9c>
	  {
		  // Pobierz temperatur z pierwszego czujnika (indeks 0)
		  if(DS18B20_GetTemperature(0, &temperature))
 8001848:	4915      	ldr	r1, [pc, #84]	@ (80018a0 <main+0xc4>)
 800184a:	2000      	movs	r0, #0
 800184c:	f7ff feb8 	bl	80015c0 <DS18B20_GetTemperature>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d00b      	beq.n	800186e <main+0x92>
		  {
			  // Sukces - temperatura odczytana
			  sprintf((char*)tx_data, "%.2f*C", temperature);
 8001856:	4b12      	ldr	r3, [pc, #72]	@ (80018a0 <main+0xc4>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4618      	mov	r0, r3
 800185c:	f7fe fe98 	bl	8000590 <__aeabi_f2d>
 8001860:	4602      	mov	r2, r0
 8001862:	460b      	mov	r3, r1
 8001864:	490f      	ldr	r1, [pc, #60]	@ (80018a4 <main+0xc8>)
 8001866:	4810      	ldr	r0, [pc, #64]	@ (80018a8 <main+0xcc>)
 8001868:	f003 fd8e 	bl	8005388 <siprintf>
 800186c:	e008      	b.n	8001880 <main+0xa4>
		  }
		  else
		  {
			  // Suma kontrolna CRC si nie zgadza
			  sprintf((char*)tx_data, "Error: CRC Fail");
 800186e:	490f      	ldr	r1, [pc, #60]	@ (80018ac <main+0xd0>)
 8001870:	480d      	ldr	r0, [pc, #52]	@ (80018a8 <main+0xcc>)
 8001872:	f003 fd89 	bl	8005388 <siprintf>
 8001876:	e003      	b.n	8001880 <main+0xa4>
		  }
	  }
	  else
	  {
		  // Nie wykryto adnych czujnikw na linii
		  sprintf((char*)tx_data, "Error: No Sensor");
 8001878:	490d      	ldr	r1, [pc, #52]	@ (80018b0 <main+0xd4>)
 800187a:	480b      	ldr	r0, [pc, #44]	@ (80018a8 <main+0xcc>)
 800187c:	f003 fd84 	bl	8005388 <siprintf>
	  }

	  // 5. Wylij przez NRF
	  nrf24_transmit(tx_data, 32);
 8001880:	2120      	movs	r1, #32
 8001882:	4809      	ldr	r0, [pc, #36]	@ (80018a8 <main+0xcc>)
 8001884:	f7ff fc86 	bl	8001194 <nrf24_transmit>

	  // Mrugnij diod (jeli masz na PC13)
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001888:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800188c:	4809      	ldr	r0, [pc, #36]	@ (80018b4 <main+0xd8>)
 800188e:	f001 f8fe 	bl	8002a8e <HAL_GPIO_TogglePin>

	  HAL_Delay(1000);
 8001892:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001896:	f000 fd9d 	bl	80023d4 <HAL_Delay>
	  DS18B20_StartAll();
 800189a:	e7c8      	b.n	800182e <main+0x52>
 800189c:	20000000 	.word	0x20000000
 80018a0:	20000270 	.word	0x20000270
 80018a4:	08007618 	.word	0x08007618
 80018a8:	20000250 	.word	0x20000250
 80018ac:	08007620 	.word	0x08007620
 80018b0:	08007630 	.word	0x08007630
 80018b4:	40011000 	.word	0x40011000

080018b8 <SystemClock_Config>:
  /* USER CODE END 3 */
}

/* USER CODE BEGIN 4 */
void SystemClock_Config(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b090      	sub	sp, #64	@ 0x40
 80018bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018be:	f107 0318 	add.w	r3, r7, #24
 80018c2:	2228      	movs	r2, #40	@ 0x28
 80018c4:	2100      	movs	r1, #0
 80018c6:	4618      	mov	r0, r3
 80018c8:	f003 fdc3 	bl	8005452 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018cc:	1d3b      	adds	r3, r7, #4
 80018ce:	2200      	movs	r2, #0
 80018d0:	601a      	str	r2, [r3, #0]
 80018d2:	605a      	str	r2, [r3, #4]
 80018d4:	609a      	str	r2, [r3, #8]
 80018d6:	60da      	str	r2, [r3, #12]
 80018d8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018da:	2301      	movs	r3, #1
 80018dc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018de:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80018e2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80018e4:	2300      	movs	r3, #0
 80018e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018e8:	2301      	movs	r3, #1
 80018ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018ec:	2302      	movs	r3, #2
 80018ee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018f0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80018f4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80018f6:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80018fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018fc:	f107 0318 	add.w	r3, r7, #24
 8001900:	4618      	mov	r0, r3
 8001902:	f001 f8ff 	bl	8002b04 <HAL_RCC_OscConfig>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800190c:	f000 f819 	bl	8001942 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001910:	230f      	movs	r3, #15
 8001912:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001914:	2302      	movs	r3, #2
 8001916:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001918:	2300      	movs	r3, #0
 800191a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800191c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001920:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001922:	2300      	movs	r3, #0
 8001924:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001926:	1d3b      	adds	r3, r7, #4
 8001928:	2102      	movs	r1, #2
 800192a:	4618      	mov	r0, r3
 800192c:	f001 fb6c 	bl	8003008 <HAL_RCC_ClockConfig>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001936:	f000 f804 	bl	8001942 <Error_Handler>
  }
}
 800193a:	bf00      	nop
 800193c:	3740      	adds	r7, #64	@ 0x40
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}

08001942 <Error_Handler>:

void Error_Handler(void)
{
 8001942:	b480      	push	{r7}
 8001944:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001946:	b672      	cpsid	i
}
 8001948:	bf00      	nop
  __disable_irq();
  while (1)
 800194a:	bf00      	nop
 800194c:	e7fd      	b.n	800194a <Error_Handler+0x8>
	...

08001950 <OneWire_Delay>:

//
//	Delay function for constant 1-Wire timings
//
void OneWire_Delay(uint16_t us)
{
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	4603      	mov	r3, r0
 8001958:	80fb      	strh	r3, [r7, #6]
	_DS18B20_TIMER.Instance->CNT = 0;
 800195a:	4b08      	ldr	r3, [pc, #32]	@ (800197c <OneWire_Delay+0x2c>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	2200      	movs	r2, #0
 8001960:	625a      	str	r2, [r3, #36]	@ 0x24
	while(_DS18B20_TIMER.Instance->CNT <= us);
 8001962:	bf00      	nop
 8001964:	4b05      	ldr	r3, [pc, #20]	@ (800197c <OneWire_Delay+0x2c>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800196a:	88fb      	ldrh	r3, [r7, #6]
 800196c:	429a      	cmp	r2, r3
 800196e:	d9f9      	bls.n	8001964 <OneWire_Delay+0x14>
}
 8001970:	bf00      	nop
 8001972:	bf00      	nop
 8001974:	370c      	adds	r7, #12
 8001976:	46bd      	mov	sp, r7
 8001978:	bc80      	pop	{r7}
 800197a:	4770      	bx	lr
 800197c:	200002d0 	.word	0x200002d0

08001980 <OneWire_BusInputDirection>:

//
//	Bus direction control
//
void OneWire_BusInputDirection(OneWire_t *onewire)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b086      	sub	sp, #24
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	GPIO_InitStruct;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT; // Set as input
 8001988:	2300      	movs	r3, #0
 800198a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL; // No pullup - the pullup resistor is external
 800198c:	2300      	movs	r3, #0
 800198e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM; // Medium GPIO frequency
 8001990:	2301      	movs	r3, #1
 8001992:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pin = onewire->GPIO_Pin; // Pin for 1-Wire bus
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	889b      	ldrh	r3, [r3, #4]
 8001998:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(onewire->GPIOx, &GPIO_InitStruct); // Reinitialize
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f107 0208 	add.w	r2, r7, #8
 80019a2:	4611      	mov	r1, r2
 80019a4:	4618      	mov	r0, r3
 80019a6:	f000 febf 	bl	8002728 <HAL_GPIO_Init>
}	
 80019aa:	bf00      	nop
 80019ac:	3718      	adds	r7, #24
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}

080019b2 <OneWire_BusOutputDirection>:

void OneWire_BusOutputDirection(OneWire_t *onewire)
{
 80019b2:	b580      	push	{r7, lr}
 80019b4:	b086      	sub	sp, #24
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	GPIO_InitStruct;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD; // Set as open-drain output
 80019ba:	2311      	movs	r3, #17
 80019bc:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL; // No pullup - the pullup resistor is external
 80019be:	2300      	movs	r3, #0
 80019c0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM; // Medium GPIO frequency
 80019c2:	2301      	movs	r3, #1
 80019c4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pin = onewire->GPIO_Pin; // Pin for 1-Wire bus
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	889b      	ldrh	r3, [r3, #4]
 80019ca:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(onewire->GPIOx, &GPIO_InitStruct); // Reinitialize
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f107 0208 	add.w	r2, r7, #8
 80019d4:	4611      	mov	r1, r2
 80019d6:	4618      	mov	r0, r3
 80019d8:	f000 fea6 	bl	8002728 <HAL_GPIO_Init>
}
 80019dc:	bf00      	nop
 80019de:	3718      	adds	r7, #24
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}

080019e4 <OneWire_OutputLow>:

//
//	Bus pin output state control
//
void OneWire_OutputLow(OneWire_t *onewire)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b083      	sub	sp, #12
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
	onewire->GPIOx->BSRR = onewire->GPIO_Pin<<16; // Reset the 1-Wire pin
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	889b      	ldrh	r3, [r3, #4]
 80019f0:	461a      	mov	r2, r3
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	0412      	lsls	r2, r2, #16
 80019f8:	611a      	str	r2, [r3, #16]
}	
 80019fa:	bf00      	nop
 80019fc:	370c      	adds	r7, #12
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bc80      	pop	{r7}
 8001a02:	4770      	bx	lr

08001a04 <OneWire_OutputHigh>:

void OneWire_OutputHigh(OneWire_t *onewire)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
	onewire->GPIOx->BSRR = onewire->GPIO_Pin; // Set the 1-Wire pin
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	889a      	ldrh	r2, [r3, #4]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	611a      	str	r2, [r3, #16]
}
 8001a16:	bf00      	nop
 8001a18:	370c      	adds	r7, #12
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bc80      	pop	{r7}
 8001a1e:	4770      	bx	lr

08001a20 <OneWire_Reset>:
//	Returns:
//	0 - Reset ok
//	1 - Error
//
uint8_t OneWire_Reset(OneWire_t* onewire)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
	uint8_t i;
	
	OneWire_OutputLow(onewire);  // Write bus output low
 8001a28:	6878      	ldr	r0, [r7, #4]
 8001a2a:	f7ff ffdb 	bl	80019e4 <OneWire_OutputLow>
	OneWire_BusOutputDirection(onewire);
 8001a2e:	6878      	ldr	r0, [r7, #4]
 8001a30:	f7ff ffbf 	bl	80019b2 <OneWire_BusOutputDirection>
	OneWire_Delay(480); // Wait 480 us for reset
 8001a34:	f44f 70f0 	mov.w	r0, #480	@ 0x1e0
 8001a38:	f7ff ff8a 	bl	8001950 <OneWire_Delay>

	OneWire_BusInputDirection(onewire); // Release the bus by switching to input
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	f7ff ff9f 	bl	8001980 <OneWire_BusInputDirection>
	OneWire_Delay(70);
 8001a42:	2046      	movs	r0, #70	@ 0x46
 8001a44:	f7ff ff84 	bl	8001950 <OneWire_Delay>
	
	i = HAL_GPIO_ReadPin(onewire->GPIOx, onewire->GPIO_Pin); // Check if bus is low
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	889b      	ldrh	r3, [r3, #4]
 8001a50:	4619      	mov	r1, r3
 8001a52:	4610      	mov	r0, r2
 8001a54:	f000 ffec 	bl	8002a30 <HAL_GPIO_ReadPin>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	73fb      	strb	r3, [r7, #15]
															 // if it's high - no device is presence on the bus
	OneWire_Delay(410);
 8001a5c:	f44f 70cd 	mov.w	r0, #410	@ 0x19a
 8001a60:	f7ff ff76 	bl	8001950 <OneWire_Delay>

	return i;
 8001a64:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3710      	adds	r7, #16
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}

08001a6e <OneWire_WriteBit>:

//
//	Writing/Reading operations
//
void OneWire_WriteBit(OneWire_t* onewire, uint8_t bit)
{
 8001a6e:	b580      	push	{r7, lr}
 8001a70:	b082      	sub	sp, #8
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	6078      	str	r0, [r7, #4]
 8001a76:	460b      	mov	r3, r1
 8001a78:	70fb      	strb	r3, [r7, #3]
	if (bit) // Send '1',
 8001a7a:	78fb      	ldrb	r3, [r7, #3]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d00f      	beq.n	8001aa0 <OneWire_WriteBit+0x32>
	{
		OneWire_OutputLow(onewire);	// Set the bus low
 8001a80:	6878      	ldr	r0, [r7, #4]
 8001a82:	f7ff ffaf 	bl	80019e4 <OneWire_OutputLow>
		OneWire_BusOutputDirection(onewire);
 8001a86:	6878      	ldr	r0, [r7, #4]
 8001a88:	f7ff ff93 	bl	80019b2 <OneWire_BusOutputDirection>
		OneWire_Delay(6);
 8001a8c:	2006      	movs	r0, #6
 8001a8e:	f7ff ff5f 	bl	8001950 <OneWire_Delay>
		
		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f7ff ff74 	bl	8001980 <OneWire_BusInputDirection>
		OneWire_Delay(64);
 8001a98:	2040      	movs	r0, #64	@ 0x40
 8001a9a:	f7ff ff59 	bl	8001950 <OneWire_Delay>
		OneWire_Delay(60);
		
		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup
		OneWire_Delay(10);
	}
}
 8001a9e:	e00e      	b.n	8001abe <OneWire_WriteBit+0x50>
		OneWire_OutputLow(onewire); // Set the bus low
 8001aa0:	6878      	ldr	r0, [r7, #4]
 8001aa2:	f7ff ff9f 	bl	80019e4 <OneWire_OutputLow>
		OneWire_BusOutputDirection(onewire);
 8001aa6:	6878      	ldr	r0, [r7, #4]
 8001aa8:	f7ff ff83 	bl	80019b2 <OneWire_BusOutputDirection>
		OneWire_Delay(60);
 8001aac:	203c      	movs	r0, #60	@ 0x3c
 8001aae:	f7ff ff4f 	bl	8001950 <OneWire_Delay>
		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f7ff ff64 	bl	8001980 <OneWire_BusInputDirection>
		OneWire_Delay(10);
 8001ab8:	200a      	movs	r0, #10
 8001aba:	f7ff ff49 	bl	8001950 <OneWire_Delay>
}
 8001abe:	bf00      	nop
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <OneWire_ReadBit>:

uint8_t OneWire_ReadBit(OneWire_t* onewire)
{
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	b084      	sub	sp, #16
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
	uint8_t bit = 0; // Default read bit state is low
 8001ace:	2300      	movs	r3, #0
 8001ad0:	73fb      	strb	r3, [r7, #15]
	
	OneWire_OutputLow(onewire); // Set low to initiate reading
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f7ff ff86 	bl	80019e4 <OneWire_OutputLow>
	OneWire_BusOutputDirection(onewire);
 8001ad8:	6878      	ldr	r0, [r7, #4]
 8001ada:	f7ff ff6a 	bl	80019b2 <OneWire_BusOutputDirection>
	OneWire_Delay(2);
 8001ade:	2002      	movs	r0, #2
 8001ae0:	f7ff ff36 	bl	8001950 <OneWire_Delay>
	
	OneWire_BusInputDirection(onewire); // Release bus for Slave response
 8001ae4:	6878      	ldr	r0, [r7, #4]
 8001ae6:	f7ff ff4b 	bl	8001980 <OneWire_BusInputDirection>
	OneWire_Delay(10);
 8001aea:	200a      	movs	r0, #10
 8001aec:	f7ff ff30 	bl	8001950 <OneWire_Delay>
	
	if (HAL_GPIO_ReadPin(onewire->GPIOx, onewire->GPIO_Pin)) // Read the bus state
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	889b      	ldrh	r3, [r3, #4]
 8001af8:	4619      	mov	r1, r3
 8001afa:	4610      	mov	r0, r2
 8001afc:	f000 ff98 	bl	8002a30 <HAL_GPIO_ReadPin>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <OneWire_ReadBit+0x44>
		bit = 1;
 8001b06:	2301      	movs	r3, #1
 8001b08:	73fb      	strb	r3, [r7, #15]
	
	OneWire_Delay(50); // Wait for end of read cycle
 8001b0a:	2032      	movs	r0, #50	@ 0x32
 8001b0c:	f7ff ff20 	bl	8001950 <OneWire_Delay>

	return bit;
 8001b10:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3710      	adds	r7, #16
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}

08001b1a <OneWire_WriteByte>:

void OneWire_WriteByte(OneWire_t* onewire, uint8_t byte)
{
 8001b1a:	b580      	push	{r7, lr}
 8001b1c:	b084      	sub	sp, #16
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	6078      	str	r0, [r7, #4]
 8001b22:	460b      	mov	r3, r1
 8001b24:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 8;
 8001b26:	2308      	movs	r3, #8
 8001b28:	73fb      	strb	r3, [r7, #15]

	do
	{
		OneWire_WriteBit(onewire, byte & 1); // LSB first
 8001b2a:	78fb      	ldrb	r3, [r7, #3]
 8001b2c:	f003 0301 	and.w	r3, r3, #1
 8001b30:	b2db      	uxtb	r3, r3
 8001b32:	4619      	mov	r1, r3
 8001b34:	6878      	ldr	r0, [r7, #4]
 8001b36:	f7ff ff9a 	bl	8001a6e <OneWire_WriteBit>
		byte >>= 1;
 8001b3a:	78fb      	ldrb	r3, [r7, #3]
 8001b3c:	085b      	lsrs	r3, r3, #1
 8001b3e:	70fb      	strb	r3, [r7, #3]
	} while(--i);
 8001b40:	7bfb      	ldrb	r3, [r7, #15]
 8001b42:	3b01      	subs	r3, #1
 8001b44:	73fb      	strb	r3, [r7, #15]
 8001b46:	7bfb      	ldrb	r3, [r7, #15]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d1ee      	bne.n	8001b2a <OneWire_WriteByte+0x10>
}
 8001b4c:	bf00      	nop
 8001b4e:	bf00      	nop
 8001b50:	3710      	adds	r7, #16
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}

08001b56 <OneWire_ReadByte>:

uint8_t OneWire_ReadByte(OneWire_t* onewire)
{
 8001b56:	b580      	push	{r7, lr}
 8001b58:	b084      	sub	sp, #16
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	6078      	str	r0, [r7, #4]
	uint8_t i = 8, byte = 0;
 8001b5e:	2308      	movs	r3, #8
 8001b60:	73fb      	strb	r3, [r7, #15]
 8001b62:	2300      	movs	r3, #0
 8001b64:	73bb      	strb	r3, [r7, #14]

	do{
		byte >>= 1;
 8001b66:	7bbb      	ldrb	r3, [r7, #14]
 8001b68:	085b      	lsrs	r3, r3, #1
 8001b6a:	73bb      	strb	r3, [r7, #14]
		byte |= (OneWire_ReadBit(onewire) << 7); // LSB first
 8001b6c:	6878      	ldr	r0, [r7, #4]
 8001b6e:	f7ff ffaa 	bl	8001ac6 <OneWire_ReadBit>
 8001b72:	4603      	mov	r3, r0
 8001b74:	01db      	lsls	r3, r3, #7
 8001b76:	b25a      	sxtb	r2, r3
 8001b78:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	b25b      	sxtb	r3, r3
 8001b80:	73bb      	strb	r3, [r7, #14]
	} while(--i);
 8001b82:	7bfb      	ldrb	r3, [r7, #15]
 8001b84:	3b01      	subs	r3, #1
 8001b86:	73fb      	strb	r3, [r7, #15]
 8001b88:	7bfb      	ldrb	r3, [r7, #15]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d1eb      	bne.n	8001b66 <OneWire_ReadByte+0x10>
	
	return byte;
 8001b8e:	7bbb      	ldrb	r3, [r7, #14]
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3710      	adds	r7, #16
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}

08001b98 <OneWire_ResetSearch>:

//
// 1-Wire search operations
//
void OneWire_ResetSearch(OneWire_t* onewire)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
	// Clear the search results
	onewire->LastDiscrepancy = 0;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	719a      	strb	r2, [r3, #6]
	onewire->LastDeviceFlag = 0;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2200      	movs	r2, #0
 8001baa:	721a      	strb	r2, [r3, #8]
	onewire->LastFamilyDiscrepancy = 0;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2200      	movs	r2, #0
 8001bb0:	71da      	strb	r2, [r3, #7]
}
 8001bb2:	bf00      	nop
 8001bb4:	370c      	adds	r7, #12
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bc80      	pop	{r7}
 8001bba:	4770      	bx	lr

08001bbc <OneWire_Search>:

uint8_t OneWire_Search(OneWire_t* onewire, uint8_t command)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b084      	sub	sp, #16
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
 8001bc4:	460b      	mov	r3, r1
 8001bc6:	70fb      	strb	r3, [r7, #3]
	uint8_t id_bit_number;
	uint8_t last_zero, rom_byte_number, search_result;
	uint8_t id_bit, cmp_id_bit;
	uint8_t rom_byte_mask, search_direction;

	id_bit_number = 1;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	73fb      	strb	r3, [r7, #15]
	last_zero = 0;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	73bb      	strb	r3, [r7, #14]
	rom_byte_number = 0;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	737b      	strb	r3, [r7, #13]
	rom_byte_mask = 1;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	72fb      	strb	r3, [r7, #11]
	search_result = 0;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	733b      	strb	r3, [r7, #12]

	if (!onewire->LastDeviceFlag) // If last device flag is not set
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	7a1b      	ldrb	r3, [r3, #8]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	f040 809a 	bne.w	8001d1a <OneWire_Search+0x15e>
	{
		if (OneWire_Reset(onewire)) // Reset bus
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	f7ff ff1a 	bl	8001a20 <OneWire_Reset>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d00a      	beq.n	8001c08 <OneWire_Search+0x4c>
		{
			// If error while reset - reset search results
			onewire->LastDiscrepancy = 0;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	719a      	strb	r2, [r3, #6]
			onewire->LastDeviceFlag = 0;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	721a      	strb	r2, [r3, #8]
			onewire->LastFamilyDiscrepancy = 0;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2200      	movs	r2, #0
 8001c02:	71da      	strb	r2, [r3, #7]
			return 0;
 8001c04:	2300      	movs	r3, #0
 8001c06:	e09b      	b.n	8001d40 <OneWire_Search+0x184>
		}

		OneWire_WriteByte(onewire, command); // Send searching command
 8001c08:	78fb      	ldrb	r3, [r7, #3]
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f7ff ff84 	bl	8001b1a <OneWire_WriteByte>

		// Searching loop, Maxim APPLICATION NOTE 187
		do
		{
			id_bit = OneWire_ReadBit(onewire); // Read a bit 1
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f7ff ff57 	bl	8001ac6 <OneWire_ReadBit>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	727b      	strb	r3, [r7, #9]
			cmp_id_bit = OneWire_ReadBit(onewire); // Read the complement of bit 1
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f7ff ff52 	bl	8001ac6 <OneWire_ReadBit>
 8001c22:	4603      	mov	r3, r0
 8001c24:	723b      	strb	r3, [r7, #8]

			if ((id_bit == 1) && (cmp_id_bit == 1)) // 11 - data error
 8001c26:	7a7b      	ldrb	r3, [r7, #9]
 8001c28:	2b01      	cmp	r3, #1
 8001c2a:	d102      	bne.n	8001c32 <OneWire_Search+0x76>
 8001c2c:	7a3b      	ldrb	r3, [r7, #8]
 8001c2e:	2b01      	cmp	r3, #1
 8001c30:	d064      	beq.n	8001cfc <OneWire_Search+0x140>
			{
				break;
			}
			else
			{
				if (id_bit != cmp_id_bit)
 8001c32:	7a7a      	ldrb	r2, [r7, #9]
 8001c34:	7a3b      	ldrb	r3, [r7, #8]
 8001c36:	429a      	cmp	r2, r3
 8001c38:	d002      	beq.n	8001c40 <OneWire_Search+0x84>
				{
					search_direction = id_bit;  // Bit write value for search
 8001c3a:	7a7b      	ldrb	r3, [r7, #9]
 8001c3c:	72bb      	strb	r3, [r7, #10]
 8001c3e:	e026      	b.n	8001c8e <OneWire_Search+0xd2>
				}
				else // 00 - 2 devices
				{
					// Table 3. Search Path Direction
					if (id_bit_number < onewire->LastDiscrepancy)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	799b      	ldrb	r3, [r3, #6]
 8001c44:	7bfa      	ldrb	r2, [r7, #15]
 8001c46:	429a      	cmp	r2, r3
 8001c48:	d20d      	bcs.n	8001c66 <OneWire_Search+0xaa>
					{
						search_direction = ((onewire->ROM_NO[rom_byte_number] & rom_byte_mask) > 0);
 8001c4a:	7b7b      	ldrb	r3, [r7, #13]
 8001c4c:	687a      	ldr	r2, [r7, #4]
 8001c4e:	4413      	add	r3, r2
 8001c50:	7a5a      	ldrb	r2, [r3, #9]
 8001c52:	7afb      	ldrb	r3, [r7, #11]
 8001c54:	4013      	ands	r3, r2
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	bf14      	ite	ne
 8001c5c:	2301      	movne	r3, #1
 8001c5e:	2300      	moveq	r3, #0
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	72bb      	strb	r3, [r7, #10]
 8001c64:	e008      	b.n	8001c78 <OneWire_Search+0xbc>
					}
					else
					{
						// If bit is equal to last - pick 1
						// If not - then pick 0
						search_direction = (id_bit_number == onewire->LastDiscrepancy);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	799b      	ldrb	r3, [r3, #6]
 8001c6a:	7bfa      	ldrb	r2, [r7, #15]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	bf0c      	ite	eq
 8001c70:	2301      	moveq	r3, #1
 8001c72:	2300      	movne	r3, #0
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	72bb      	strb	r3, [r7, #10]
					}

					if (search_direction == 0) // If 0 was picked, write it to LastZero
 8001c78:	7abb      	ldrb	r3, [r7, #10]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d107      	bne.n	8001c8e <OneWire_Search+0xd2>
					{
						last_zero = id_bit_number;
 8001c7e:	7bfb      	ldrb	r3, [r7, #15]
 8001c80:	73bb      	strb	r3, [r7, #14]

						if (last_zero < 9) // Check for last discrepancy in family
 8001c82:	7bbb      	ldrb	r3, [r7, #14]
 8001c84:	2b08      	cmp	r3, #8
 8001c86:	d802      	bhi.n	8001c8e <OneWire_Search+0xd2>
						{
							onewire->LastFamilyDiscrepancy = last_zero;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	7bba      	ldrb	r2, [r7, #14]
 8001c8c:	71da      	strb	r2, [r3, #7]
						}
					}
				}

				if (search_direction == 1)
 8001c8e:	7abb      	ldrb	r3, [r7, #10]
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	d10c      	bne.n	8001cae <OneWire_Search+0xf2>
				{
					onewire->ROM_NO[rom_byte_number] |= rom_byte_mask; // Set the bit in the ROM byte rom_byte_number
 8001c94:	7b7b      	ldrb	r3, [r7, #13]
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	4413      	add	r3, r2
 8001c9a:	7a59      	ldrb	r1, [r3, #9]
 8001c9c:	7b7b      	ldrb	r3, [r7, #13]
 8001c9e:	7afa      	ldrb	r2, [r7, #11]
 8001ca0:	430a      	orrs	r2, r1
 8001ca2:	b2d1      	uxtb	r1, r2
 8001ca4:	687a      	ldr	r2, [r7, #4]
 8001ca6:	4413      	add	r3, r2
 8001ca8:	460a      	mov	r2, r1
 8001caa:	725a      	strb	r2, [r3, #9]
 8001cac:	e010      	b.n	8001cd0 <OneWire_Search+0x114>
				}
				else
				{
					onewire->ROM_NO[rom_byte_number] &= ~rom_byte_mask; // Clear the bit in the ROM byte rom_byte_number
 8001cae:	7b7b      	ldrb	r3, [r7, #13]
 8001cb0:	687a      	ldr	r2, [r7, #4]
 8001cb2:	4413      	add	r3, r2
 8001cb4:	7a5b      	ldrb	r3, [r3, #9]
 8001cb6:	b25a      	sxtb	r2, r3
 8001cb8:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001cbc:	43db      	mvns	r3, r3
 8001cbe:	b25b      	sxtb	r3, r3
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	b25a      	sxtb	r2, r3
 8001cc4:	7b7b      	ldrb	r3, [r7, #13]
 8001cc6:	b2d1      	uxtb	r1, r2
 8001cc8:	687a      	ldr	r2, [r7, #4]
 8001cca:	4413      	add	r3, r2
 8001ccc:	460a      	mov	r2, r1
 8001cce:	725a      	strb	r2, [r3, #9]
				}
				
				OneWire_WriteBit(onewire, search_direction); // Search direction write bit
 8001cd0:	7abb      	ldrb	r3, [r7, #10]
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	6878      	ldr	r0, [r7, #4]
 8001cd6:	f7ff feca 	bl	8001a6e <OneWire_WriteBit>

				id_bit_number++; // Next bit search - increase the id
 8001cda:	7bfb      	ldrb	r3, [r7, #15]
 8001cdc:	3301      	adds	r3, #1
 8001cde:	73fb      	strb	r3, [r7, #15]
				rom_byte_mask <<= 1; // Shoft the mask for next bit
 8001ce0:	7afb      	ldrb	r3, [r7, #11]
 8001ce2:	005b      	lsls	r3, r3, #1
 8001ce4:	72fb      	strb	r3, [r7, #11]

				if (rom_byte_mask == 0) // If the mask is 0, it says the whole byte is read
 8001ce6:	7afb      	ldrb	r3, [r7, #11]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d104      	bne.n	8001cf6 <OneWire_Search+0x13a>
				{
					rom_byte_number++; // Next byte number
 8001cec:	7b7b      	ldrb	r3, [r7, #13]
 8001cee:	3301      	adds	r3, #1
 8001cf0:	737b      	strb	r3, [r7, #13]
					rom_byte_mask = 1; // Reset the mask - first bit
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	72fb      	strb	r3, [r7, #11]
				}
			}
		} while(rom_byte_number < 8);  // Read 8 bytes
 8001cf6:	7b7b      	ldrb	r3, [r7, #13]
 8001cf8:	2b07      	cmp	r3, #7
 8001cfa:	d98a      	bls.n	8001c12 <OneWire_Search+0x56>

		if (!(id_bit_number < 65)) // If all read bits number is below 65 (8 bytes)
 8001cfc:	7bfb      	ldrb	r3, [r7, #15]
 8001cfe:	2b40      	cmp	r3, #64	@ 0x40
 8001d00:	d90b      	bls.n	8001d1a <OneWire_Search+0x15e>
		{
			onewire->LastDiscrepancy = last_zero;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	7bba      	ldrb	r2, [r7, #14]
 8001d06:	719a      	strb	r2, [r3, #6]

			if (onewire->LastDiscrepancy == 0) // If last discrepancy is 0 - last device found
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	799b      	ldrb	r3, [r3, #6]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d102      	bne.n	8001d16 <OneWire_Search+0x15a>
			{
				onewire->LastDeviceFlag = 1; // Set the flag
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2201      	movs	r2, #1
 8001d14:	721a      	strb	r2, [r3, #8]
			}

			search_result = 1; // Searching successful
 8001d16:	2301      	movs	r3, #1
 8001d18:	733b      	strb	r3, [r7, #12]
		}
	}

	// If no device is found - reset search data and return 0
	if (!search_result || !onewire->ROM_NO[0])
 8001d1a:	7b3b      	ldrb	r3, [r7, #12]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d003      	beq.n	8001d28 <OneWire_Search+0x16c>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	7a5b      	ldrb	r3, [r3, #9]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d10a      	bne.n	8001d3e <OneWire_Search+0x182>
	{
		onewire->LastDiscrepancy = 0;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	719a      	strb	r2, [r3, #6]
		onewire->LastDeviceFlag = 0;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2200      	movs	r2, #0
 8001d32:	721a      	strb	r2, [r3, #8]
		onewire->LastFamilyDiscrepancy = 0;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2200      	movs	r2, #0
 8001d38:	71da      	strb	r2, [r3, #7]
		search_result = 0;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	733b      	strb	r3, [r7, #12]
	}

	return search_result;
 8001d3e:	7b3b      	ldrb	r3, [r7, #12]
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3710      	adds	r7, #16
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <OneWire_First>:

//
//	Return first device on 1-Wire bus
//
uint8_t OneWire_First(OneWire_t* onewire)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
	OneWire_ResetSearch(onewire);
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	f7ff ff21 	bl	8001b98 <OneWire_ResetSearch>

	return OneWire_Search(onewire, ONEWIRE_CMD_SEARCHROM);
 8001d56:	21f0      	movs	r1, #240	@ 0xf0
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f7ff ff2f 	bl	8001bbc <OneWire_Search>
 8001d5e:	4603      	mov	r3, r0
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3708      	adds	r7, #8
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}

08001d68 <OneWire_Next>:

//
//	Return next device on 1-Wire bus
//
uint8_t OneWire_Next(OneWire_t* onewire)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
   /* Leave the search state alone */
   return OneWire_Search(onewire, ONEWIRE_CMD_SEARCHROM);
 8001d70:	21f0      	movs	r1, #240	@ 0xf0
 8001d72:	6878      	ldr	r0, [r7, #4]
 8001d74:	f7ff ff22 	bl	8001bbc <OneWire_Search>
 8001d78:	4603      	mov	r3, r0
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}

08001d82 <OneWire_SelectWithPointer>:

//
//	Select a device on bus by pointer to ROM address
//
void OneWire_SelectWithPointer(OneWire_t* onewire, uint8_t *ROM)
{
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b084      	sub	sp, #16
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	6078      	str	r0, [r7, #4]
 8001d8a:	6039      	str	r1, [r7, #0]
	uint8_t i;
	OneWire_WriteByte(onewire, ONEWIRE_CMD_MATCHROM); // Match ROM command
 8001d8c:	2155      	movs	r1, #85	@ 0x55
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f7ff fec3 	bl	8001b1a <OneWire_WriteByte>
	
	for (i = 0; i < 8; i++)
 8001d94:	2300      	movs	r3, #0
 8001d96:	73fb      	strb	r3, [r7, #15]
 8001d98:	e00a      	b.n	8001db0 <OneWire_SelectWithPointer+0x2e>
	{
		OneWire_WriteByte(onewire, *(ROM + i));
 8001d9a:	7bfb      	ldrb	r3, [r7, #15]
 8001d9c:	683a      	ldr	r2, [r7, #0]
 8001d9e:	4413      	add	r3, r2
 8001da0:	781b      	ldrb	r3, [r3, #0]
 8001da2:	4619      	mov	r1, r3
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	f7ff feb8 	bl	8001b1a <OneWire_WriteByte>
	for (i = 0; i < 8; i++)
 8001daa:	7bfb      	ldrb	r3, [r7, #15]
 8001dac:	3301      	adds	r3, #1
 8001dae:	73fb      	strb	r3, [r7, #15]
 8001db0:	7bfb      	ldrb	r3, [r7, #15]
 8001db2:	2b07      	cmp	r3, #7
 8001db4:	d9f1      	bls.n	8001d9a <OneWire_SelectWithPointer+0x18>
	}	
}
 8001db6:	bf00      	nop
 8001db8:	bf00      	nop
 8001dba:	3710      	adds	r7, #16
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <OneWire_GetFullROM>:

//
//	Get the ROM of found device
//
void OneWire_GetFullROM(OneWire_t* onewire, uint8_t *firstIndex)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b085      	sub	sp, #20
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
 8001dc8:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for (i = 0; i < 8; i++) {
 8001dca:	2300      	movs	r3, #0
 8001dcc:	73fb      	strb	r3, [r7, #15]
 8001dce:	e00a      	b.n	8001de6 <OneWire_GetFullROM+0x26>
		*(firstIndex + i) = onewire->ROM_NO[i];
 8001dd0:	7bfa      	ldrb	r2, [r7, #15]
 8001dd2:	7bfb      	ldrb	r3, [r7, #15]
 8001dd4:	6839      	ldr	r1, [r7, #0]
 8001dd6:	440b      	add	r3, r1
 8001dd8:	6879      	ldr	r1, [r7, #4]
 8001dda:	440a      	add	r2, r1
 8001ddc:	7a52      	ldrb	r2, [r2, #9]
 8001dde:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 8; i++) {
 8001de0:	7bfb      	ldrb	r3, [r7, #15]
 8001de2:	3301      	adds	r3, #1
 8001de4:	73fb      	strb	r3, [r7, #15]
 8001de6:	7bfb      	ldrb	r3, [r7, #15]
 8001de8:	2b07      	cmp	r3, #7
 8001dea:	d9f1      	bls.n	8001dd0 <OneWire_GetFullROM+0x10>
	}
}
 8001dec:	bf00      	nop
 8001dee:	bf00      	nop
 8001df0:	3714      	adds	r7, #20
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bc80      	pop	{r7}
 8001df6:	4770      	bx	lr

08001df8 <OneWire_Init>:

//
//	1-Wire initialization
//
void OneWire_Init(OneWire_t* onewire, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	60f8      	str	r0, [r7, #12]
 8001e00:	60b9      	str	r1, [r7, #8]
 8001e02:	4613      	mov	r3, r2
 8001e04:	80fb      	strh	r3, [r7, #6]
	HAL_TIM_Base_Start(&_DS18B20_TIMER); // Start the delay timer
 8001e06:	4811      	ldr	r0, [pc, #68]	@ (8001e4c <OneWire_Init+0x54>)
 8001e08:	f002 f950 	bl	80040ac <HAL_TIM_Base_Start>

	onewire->GPIOx = GPIOx; // Save 1-wire bus pin
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	68ba      	ldr	r2, [r7, #8]
 8001e10:	601a      	str	r2, [r3, #0]
	onewire->GPIO_Pin = GPIO_Pin;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	88fa      	ldrh	r2, [r7, #6]
 8001e16:	809a      	strh	r2, [r3, #4]

	// 1-Wire bit bang initialization
	OneWire_BusOutputDirection(onewire);
 8001e18:	68f8      	ldr	r0, [r7, #12]
 8001e1a:	f7ff fdca 	bl	80019b2 <OneWire_BusOutputDirection>
	OneWire_OutputHigh(onewire);
 8001e1e:	68f8      	ldr	r0, [r7, #12]
 8001e20:	f7ff fdf0 	bl	8001a04 <OneWire_OutputHigh>
	HAL_Delay(100);
 8001e24:	2064      	movs	r0, #100	@ 0x64
 8001e26:	f000 fad5 	bl	80023d4 <HAL_Delay>
	OneWire_OutputLow(onewire);
 8001e2a:	68f8      	ldr	r0, [r7, #12]
 8001e2c:	f7ff fdda 	bl	80019e4 <OneWire_OutputLow>
	HAL_Delay(100);
 8001e30:	2064      	movs	r0, #100	@ 0x64
 8001e32:	f000 facf 	bl	80023d4 <HAL_Delay>
	OneWire_OutputHigh(onewire);
 8001e36:	68f8      	ldr	r0, [r7, #12]
 8001e38:	f7ff fde4 	bl	8001a04 <OneWire_OutputHigh>
	HAL_Delay(200);
 8001e3c:	20c8      	movs	r0, #200	@ 0xc8
 8001e3e:	f000 fac9 	bl	80023d4 <HAL_Delay>
}
 8001e42:	bf00      	nop
 8001e44:	3710      	adds	r7, #16
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	200002d0 	.word	0x200002d0

08001e50 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001e54:	4b17      	ldr	r3, [pc, #92]	@ (8001eb4 <MX_SPI1_Init+0x64>)
 8001e56:	4a18      	ldr	r2, [pc, #96]	@ (8001eb8 <MX_SPI1_Init+0x68>)
 8001e58:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001e5a:	4b16      	ldr	r3, [pc, #88]	@ (8001eb4 <MX_SPI1_Init+0x64>)
 8001e5c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001e60:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001e62:	4b14      	ldr	r3, [pc, #80]	@ (8001eb4 <MX_SPI1_Init+0x64>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e68:	4b12      	ldr	r3, [pc, #72]	@ (8001eb4 <MX_SPI1_Init+0x64>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e6e:	4b11      	ldr	r3, [pc, #68]	@ (8001eb4 <MX_SPI1_Init+0x64>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e74:	4b0f      	ldr	r3, [pc, #60]	@ (8001eb4 <MX_SPI1_Init+0x64>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001e7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001eb4 <MX_SPI1_Init+0x64>)
 8001e7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e80:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001e82:	4b0c      	ldr	r3, [pc, #48]	@ (8001eb4 <MX_SPI1_Init+0x64>)
 8001e84:	2210      	movs	r2, #16
 8001e86:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e88:	4b0a      	ldr	r3, [pc, #40]	@ (8001eb4 <MX_SPI1_Init+0x64>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e8e:	4b09      	ldr	r3, [pc, #36]	@ (8001eb4 <MX_SPI1_Init+0x64>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e94:	4b07      	ldr	r3, [pc, #28]	@ (8001eb4 <MX_SPI1_Init+0x64>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001e9a:	4b06      	ldr	r3, [pc, #24]	@ (8001eb4 <MX_SPI1_Init+0x64>)
 8001e9c:	220a      	movs	r2, #10
 8001e9e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001ea0:	4804      	ldr	r0, [pc, #16]	@ (8001eb4 <MX_SPI1_Init+0x64>)
 8001ea2:	f001 fa0d 	bl	80032c0 <HAL_SPI_Init>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d001      	beq.n	8001eb0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001eac:	f7ff fd49 	bl	8001942 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001eb0:	bf00      	nop
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	20000274 	.word	0x20000274
 8001eb8:	40013000 	.word	0x40013000

08001ebc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b088      	sub	sp, #32
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ec4:	f107 0310 	add.w	r3, r7, #16
 8001ec8:	2200      	movs	r2, #0
 8001eca:	601a      	str	r2, [r3, #0]
 8001ecc:	605a      	str	r2, [r3, #4]
 8001ece:	609a      	str	r2, [r3, #8]
 8001ed0:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a1f      	ldr	r2, [pc, #124]	@ (8001f54 <HAL_SPI_MspInit+0x98>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d137      	bne.n	8001f4c <HAL_SPI_MspInit+0x90>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001edc:	4b1e      	ldr	r3, [pc, #120]	@ (8001f58 <HAL_SPI_MspInit+0x9c>)
 8001ede:	699b      	ldr	r3, [r3, #24]
 8001ee0:	4a1d      	ldr	r2, [pc, #116]	@ (8001f58 <HAL_SPI_MspInit+0x9c>)
 8001ee2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ee6:	6193      	str	r3, [r2, #24]
 8001ee8:	4b1b      	ldr	r3, [pc, #108]	@ (8001f58 <HAL_SPI_MspInit+0x9c>)
 8001eea:	699b      	ldr	r3, [r3, #24]
 8001eec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ef0:	60fb      	str	r3, [r7, #12]
 8001ef2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ef4:	4b18      	ldr	r3, [pc, #96]	@ (8001f58 <HAL_SPI_MspInit+0x9c>)
 8001ef6:	699b      	ldr	r3, [r3, #24]
 8001ef8:	4a17      	ldr	r2, [pc, #92]	@ (8001f58 <HAL_SPI_MspInit+0x9c>)
 8001efa:	f043 0304 	orr.w	r3, r3, #4
 8001efe:	6193      	str	r3, [r2, #24]
 8001f00:	4b15      	ldr	r3, [pc, #84]	@ (8001f58 <HAL_SPI_MspInit+0x9c>)
 8001f02:	699b      	ldr	r3, [r3, #24]
 8001f04:	f003 0304 	and.w	r3, r3, #4
 8001f08:	60bb      	str	r3, [r7, #8]
 8001f0a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001f0c:	23a0      	movs	r3, #160	@ 0xa0
 8001f0e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f10:	2302      	movs	r3, #2
 8001f12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f14:	2303      	movs	r3, #3
 8001f16:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f18:	f107 0310 	add.w	r3, r7, #16
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	480f      	ldr	r0, [pc, #60]	@ (8001f5c <HAL_SPI_MspInit+0xa0>)
 8001f20:	f000 fc02 	bl	8002728 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001f24:	2340      	movs	r3, #64	@ 0x40
 8001f26:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f30:	f107 0310 	add.w	r3, r7, #16
 8001f34:	4619      	mov	r1, r3
 8001f36:	4809      	ldr	r0, [pc, #36]	@ (8001f5c <HAL_SPI_MspInit+0xa0>)
 8001f38:	f000 fbf6 	bl	8002728 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	2100      	movs	r1, #0
 8001f40:	2023      	movs	r0, #35	@ 0x23
 8001f42:	f000 fb42 	bl	80025ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001f46:	2023      	movs	r0, #35	@ 0x23
 8001f48:	f000 fb5b 	bl	8002602 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001f4c:	bf00      	nop
 8001f4e:	3720      	adds	r7, #32
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	40013000 	.word	0x40013000
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	40010800 	.word	0x40010800

08001f60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b085      	sub	sp, #20
 8001f64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001f66:	4b15      	ldr	r3, [pc, #84]	@ (8001fbc <HAL_MspInit+0x5c>)
 8001f68:	699b      	ldr	r3, [r3, #24]
 8001f6a:	4a14      	ldr	r2, [pc, #80]	@ (8001fbc <HAL_MspInit+0x5c>)
 8001f6c:	f043 0301 	orr.w	r3, r3, #1
 8001f70:	6193      	str	r3, [r2, #24]
 8001f72:	4b12      	ldr	r3, [pc, #72]	@ (8001fbc <HAL_MspInit+0x5c>)
 8001f74:	699b      	ldr	r3, [r3, #24]
 8001f76:	f003 0301 	and.w	r3, r3, #1
 8001f7a:	60bb      	str	r3, [r7, #8]
 8001f7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f7e:	4b0f      	ldr	r3, [pc, #60]	@ (8001fbc <HAL_MspInit+0x5c>)
 8001f80:	69db      	ldr	r3, [r3, #28]
 8001f82:	4a0e      	ldr	r2, [pc, #56]	@ (8001fbc <HAL_MspInit+0x5c>)
 8001f84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f88:	61d3      	str	r3, [r2, #28]
 8001f8a:	4b0c      	ldr	r3, [pc, #48]	@ (8001fbc <HAL_MspInit+0x5c>)
 8001f8c:	69db      	ldr	r3, [r3, #28]
 8001f8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f92:	607b      	str	r3, [r7, #4]
 8001f94:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001f96:	4b0a      	ldr	r3, [pc, #40]	@ (8001fc0 <HAL_MspInit+0x60>)
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	60fb      	str	r3, [r7, #12]
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001fa2:	60fb      	str	r3, [r7, #12]
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001faa:	60fb      	str	r3, [r7, #12]
 8001fac:	4a04      	ldr	r2, [pc, #16]	@ (8001fc0 <HAL_MspInit+0x60>)
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fb2:	bf00      	nop
 8001fb4:	3714      	adds	r7, #20
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bc80      	pop	{r7}
 8001fba:	4770      	bx	lr
 8001fbc:	40021000 	.word	0x40021000
 8001fc0:	40010000 	.word	0x40010000

08001fc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fc8:	bf00      	nop
 8001fca:	e7fd      	b.n	8001fc8 <NMI_Handler+0x4>

08001fcc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fd0:	bf00      	nop
 8001fd2:	e7fd      	b.n	8001fd0 <HardFault_Handler+0x4>

08001fd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fd8:	bf00      	nop
 8001fda:	e7fd      	b.n	8001fd8 <MemManage_Handler+0x4>

08001fdc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fe0:	bf00      	nop
 8001fe2:	e7fd      	b.n	8001fe0 <BusFault_Handler+0x4>

08001fe4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fe8:	bf00      	nop
 8001fea:	e7fd      	b.n	8001fe8 <UsageFault_Handler+0x4>

08001fec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ff0:	bf00      	nop
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bc80      	pop	{r7}
 8001ff6:	4770      	bx	lr

08001ff8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ffc:	bf00      	nop
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bc80      	pop	{r7}
 8002002:	4770      	bx	lr

08002004 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002008:	bf00      	nop
 800200a:	46bd      	mov	sp, r7
 800200c:	bc80      	pop	{r7}
 800200e:	4770      	bx	lr

08002010 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002014:	f000 f9c2 	bl	800239c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002018:	bf00      	nop
 800201a:	bd80      	pop	{r7, pc}

0800201c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002020:	2001      	movs	r0, #1
 8002022:	f000 fd4d 	bl	8002ac0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002026:	bf00      	nop
 8002028:	bd80      	pop	{r7, pc}
	...

0800202c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002030:	4802      	ldr	r0, [pc, #8]	@ (800203c <TIM2_IRQHandler+0x10>)
 8002032:	f002 f885 	bl	8004140 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002036:	bf00      	nop
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	200002d0 	.word	0x200002d0

08002040 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002044:	4802      	ldr	r0, [pc, #8]	@ (8002050 <SPI1_IRQHandler+0x10>)
 8002046:	f001 fdc5 	bl	8003bd4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800204a:	bf00      	nop
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	20000274 	.word	0x20000274

08002054 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
  return 1;
 8002058:	2301      	movs	r3, #1
}
 800205a:	4618      	mov	r0, r3
 800205c:	46bd      	mov	sp, r7
 800205e:	bc80      	pop	{r7}
 8002060:	4770      	bx	lr

08002062 <_kill>:

int _kill(int pid, int sig)
{
 8002062:	b580      	push	{r7, lr}
 8002064:	b082      	sub	sp, #8
 8002066:	af00      	add	r7, sp, #0
 8002068:	6078      	str	r0, [r7, #4]
 800206a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800206c:	f003 fa44 	bl	80054f8 <__errno>
 8002070:	4603      	mov	r3, r0
 8002072:	2216      	movs	r2, #22
 8002074:	601a      	str	r2, [r3, #0]
  return -1;
 8002076:	f04f 33ff 	mov.w	r3, #4294967295
}
 800207a:	4618      	mov	r0, r3
 800207c:	3708      	adds	r7, #8
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}

08002082 <_exit>:

void _exit (int status)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	b082      	sub	sp, #8
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800208a:	f04f 31ff 	mov.w	r1, #4294967295
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f7ff ffe7 	bl	8002062 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002094:	bf00      	nop
 8002096:	e7fd      	b.n	8002094 <_exit+0x12>

08002098 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b086      	sub	sp, #24
 800209c:	af00      	add	r7, sp, #0
 800209e:	60f8      	str	r0, [r7, #12]
 80020a0:	60b9      	str	r1, [r7, #8]
 80020a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020a4:	2300      	movs	r3, #0
 80020a6:	617b      	str	r3, [r7, #20]
 80020a8:	e00a      	b.n	80020c0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020aa:	f3af 8000 	nop.w
 80020ae:	4601      	mov	r1, r0
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	1c5a      	adds	r2, r3, #1
 80020b4:	60ba      	str	r2, [r7, #8]
 80020b6:	b2ca      	uxtb	r2, r1
 80020b8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	3301      	adds	r3, #1
 80020be:	617b      	str	r3, [r7, #20]
 80020c0:	697a      	ldr	r2, [r7, #20]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	429a      	cmp	r2, r3
 80020c6:	dbf0      	blt.n	80020aa <_read+0x12>
  }

  return len;
 80020c8:	687b      	ldr	r3, [r7, #4]
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3718      	adds	r7, #24
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}

080020d2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020d2:	b580      	push	{r7, lr}
 80020d4:	b086      	sub	sp, #24
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	60f8      	str	r0, [r7, #12]
 80020da:	60b9      	str	r1, [r7, #8]
 80020dc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020de:	2300      	movs	r3, #0
 80020e0:	617b      	str	r3, [r7, #20]
 80020e2:	e009      	b.n	80020f8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	1c5a      	adds	r2, r3, #1
 80020e8:	60ba      	str	r2, [r7, #8]
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	4618      	mov	r0, r3
 80020ee:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	3301      	adds	r3, #1
 80020f6:	617b      	str	r3, [r7, #20]
 80020f8:	697a      	ldr	r2, [r7, #20]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	429a      	cmp	r2, r3
 80020fe:	dbf1      	blt.n	80020e4 <_write+0x12>
  }
  return len;
 8002100:	687b      	ldr	r3, [r7, #4]
}
 8002102:	4618      	mov	r0, r3
 8002104:	3718      	adds	r7, #24
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <_close>:

int _close(int file)
{
 800210a:	b480      	push	{r7}
 800210c:	b083      	sub	sp, #12
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002112:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002116:	4618      	mov	r0, r3
 8002118:	370c      	adds	r7, #12
 800211a:	46bd      	mov	sp, r7
 800211c:	bc80      	pop	{r7}
 800211e:	4770      	bx	lr

08002120 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
 8002128:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002130:	605a      	str	r2, [r3, #4]
  return 0;
 8002132:	2300      	movs	r3, #0
}
 8002134:	4618      	mov	r0, r3
 8002136:	370c      	adds	r7, #12
 8002138:	46bd      	mov	sp, r7
 800213a:	bc80      	pop	{r7}
 800213c:	4770      	bx	lr

0800213e <_isatty>:

int _isatty(int file)
{
 800213e:	b480      	push	{r7}
 8002140:	b083      	sub	sp, #12
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002146:	2301      	movs	r3, #1
}
 8002148:	4618      	mov	r0, r3
 800214a:	370c      	adds	r7, #12
 800214c:	46bd      	mov	sp, r7
 800214e:	bc80      	pop	{r7}
 8002150:	4770      	bx	lr

08002152 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002152:	b480      	push	{r7}
 8002154:	b085      	sub	sp, #20
 8002156:	af00      	add	r7, sp, #0
 8002158:	60f8      	str	r0, [r7, #12]
 800215a:	60b9      	str	r1, [r7, #8]
 800215c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800215e:	2300      	movs	r3, #0
}
 8002160:	4618      	mov	r0, r3
 8002162:	3714      	adds	r7, #20
 8002164:	46bd      	mov	sp, r7
 8002166:	bc80      	pop	{r7}
 8002168:	4770      	bx	lr
	...

0800216c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b086      	sub	sp, #24
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002174:	4a14      	ldr	r2, [pc, #80]	@ (80021c8 <_sbrk+0x5c>)
 8002176:	4b15      	ldr	r3, [pc, #84]	@ (80021cc <_sbrk+0x60>)
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002180:	4b13      	ldr	r3, [pc, #76]	@ (80021d0 <_sbrk+0x64>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d102      	bne.n	800218e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002188:	4b11      	ldr	r3, [pc, #68]	@ (80021d0 <_sbrk+0x64>)
 800218a:	4a12      	ldr	r2, [pc, #72]	@ (80021d4 <_sbrk+0x68>)
 800218c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800218e:	4b10      	ldr	r3, [pc, #64]	@ (80021d0 <_sbrk+0x64>)
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4413      	add	r3, r2
 8002196:	693a      	ldr	r2, [r7, #16]
 8002198:	429a      	cmp	r2, r3
 800219a:	d207      	bcs.n	80021ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800219c:	f003 f9ac 	bl	80054f8 <__errno>
 80021a0:	4603      	mov	r3, r0
 80021a2:	220c      	movs	r2, #12
 80021a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021a6:	f04f 33ff 	mov.w	r3, #4294967295
 80021aa:	e009      	b.n	80021c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021ac:	4b08      	ldr	r3, [pc, #32]	@ (80021d0 <_sbrk+0x64>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021b2:	4b07      	ldr	r3, [pc, #28]	@ (80021d0 <_sbrk+0x64>)
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4413      	add	r3, r2
 80021ba:	4a05      	ldr	r2, [pc, #20]	@ (80021d0 <_sbrk+0x64>)
 80021bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021be:	68fb      	ldr	r3, [r7, #12]
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	3718      	adds	r7, #24
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	20005000 	.word	0x20005000
 80021cc:	00000400 	.word	0x00000400
 80021d0:	200002cc 	.word	0x200002cc
 80021d4:	200004d8 	.word	0x200004d8

080021d8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021dc:	bf00      	nop
 80021de:	46bd      	mov	sp, r7
 80021e0:	bc80      	pop	{r7}
 80021e2:	4770      	bx	lr

080021e4 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b086      	sub	sp, #24
 80021e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021ea:	f107 0308 	add.w	r3, r7, #8
 80021ee:	2200      	movs	r2, #0
 80021f0:	601a      	str	r2, [r3, #0]
 80021f2:	605a      	str	r2, [r3, #4]
 80021f4:	609a      	str	r2, [r3, #8]
 80021f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021f8:	463b      	mov	r3, r7
 80021fa:	2200      	movs	r2, #0
 80021fc:	601a      	str	r2, [r3, #0]
 80021fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002200:	4b1d      	ldr	r3, [pc, #116]	@ (8002278 <MX_TIM2_Init+0x94>)
 8002202:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002206:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8002208:	4b1b      	ldr	r3, [pc, #108]	@ (8002278 <MX_TIM2_Init+0x94>)
 800220a:	2247      	movs	r2, #71	@ 0x47
 800220c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800220e:	4b1a      	ldr	r3, [pc, #104]	@ (8002278 <MX_TIM2_Init+0x94>)
 8002210:	2200      	movs	r2, #0
 8002212:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002214:	4b18      	ldr	r3, [pc, #96]	@ (8002278 <MX_TIM2_Init+0x94>)
 8002216:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800221a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800221c:	4b16      	ldr	r3, [pc, #88]	@ (8002278 <MX_TIM2_Init+0x94>)
 800221e:	2200      	movs	r2, #0
 8002220:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002222:	4b15      	ldr	r3, [pc, #84]	@ (8002278 <MX_TIM2_Init+0x94>)
 8002224:	2280      	movs	r2, #128	@ 0x80
 8002226:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002228:	4813      	ldr	r0, [pc, #76]	@ (8002278 <MX_TIM2_Init+0x94>)
 800222a:	f001 fee3 	bl	8003ff4 <HAL_TIM_Base_Init>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002234:	f7ff fb85 	bl	8001942 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002238:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800223c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800223e:	f107 0308 	add.w	r3, r7, #8
 8002242:	4619      	mov	r1, r3
 8002244:	480c      	ldr	r0, [pc, #48]	@ (8002278 <MX_TIM2_Init+0x94>)
 8002246:	f002 f88b 	bl	8004360 <HAL_TIM_ConfigClockSource>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d001      	beq.n	8002254 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002250:	f7ff fb77 	bl	8001942 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002254:	2300      	movs	r3, #0
 8002256:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002258:	2300      	movs	r3, #0
 800225a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800225c:	463b      	mov	r3, r7
 800225e:	4619      	mov	r1, r3
 8002260:	4805      	ldr	r0, [pc, #20]	@ (8002278 <MX_TIM2_Init+0x94>)
 8002262:	f002 fafb 	bl	800485c <HAL_TIMEx_MasterConfigSynchronization>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d001      	beq.n	8002270 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800226c:	f7ff fb69 	bl	8001942 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002270:	bf00      	nop
 8002272:	3718      	adds	r7, #24
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}
 8002278:	200002d0 	.word	0x200002d0

0800227c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800228c:	d113      	bne.n	80022b6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800228e:	4b0c      	ldr	r3, [pc, #48]	@ (80022c0 <HAL_TIM_Base_MspInit+0x44>)
 8002290:	69db      	ldr	r3, [r3, #28]
 8002292:	4a0b      	ldr	r2, [pc, #44]	@ (80022c0 <HAL_TIM_Base_MspInit+0x44>)
 8002294:	f043 0301 	orr.w	r3, r3, #1
 8002298:	61d3      	str	r3, [r2, #28]
 800229a:	4b09      	ldr	r3, [pc, #36]	@ (80022c0 <HAL_TIM_Base_MspInit+0x44>)
 800229c:	69db      	ldr	r3, [r3, #28]
 800229e:	f003 0301 	and.w	r3, r3, #1
 80022a2:	60fb      	str	r3, [r7, #12]
 80022a4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80022a6:	2200      	movs	r2, #0
 80022a8:	2100      	movs	r1, #0
 80022aa:	201c      	movs	r0, #28
 80022ac:	f000 f98d 	bl	80025ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80022b0:	201c      	movs	r0, #28
 80022b2:	f000 f9a6 	bl	8002602 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80022b6:	bf00      	nop
 80022b8:	3710      	adds	r7, #16
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	40021000 	.word	0x40021000

080022c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80022c4:	f7ff ff88 	bl	80021d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022c8:	480b      	ldr	r0, [pc, #44]	@ (80022f8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80022ca:	490c      	ldr	r1, [pc, #48]	@ (80022fc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80022cc:	4a0c      	ldr	r2, [pc, #48]	@ (8002300 <LoopFillZerobss+0x16>)
  movs r3, #0
 80022ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022d0:	e002      	b.n	80022d8 <LoopCopyDataInit>

080022d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022d6:	3304      	adds	r3, #4

080022d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022dc:	d3f9      	bcc.n	80022d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022de:	4a09      	ldr	r2, [pc, #36]	@ (8002304 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80022e0:	4c09      	ldr	r4, [pc, #36]	@ (8002308 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80022e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022e4:	e001      	b.n	80022ea <LoopFillZerobss>

080022e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022e8:	3204      	adds	r2, #4

080022ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022ec:	d3fb      	bcc.n	80022e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022ee:	f003 f909 	bl	8005504 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80022f2:	f7ff fa73 	bl	80017dc <main>
  bx lr
 80022f6:	4770      	bx	lr
  ldr r0, =_sdata
 80022f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022fc:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002300:	080079ec 	.word	0x080079ec
  ldr r2, =_sbss
 8002304:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002308:	200004d4 	.word	0x200004d4

0800230c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800230c:	e7fe      	b.n	800230c <ADC1_2_IRQHandler>
	...

08002310 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002314:	4b08      	ldr	r3, [pc, #32]	@ (8002338 <HAL_Init+0x28>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a07      	ldr	r2, [pc, #28]	@ (8002338 <HAL_Init+0x28>)
 800231a:	f043 0310 	orr.w	r3, r3, #16
 800231e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002320:	2003      	movs	r0, #3
 8002322:	f000 f947 	bl	80025b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002326:	200f      	movs	r0, #15
 8002328:	f000 f808 	bl	800233c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800232c:	f7ff fe18 	bl	8001f60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002330:	2300      	movs	r3, #0
}
 8002332:	4618      	mov	r0, r3
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	40022000 	.word	0x40022000

0800233c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002344:	4b12      	ldr	r3, [pc, #72]	@ (8002390 <HAL_InitTick+0x54>)
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	4b12      	ldr	r3, [pc, #72]	@ (8002394 <HAL_InitTick+0x58>)
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	4619      	mov	r1, r3
 800234e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002352:	fbb3 f3f1 	udiv	r3, r3, r1
 8002356:	fbb2 f3f3 	udiv	r3, r2, r3
 800235a:	4618      	mov	r0, r3
 800235c:	f000 f95f 	bl	800261e <HAL_SYSTICK_Config>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d001      	beq.n	800236a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e00e      	b.n	8002388 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2b0f      	cmp	r3, #15
 800236e:	d80a      	bhi.n	8002386 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002370:	2200      	movs	r2, #0
 8002372:	6879      	ldr	r1, [r7, #4]
 8002374:	f04f 30ff 	mov.w	r0, #4294967295
 8002378:	f000 f927 	bl	80025ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800237c:	4a06      	ldr	r2, [pc, #24]	@ (8002398 <HAL_InitTick+0x5c>)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002382:	2300      	movs	r3, #0
 8002384:	e000      	b.n	8002388 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
}
 8002388:	4618      	mov	r0, r3
 800238a:	3708      	adds	r7, #8
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	20000008 	.word	0x20000008
 8002394:	20000010 	.word	0x20000010
 8002398:	2000000c 	.word	0x2000000c

0800239c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023a0:	4b05      	ldr	r3, [pc, #20]	@ (80023b8 <HAL_IncTick+0x1c>)
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	461a      	mov	r2, r3
 80023a6:	4b05      	ldr	r3, [pc, #20]	@ (80023bc <HAL_IncTick+0x20>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4413      	add	r3, r2
 80023ac:	4a03      	ldr	r2, [pc, #12]	@ (80023bc <HAL_IncTick+0x20>)
 80023ae:	6013      	str	r3, [r2, #0]
}
 80023b0:	bf00      	nop
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bc80      	pop	{r7}
 80023b6:	4770      	bx	lr
 80023b8:	20000010 	.word	0x20000010
 80023bc:	20000384 	.word	0x20000384

080023c0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  return uwTick;
 80023c4:	4b02      	ldr	r3, [pc, #8]	@ (80023d0 <HAL_GetTick+0x10>)
 80023c6:	681b      	ldr	r3, [r3, #0]
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bc80      	pop	{r7}
 80023ce:	4770      	bx	lr
 80023d0:	20000384 	.word	0x20000384

080023d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b084      	sub	sp, #16
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023dc:	f7ff fff0 	bl	80023c0 <HAL_GetTick>
 80023e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023ec:	d005      	beq.n	80023fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002418 <HAL_Delay+0x44>)
 80023f0:	781b      	ldrb	r3, [r3, #0]
 80023f2:	461a      	mov	r2, r3
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	4413      	add	r3, r2
 80023f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023fa:	bf00      	nop
 80023fc:	f7ff ffe0 	bl	80023c0 <HAL_GetTick>
 8002400:	4602      	mov	r2, r0
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	68fa      	ldr	r2, [r7, #12]
 8002408:	429a      	cmp	r2, r3
 800240a:	d8f7      	bhi.n	80023fc <HAL_Delay+0x28>
  {
  }
}
 800240c:	bf00      	nop
 800240e:	bf00      	nop
 8002410:	3710      	adds	r7, #16
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	20000010 	.word	0x20000010

0800241c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800241c:	b480      	push	{r7}
 800241e:	b085      	sub	sp, #20
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	f003 0307 	and.w	r3, r3, #7
 800242a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800242c:	4b0c      	ldr	r3, [pc, #48]	@ (8002460 <__NVIC_SetPriorityGrouping+0x44>)
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002432:	68ba      	ldr	r2, [r7, #8]
 8002434:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002438:	4013      	ands	r3, r2
 800243a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002444:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002448:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800244c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800244e:	4a04      	ldr	r2, [pc, #16]	@ (8002460 <__NVIC_SetPriorityGrouping+0x44>)
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	60d3      	str	r3, [r2, #12]
}
 8002454:	bf00      	nop
 8002456:	3714      	adds	r7, #20
 8002458:	46bd      	mov	sp, r7
 800245a:	bc80      	pop	{r7}
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	e000ed00 	.word	0xe000ed00

08002464 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002468:	4b04      	ldr	r3, [pc, #16]	@ (800247c <__NVIC_GetPriorityGrouping+0x18>)
 800246a:	68db      	ldr	r3, [r3, #12]
 800246c:	0a1b      	lsrs	r3, r3, #8
 800246e:	f003 0307 	and.w	r3, r3, #7
}
 8002472:	4618      	mov	r0, r3
 8002474:	46bd      	mov	sp, r7
 8002476:	bc80      	pop	{r7}
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	e000ed00 	.word	0xe000ed00

08002480 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	4603      	mov	r3, r0
 8002488:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800248a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800248e:	2b00      	cmp	r3, #0
 8002490:	db0b      	blt.n	80024aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002492:	79fb      	ldrb	r3, [r7, #7]
 8002494:	f003 021f 	and.w	r2, r3, #31
 8002498:	4906      	ldr	r1, [pc, #24]	@ (80024b4 <__NVIC_EnableIRQ+0x34>)
 800249a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249e:	095b      	lsrs	r3, r3, #5
 80024a0:	2001      	movs	r0, #1
 80024a2:	fa00 f202 	lsl.w	r2, r0, r2
 80024a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024aa:	bf00      	nop
 80024ac:	370c      	adds	r7, #12
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bc80      	pop	{r7}
 80024b2:	4770      	bx	lr
 80024b4:	e000e100 	.word	0xe000e100

080024b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	4603      	mov	r3, r0
 80024c0:	6039      	str	r1, [r7, #0]
 80024c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	db0a      	blt.n	80024e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	b2da      	uxtb	r2, r3
 80024d0:	490c      	ldr	r1, [pc, #48]	@ (8002504 <__NVIC_SetPriority+0x4c>)
 80024d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d6:	0112      	lsls	r2, r2, #4
 80024d8:	b2d2      	uxtb	r2, r2
 80024da:	440b      	add	r3, r1
 80024dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024e0:	e00a      	b.n	80024f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	b2da      	uxtb	r2, r3
 80024e6:	4908      	ldr	r1, [pc, #32]	@ (8002508 <__NVIC_SetPriority+0x50>)
 80024e8:	79fb      	ldrb	r3, [r7, #7]
 80024ea:	f003 030f 	and.w	r3, r3, #15
 80024ee:	3b04      	subs	r3, #4
 80024f0:	0112      	lsls	r2, r2, #4
 80024f2:	b2d2      	uxtb	r2, r2
 80024f4:	440b      	add	r3, r1
 80024f6:	761a      	strb	r2, [r3, #24]
}
 80024f8:	bf00      	nop
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bc80      	pop	{r7}
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	e000e100 	.word	0xe000e100
 8002508:	e000ed00 	.word	0xe000ed00

0800250c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800250c:	b480      	push	{r7}
 800250e:	b089      	sub	sp, #36	@ 0x24
 8002510:	af00      	add	r7, sp, #0
 8002512:	60f8      	str	r0, [r7, #12]
 8002514:	60b9      	str	r1, [r7, #8]
 8002516:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f003 0307 	and.w	r3, r3, #7
 800251e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002520:	69fb      	ldr	r3, [r7, #28]
 8002522:	f1c3 0307 	rsb	r3, r3, #7
 8002526:	2b04      	cmp	r3, #4
 8002528:	bf28      	it	cs
 800252a:	2304      	movcs	r3, #4
 800252c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	3304      	adds	r3, #4
 8002532:	2b06      	cmp	r3, #6
 8002534:	d902      	bls.n	800253c <NVIC_EncodePriority+0x30>
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	3b03      	subs	r3, #3
 800253a:	e000      	b.n	800253e <NVIC_EncodePriority+0x32>
 800253c:	2300      	movs	r3, #0
 800253e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002540:	f04f 32ff 	mov.w	r2, #4294967295
 8002544:	69bb      	ldr	r3, [r7, #24]
 8002546:	fa02 f303 	lsl.w	r3, r2, r3
 800254a:	43da      	mvns	r2, r3
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	401a      	ands	r2, r3
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002554:	f04f 31ff 	mov.w	r1, #4294967295
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	fa01 f303 	lsl.w	r3, r1, r3
 800255e:	43d9      	mvns	r1, r3
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002564:	4313      	orrs	r3, r2
         );
}
 8002566:	4618      	mov	r0, r3
 8002568:	3724      	adds	r7, #36	@ 0x24
 800256a:	46bd      	mov	sp, r7
 800256c:	bc80      	pop	{r7}
 800256e:	4770      	bx	lr

08002570 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	3b01      	subs	r3, #1
 800257c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002580:	d301      	bcc.n	8002586 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002582:	2301      	movs	r3, #1
 8002584:	e00f      	b.n	80025a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002586:	4a0a      	ldr	r2, [pc, #40]	@ (80025b0 <SysTick_Config+0x40>)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	3b01      	subs	r3, #1
 800258c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800258e:	210f      	movs	r1, #15
 8002590:	f04f 30ff 	mov.w	r0, #4294967295
 8002594:	f7ff ff90 	bl	80024b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002598:	4b05      	ldr	r3, [pc, #20]	@ (80025b0 <SysTick_Config+0x40>)
 800259a:	2200      	movs	r2, #0
 800259c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800259e:	4b04      	ldr	r3, [pc, #16]	@ (80025b0 <SysTick_Config+0x40>)
 80025a0:	2207      	movs	r2, #7
 80025a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025a4:	2300      	movs	r3, #0
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3708      	adds	r7, #8
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	e000e010 	.word	0xe000e010

080025b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b082      	sub	sp, #8
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	f7ff ff2d 	bl	800241c <__NVIC_SetPriorityGrouping>
}
 80025c2:	bf00      	nop
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025ca:	b580      	push	{r7, lr}
 80025cc:	b086      	sub	sp, #24
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	4603      	mov	r3, r0
 80025d2:	60b9      	str	r1, [r7, #8]
 80025d4:	607a      	str	r2, [r7, #4]
 80025d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025d8:	2300      	movs	r3, #0
 80025da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025dc:	f7ff ff42 	bl	8002464 <__NVIC_GetPriorityGrouping>
 80025e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	68b9      	ldr	r1, [r7, #8]
 80025e6:	6978      	ldr	r0, [r7, #20]
 80025e8:	f7ff ff90 	bl	800250c <NVIC_EncodePriority>
 80025ec:	4602      	mov	r2, r0
 80025ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025f2:	4611      	mov	r1, r2
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7ff ff5f 	bl	80024b8 <__NVIC_SetPriority>
}
 80025fa:	bf00      	nop
 80025fc:	3718      	adds	r7, #24
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}

08002602 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002602:	b580      	push	{r7, lr}
 8002604:	b082      	sub	sp, #8
 8002606:	af00      	add	r7, sp, #0
 8002608:	4603      	mov	r3, r0
 800260a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800260c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002610:	4618      	mov	r0, r3
 8002612:	f7ff ff35 	bl	8002480 <__NVIC_EnableIRQ>
}
 8002616:	bf00      	nop
 8002618:	3708      	adds	r7, #8
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}

0800261e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800261e:	b580      	push	{r7, lr}
 8002620:	b082      	sub	sp, #8
 8002622:	af00      	add	r7, sp, #0
 8002624:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	f7ff ffa2 	bl	8002570 <SysTick_Config>
 800262c:	4603      	mov	r3, r0
}
 800262e:	4618      	mov	r0, r3
 8002630:	3708      	adds	r7, #8
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
	...

08002638 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002638:	b580      	push	{r7, lr}
 800263a:	b084      	sub	sp, #16
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002640:	2300      	movs	r3, #0
 8002642:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800264a:	b2db      	uxtb	r3, r3
 800264c:	2b02      	cmp	r3, #2
 800264e:	d005      	beq.n	800265c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2204      	movs	r2, #4
 8002654:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	73fb      	strb	r3, [r7, #15]
 800265a:	e051      	b.n	8002700 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f022 020e 	bic.w	r2, r2, #14
 800266a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f022 0201 	bic.w	r2, r2, #1
 800267a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a22      	ldr	r2, [pc, #136]	@ (800270c <HAL_DMA_Abort_IT+0xd4>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d029      	beq.n	80026da <HAL_DMA_Abort_IT+0xa2>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a21      	ldr	r2, [pc, #132]	@ (8002710 <HAL_DMA_Abort_IT+0xd8>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d022      	beq.n	80026d6 <HAL_DMA_Abort_IT+0x9e>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a1f      	ldr	r2, [pc, #124]	@ (8002714 <HAL_DMA_Abort_IT+0xdc>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d01a      	beq.n	80026d0 <HAL_DMA_Abort_IT+0x98>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a1e      	ldr	r2, [pc, #120]	@ (8002718 <HAL_DMA_Abort_IT+0xe0>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d012      	beq.n	80026ca <HAL_DMA_Abort_IT+0x92>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a1c      	ldr	r2, [pc, #112]	@ (800271c <HAL_DMA_Abort_IT+0xe4>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d00a      	beq.n	80026c4 <HAL_DMA_Abort_IT+0x8c>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a1b      	ldr	r2, [pc, #108]	@ (8002720 <HAL_DMA_Abort_IT+0xe8>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d102      	bne.n	80026be <HAL_DMA_Abort_IT+0x86>
 80026b8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80026bc:	e00e      	b.n	80026dc <HAL_DMA_Abort_IT+0xa4>
 80026be:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80026c2:	e00b      	b.n	80026dc <HAL_DMA_Abort_IT+0xa4>
 80026c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80026c8:	e008      	b.n	80026dc <HAL_DMA_Abort_IT+0xa4>
 80026ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026ce:	e005      	b.n	80026dc <HAL_DMA_Abort_IT+0xa4>
 80026d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80026d4:	e002      	b.n	80026dc <HAL_DMA_Abort_IT+0xa4>
 80026d6:	2310      	movs	r3, #16
 80026d8:	e000      	b.n	80026dc <HAL_DMA_Abort_IT+0xa4>
 80026da:	2301      	movs	r3, #1
 80026dc:	4a11      	ldr	r2, [pc, #68]	@ (8002724 <HAL_DMA_Abort_IT+0xec>)
 80026de:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2201      	movs	r2, #1
 80026e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2200      	movs	r2, #0
 80026ec:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d003      	beq.n	8002700 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	4798      	blx	r3
    } 
  }
  return status;
 8002700:	7bfb      	ldrb	r3, [r7, #15]
}
 8002702:	4618      	mov	r0, r3
 8002704:	3710      	adds	r7, #16
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	40020008 	.word	0x40020008
 8002710:	4002001c 	.word	0x4002001c
 8002714:	40020030 	.word	0x40020030
 8002718:	40020044 	.word	0x40020044
 800271c:	40020058 	.word	0x40020058
 8002720:	4002006c 	.word	0x4002006c
 8002724:	40020000 	.word	0x40020000

08002728 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002728:	b480      	push	{r7}
 800272a:	b08b      	sub	sp, #44	@ 0x2c
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002732:	2300      	movs	r3, #0
 8002734:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002736:	2300      	movs	r3, #0
 8002738:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800273a:	e169      	b.n	8002a10 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800273c:	2201      	movs	r2, #1
 800273e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002740:	fa02 f303 	lsl.w	r3, r2, r3
 8002744:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	69fa      	ldr	r2, [r7, #28]
 800274c:	4013      	ands	r3, r2
 800274e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002750:	69ba      	ldr	r2, [r7, #24]
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	429a      	cmp	r2, r3
 8002756:	f040 8158 	bne.w	8002a0a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	4a9a      	ldr	r2, [pc, #616]	@ (80029c8 <HAL_GPIO_Init+0x2a0>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d05e      	beq.n	8002822 <HAL_GPIO_Init+0xfa>
 8002764:	4a98      	ldr	r2, [pc, #608]	@ (80029c8 <HAL_GPIO_Init+0x2a0>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d875      	bhi.n	8002856 <HAL_GPIO_Init+0x12e>
 800276a:	4a98      	ldr	r2, [pc, #608]	@ (80029cc <HAL_GPIO_Init+0x2a4>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d058      	beq.n	8002822 <HAL_GPIO_Init+0xfa>
 8002770:	4a96      	ldr	r2, [pc, #600]	@ (80029cc <HAL_GPIO_Init+0x2a4>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d86f      	bhi.n	8002856 <HAL_GPIO_Init+0x12e>
 8002776:	4a96      	ldr	r2, [pc, #600]	@ (80029d0 <HAL_GPIO_Init+0x2a8>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d052      	beq.n	8002822 <HAL_GPIO_Init+0xfa>
 800277c:	4a94      	ldr	r2, [pc, #592]	@ (80029d0 <HAL_GPIO_Init+0x2a8>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d869      	bhi.n	8002856 <HAL_GPIO_Init+0x12e>
 8002782:	4a94      	ldr	r2, [pc, #592]	@ (80029d4 <HAL_GPIO_Init+0x2ac>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d04c      	beq.n	8002822 <HAL_GPIO_Init+0xfa>
 8002788:	4a92      	ldr	r2, [pc, #584]	@ (80029d4 <HAL_GPIO_Init+0x2ac>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d863      	bhi.n	8002856 <HAL_GPIO_Init+0x12e>
 800278e:	4a92      	ldr	r2, [pc, #584]	@ (80029d8 <HAL_GPIO_Init+0x2b0>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d046      	beq.n	8002822 <HAL_GPIO_Init+0xfa>
 8002794:	4a90      	ldr	r2, [pc, #576]	@ (80029d8 <HAL_GPIO_Init+0x2b0>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d85d      	bhi.n	8002856 <HAL_GPIO_Init+0x12e>
 800279a:	2b12      	cmp	r3, #18
 800279c:	d82a      	bhi.n	80027f4 <HAL_GPIO_Init+0xcc>
 800279e:	2b12      	cmp	r3, #18
 80027a0:	d859      	bhi.n	8002856 <HAL_GPIO_Init+0x12e>
 80027a2:	a201      	add	r2, pc, #4	@ (adr r2, 80027a8 <HAL_GPIO_Init+0x80>)
 80027a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027a8:	08002823 	.word	0x08002823
 80027ac:	080027fd 	.word	0x080027fd
 80027b0:	0800280f 	.word	0x0800280f
 80027b4:	08002851 	.word	0x08002851
 80027b8:	08002857 	.word	0x08002857
 80027bc:	08002857 	.word	0x08002857
 80027c0:	08002857 	.word	0x08002857
 80027c4:	08002857 	.word	0x08002857
 80027c8:	08002857 	.word	0x08002857
 80027cc:	08002857 	.word	0x08002857
 80027d0:	08002857 	.word	0x08002857
 80027d4:	08002857 	.word	0x08002857
 80027d8:	08002857 	.word	0x08002857
 80027dc:	08002857 	.word	0x08002857
 80027e0:	08002857 	.word	0x08002857
 80027e4:	08002857 	.word	0x08002857
 80027e8:	08002857 	.word	0x08002857
 80027ec:	08002805 	.word	0x08002805
 80027f0:	08002819 	.word	0x08002819
 80027f4:	4a79      	ldr	r2, [pc, #484]	@ (80029dc <HAL_GPIO_Init+0x2b4>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d013      	beq.n	8002822 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80027fa:	e02c      	b.n	8002856 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	68db      	ldr	r3, [r3, #12]
 8002800:	623b      	str	r3, [r7, #32]
          break;
 8002802:	e029      	b.n	8002858 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	3304      	adds	r3, #4
 800280a:	623b      	str	r3, [r7, #32]
          break;
 800280c:	e024      	b.n	8002858 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	68db      	ldr	r3, [r3, #12]
 8002812:	3308      	adds	r3, #8
 8002814:	623b      	str	r3, [r7, #32]
          break;
 8002816:	e01f      	b.n	8002858 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	330c      	adds	r3, #12
 800281e:	623b      	str	r3, [r7, #32]
          break;
 8002820:	e01a      	b.n	8002858 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d102      	bne.n	8002830 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800282a:	2304      	movs	r3, #4
 800282c:	623b      	str	r3, [r7, #32]
          break;
 800282e:	e013      	b.n	8002858 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	2b01      	cmp	r3, #1
 8002836:	d105      	bne.n	8002844 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002838:	2308      	movs	r3, #8
 800283a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	69fa      	ldr	r2, [r7, #28]
 8002840:	611a      	str	r2, [r3, #16]
          break;
 8002842:	e009      	b.n	8002858 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002844:	2308      	movs	r3, #8
 8002846:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	69fa      	ldr	r2, [r7, #28]
 800284c:	615a      	str	r2, [r3, #20]
          break;
 800284e:	e003      	b.n	8002858 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002850:	2300      	movs	r3, #0
 8002852:	623b      	str	r3, [r7, #32]
          break;
 8002854:	e000      	b.n	8002858 <HAL_GPIO_Init+0x130>
          break;
 8002856:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002858:	69bb      	ldr	r3, [r7, #24]
 800285a:	2bff      	cmp	r3, #255	@ 0xff
 800285c:	d801      	bhi.n	8002862 <HAL_GPIO_Init+0x13a>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	e001      	b.n	8002866 <HAL_GPIO_Init+0x13e>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	3304      	adds	r3, #4
 8002866:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002868:	69bb      	ldr	r3, [r7, #24]
 800286a:	2bff      	cmp	r3, #255	@ 0xff
 800286c:	d802      	bhi.n	8002874 <HAL_GPIO_Init+0x14c>
 800286e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002870:	009b      	lsls	r3, r3, #2
 8002872:	e002      	b.n	800287a <HAL_GPIO_Init+0x152>
 8002874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002876:	3b08      	subs	r3, #8
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	210f      	movs	r1, #15
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	fa01 f303 	lsl.w	r3, r1, r3
 8002888:	43db      	mvns	r3, r3
 800288a:	401a      	ands	r2, r3
 800288c:	6a39      	ldr	r1, [r7, #32]
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	fa01 f303 	lsl.w	r3, r1, r3
 8002894:	431a      	orrs	r2, r3
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	f000 80b1 	beq.w	8002a0a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80028a8:	4b4d      	ldr	r3, [pc, #308]	@ (80029e0 <HAL_GPIO_Init+0x2b8>)
 80028aa:	699b      	ldr	r3, [r3, #24]
 80028ac:	4a4c      	ldr	r2, [pc, #304]	@ (80029e0 <HAL_GPIO_Init+0x2b8>)
 80028ae:	f043 0301 	orr.w	r3, r3, #1
 80028b2:	6193      	str	r3, [r2, #24]
 80028b4:	4b4a      	ldr	r3, [pc, #296]	@ (80029e0 <HAL_GPIO_Init+0x2b8>)
 80028b6:	699b      	ldr	r3, [r3, #24]
 80028b8:	f003 0301 	and.w	r3, r3, #1
 80028bc:	60bb      	str	r3, [r7, #8]
 80028be:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80028c0:	4a48      	ldr	r2, [pc, #288]	@ (80029e4 <HAL_GPIO_Init+0x2bc>)
 80028c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028c4:	089b      	lsrs	r3, r3, #2
 80028c6:	3302      	adds	r3, #2
 80028c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028cc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80028ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d0:	f003 0303 	and.w	r3, r3, #3
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	220f      	movs	r2, #15
 80028d8:	fa02 f303 	lsl.w	r3, r2, r3
 80028dc:	43db      	mvns	r3, r3
 80028de:	68fa      	ldr	r2, [r7, #12]
 80028e0:	4013      	ands	r3, r2
 80028e2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	4a40      	ldr	r2, [pc, #256]	@ (80029e8 <HAL_GPIO_Init+0x2c0>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d013      	beq.n	8002914 <HAL_GPIO_Init+0x1ec>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	4a3f      	ldr	r2, [pc, #252]	@ (80029ec <HAL_GPIO_Init+0x2c4>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d00d      	beq.n	8002910 <HAL_GPIO_Init+0x1e8>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	4a3e      	ldr	r2, [pc, #248]	@ (80029f0 <HAL_GPIO_Init+0x2c8>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d007      	beq.n	800290c <HAL_GPIO_Init+0x1e4>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	4a3d      	ldr	r2, [pc, #244]	@ (80029f4 <HAL_GPIO_Init+0x2cc>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d101      	bne.n	8002908 <HAL_GPIO_Init+0x1e0>
 8002904:	2303      	movs	r3, #3
 8002906:	e006      	b.n	8002916 <HAL_GPIO_Init+0x1ee>
 8002908:	2304      	movs	r3, #4
 800290a:	e004      	b.n	8002916 <HAL_GPIO_Init+0x1ee>
 800290c:	2302      	movs	r3, #2
 800290e:	e002      	b.n	8002916 <HAL_GPIO_Init+0x1ee>
 8002910:	2301      	movs	r3, #1
 8002912:	e000      	b.n	8002916 <HAL_GPIO_Init+0x1ee>
 8002914:	2300      	movs	r3, #0
 8002916:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002918:	f002 0203 	and.w	r2, r2, #3
 800291c:	0092      	lsls	r2, r2, #2
 800291e:	4093      	lsls	r3, r2
 8002920:	68fa      	ldr	r2, [r7, #12]
 8002922:	4313      	orrs	r3, r2
 8002924:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002926:	492f      	ldr	r1, [pc, #188]	@ (80029e4 <HAL_GPIO_Init+0x2bc>)
 8002928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800292a:	089b      	lsrs	r3, r3, #2
 800292c:	3302      	adds	r3, #2
 800292e:	68fa      	ldr	r2, [r7, #12]
 8002930:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800293c:	2b00      	cmp	r3, #0
 800293e:	d006      	beq.n	800294e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002940:	4b2d      	ldr	r3, [pc, #180]	@ (80029f8 <HAL_GPIO_Init+0x2d0>)
 8002942:	689a      	ldr	r2, [r3, #8]
 8002944:	492c      	ldr	r1, [pc, #176]	@ (80029f8 <HAL_GPIO_Init+0x2d0>)
 8002946:	69bb      	ldr	r3, [r7, #24]
 8002948:	4313      	orrs	r3, r2
 800294a:	608b      	str	r3, [r1, #8]
 800294c:	e006      	b.n	800295c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800294e:	4b2a      	ldr	r3, [pc, #168]	@ (80029f8 <HAL_GPIO_Init+0x2d0>)
 8002950:	689a      	ldr	r2, [r3, #8]
 8002952:	69bb      	ldr	r3, [r7, #24]
 8002954:	43db      	mvns	r3, r3
 8002956:	4928      	ldr	r1, [pc, #160]	@ (80029f8 <HAL_GPIO_Init+0x2d0>)
 8002958:	4013      	ands	r3, r2
 800295a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002964:	2b00      	cmp	r3, #0
 8002966:	d006      	beq.n	8002976 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002968:	4b23      	ldr	r3, [pc, #140]	@ (80029f8 <HAL_GPIO_Init+0x2d0>)
 800296a:	68da      	ldr	r2, [r3, #12]
 800296c:	4922      	ldr	r1, [pc, #136]	@ (80029f8 <HAL_GPIO_Init+0x2d0>)
 800296e:	69bb      	ldr	r3, [r7, #24]
 8002970:	4313      	orrs	r3, r2
 8002972:	60cb      	str	r3, [r1, #12]
 8002974:	e006      	b.n	8002984 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002976:	4b20      	ldr	r3, [pc, #128]	@ (80029f8 <HAL_GPIO_Init+0x2d0>)
 8002978:	68da      	ldr	r2, [r3, #12]
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	43db      	mvns	r3, r3
 800297e:	491e      	ldr	r1, [pc, #120]	@ (80029f8 <HAL_GPIO_Init+0x2d0>)
 8002980:	4013      	ands	r3, r2
 8002982:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800298c:	2b00      	cmp	r3, #0
 800298e:	d006      	beq.n	800299e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002990:	4b19      	ldr	r3, [pc, #100]	@ (80029f8 <HAL_GPIO_Init+0x2d0>)
 8002992:	685a      	ldr	r2, [r3, #4]
 8002994:	4918      	ldr	r1, [pc, #96]	@ (80029f8 <HAL_GPIO_Init+0x2d0>)
 8002996:	69bb      	ldr	r3, [r7, #24]
 8002998:	4313      	orrs	r3, r2
 800299a:	604b      	str	r3, [r1, #4]
 800299c:	e006      	b.n	80029ac <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800299e:	4b16      	ldr	r3, [pc, #88]	@ (80029f8 <HAL_GPIO_Init+0x2d0>)
 80029a0:	685a      	ldr	r2, [r3, #4]
 80029a2:	69bb      	ldr	r3, [r7, #24]
 80029a4:	43db      	mvns	r3, r3
 80029a6:	4914      	ldr	r1, [pc, #80]	@ (80029f8 <HAL_GPIO_Init+0x2d0>)
 80029a8:	4013      	ands	r3, r2
 80029aa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d021      	beq.n	80029fc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80029b8:	4b0f      	ldr	r3, [pc, #60]	@ (80029f8 <HAL_GPIO_Init+0x2d0>)
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	490e      	ldr	r1, [pc, #56]	@ (80029f8 <HAL_GPIO_Init+0x2d0>)
 80029be:	69bb      	ldr	r3, [r7, #24]
 80029c0:	4313      	orrs	r3, r2
 80029c2:	600b      	str	r3, [r1, #0]
 80029c4:	e021      	b.n	8002a0a <HAL_GPIO_Init+0x2e2>
 80029c6:	bf00      	nop
 80029c8:	10320000 	.word	0x10320000
 80029cc:	10310000 	.word	0x10310000
 80029d0:	10220000 	.word	0x10220000
 80029d4:	10210000 	.word	0x10210000
 80029d8:	10120000 	.word	0x10120000
 80029dc:	10110000 	.word	0x10110000
 80029e0:	40021000 	.word	0x40021000
 80029e4:	40010000 	.word	0x40010000
 80029e8:	40010800 	.word	0x40010800
 80029ec:	40010c00 	.word	0x40010c00
 80029f0:	40011000 	.word	0x40011000
 80029f4:	40011400 	.word	0x40011400
 80029f8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80029fc:	4b0b      	ldr	r3, [pc, #44]	@ (8002a2c <HAL_GPIO_Init+0x304>)
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	69bb      	ldr	r3, [r7, #24]
 8002a02:	43db      	mvns	r3, r3
 8002a04:	4909      	ldr	r1, [pc, #36]	@ (8002a2c <HAL_GPIO_Init+0x304>)
 8002a06:	4013      	ands	r3, r2
 8002a08:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a0c:	3301      	adds	r3, #1
 8002a0e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a16:	fa22 f303 	lsr.w	r3, r2, r3
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	f47f ae8e 	bne.w	800273c <HAL_GPIO_Init+0x14>
  }
}
 8002a20:	bf00      	nop
 8002a22:	bf00      	nop
 8002a24:	372c      	adds	r7, #44	@ 0x2c
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bc80      	pop	{r7}
 8002a2a:	4770      	bx	lr
 8002a2c:	40010400 	.word	0x40010400

08002a30 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b085      	sub	sp, #20
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
 8002a38:	460b      	mov	r3, r1
 8002a3a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	689a      	ldr	r2, [r3, #8]
 8002a40:	887b      	ldrh	r3, [r7, #2]
 8002a42:	4013      	ands	r3, r2
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d002      	beq.n	8002a4e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	73fb      	strb	r3, [r7, #15]
 8002a4c:	e001      	b.n	8002a52 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a52:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3714      	adds	r7, #20
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bc80      	pop	{r7}
 8002a5c:	4770      	bx	lr

08002a5e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a5e:	b480      	push	{r7}
 8002a60:	b083      	sub	sp, #12
 8002a62:	af00      	add	r7, sp, #0
 8002a64:	6078      	str	r0, [r7, #4]
 8002a66:	460b      	mov	r3, r1
 8002a68:	807b      	strh	r3, [r7, #2]
 8002a6a:	4613      	mov	r3, r2
 8002a6c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a6e:	787b      	ldrb	r3, [r7, #1]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d003      	beq.n	8002a7c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a74:	887a      	ldrh	r2, [r7, #2]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002a7a:	e003      	b.n	8002a84 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002a7c:	887b      	ldrh	r3, [r7, #2]
 8002a7e:	041a      	lsls	r2, r3, #16
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	611a      	str	r2, [r3, #16]
}
 8002a84:	bf00      	nop
 8002a86:	370c      	adds	r7, #12
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bc80      	pop	{r7}
 8002a8c:	4770      	bx	lr

08002a8e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a8e:	b480      	push	{r7}
 8002a90:	b085      	sub	sp, #20
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	6078      	str	r0, [r7, #4]
 8002a96:	460b      	mov	r3, r1
 8002a98:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	68db      	ldr	r3, [r3, #12]
 8002a9e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002aa0:	887a      	ldrh	r2, [r7, #2]
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	041a      	lsls	r2, r3, #16
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	43d9      	mvns	r1, r3
 8002aac:	887b      	ldrh	r3, [r7, #2]
 8002aae:	400b      	ands	r3, r1
 8002ab0:	431a      	orrs	r2, r3
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	611a      	str	r2, [r3, #16]
}
 8002ab6:	bf00      	nop
 8002ab8:	3714      	adds	r7, #20
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bc80      	pop	{r7}
 8002abe:	4770      	bx	lr

08002ac0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b082      	sub	sp, #8
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002aca:	4b08      	ldr	r3, [pc, #32]	@ (8002aec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002acc:	695a      	ldr	r2, [r3, #20]
 8002ace:	88fb      	ldrh	r3, [r7, #6]
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d006      	beq.n	8002ae4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002ad6:	4a05      	ldr	r2, [pc, #20]	@ (8002aec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ad8:	88fb      	ldrh	r3, [r7, #6]
 8002ada:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002adc:	88fb      	ldrh	r3, [r7, #6]
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f000 f806 	bl	8002af0 <HAL_GPIO_EXTI_Callback>
  }
}
 8002ae4:	bf00      	nop
 8002ae6:	3708      	adds	r7, #8
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	40010400 	.word	0x40010400

08002af0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	4603      	mov	r3, r0
 8002af8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002afa:	bf00      	nop
 8002afc:	370c      	adds	r7, #12
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bc80      	pop	{r7}
 8002b02:	4770      	bx	lr

08002b04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b086      	sub	sp, #24
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d101      	bne.n	8002b16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e272      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f003 0301 	and.w	r3, r3, #1
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	f000 8087 	beq.w	8002c32 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b24:	4b92      	ldr	r3, [pc, #584]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f003 030c 	and.w	r3, r3, #12
 8002b2c:	2b04      	cmp	r3, #4
 8002b2e:	d00c      	beq.n	8002b4a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002b30:	4b8f      	ldr	r3, [pc, #572]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f003 030c 	and.w	r3, r3, #12
 8002b38:	2b08      	cmp	r3, #8
 8002b3a:	d112      	bne.n	8002b62 <HAL_RCC_OscConfig+0x5e>
 8002b3c:	4b8c      	ldr	r3, [pc, #560]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b48:	d10b      	bne.n	8002b62 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b4a:	4b89      	ldr	r3, [pc, #548]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d06c      	beq.n	8002c30 <HAL_RCC_OscConfig+0x12c>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d168      	bne.n	8002c30 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e24c      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b6a:	d106      	bne.n	8002b7a <HAL_RCC_OscConfig+0x76>
 8002b6c:	4b80      	ldr	r3, [pc, #512]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a7f      	ldr	r2, [pc, #508]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002b72:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b76:	6013      	str	r3, [r2, #0]
 8002b78:	e02e      	b.n	8002bd8 <HAL_RCC_OscConfig+0xd4>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d10c      	bne.n	8002b9c <HAL_RCC_OscConfig+0x98>
 8002b82:	4b7b      	ldr	r3, [pc, #492]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a7a      	ldr	r2, [pc, #488]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002b88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b8c:	6013      	str	r3, [r2, #0]
 8002b8e:	4b78      	ldr	r3, [pc, #480]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a77      	ldr	r2, [pc, #476]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002b94:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b98:	6013      	str	r3, [r2, #0]
 8002b9a:	e01d      	b.n	8002bd8 <HAL_RCC_OscConfig+0xd4>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ba4:	d10c      	bne.n	8002bc0 <HAL_RCC_OscConfig+0xbc>
 8002ba6:	4b72      	ldr	r3, [pc, #456]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a71      	ldr	r2, [pc, #452]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002bac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002bb0:	6013      	str	r3, [r2, #0]
 8002bb2:	4b6f      	ldr	r3, [pc, #444]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a6e      	ldr	r2, [pc, #440]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002bb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bbc:	6013      	str	r3, [r2, #0]
 8002bbe:	e00b      	b.n	8002bd8 <HAL_RCC_OscConfig+0xd4>
 8002bc0:	4b6b      	ldr	r3, [pc, #428]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a6a      	ldr	r2, [pc, #424]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002bc6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bca:	6013      	str	r3, [r2, #0]
 8002bcc:	4b68      	ldr	r3, [pc, #416]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a67      	ldr	r2, [pc, #412]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002bd2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002bd6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d013      	beq.n	8002c08 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002be0:	f7ff fbee 	bl	80023c0 <HAL_GetTick>
 8002be4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002be6:	e008      	b.n	8002bfa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002be8:	f7ff fbea 	bl	80023c0 <HAL_GetTick>
 8002bec:	4602      	mov	r2, r0
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	2b64      	cmp	r3, #100	@ 0x64
 8002bf4:	d901      	bls.n	8002bfa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	e200      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bfa:	4b5d      	ldr	r3, [pc, #372]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d0f0      	beq.n	8002be8 <HAL_RCC_OscConfig+0xe4>
 8002c06:	e014      	b.n	8002c32 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c08:	f7ff fbda 	bl	80023c0 <HAL_GetTick>
 8002c0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c0e:	e008      	b.n	8002c22 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c10:	f7ff fbd6 	bl	80023c0 <HAL_GetTick>
 8002c14:	4602      	mov	r2, r0
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	2b64      	cmp	r3, #100	@ 0x64
 8002c1c:	d901      	bls.n	8002c22 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002c1e:	2303      	movs	r3, #3
 8002c20:	e1ec      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c22:	4b53      	ldr	r3, [pc, #332]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d1f0      	bne.n	8002c10 <HAL_RCC_OscConfig+0x10c>
 8002c2e:	e000      	b.n	8002c32 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0302 	and.w	r3, r3, #2
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d063      	beq.n	8002d06 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c3e:	4b4c      	ldr	r3, [pc, #304]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	f003 030c 	and.w	r3, r3, #12
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d00b      	beq.n	8002c62 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002c4a:	4b49      	ldr	r3, [pc, #292]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	f003 030c 	and.w	r3, r3, #12
 8002c52:	2b08      	cmp	r3, #8
 8002c54:	d11c      	bne.n	8002c90 <HAL_RCC_OscConfig+0x18c>
 8002c56:	4b46      	ldr	r3, [pc, #280]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d116      	bne.n	8002c90 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c62:	4b43      	ldr	r3, [pc, #268]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0302 	and.w	r3, r3, #2
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d005      	beq.n	8002c7a <HAL_RCC_OscConfig+0x176>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	691b      	ldr	r3, [r3, #16]
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d001      	beq.n	8002c7a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e1c0      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c7a:	4b3d      	ldr	r3, [pc, #244]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	695b      	ldr	r3, [r3, #20]
 8002c86:	00db      	lsls	r3, r3, #3
 8002c88:	4939      	ldr	r1, [pc, #228]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c8e:	e03a      	b.n	8002d06 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	691b      	ldr	r3, [r3, #16]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d020      	beq.n	8002cda <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c98:	4b36      	ldr	r3, [pc, #216]	@ (8002d74 <HAL_RCC_OscConfig+0x270>)
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c9e:	f7ff fb8f 	bl	80023c0 <HAL_GetTick>
 8002ca2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ca4:	e008      	b.n	8002cb8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ca6:	f7ff fb8b 	bl	80023c0 <HAL_GetTick>
 8002caa:	4602      	mov	r2, r0
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d901      	bls.n	8002cb8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	e1a1      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cb8:	4b2d      	ldr	r3, [pc, #180]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0302 	and.w	r3, r3, #2
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d0f0      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cc4:	4b2a      	ldr	r3, [pc, #168]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	695b      	ldr	r3, [r3, #20]
 8002cd0:	00db      	lsls	r3, r3, #3
 8002cd2:	4927      	ldr	r1, [pc, #156]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	600b      	str	r3, [r1, #0]
 8002cd8:	e015      	b.n	8002d06 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cda:	4b26      	ldr	r3, [pc, #152]	@ (8002d74 <HAL_RCC_OscConfig+0x270>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ce0:	f7ff fb6e 	bl	80023c0 <HAL_GetTick>
 8002ce4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ce6:	e008      	b.n	8002cfa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ce8:	f7ff fb6a 	bl	80023c0 <HAL_GetTick>
 8002cec:	4602      	mov	r2, r0
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	1ad3      	subs	r3, r2, r3
 8002cf2:	2b02      	cmp	r3, #2
 8002cf4:	d901      	bls.n	8002cfa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	e180      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cfa:	4b1d      	ldr	r3, [pc, #116]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0302 	and.w	r3, r3, #2
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d1f0      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 0308 	and.w	r3, r3, #8
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d03a      	beq.n	8002d88 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	699b      	ldr	r3, [r3, #24]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d019      	beq.n	8002d4e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d1a:	4b17      	ldr	r3, [pc, #92]	@ (8002d78 <HAL_RCC_OscConfig+0x274>)
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d20:	f7ff fb4e 	bl	80023c0 <HAL_GetTick>
 8002d24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d26:	e008      	b.n	8002d3a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d28:	f7ff fb4a 	bl	80023c0 <HAL_GetTick>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	2b02      	cmp	r3, #2
 8002d34:	d901      	bls.n	8002d3a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002d36:	2303      	movs	r3, #3
 8002d38:	e160      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8002d70 <HAL_RCC_OscConfig+0x26c>)
 8002d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d3e:	f003 0302 	and.w	r3, r3, #2
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d0f0      	beq.n	8002d28 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002d46:	2001      	movs	r0, #1
 8002d48:	f000 fa9c 	bl	8003284 <RCC_Delay>
 8002d4c:	e01c      	b.n	8002d88 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d4e:	4b0a      	ldr	r3, [pc, #40]	@ (8002d78 <HAL_RCC_OscConfig+0x274>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d54:	f7ff fb34 	bl	80023c0 <HAL_GetTick>
 8002d58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d5a:	e00f      	b.n	8002d7c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d5c:	f7ff fb30 	bl	80023c0 <HAL_GetTick>
 8002d60:	4602      	mov	r2, r0
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	2b02      	cmp	r3, #2
 8002d68:	d908      	bls.n	8002d7c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	e146      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
 8002d6e:	bf00      	nop
 8002d70:	40021000 	.word	0x40021000
 8002d74:	42420000 	.word	0x42420000
 8002d78:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d7c:	4b92      	ldr	r3, [pc, #584]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d80:	f003 0302 	and.w	r3, r3, #2
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d1e9      	bne.n	8002d5c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 0304 	and.w	r3, r3, #4
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	f000 80a6 	beq.w	8002ee2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d96:	2300      	movs	r3, #0
 8002d98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d9a:	4b8b      	ldr	r3, [pc, #556]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002d9c:	69db      	ldr	r3, [r3, #28]
 8002d9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d10d      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002da6:	4b88      	ldr	r3, [pc, #544]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002da8:	69db      	ldr	r3, [r3, #28]
 8002daa:	4a87      	ldr	r2, [pc, #540]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002dac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002db0:	61d3      	str	r3, [r2, #28]
 8002db2:	4b85      	ldr	r3, [pc, #532]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002db4:	69db      	ldr	r3, [r3, #28]
 8002db6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dba:	60bb      	str	r3, [r7, #8]
 8002dbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dc2:	4b82      	ldr	r3, [pc, #520]	@ (8002fcc <HAL_RCC_OscConfig+0x4c8>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d118      	bne.n	8002e00 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dce:	4b7f      	ldr	r3, [pc, #508]	@ (8002fcc <HAL_RCC_OscConfig+0x4c8>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a7e      	ldr	r2, [pc, #504]	@ (8002fcc <HAL_RCC_OscConfig+0x4c8>)
 8002dd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dda:	f7ff faf1 	bl	80023c0 <HAL_GetTick>
 8002dde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002de0:	e008      	b.n	8002df4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002de2:	f7ff faed 	bl	80023c0 <HAL_GetTick>
 8002de6:	4602      	mov	r2, r0
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	2b64      	cmp	r3, #100	@ 0x64
 8002dee:	d901      	bls.n	8002df4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002df0:	2303      	movs	r3, #3
 8002df2:	e103      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002df4:	4b75      	ldr	r3, [pc, #468]	@ (8002fcc <HAL_RCC_OscConfig+0x4c8>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d0f0      	beq.n	8002de2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	68db      	ldr	r3, [r3, #12]
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	d106      	bne.n	8002e16 <HAL_RCC_OscConfig+0x312>
 8002e08:	4b6f      	ldr	r3, [pc, #444]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e0a:	6a1b      	ldr	r3, [r3, #32]
 8002e0c:	4a6e      	ldr	r2, [pc, #440]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e0e:	f043 0301 	orr.w	r3, r3, #1
 8002e12:	6213      	str	r3, [r2, #32]
 8002e14:	e02d      	b.n	8002e72 <HAL_RCC_OscConfig+0x36e>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	68db      	ldr	r3, [r3, #12]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d10c      	bne.n	8002e38 <HAL_RCC_OscConfig+0x334>
 8002e1e:	4b6a      	ldr	r3, [pc, #424]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e20:	6a1b      	ldr	r3, [r3, #32]
 8002e22:	4a69      	ldr	r2, [pc, #420]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e24:	f023 0301 	bic.w	r3, r3, #1
 8002e28:	6213      	str	r3, [r2, #32]
 8002e2a:	4b67      	ldr	r3, [pc, #412]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e2c:	6a1b      	ldr	r3, [r3, #32]
 8002e2e:	4a66      	ldr	r2, [pc, #408]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e30:	f023 0304 	bic.w	r3, r3, #4
 8002e34:	6213      	str	r3, [r2, #32]
 8002e36:	e01c      	b.n	8002e72 <HAL_RCC_OscConfig+0x36e>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	68db      	ldr	r3, [r3, #12]
 8002e3c:	2b05      	cmp	r3, #5
 8002e3e:	d10c      	bne.n	8002e5a <HAL_RCC_OscConfig+0x356>
 8002e40:	4b61      	ldr	r3, [pc, #388]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e42:	6a1b      	ldr	r3, [r3, #32]
 8002e44:	4a60      	ldr	r2, [pc, #384]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e46:	f043 0304 	orr.w	r3, r3, #4
 8002e4a:	6213      	str	r3, [r2, #32]
 8002e4c:	4b5e      	ldr	r3, [pc, #376]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e4e:	6a1b      	ldr	r3, [r3, #32]
 8002e50:	4a5d      	ldr	r2, [pc, #372]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e52:	f043 0301 	orr.w	r3, r3, #1
 8002e56:	6213      	str	r3, [r2, #32]
 8002e58:	e00b      	b.n	8002e72 <HAL_RCC_OscConfig+0x36e>
 8002e5a:	4b5b      	ldr	r3, [pc, #364]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e5c:	6a1b      	ldr	r3, [r3, #32]
 8002e5e:	4a5a      	ldr	r2, [pc, #360]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e60:	f023 0301 	bic.w	r3, r3, #1
 8002e64:	6213      	str	r3, [r2, #32]
 8002e66:	4b58      	ldr	r3, [pc, #352]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e68:	6a1b      	ldr	r3, [r3, #32]
 8002e6a:	4a57      	ldr	r2, [pc, #348]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e6c:	f023 0304 	bic.w	r3, r3, #4
 8002e70:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	68db      	ldr	r3, [r3, #12]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d015      	beq.n	8002ea6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e7a:	f7ff faa1 	bl	80023c0 <HAL_GetTick>
 8002e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e80:	e00a      	b.n	8002e98 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e82:	f7ff fa9d 	bl	80023c0 <HAL_GetTick>
 8002e86:	4602      	mov	r2, r0
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d901      	bls.n	8002e98 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002e94:	2303      	movs	r3, #3
 8002e96:	e0b1      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e98:	4b4b      	ldr	r3, [pc, #300]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002e9a:	6a1b      	ldr	r3, [r3, #32]
 8002e9c:	f003 0302 	and.w	r3, r3, #2
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d0ee      	beq.n	8002e82 <HAL_RCC_OscConfig+0x37e>
 8002ea4:	e014      	b.n	8002ed0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ea6:	f7ff fa8b 	bl	80023c0 <HAL_GetTick>
 8002eaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002eac:	e00a      	b.n	8002ec4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002eae:	f7ff fa87 	bl	80023c0 <HAL_GetTick>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	693b      	ldr	r3, [r7, #16]
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d901      	bls.n	8002ec4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002ec0:	2303      	movs	r3, #3
 8002ec2:	e09b      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ec4:	4b40      	ldr	r3, [pc, #256]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002ec6:	6a1b      	ldr	r3, [r3, #32]
 8002ec8:	f003 0302 	and.w	r3, r3, #2
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d1ee      	bne.n	8002eae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002ed0:	7dfb      	ldrb	r3, [r7, #23]
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	d105      	bne.n	8002ee2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ed6:	4b3c      	ldr	r3, [pc, #240]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002ed8:	69db      	ldr	r3, [r3, #28]
 8002eda:	4a3b      	ldr	r2, [pc, #236]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002edc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ee0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	69db      	ldr	r3, [r3, #28]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	f000 8087 	beq.w	8002ffa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002eec:	4b36      	ldr	r3, [pc, #216]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	f003 030c 	and.w	r3, r3, #12
 8002ef4:	2b08      	cmp	r3, #8
 8002ef6:	d061      	beq.n	8002fbc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	69db      	ldr	r3, [r3, #28]
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d146      	bne.n	8002f8e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f00:	4b33      	ldr	r3, [pc, #204]	@ (8002fd0 <HAL_RCC_OscConfig+0x4cc>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f06:	f7ff fa5b 	bl	80023c0 <HAL_GetTick>
 8002f0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f0c:	e008      	b.n	8002f20 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f0e:	f7ff fa57 	bl	80023c0 <HAL_GetTick>
 8002f12:	4602      	mov	r2, r0
 8002f14:	693b      	ldr	r3, [r7, #16]
 8002f16:	1ad3      	subs	r3, r2, r3
 8002f18:	2b02      	cmp	r3, #2
 8002f1a:	d901      	bls.n	8002f20 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002f1c:	2303      	movs	r3, #3
 8002f1e:	e06d      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f20:	4b29      	ldr	r3, [pc, #164]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d1f0      	bne.n	8002f0e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6a1b      	ldr	r3, [r3, #32]
 8002f30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f34:	d108      	bne.n	8002f48 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002f36:	4b24      	ldr	r3, [pc, #144]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	4921      	ldr	r1, [pc, #132]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002f44:	4313      	orrs	r3, r2
 8002f46:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f48:	4b1f      	ldr	r3, [pc, #124]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6a19      	ldr	r1, [r3, #32]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f58:	430b      	orrs	r3, r1
 8002f5a:	491b      	ldr	r1, [pc, #108]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f60:	4b1b      	ldr	r3, [pc, #108]	@ (8002fd0 <HAL_RCC_OscConfig+0x4cc>)
 8002f62:	2201      	movs	r2, #1
 8002f64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f66:	f7ff fa2b 	bl	80023c0 <HAL_GetTick>
 8002f6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f6c:	e008      	b.n	8002f80 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f6e:	f7ff fa27 	bl	80023c0 <HAL_GetTick>
 8002f72:	4602      	mov	r2, r0
 8002f74:	693b      	ldr	r3, [r7, #16]
 8002f76:	1ad3      	subs	r3, r2, r3
 8002f78:	2b02      	cmp	r3, #2
 8002f7a:	d901      	bls.n	8002f80 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002f7c:	2303      	movs	r3, #3
 8002f7e:	e03d      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f80:	4b11      	ldr	r3, [pc, #68]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d0f0      	beq.n	8002f6e <HAL_RCC_OscConfig+0x46a>
 8002f8c:	e035      	b.n	8002ffa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f8e:	4b10      	ldr	r3, [pc, #64]	@ (8002fd0 <HAL_RCC_OscConfig+0x4cc>)
 8002f90:	2200      	movs	r2, #0
 8002f92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f94:	f7ff fa14 	bl	80023c0 <HAL_GetTick>
 8002f98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f9a:	e008      	b.n	8002fae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f9c:	f7ff fa10 	bl	80023c0 <HAL_GetTick>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	2b02      	cmp	r3, #2
 8002fa8:	d901      	bls.n	8002fae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002faa:	2303      	movs	r3, #3
 8002fac:	e026      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fae:	4b06      	ldr	r3, [pc, #24]	@ (8002fc8 <HAL_RCC_OscConfig+0x4c4>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d1f0      	bne.n	8002f9c <HAL_RCC_OscConfig+0x498>
 8002fba:	e01e      	b.n	8002ffa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	69db      	ldr	r3, [r3, #28]
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d107      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e019      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
 8002fc8:	40021000 	.word	0x40021000
 8002fcc:	40007000 	.word	0x40007000
 8002fd0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002fd4:	4b0b      	ldr	r3, [pc, #44]	@ (8003004 <HAL_RCC_OscConfig+0x500>)
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6a1b      	ldr	r3, [r3, #32]
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d106      	bne.n	8002ff6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d001      	beq.n	8002ffa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e000      	b.n	8002ffc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002ffa:	2300      	movs	r3, #0
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3718      	adds	r7, #24
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}
 8003004:	40021000 	.word	0x40021000

08003008 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b084      	sub	sp, #16
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d101      	bne.n	800301c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e0d0      	b.n	80031be <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800301c:	4b6a      	ldr	r3, [pc, #424]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c0>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0307 	and.w	r3, r3, #7
 8003024:	683a      	ldr	r2, [r7, #0]
 8003026:	429a      	cmp	r2, r3
 8003028:	d910      	bls.n	800304c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800302a:	4b67      	ldr	r3, [pc, #412]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c0>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f023 0207 	bic.w	r2, r3, #7
 8003032:	4965      	ldr	r1, [pc, #404]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c0>)
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	4313      	orrs	r3, r2
 8003038:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800303a:	4b63      	ldr	r3, [pc, #396]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c0>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 0307 	and.w	r3, r3, #7
 8003042:	683a      	ldr	r2, [r7, #0]
 8003044:	429a      	cmp	r2, r3
 8003046:	d001      	beq.n	800304c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e0b8      	b.n	80031be <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0302 	and.w	r3, r3, #2
 8003054:	2b00      	cmp	r3, #0
 8003056:	d020      	beq.n	800309a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0304 	and.w	r3, r3, #4
 8003060:	2b00      	cmp	r3, #0
 8003062:	d005      	beq.n	8003070 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003064:	4b59      	ldr	r3, [pc, #356]	@ (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	4a58      	ldr	r2, [pc, #352]	@ (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 800306a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800306e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 0308 	and.w	r3, r3, #8
 8003078:	2b00      	cmp	r3, #0
 800307a:	d005      	beq.n	8003088 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800307c:	4b53      	ldr	r3, [pc, #332]	@ (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	4a52      	ldr	r2, [pc, #328]	@ (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 8003082:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003086:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003088:	4b50      	ldr	r3, [pc, #320]	@ (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	494d      	ldr	r1, [pc, #308]	@ (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 8003096:	4313      	orrs	r3, r2
 8003098:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0301 	and.w	r3, r3, #1
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d040      	beq.n	8003128 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d107      	bne.n	80030be <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030ae:	4b47      	ldr	r3, [pc, #284]	@ (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d115      	bne.n	80030e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e07f      	b.n	80031be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	2b02      	cmp	r3, #2
 80030c4:	d107      	bne.n	80030d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030c6:	4b41      	ldr	r3, [pc, #260]	@ (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d109      	bne.n	80030e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e073      	b.n	80031be <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030d6:	4b3d      	ldr	r3, [pc, #244]	@ (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0302 	and.w	r3, r3, #2
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d101      	bne.n	80030e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030e2:	2301      	movs	r3, #1
 80030e4:	e06b      	b.n	80031be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030e6:	4b39      	ldr	r3, [pc, #228]	@ (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	f023 0203 	bic.w	r2, r3, #3
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	4936      	ldr	r1, [pc, #216]	@ (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 80030f4:	4313      	orrs	r3, r2
 80030f6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030f8:	f7ff f962 	bl	80023c0 <HAL_GetTick>
 80030fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030fe:	e00a      	b.n	8003116 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003100:	f7ff f95e 	bl	80023c0 <HAL_GetTick>
 8003104:	4602      	mov	r2, r0
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800310e:	4293      	cmp	r3, r2
 8003110:	d901      	bls.n	8003116 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	e053      	b.n	80031be <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003116:	4b2d      	ldr	r3, [pc, #180]	@ (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	f003 020c 	and.w	r2, r3, #12
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	429a      	cmp	r2, r3
 8003126:	d1eb      	bne.n	8003100 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003128:	4b27      	ldr	r3, [pc, #156]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c0>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0307 	and.w	r3, r3, #7
 8003130:	683a      	ldr	r2, [r7, #0]
 8003132:	429a      	cmp	r2, r3
 8003134:	d210      	bcs.n	8003158 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003136:	4b24      	ldr	r3, [pc, #144]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c0>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f023 0207 	bic.w	r2, r3, #7
 800313e:	4922      	ldr	r1, [pc, #136]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c0>)
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	4313      	orrs	r3, r2
 8003144:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003146:	4b20      	ldr	r3, [pc, #128]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c0>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0307 	and.w	r3, r3, #7
 800314e:	683a      	ldr	r2, [r7, #0]
 8003150:	429a      	cmp	r2, r3
 8003152:	d001      	beq.n	8003158 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	e032      	b.n	80031be <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0304 	and.w	r3, r3, #4
 8003160:	2b00      	cmp	r3, #0
 8003162:	d008      	beq.n	8003176 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003164:	4b19      	ldr	r3, [pc, #100]	@ (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	4916      	ldr	r1, [pc, #88]	@ (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 8003172:	4313      	orrs	r3, r2
 8003174:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 0308 	and.w	r3, r3, #8
 800317e:	2b00      	cmp	r3, #0
 8003180:	d009      	beq.n	8003196 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003182:	4b12      	ldr	r3, [pc, #72]	@ (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	691b      	ldr	r3, [r3, #16]
 800318e:	00db      	lsls	r3, r3, #3
 8003190:	490e      	ldr	r1, [pc, #56]	@ (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 8003192:	4313      	orrs	r3, r2
 8003194:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003196:	f000 f821 	bl	80031dc <HAL_RCC_GetSysClockFreq>
 800319a:	4602      	mov	r2, r0
 800319c:	4b0b      	ldr	r3, [pc, #44]	@ (80031cc <HAL_RCC_ClockConfig+0x1c4>)
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	091b      	lsrs	r3, r3, #4
 80031a2:	f003 030f 	and.w	r3, r3, #15
 80031a6:	490a      	ldr	r1, [pc, #40]	@ (80031d0 <HAL_RCC_ClockConfig+0x1c8>)
 80031a8:	5ccb      	ldrb	r3, [r1, r3]
 80031aa:	fa22 f303 	lsr.w	r3, r2, r3
 80031ae:	4a09      	ldr	r2, [pc, #36]	@ (80031d4 <HAL_RCC_ClockConfig+0x1cc>)
 80031b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80031b2:	4b09      	ldr	r3, [pc, #36]	@ (80031d8 <HAL_RCC_ClockConfig+0x1d0>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4618      	mov	r0, r3
 80031b8:	f7ff f8c0 	bl	800233c <HAL_InitTick>

  return HAL_OK;
 80031bc:	2300      	movs	r3, #0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3710      	adds	r7, #16
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	40022000 	.word	0x40022000
 80031cc:	40021000 	.word	0x40021000
 80031d0:	08007644 	.word	0x08007644
 80031d4:	20000008 	.word	0x20000008
 80031d8:	2000000c 	.word	0x2000000c

080031dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031dc:	b480      	push	{r7}
 80031de:	b087      	sub	sp, #28
 80031e0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80031e2:	2300      	movs	r3, #0
 80031e4:	60fb      	str	r3, [r7, #12]
 80031e6:	2300      	movs	r3, #0
 80031e8:	60bb      	str	r3, [r7, #8]
 80031ea:	2300      	movs	r3, #0
 80031ec:	617b      	str	r3, [r7, #20]
 80031ee:	2300      	movs	r3, #0
 80031f0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80031f2:	2300      	movs	r3, #0
 80031f4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80031f6:	4b1e      	ldr	r3, [pc, #120]	@ (8003270 <HAL_RCC_GetSysClockFreq+0x94>)
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	f003 030c 	and.w	r3, r3, #12
 8003202:	2b04      	cmp	r3, #4
 8003204:	d002      	beq.n	800320c <HAL_RCC_GetSysClockFreq+0x30>
 8003206:	2b08      	cmp	r3, #8
 8003208:	d003      	beq.n	8003212 <HAL_RCC_GetSysClockFreq+0x36>
 800320a:	e027      	b.n	800325c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800320c:	4b19      	ldr	r3, [pc, #100]	@ (8003274 <HAL_RCC_GetSysClockFreq+0x98>)
 800320e:	613b      	str	r3, [r7, #16]
      break;
 8003210:	e027      	b.n	8003262 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	0c9b      	lsrs	r3, r3, #18
 8003216:	f003 030f 	and.w	r3, r3, #15
 800321a:	4a17      	ldr	r2, [pc, #92]	@ (8003278 <HAL_RCC_GetSysClockFreq+0x9c>)
 800321c:	5cd3      	ldrb	r3, [r2, r3]
 800321e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003226:	2b00      	cmp	r3, #0
 8003228:	d010      	beq.n	800324c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800322a:	4b11      	ldr	r3, [pc, #68]	@ (8003270 <HAL_RCC_GetSysClockFreq+0x94>)
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	0c5b      	lsrs	r3, r3, #17
 8003230:	f003 0301 	and.w	r3, r3, #1
 8003234:	4a11      	ldr	r2, [pc, #68]	@ (800327c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003236:	5cd3      	ldrb	r3, [r2, r3]
 8003238:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a0d      	ldr	r2, [pc, #52]	@ (8003274 <HAL_RCC_GetSysClockFreq+0x98>)
 800323e:	fb03 f202 	mul.w	r2, r3, r2
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	fbb2 f3f3 	udiv	r3, r2, r3
 8003248:	617b      	str	r3, [r7, #20]
 800324a:	e004      	b.n	8003256 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	4a0c      	ldr	r2, [pc, #48]	@ (8003280 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003250:	fb02 f303 	mul.w	r3, r2, r3
 8003254:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	613b      	str	r3, [r7, #16]
      break;
 800325a:	e002      	b.n	8003262 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800325c:	4b05      	ldr	r3, [pc, #20]	@ (8003274 <HAL_RCC_GetSysClockFreq+0x98>)
 800325e:	613b      	str	r3, [r7, #16]
      break;
 8003260:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003262:	693b      	ldr	r3, [r7, #16]
}
 8003264:	4618      	mov	r0, r3
 8003266:	371c      	adds	r7, #28
 8003268:	46bd      	mov	sp, r7
 800326a:	bc80      	pop	{r7}
 800326c:	4770      	bx	lr
 800326e:	bf00      	nop
 8003270:	40021000 	.word	0x40021000
 8003274:	007a1200 	.word	0x007a1200
 8003278:	08007654 	.word	0x08007654
 800327c:	08007664 	.word	0x08007664
 8003280:	003d0900 	.word	0x003d0900

08003284 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003284:	b480      	push	{r7}
 8003286:	b085      	sub	sp, #20
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800328c:	4b0a      	ldr	r3, [pc, #40]	@ (80032b8 <RCC_Delay+0x34>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a0a      	ldr	r2, [pc, #40]	@ (80032bc <RCC_Delay+0x38>)
 8003292:	fba2 2303 	umull	r2, r3, r2, r3
 8003296:	0a5b      	lsrs	r3, r3, #9
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	fb02 f303 	mul.w	r3, r2, r3
 800329e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80032a0:	bf00      	nop
  }
  while (Delay --);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	1e5a      	subs	r2, r3, #1
 80032a6:	60fa      	str	r2, [r7, #12]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d1f9      	bne.n	80032a0 <RCC_Delay+0x1c>
}
 80032ac:	bf00      	nop
 80032ae:	bf00      	nop
 80032b0:	3714      	adds	r7, #20
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bc80      	pop	{r7}
 80032b6:	4770      	bx	lr
 80032b8:	20000008 	.word	0x20000008
 80032bc:	10624dd3 	.word	0x10624dd3

080032c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b082      	sub	sp, #8
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d101      	bne.n	80032d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e076      	b.n	80033c0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d108      	bne.n	80032ec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80032e2:	d009      	beq.n	80032f8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	61da      	str	r2, [r3, #28]
 80032ea:	e005      	b.n	80032f8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2200      	movs	r2, #0
 80032f6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2200      	movs	r2, #0
 80032fc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003304:	b2db      	uxtb	r3, r3
 8003306:	2b00      	cmp	r3, #0
 8003308:	d106      	bne.n	8003318 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	f7fe fdd2 	bl	8001ebc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2202      	movs	r2, #2
 800331c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800332e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003340:	431a      	orrs	r2, r3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	68db      	ldr	r3, [r3, #12]
 8003346:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800334a:	431a      	orrs	r2, r3
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	691b      	ldr	r3, [r3, #16]
 8003350:	f003 0302 	and.w	r3, r3, #2
 8003354:	431a      	orrs	r2, r3
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	695b      	ldr	r3, [r3, #20]
 800335a:	f003 0301 	and.w	r3, r3, #1
 800335e:	431a      	orrs	r2, r3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	699b      	ldr	r3, [r3, #24]
 8003364:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003368:	431a      	orrs	r2, r3
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	69db      	ldr	r3, [r3, #28]
 800336e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003372:	431a      	orrs	r2, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6a1b      	ldr	r3, [r3, #32]
 8003378:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800337c:	ea42 0103 	orr.w	r1, r2, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003384:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	430a      	orrs	r2, r1
 800338e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	699b      	ldr	r3, [r3, #24]
 8003394:	0c1a      	lsrs	r2, r3, #16
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f002 0204 	and.w	r2, r2, #4
 800339e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	69da      	ldr	r2, [r3, #28]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033ae:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2200      	movs	r2, #0
 80033b4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2201      	movs	r2, #1
 80033ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80033be:	2300      	movs	r3, #0
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3708      	adds	r7, #8
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}

080033c8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b088      	sub	sp, #32
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	60f8      	str	r0, [r7, #12]
 80033d0:	60b9      	str	r1, [r7, #8]
 80033d2:	603b      	str	r3, [r7, #0]
 80033d4:	4613      	mov	r3, r2
 80033d6:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80033d8:	f7fe fff2 	bl	80023c0 <HAL_GetTick>
 80033dc:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80033de:	88fb      	ldrh	r3, [r7, #6]
 80033e0:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d001      	beq.n	80033f2 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80033ee:	2302      	movs	r3, #2
 80033f0:	e12a      	b.n	8003648 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d002      	beq.n	80033fe <HAL_SPI_Transmit+0x36>
 80033f8:	88fb      	ldrh	r3, [r7, #6]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d101      	bne.n	8003402 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e122      	b.n	8003648 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003408:	2b01      	cmp	r3, #1
 800340a:	d101      	bne.n	8003410 <HAL_SPI_Transmit+0x48>
 800340c:	2302      	movs	r3, #2
 800340e:	e11b      	b.n	8003648 <HAL_SPI_Transmit+0x280>
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2201      	movs	r2, #1
 8003414:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2203      	movs	r2, #3
 800341c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2200      	movs	r2, #0
 8003424:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	68ba      	ldr	r2, [r7, #8]
 800342a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	88fa      	ldrh	r2, [r7, #6]
 8003430:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	88fa      	ldrh	r2, [r7, #6]
 8003436:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2200      	movs	r2, #0
 800343c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2200      	movs	r2, #0
 8003442:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2200      	movs	r2, #0
 8003448:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	2200      	movs	r2, #0
 800344e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2200      	movs	r2, #0
 8003454:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800345e:	d10f      	bne.n	8003480 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	681a      	ldr	r2, [r3, #0]
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800346e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800347e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800348a:	2b40      	cmp	r3, #64	@ 0x40
 800348c:	d007      	beq.n	800349e <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800349c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80034a6:	d152      	bne.n	800354e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d002      	beq.n	80034b6 <HAL_SPI_Transmit+0xee>
 80034b0:	8b7b      	ldrh	r3, [r7, #26]
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d145      	bne.n	8003542 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ba:	881a      	ldrh	r2, [r3, #0]
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034c6:	1c9a      	adds	r2, r3, #2
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	3b01      	subs	r3, #1
 80034d4:	b29a      	uxth	r2, r3
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80034da:	e032      	b.n	8003542 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	f003 0302 	and.w	r3, r3, #2
 80034e6:	2b02      	cmp	r3, #2
 80034e8:	d112      	bne.n	8003510 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ee:	881a      	ldrh	r2, [r3, #0]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034fa:	1c9a      	adds	r2, r3, #2
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003504:	b29b      	uxth	r3, r3
 8003506:	3b01      	subs	r3, #1
 8003508:	b29a      	uxth	r2, r3
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800350e:	e018      	b.n	8003542 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003510:	f7fe ff56 	bl	80023c0 <HAL_GetTick>
 8003514:	4602      	mov	r2, r0
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	683a      	ldr	r2, [r7, #0]
 800351c:	429a      	cmp	r2, r3
 800351e:	d803      	bhi.n	8003528 <HAL_SPI_Transmit+0x160>
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003526:	d102      	bne.n	800352e <HAL_SPI_Transmit+0x166>
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d109      	bne.n	8003542 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2201      	movs	r2, #1
 8003532:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2200      	movs	r2, #0
 800353a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800353e:	2303      	movs	r3, #3
 8003540:	e082      	b.n	8003648 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003546:	b29b      	uxth	r3, r3
 8003548:	2b00      	cmp	r3, #0
 800354a:	d1c7      	bne.n	80034dc <HAL_SPI_Transmit+0x114>
 800354c:	e053      	b.n	80035f6 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d002      	beq.n	800355c <HAL_SPI_Transmit+0x194>
 8003556:	8b7b      	ldrh	r3, [r7, #26]
 8003558:	2b01      	cmp	r3, #1
 800355a:	d147      	bne.n	80035ec <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	330c      	adds	r3, #12
 8003566:	7812      	ldrb	r2, [r2, #0]
 8003568:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800356e:	1c5a      	adds	r2, r3, #1
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003578:	b29b      	uxth	r3, r3
 800357a:	3b01      	subs	r3, #1
 800357c:	b29a      	uxth	r2, r3
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003582:	e033      	b.n	80035ec <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	f003 0302 	and.w	r3, r3, #2
 800358e:	2b02      	cmp	r3, #2
 8003590:	d113      	bne.n	80035ba <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	330c      	adds	r3, #12
 800359c:	7812      	ldrb	r2, [r2, #0]
 800359e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035a4:	1c5a      	adds	r2, r3, #1
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	3b01      	subs	r3, #1
 80035b2:	b29a      	uxth	r2, r3
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80035b8:	e018      	b.n	80035ec <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80035ba:	f7fe ff01 	bl	80023c0 <HAL_GetTick>
 80035be:	4602      	mov	r2, r0
 80035c0:	69fb      	ldr	r3, [r7, #28]
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	683a      	ldr	r2, [r7, #0]
 80035c6:	429a      	cmp	r2, r3
 80035c8:	d803      	bhi.n	80035d2 <HAL_SPI_Transmit+0x20a>
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035d0:	d102      	bne.n	80035d8 <HAL_SPI_Transmit+0x210>
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d109      	bne.n	80035ec <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2201      	movs	r2, #1
 80035dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2200      	movs	r2, #0
 80035e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80035e8:	2303      	movs	r3, #3
 80035ea:	e02d      	b.n	8003648 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035f0:	b29b      	uxth	r3, r3
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d1c6      	bne.n	8003584 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80035f6:	69fa      	ldr	r2, [r7, #28]
 80035f8:	6839      	ldr	r1, [r7, #0]
 80035fa:	68f8      	ldr	r0, [r7, #12]
 80035fc:	f000 fcc8 	bl	8003f90 <SPI_EndRxTxTransaction>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d002      	beq.n	800360c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2220      	movs	r2, #32
 800360a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d10a      	bne.n	800362a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003614:	2300      	movs	r3, #0
 8003616:	617b      	str	r3, [r7, #20]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	68db      	ldr	r3, [r3, #12]
 800361e:	617b      	str	r3, [r7, #20]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	617b      	str	r3, [r7, #20]
 8003628:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2201      	movs	r2, #1
 800362e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2200      	movs	r2, #0
 8003636:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800363e:	2b00      	cmp	r3, #0
 8003640:	d001      	beq.n	8003646 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	e000      	b.n	8003648 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003646:	2300      	movs	r3, #0
  }
}
 8003648:	4618      	mov	r0, r3
 800364a:	3720      	adds	r7, #32
 800364c:	46bd      	mov	sp, r7
 800364e:	bd80      	pop	{r7, pc}

08003650 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b088      	sub	sp, #32
 8003654:	af02      	add	r7, sp, #8
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	60b9      	str	r1, [r7, #8]
 800365a:	603b      	str	r3, [r7, #0]
 800365c:	4613      	mov	r3, r2
 800365e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003666:	b2db      	uxtb	r3, r3
 8003668:	2b01      	cmp	r3, #1
 800366a:	d001      	beq.n	8003670 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800366c:	2302      	movs	r3, #2
 800366e:	e104      	b.n	800387a <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003678:	d112      	bne.n	80036a0 <HAL_SPI_Receive+0x50>
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d10e      	bne.n	80036a0 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2204      	movs	r2, #4
 8003686:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800368a:	88fa      	ldrh	r2, [r7, #6]
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	9300      	str	r3, [sp, #0]
 8003690:	4613      	mov	r3, r2
 8003692:	68ba      	ldr	r2, [r7, #8]
 8003694:	68b9      	ldr	r1, [r7, #8]
 8003696:	68f8      	ldr	r0, [r7, #12]
 8003698:	f000 f8f3 	bl	8003882 <HAL_SPI_TransmitReceive>
 800369c:	4603      	mov	r3, r0
 800369e:	e0ec      	b.n	800387a <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80036a0:	f7fe fe8e 	bl	80023c0 <HAL_GetTick>
 80036a4:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d002      	beq.n	80036b2 <HAL_SPI_Receive+0x62>
 80036ac:	88fb      	ldrh	r3, [r7, #6]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e0e1      	b.n	800387a <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d101      	bne.n	80036c4 <HAL_SPI_Receive+0x74>
 80036c0:	2302      	movs	r3, #2
 80036c2:	e0da      	b.n	800387a <HAL_SPI_Receive+0x22a>
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2201      	movs	r2, #1
 80036c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2204      	movs	r2, #4
 80036d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2200      	movs	r2, #0
 80036d8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	68ba      	ldr	r2, [r7, #8]
 80036de:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	88fa      	ldrh	r2, [r7, #6]
 80036e4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	88fa      	ldrh	r2, [r7, #6]
 80036ea:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2200      	movs	r2, #0
 80036f0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2200      	movs	r2, #0
 80036f6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2200      	movs	r2, #0
 80036fc:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2200      	movs	r2, #0
 8003702:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2200      	movs	r2, #0
 8003708:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003712:	d10f      	bne.n	8003734 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681a      	ldr	r2, [r3, #0]
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003722:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003732:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800373e:	2b40      	cmp	r3, #64	@ 0x40
 8003740:	d007      	beq.n	8003752 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003750:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	68db      	ldr	r3, [r3, #12]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d170      	bne.n	800383c <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800375a:	e035      	b.n	80037c8 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	f003 0301 	and.w	r3, r3, #1
 8003766:	2b01      	cmp	r3, #1
 8003768:	d115      	bne.n	8003796 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f103 020c 	add.w	r2, r3, #12
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003776:	7812      	ldrb	r2, [r2, #0]
 8003778:	b2d2      	uxtb	r2, r2
 800377a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003780:	1c5a      	adds	r2, r3, #1
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800378a:	b29b      	uxth	r3, r3
 800378c:	3b01      	subs	r3, #1
 800378e:	b29a      	uxth	r2, r3
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003794:	e018      	b.n	80037c8 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003796:	f7fe fe13 	bl	80023c0 <HAL_GetTick>
 800379a:	4602      	mov	r2, r0
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	1ad3      	subs	r3, r2, r3
 80037a0:	683a      	ldr	r2, [r7, #0]
 80037a2:	429a      	cmp	r2, r3
 80037a4:	d803      	bhi.n	80037ae <HAL_SPI_Receive+0x15e>
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037ac:	d102      	bne.n	80037b4 <HAL_SPI_Receive+0x164>
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d109      	bne.n	80037c8 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	2201      	movs	r2, #1
 80037b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	2200      	movs	r2, #0
 80037c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80037c4:	2303      	movs	r3, #3
 80037c6:	e058      	b.n	800387a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037cc:	b29b      	uxth	r3, r3
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d1c4      	bne.n	800375c <HAL_SPI_Receive+0x10c>
 80037d2:	e038      	b.n	8003846 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	f003 0301 	and.w	r3, r3, #1
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d113      	bne.n	800380a <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	68da      	ldr	r2, [r3, #12]
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037ec:	b292      	uxth	r2, r2
 80037ee:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037f4:	1c9a      	adds	r2, r3, #2
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037fe:	b29b      	uxth	r3, r3
 8003800:	3b01      	subs	r3, #1
 8003802:	b29a      	uxth	r2, r3
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003808:	e018      	b.n	800383c <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800380a:	f7fe fdd9 	bl	80023c0 <HAL_GetTick>
 800380e:	4602      	mov	r2, r0
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	1ad3      	subs	r3, r2, r3
 8003814:	683a      	ldr	r2, [r7, #0]
 8003816:	429a      	cmp	r2, r3
 8003818:	d803      	bhi.n	8003822 <HAL_SPI_Receive+0x1d2>
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003820:	d102      	bne.n	8003828 <HAL_SPI_Receive+0x1d8>
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d109      	bne.n	800383c <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2201      	movs	r2, #1
 800382c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2200      	movs	r2, #0
 8003834:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003838:	2303      	movs	r3, #3
 800383a:	e01e      	b.n	800387a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003840:	b29b      	uxth	r3, r3
 8003842:	2b00      	cmp	r3, #0
 8003844:	d1c6      	bne.n	80037d4 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003846:	697a      	ldr	r2, [r7, #20]
 8003848:	6839      	ldr	r1, [r7, #0]
 800384a:	68f8      	ldr	r0, [r7, #12]
 800384c:	f000 fb4e 	bl	8003eec <SPI_EndRxTransaction>
 8003850:	4603      	mov	r3, r0
 8003852:	2b00      	cmp	r3, #0
 8003854:	d002      	beq.n	800385c <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2220      	movs	r2, #32
 800385a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2201      	movs	r2, #1
 8003860:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2200      	movs	r2, #0
 8003868:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003870:	2b00      	cmp	r3, #0
 8003872:	d001      	beq.n	8003878 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	e000      	b.n	800387a <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8003878:	2300      	movs	r3, #0
  }
}
 800387a:	4618      	mov	r0, r3
 800387c:	3718      	adds	r7, #24
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}

08003882 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003882:	b580      	push	{r7, lr}
 8003884:	b08a      	sub	sp, #40	@ 0x28
 8003886:	af00      	add	r7, sp, #0
 8003888:	60f8      	str	r0, [r7, #12]
 800388a:	60b9      	str	r1, [r7, #8]
 800388c:	607a      	str	r2, [r7, #4]
 800388e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003890:	2301      	movs	r3, #1
 8003892:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003894:	f7fe fd94 	bl	80023c0 <HAL_GetTick>
 8003898:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80038a0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80038a8:	887b      	ldrh	r3, [r7, #2]
 80038aa:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80038ac:	7ffb      	ldrb	r3, [r7, #31]
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d00c      	beq.n	80038cc <HAL_SPI_TransmitReceive+0x4a>
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80038b8:	d106      	bne.n	80038c8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d102      	bne.n	80038c8 <HAL_SPI_TransmitReceive+0x46>
 80038c2:	7ffb      	ldrb	r3, [r7, #31]
 80038c4:	2b04      	cmp	r3, #4
 80038c6:	d001      	beq.n	80038cc <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80038c8:	2302      	movs	r3, #2
 80038ca:	e17f      	b.n	8003bcc <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d005      	beq.n	80038de <HAL_SPI_TransmitReceive+0x5c>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d002      	beq.n	80038de <HAL_SPI_TransmitReceive+0x5c>
 80038d8:	887b      	ldrh	r3, [r7, #2]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d101      	bne.n	80038e2 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e174      	b.n	8003bcc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	d101      	bne.n	80038f0 <HAL_SPI_TransmitReceive+0x6e>
 80038ec:	2302      	movs	r3, #2
 80038ee:	e16d      	b.n	8003bcc <HAL_SPI_TransmitReceive+0x34a>
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	2201      	movs	r2, #1
 80038f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80038fe:	b2db      	uxtb	r3, r3
 8003900:	2b04      	cmp	r3, #4
 8003902:	d003      	beq.n	800390c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2205      	movs	r2, #5
 8003908:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2200      	movs	r2, #0
 8003910:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	687a      	ldr	r2, [r7, #4]
 8003916:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	887a      	ldrh	r2, [r7, #2]
 800391c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	887a      	ldrh	r2, [r7, #2]
 8003922:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	68ba      	ldr	r2, [r7, #8]
 8003928:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	887a      	ldrh	r2, [r7, #2]
 800392e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	887a      	ldrh	r2, [r7, #2]
 8003934:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2200      	movs	r2, #0
 800393a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2200      	movs	r2, #0
 8003940:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800394c:	2b40      	cmp	r3, #64	@ 0x40
 800394e:	d007      	beq.n	8003960 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800395e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003968:	d17e      	bne.n	8003a68 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d002      	beq.n	8003978 <HAL_SPI_TransmitReceive+0xf6>
 8003972:	8afb      	ldrh	r3, [r7, #22]
 8003974:	2b01      	cmp	r3, #1
 8003976:	d16c      	bne.n	8003a52 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800397c:	881a      	ldrh	r2, [r3, #0]
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003988:	1c9a      	adds	r2, r3, #2
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003992:	b29b      	uxth	r3, r3
 8003994:	3b01      	subs	r3, #1
 8003996:	b29a      	uxth	r2, r3
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800399c:	e059      	b.n	8003a52 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	f003 0302 	and.w	r3, r3, #2
 80039a8:	2b02      	cmp	r3, #2
 80039aa:	d11b      	bne.n	80039e4 <HAL_SPI_TransmitReceive+0x162>
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80039b0:	b29b      	uxth	r3, r3
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d016      	beq.n	80039e4 <HAL_SPI_TransmitReceive+0x162>
 80039b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d113      	bne.n	80039e4 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039c0:	881a      	ldrh	r2, [r3, #0]
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039cc:	1c9a      	adds	r2, r3, #2
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80039d6:	b29b      	uxth	r3, r3
 80039d8:	3b01      	subs	r3, #1
 80039da:	b29a      	uxth	r2, r3
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80039e0:	2300      	movs	r3, #0
 80039e2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	f003 0301 	and.w	r3, r3, #1
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d119      	bne.n	8003a26 <HAL_SPI_TransmitReceive+0x1a4>
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039f6:	b29b      	uxth	r3, r3
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d014      	beq.n	8003a26 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	68da      	ldr	r2, [r3, #12]
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a06:	b292      	uxth	r2, r2
 8003a08:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a0e:	1c9a      	adds	r2, r3, #2
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a18:	b29b      	uxth	r3, r3
 8003a1a:	3b01      	subs	r3, #1
 8003a1c:	b29a      	uxth	r2, r3
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003a22:	2301      	movs	r3, #1
 8003a24:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003a26:	f7fe fccb 	bl	80023c0 <HAL_GetTick>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	6a3b      	ldr	r3, [r7, #32]
 8003a2e:	1ad3      	subs	r3, r2, r3
 8003a30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a32:	429a      	cmp	r2, r3
 8003a34:	d80d      	bhi.n	8003a52 <HAL_SPI_TransmitReceive+0x1d0>
 8003a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a3c:	d009      	beq.n	8003a52 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2201      	movs	r2, #1
 8003a42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	e0bc      	b.n	8003bcc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a56:	b29b      	uxth	r3, r3
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d1a0      	bne.n	800399e <HAL_SPI_TransmitReceive+0x11c>
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a60:	b29b      	uxth	r3, r3
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d19b      	bne.n	800399e <HAL_SPI_TransmitReceive+0x11c>
 8003a66:	e082      	b.n	8003b6e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d002      	beq.n	8003a76 <HAL_SPI_TransmitReceive+0x1f4>
 8003a70:	8afb      	ldrh	r3, [r7, #22]
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d171      	bne.n	8003b5a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	330c      	adds	r3, #12
 8003a80:	7812      	ldrb	r2, [r2, #0]
 8003a82:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a88:	1c5a      	adds	r2, r3, #1
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a92:	b29b      	uxth	r3, r3
 8003a94:	3b01      	subs	r3, #1
 8003a96:	b29a      	uxth	r2, r3
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a9c:	e05d      	b.n	8003b5a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	f003 0302 	and.w	r3, r3, #2
 8003aa8:	2b02      	cmp	r3, #2
 8003aaa:	d11c      	bne.n	8003ae6 <HAL_SPI_TransmitReceive+0x264>
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ab0:	b29b      	uxth	r3, r3
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d017      	beq.n	8003ae6 <HAL_SPI_TransmitReceive+0x264>
 8003ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d114      	bne.n	8003ae6 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	330c      	adds	r3, #12
 8003ac6:	7812      	ldrb	r2, [r2, #0]
 8003ac8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ace:	1c5a      	adds	r2, r3, #1
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ad8:	b29b      	uxth	r3, r3
 8003ada:	3b01      	subs	r3, #1
 8003adc:	b29a      	uxth	r2, r3
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	f003 0301 	and.w	r3, r3, #1
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d119      	bne.n	8003b28 <HAL_SPI_TransmitReceive+0x2a6>
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003af8:	b29b      	uxth	r3, r3
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d014      	beq.n	8003b28 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	68da      	ldr	r2, [r3, #12]
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b08:	b2d2      	uxtb	r2, r2
 8003b0a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b10:	1c5a      	adds	r2, r3, #1
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b1a:	b29b      	uxth	r3, r3
 8003b1c:	3b01      	subs	r3, #1
 8003b1e:	b29a      	uxth	r2, r3
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003b24:	2301      	movs	r3, #1
 8003b26:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003b28:	f7fe fc4a 	bl	80023c0 <HAL_GetTick>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	6a3b      	ldr	r3, [r7, #32]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b34:	429a      	cmp	r2, r3
 8003b36:	d803      	bhi.n	8003b40 <HAL_SPI_TransmitReceive+0x2be>
 8003b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b3e:	d102      	bne.n	8003b46 <HAL_SPI_TransmitReceive+0x2c4>
 8003b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d109      	bne.n	8003b5a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2201      	movs	r2, #1
 8003b4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2200      	movs	r2, #0
 8003b52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003b56:	2303      	movs	r3, #3
 8003b58:	e038      	b.n	8003bcc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d19c      	bne.n	8003a9e <HAL_SPI_TransmitReceive+0x21c>
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b68:	b29b      	uxth	r3, r3
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d197      	bne.n	8003a9e <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003b6e:	6a3a      	ldr	r2, [r7, #32]
 8003b70:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003b72:	68f8      	ldr	r0, [r7, #12]
 8003b74:	f000 fa0c 	bl	8003f90 <SPI_EndRxTxTransaction>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d008      	beq.n	8003b90 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2220      	movs	r2, #32
 8003b82:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2200      	movs	r2, #0
 8003b88:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e01d      	b.n	8003bcc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d10a      	bne.n	8003bae <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b98:	2300      	movs	r3, #0
 8003b9a:	613b      	str	r3, [r7, #16]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	68db      	ldr	r3, [r3, #12]
 8003ba2:	613b      	str	r3, [r7, #16]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	689b      	ldr	r3, [r3, #8]
 8003baa:	613b      	str	r3, [r7, #16]
 8003bac:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d001      	beq.n	8003bca <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e000      	b.n	8003bcc <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003bca:	2300      	movs	r3, #0
  }
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3728      	adds	r7, #40	@ 0x28
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}

08003bd4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b088      	sub	sp, #32
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003bec:	69bb      	ldr	r3, [r7, #24]
 8003bee:	099b      	lsrs	r3, r3, #6
 8003bf0:	f003 0301 	and.w	r3, r3, #1
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d10f      	bne.n	8003c18 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003bf8:	69bb      	ldr	r3, [r7, #24]
 8003bfa:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d00a      	beq.n	8003c18 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003c02:	69fb      	ldr	r3, [r7, #28]
 8003c04:	099b      	lsrs	r3, r3, #6
 8003c06:	f003 0301 	and.w	r3, r3, #1
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d004      	beq.n	8003c18 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	4798      	blx	r3
    return;
 8003c16:	e0be      	b.n	8003d96 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003c18:	69bb      	ldr	r3, [r7, #24]
 8003c1a:	085b      	lsrs	r3, r3, #1
 8003c1c:	f003 0301 	and.w	r3, r3, #1
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d00a      	beq.n	8003c3a <HAL_SPI_IRQHandler+0x66>
 8003c24:	69fb      	ldr	r3, [r7, #28]
 8003c26:	09db      	lsrs	r3, r3, #7
 8003c28:	f003 0301 	and.w	r3, r3, #1
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d004      	beq.n	8003c3a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	4798      	blx	r3
    return;
 8003c38:	e0ad      	b.n	8003d96 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8003c3a:	69bb      	ldr	r3, [r7, #24]
 8003c3c:	095b      	lsrs	r3, r3, #5
 8003c3e:	f003 0301 	and.w	r3, r3, #1
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d106      	bne.n	8003c54 <HAL_SPI_IRQHandler+0x80>
 8003c46:	69bb      	ldr	r3, [r7, #24]
 8003c48:	099b      	lsrs	r3, r3, #6
 8003c4a:	f003 0301 	and.w	r3, r3, #1
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	f000 80a1 	beq.w	8003d96 <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	095b      	lsrs	r3, r3, #5
 8003c58:	f003 0301 	and.w	r3, r3, #1
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	f000 809a 	beq.w	8003d96 <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003c62:	69bb      	ldr	r3, [r7, #24]
 8003c64:	099b      	lsrs	r3, r3, #6
 8003c66:	f003 0301 	and.w	r3, r3, #1
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d023      	beq.n	8003cb6 <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	2b03      	cmp	r3, #3
 8003c78:	d011      	beq.n	8003c9e <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c7e:	f043 0204 	orr.w	r2, r3, #4
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c86:	2300      	movs	r3, #0
 8003c88:	617b      	str	r3, [r7, #20]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	617b      	str	r3, [r7, #20]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	617b      	str	r3, [r7, #20]
 8003c9a:	697b      	ldr	r3, [r7, #20]
 8003c9c:	e00b      	b.n	8003cb6 <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	613b      	str	r3, [r7, #16]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	613b      	str	r3, [r7, #16]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	613b      	str	r3, [r7, #16]
 8003cb2:	693b      	ldr	r3, [r7, #16]
        return;
 8003cb4:	e06f      	b.n	8003d96 <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003cb6:	69bb      	ldr	r3, [r7, #24]
 8003cb8:	095b      	lsrs	r3, r3, #5
 8003cba:	f003 0301 	and.w	r3, r3, #1
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d014      	beq.n	8003cec <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cc6:	f043 0201 	orr.w	r2, r3, #1
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003cce:	2300      	movs	r3, #0
 8003cd0:	60fb      	str	r3, [r7, #12]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	60fb      	str	r3, [r7, #12]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ce8:	601a      	str	r2, [r3, #0]
 8003cea:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d04f      	beq.n	8003d94 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	685a      	ldr	r2, [r3, #4]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003d02:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2201      	movs	r2, #1
 8003d08:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	f003 0302 	and.w	r3, r3, #2
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d104      	bne.n	8003d20 <HAL_SPI_IRQHandler+0x14c>
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	f003 0301 	and.w	r3, r3, #1
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d034      	beq.n	8003d8a <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	685a      	ldr	r2, [r3, #4]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f022 0203 	bic.w	r2, r2, #3
 8003d2e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d011      	beq.n	8003d5c <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d3c:	4a17      	ldr	r2, [pc, #92]	@ (8003d9c <HAL_SPI_IRQHandler+0x1c8>)
 8003d3e:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d44:	4618      	mov	r0, r3
 8003d46:	f7fe fc77 	bl	8002638 <HAL_DMA_Abort_IT>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d005      	beq.n	8003d5c <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d54:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d016      	beq.n	8003d92 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d68:	4a0c      	ldr	r2, [pc, #48]	@ (8003d9c <HAL_SPI_IRQHandler+0x1c8>)
 8003d6a:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d70:	4618      	mov	r0, r3
 8003d72:	f7fe fc61 	bl	8002638 <HAL_DMA_Abort_IT>
 8003d76:	4603      	mov	r3, r0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d00a      	beq.n	8003d92 <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d80:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8003d88:	e003      	b.n	8003d92 <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f000 f808 	bl	8003da0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003d90:	e000      	b.n	8003d94 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8003d92:	bf00      	nop
    return;
 8003d94:	bf00      	nop
  }
}
 8003d96:	3720      	adds	r7, #32
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}
 8003d9c:	08003db3 	.word	0x08003db3

08003da0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003da8:	bf00      	nop
 8003daa:	370c      	adds	r7, #12
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bc80      	pop	{r7}
 8003db0:	4770      	bx	lr

08003db2 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003db2:	b580      	push	{r7, lr}
 8003db4:	b084      	sub	sp, #16
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dbe:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003dcc:	68f8      	ldr	r0, [r7, #12]
 8003dce:	f7ff ffe7 	bl	8003da0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003dd2:	bf00      	nop
 8003dd4:	3710      	adds	r7, #16
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
	...

08003ddc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b088      	sub	sp, #32
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	60f8      	str	r0, [r7, #12]
 8003de4:	60b9      	str	r1, [r7, #8]
 8003de6:	603b      	str	r3, [r7, #0]
 8003de8:	4613      	mov	r3, r2
 8003dea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003dec:	f7fe fae8 	bl	80023c0 <HAL_GetTick>
 8003df0:	4602      	mov	r2, r0
 8003df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003df4:	1a9b      	subs	r3, r3, r2
 8003df6:	683a      	ldr	r2, [r7, #0]
 8003df8:	4413      	add	r3, r2
 8003dfa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003dfc:	f7fe fae0 	bl	80023c0 <HAL_GetTick>
 8003e00:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003e02:	4b39      	ldr	r3, [pc, #228]	@ (8003ee8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	015b      	lsls	r3, r3, #5
 8003e08:	0d1b      	lsrs	r3, r3, #20
 8003e0a:	69fa      	ldr	r2, [r7, #28]
 8003e0c:	fb02 f303 	mul.w	r3, r2, r3
 8003e10:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e12:	e054      	b.n	8003ebe <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e1a:	d050      	beq.n	8003ebe <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003e1c:	f7fe fad0 	bl	80023c0 <HAL_GetTick>
 8003e20:	4602      	mov	r2, r0
 8003e22:	69bb      	ldr	r3, [r7, #24]
 8003e24:	1ad3      	subs	r3, r2, r3
 8003e26:	69fa      	ldr	r2, [r7, #28]
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	d902      	bls.n	8003e32 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003e2c:	69fb      	ldr	r3, [r7, #28]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d13d      	bne.n	8003eae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	685a      	ldr	r2, [r3, #4]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003e40:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e4a:	d111      	bne.n	8003e70 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e54:	d004      	beq.n	8003e60 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e5e:	d107      	bne.n	8003e70 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e6e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e78:	d10f      	bne.n	8003e9a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e88:	601a      	str	r2, [r3, #0]
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	681a      	ldr	r2, [r3, #0]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e98:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003eaa:	2303      	movs	r3, #3
 8003eac:	e017      	b.n	8003ede <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d101      	bne.n	8003eb8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	3b01      	subs	r3, #1
 8003ebc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	689a      	ldr	r2, [r3, #8]
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	68ba      	ldr	r2, [r7, #8]
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	bf0c      	ite	eq
 8003ece:	2301      	moveq	r3, #1
 8003ed0:	2300      	movne	r3, #0
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	79fb      	ldrb	r3, [r7, #7]
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d19b      	bne.n	8003e14 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3720      	adds	r7, #32
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}
 8003ee6:	bf00      	nop
 8003ee8:	20000008 	.word	0x20000008

08003eec <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b086      	sub	sp, #24
 8003ef0:	af02      	add	r7, sp, #8
 8003ef2:	60f8      	str	r0, [r7, #12]
 8003ef4:	60b9      	str	r1, [r7, #8]
 8003ef6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f00:	d111      	bne.n	8003f26 <SPI_EndRxTransaction+0x3a>
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f0a:	d004      	beq.n	8003f16 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f14:	d107      	bne.n	8003f26 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f24:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f2e:	d117      	bne.n	8003f60 <SPI_EndRxTransaction+0x74>
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f38:	d112      	bne.n	8003f60 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	9300      	str	r3, [sp, #0]
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	2200      	movs	r2, #0
 8003f42:	2101      	movs	r1, #1
 8003f44:	68f8      	ldr	r0, [r7, #12]
 8003f46:	f7ff ff49 	bl	8003ddc <SPI_WaitFlagStateUntilTimeout>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d01a      	beq.n	8003f86 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f54:	f043 0220 	orr.w	r2, r3, #32
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003f5c:	2303      	movs	r3, #3
 8003f5e:	e013      	b.n	8003f88 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	9300      	str	r3, [sp, #0]
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	2200      	movs	r2, #0
 8003f68:	2180      	movs	r1, #128	@ 0x80
 8003f6a:	68f8      	ldr	r0, [r7, #12]
 8003f6c:	f7ff ff36 	bl	8003ddc <SPI_WaitFlagStateUntilTimeout>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d007      	beq.n	8003f86 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f7a:	f043 0220 	orr.w	r2, r3, #32
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003f82:	2303      	movs	r3, #3
 8003f84:	e000      	b.n	8003f88 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8003f86:	2300      	movs	r3, #0
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3710      	adds	r7, #16
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b086      	sub	sp, #24
 8003f94:	af02      	add	r7, sp, #8
 8003f96:	60f8      	str	r0, [r7, #12]
 8003f98:	60b9      	str	r1, [r7, #8]
 8003f9a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	9300      	str	r3, [sp, #0]
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	2102      	movs	r1, #2
 8003fa6:	68f8      	ldr	r0, [r7, #12]
 8003fa8:	f7ff ff18 	bl	8003ddc <SPI_WaitFlagStateUntilTimeout>
 8003fac:	4603      	mov	r3, r0
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d007      	beq.n	8003fc2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fb6:	f043 0220 	orr.w	r2, r3, #32
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e013      	b.n	8003fea <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	9300      	str	r3, [sp, #0]
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	2180      	movs	r1, #128	@ 0x80
 8003fcc:	68f8      	ldr	r0, [r7, #12]
 8003fce:	f7ff ff05 	bl	8003ddc <SPI_WaitFlagStateUntilTimeout>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d007      	beq.n	8003fe8 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fdc:	f043 0220 	orr.w	r2, r3, #32
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003fe4:	2303      	movs	r3, #3
 8003fe6:	e000      	b.n	8003fea <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8003fe8:	2300      	movs	r3, #0
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3710      	adds	r7, #16
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}
	...

08003ff4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b082      	sub	sp, #8
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d101      	bne.n	8004006 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e04c      	b.n	80040a0 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800400c:	b2db      	uxtb	r3, r3
 800400e:	2b00      	cmp	r3, #0
 8004010:	d111      	bne.n	8004036 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2200      	movs	r2, #0
 8004016:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f000 fbc6 	bl	80047ac <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004024:	2b00      	cmp	r3, #0
 8004026:	d102      	bne.n	800402e <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	4a1f      	ldr	r2, [pc, #124]	@ (80040a8 <HAL_TIM_Base_Init+0xb4>)
 800402c:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2202      	movs	r2, #2
 800403a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	3304      	adds	r3, #4
 8004046:	4619      	mov	r1, r3
 8004048:	4610      	mov	r0, r2
 800404a:	f000 faab 	bl	80045a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2201      	movs	r2, #1
 8004052:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2201      	movs	r2, #1
 800405a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2201      	movs	r2, #1
 8004062:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2201      	movs	r2, #1
 800406a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2201      	movs	r2, #1
 8004072:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2201      	movs	r2, #1
 800407a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2201      	movs	r2, #1
 8004082:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2201      	movs	r2, #1
 800408a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2201      	movs	r2, #1
 8004092:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2201      	movs	r2, #1
 800409a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800409e:	2300      	movs	r3, #0
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	3708      	adds	r7, #8
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd80      	pop	{r7, pc}
 80040a8:	0800227d 	.word	0x0800227d

080040ac <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b085      	sub	sp, #20
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040ba:	b2db      	uxtb	r3, r3
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d001      	beq.n	80040c4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	e032      	b.n	800412a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2202      	movs	r2, #2
 80040c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a18      	ldr	r2, [pc, #96]	@ (8004134 <HAL_TIM_Base_Start+0x88>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d00e      	beq.n	80040f4 <HAL_TIM_Base_Start+0x48>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040de:	d009      	beq.n	80040f4 <HAL_TIM_Base_Start+0x48>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a14      	ldr	r2, [pc, #80]	@ (8004138 <HAL_TIM_Base_Start+0x8c>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d004      	beq.n	80040f4 <HAL_TIM_Base_Start+0x48>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a13      	ldr	r2, [pc, #76]	@ (800413c <HAL_TIM_Base_Start+0x90>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d111      	bne.n	8004118 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	f003 0307 	and.w	r3, r3, #7
 80040fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2b06      	cmp	r3, #6
 8004104:	d010      	beq.n	8004128 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f042 0201 	orr.w	r2, r2, #1
 8004114:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004116:	e007      	b.n	8004128 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f042 0201 	orr.w	r2, r2, #1
 8004126:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004128:	2300      	movs	r3, #0
}
 800412a:	4618      	mov	r0, r3
 800412c:	3714      	adds	r7, #20
 800412e:	46bd      	mov	sp, r7
 8004130:	bc80      	pop	{r7}
 8004132:	4770      	bx	lr
 8004134:	40012c00 	.word	0x40012c00
 8004138:	40000400 	.word	0x40000400
 800413c:	40000800 	.word	0x40000800

08004140 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b084      	sub	sp, #16
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	691b      	ldr	r3, [r3, #16]
 8004156:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	f003 0302 	and.w	r3, r3, #2
 800415e:	2b00      	cmp	r3, #0
 8004160:	d026      	beq.n	80041b0 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	f003 0302 	and.w	r3, r3, #2
 8004168:	2b00      	cmp	r3, #0
 800416a:	d021      	beq.n	80041b0 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f06f 0202 	mvn.w	r2, #2
 8004174:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2201      	movs	r2, #1
 800417a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	699b      	ldr	r3, [r3, #24]
 8004182:	f003 0303 	and.w	r3, r3, #3
 8004186:	2b00      	cmp	r3, #0
 8004188:	d005      	beq.n	8004196 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	4798      	blx	r3
 8004194:	e009      	b.n	80041aa <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2200      	movs	r2, #0
 80041ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	f003 0304 	and.w	r3, r3, #4
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d026      	beq.n	8004208 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	f003 0304 	and.w	r3, r3, #4
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d021      	beq.n	8004208 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f06f 0204 	mvn.w	r2, #4
 80041cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2202      	movs	r2, #2
 80041d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	699b      	ldr	r3, [r3, #24]
 80041da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d005      	beq.n	80041ee <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041e8:	6878      	ldr	r0, [r7, #4]
 80041ea:	4798      	blx	r3
 80041ec:	e009      	b.n	8004202 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2200      	movs	r2, #0
 8004206:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	f003 0308 	and.w	r3, r3, #8
 800420e:	2b00      	cmp	r3, #0
 8004210:	d026      	beq.n	8004260 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	f003 0308 	and.w	r3, r3, #8
 8004218:	2b00      	cmp	r3, #0
 800421a:	d021      	beq.n	8004260 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f06f 0208 	mvn.w	r2, #8
 8004224:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2204      	movs	r2, #4
 800422a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	69db      	ldr	r3, [r3, #28]
 8004232:	f003 0303 	and.w	r3, r3, #3
 8004236:	2b00      	cmp	r3, #0
 8004238:	d005      	beq.n	8004246 <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004240:	6878      	ldr	r0, [r7, #4]
 8004242:	4798      	blx	r3
 8004244:	e009      	b.n	800425a <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2200      	movs	r2, #0
 800425e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	f003 0310 	and.w	r3, r3, #16
 8004266:	2b00      	cmp	r3, #0
 8004268:	d026      	beq.n	80042b8 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	f003 0310 	and.w	r3, r3, #16
 8004270:	2b00      	cmp	r3, #0
 8004272:	d021      	beq.n	80042b8 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f06f 0210 	mvn.w	r2, #16
 800427c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2208      	movs	r2, #8
 8004282:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	69db      	ldr	r3, [r3, #28]
 800428a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800428e:	2b00      	cmp	r3, #0
 8004290:	d005      	beq.n	800429e <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004298:	6878      	ldr	r0, [r7, #4]
 800429a:	4798      	blx	r3
 800429c:	e009      	b.n	80042b2 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2200      	movs	r2, #0
 80042b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	f003 0301 	and.w	r3, r3, #1
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d00e      	beq.n	80042e0 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	f003 0301 	and.w	r3, r3, #1
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d009      	beq.n	80042e0 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f06f 0201 	mvn.w	r2, #1
 80042d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042dc:	6878      	ldr	r0, [r7, #4]
 80042de:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d00e      	beq.n	8004308 <HAL_TIM_IRQHandler+0x1c8>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d009      	beq.n	8004308 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80042fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004304:	6878      	ldr	r0, [r7, #4]
 8004306:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800430e:	2b00      	cmp	r3, #0
 8004310:	d00e      	beq.n	8004330 <HAL_TIM_IRQHandler+0x1f0>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004318:	2b00      	cmp	r3, #0
 800431a:	d009      	beq.n	8004330 <HAL_TIM_IRQHandler+0x1f0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004324:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800432c:	6878      	ldr	r0, [r7, #4]
 800432e:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	f003 0320 	and.w	r3, r3, #32
 8004336:	2b00      	cmp	r3, #0
 8004338:	d00e      	beq.n	8004358 <HAL_TIM_IRQHandler+0x218>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	f003 0320 	and.w	r3, r3, #32
 8004340:	2b00      	cmp	r3, #0
 8004342:	d009      	beq.n	8004358 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f06f 0220 	mvn.w	r2, #32
 800434c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004358:	bf00      	nop
 800435a:	3710      	adds	r7, #16
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b084      	sub	sp, #16
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
 8004368:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800436a:	2300      	movs	r3, #0
 800436c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004374:	2b01      	cmp	r3, #1
 8004376:	d101      	bne.n	800437c <HAL_TIM_ConfigClockSource+0x1c>
 8004378:	2302      	movs	r3, #2
 800437a:	e0b4      	b.n	80044e6 <HAL_TIM_ConfigClockSource+0x186>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2202      	movs	r2, #2
 8004388:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800439a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80043a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	68ba      	ldr	r2, [r7, #8]
 80043aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043b4:	d03e      	beq.n	8004434 <HAL_TIM_ConfigClockSource+0xd4>
 80043b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043ba:	f200 8087 	bhi.w	80044cc <HAL_TIM_ConfigClockSource+0x16c>
 80043be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043c2:	f000 8086 	beq.w	80044d2 <HAL_TIM_ConfigClockSource+0x172>
 80043c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043ca:	d87f      	bhi.n	80044cc <HAL_TIM_ConfigClockSource+0x16c>
 80043cc:	2b70      	cmp	r3, #112	@ 0x70
 80043ce:	d01a      	beq.n	8004406 <HAL_TIM_ConfigClockSource+0xa6>
 80043d0:	2b70      	cmp	r3, #112	@ 0x70
 80043d2:	d87b      	bhi.n	80044cc <HAL_TIM_ConfigClockSource+0x16c>
 80043d4:	2b60      	cmp	r3, #96	@ 0x60
 80043d6:	d050      	beq.n	800447a <HAL_TIM_ConfigClockSource+0x11a>
 80043d8:	2b60      	cmp	r3, #96	@ 0x60
 80043da:	d877      	bhi.n	80044cc <HAL_TIM_ConfigClockSource+0x16c>
 80043dc:	2b50      	cmp	r3, #80	@ 0x50
 80043de:	d03c      	beq.n	800445a <HAL_TIM_ConfigClockSource+0xfa>
 80043e0:	2b50      	cmp	r3, #80	@ 0x50
 80043e2:	d873      	bhi.n	80044cc <HAL_TIM_ConfigClockSource+0x16c>
 80043e4:	2b40      	cmp	r3, #64	@ 0x40
 80043e6:	d058      	beq.n	800449a <HAL_TIM_ConfigClockSource+0x13a>
 80043e8:	2b40      	cmp	r3, #64	@ 0x40
 80043ea:	d86f      	bhi.n	80044cc <HAL_TIM_ConfigClockSource+0x16c>
 80043ec:	2b30      	cmp	r3, #48	@ 0x30
 80043ee:	d064      	beq.n	80044ba <HAL_TIM_ConfigClockSource+0x15a>
 80043f0:	2b30      	cmp	r3, #48	@ 0x30
 80043f2:	d86b      	bhi.n	80044cc <HAL_TIM_ConfigClockSource+0x16c>
 80043f4:	2b20      	cmp	r3, #32
 80043f6:	d060      	beq.n	80044ba <HAL_TIM_ConfigClockSource+0x15a>
 80043f8:	2b20      	cmp	r3, #32
 80043fa:	d867      	bhi.n	80044cc <HAL_TIM_ConfigClockSource+0x16c>
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d05c      	beq.n	80044ba <HAL_TIM_ConfigClockSource+0x15a>
 8004400:	2b10      	cmp	r3, #16
 8004402:	d05a      	beq.n	80044ba <HAL_TIM_ConfigClockSource+0x15a>
 8004404:	e062      	b.n	80044cc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004416:	f000 f9aa 	bl	800476e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004428:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	68ba      	ldr	r2, [r7, #8]
 8004430:	609a      	str	r2, [r3, #8]
      break;
 8004432:	e04f      	b.n	80044d4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004444:	f000 f993 	bl	800476e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	689a      	ldr	r2, [r3, #8]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004456:	609a      	str	r2, [r3, #8]
      break;
 8004458:	e03c      	b.n	80044d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004466:	461a      	mov	r2, r3
 8004468:	f000 f90a 	bl	8004680 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	2150      	movs	r1, #80	@ 0x50
 8004472:	4618      	mov	r0, r3
 8004474:	f000 f961 	bl	800473a <TIM_ITRx_SetConfig>
      break;
 8004478:	e02c      	b.n	80044d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004486:	461a      	mov	r2, r3
 8004488:	f000 f928 	bl	80046dc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	2160      	movs	r1, #96	@ 0x60
 8004492:	4618      	mov	r0, r3
 8004494:	f000 f951 	bl	800473a <TIM_ITRx_SetConfig>
      break;
 8004498:	e01c      	b.n	80044d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80044a6:	461a      	mov	r2, r3
 80044a8:	f000 f8ea 	bl	8004680 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2140      	movs	r1, #64	@ 0x40
 80044b2:	4618      	mov	r0, r3
 80044b4:	f000 f941 	bl	800473a <TIM_ITRx_SetConfig>
      break;
 80044b8:	e00c      	b.n	80044d4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4619      	mov	r1, r3
 80044c4:	4610      	mov	r0, r2
 80044c6:	f000 f938 	bl	800473a <TIM_ITRx_SetConfig>
      break;
 80044ca:	e003      	b.n	80044d4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	73fb      	strb	r3, [r7, #15]
      break;
 80044d0:	e000      	b.n	80044d4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80044d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2201      	movs	r2, #1
 80044d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2200      	movs	r2, #0
 80044e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80044e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3710      	adds	r7, #16
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}

080044ee <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044ee:	b480      	push	{r7}
 80044f0:	b083      	sub	sp, #12
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80044f6:	bf00      	nop
 80044f8:	370c      	adds	r7, #12
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bc80      	pop	{r7}
 80044fe:	4770      	bx	lr

08004500 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004500:	b480      	push	{r7}
 8004502:	b083      	sub	sp, #12
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8004508:	bf00      	nop
 800450a:	370c      	adds	r7, #12
 800450c:	46bd      	mov	sp, r7
 800450e:	bc80      	pop	{r7}
 8004510:	4770      	bx	lr

08004512 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004512:	b480      	push	{r7}
 8004514:	b083      	sub	sp, #12
 8004516:	af00      	add	r7, sp, #0
 8004518:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800451a:	bf00      	nop
 800451c:	370c      	adds	r7, #12
 800451e:	46bd      	mov	sp, r7
 8004520:	bc80      	pop	{r7}
 8004522:	4770      	bx	lr

08004524 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004524:	b480      	push	{r7}
 8004526:	b083      	sub	sp, #12
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800452c:	bf00      	nop
 800452e:	370c      	adds	r7, #12
 8004530:	46bd      	mov	sp, r7
 8004532:	bc80      	pop	{r7}
 8004534:	4770      	bx	lr

08004536 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004536:	b480      	push	{r7}
 8004538:	b083      	sub	sp, #12
 800453a:	af00      	add	r7, sp, #0
 800453c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800453e:	bf00      	nop
 8004540:	370c      	adds	r7, #12
 8004542:	46bd      	mov	sp, r7
 8004544:	bc80      	pop	{r7}
 8004546:	4770      	bx	lr

08004548 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004548:	b480      	push	{r7}
 800454a:	b083      	sub	sp, #12
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004550:	bf00      	nop
 8004552:	370c      	adds	r7, #12
 8004554:	46bd      	mov	sp, r7
 8004556:	bc80      	pop	{r7}
 8004558:	4770      	bx	lr

0800455a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800455a:	b480      	push	{r7}
 800455c:	b083      	sub	sp, #12
 800455e:	af00      	add	r7, sp, #0
 8004560:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004562:	bf00      	nop
 8004564:	370c      	adds	r7, #12
 8004566:	46bd      	mov	sp, r7
 8004568:	bc80      	pop	{r7}
 800456a:	4770      	bx	lr

0800456c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800456c:	b480      	push	{r7}
 800456e:	b083      	sub	sp, #12
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004574:	bf00      	nop
 8004576:	370c      	adds	r7, #12
 8004578:	46bd      	mov	sp, r7
 800457a:	bc80      	pop	{r7}
 800457c:	4770      	bx	lr

0800457e <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800457e:	b480      	push	{r7}
 8004580:	b083      	sub	sp, #12
 8004582:	af00      	add	r7, sp, #0
 8004584:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8004586:	bf00      	nop
 8004588:	370c      	adds	r7, #12
 800458a:	46bd      	mov	sp, r7
 800458c:	bc80      	pop	{r7}
 800458e:	4770      	bx	lr

08004590 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004590:	b480      	push	{r7}
 8004592:	b083      	sub	sp, #12
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004598:	bf00      	nop
 800459a:	370c      	adds	r7, #12
 800459c:	46bd      	mov	sp, r7
 800459e:	bc80      	pop	{r7}
 80045a0:	4770      	bx	lr
	...

080045a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b085      	sub	sp, #20
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
 80045ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	4a2f      	ldr	r2, [pc, #188]	@ (8004674 <TIM_Base_SetConfig+0xd0>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d00b      	beq.n	80045d4 <TIM_Base_SetConfig+0x30>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045c2:	d007      	beq.n	80045d4 <TIM_Base_SetConfig+0x30>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	4a2c      	ldr	r2, [pc, #176]	@ (8004678 <TIM_Base_SetConfig+0xd4>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d003      	beq.n	80045d4 <TIM_Base_SetConfig+0x30>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	4a2b      	ldr	r2, [pc, #172]	@ (800467c <TIM_Base_SetConfig+0xd8>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d108      	bne.n	80045e6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	68fa      	ldr	r2, [r7, #12]
 80045e2:	4313      	orrs	r3, r2
 80045e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	4a22      	ldr	r2, [pc, #136]	@ (8004674 <TIM_Base_SetConfig+0xd0>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d00b      	beq.n	8004606 <TIM_Base_SetConfig+0x62>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045f4:	d007      	beq.n	8004606 <TIM_Base_SetConfig+0x62>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	4a1f      	ldr	r2, [pc, #124]	@ (8004678 <TIM_Base_SetConfig+0xd4>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d003      	beq.n	8004606 <TIM_Base_SetConfig+0x62>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	4a1e      	ldr	r2, [pc, #120]	@ (800467c <TIM_Base_SetConfig+0xd8>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d108      	bne.n	8004618 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800460c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	68db      	ldr	r3, [r3, #12]
 8004612:	68fa      	ldr	r2, [r7, #12]
 8004614:	4313      	orrs	r3, r2
 8004616:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	695b      	ldr	r3, [r3, #20]
 8004622:	4313      	orrs	r3, r2
 8004624:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	68fa      	ldr	r2, [r7, #12]
 800462a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	689a      	ldr	r2, [r3, #8]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	4a0d      	ldr	r2, [pc, #52]	@ (8004674 <TIM_Base_SetConfig+0xd0>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d103      	bne.n	800464c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	691a      	ldr	r2, [r3, #16]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2201      	movs	r2, #1
 8004650:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	691b      	ldr	r3, [r3, #16]
 8004656:	f003 0301 	and.w	r3, r3, #1
 800465a:	2b00      	cmp	r3, #0
 800465c:	d005      	beq.n	800466a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	691b      	ldr	r3, [r3, #16]
 8004662:	f023 0201 	bic.w	r2, r3, #1
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	611a      	str	r2, [r3, #16]
  }
}
 800466a:	bf00      	nop
 800466c:	3714      	adds	r7, #20
 800466e:	46bd      	mov	sp, r7
 8004670:	bc80      	pop	{r7}
 8004672:	4770      	bx	lr
 8004674:	40012c00 	.word	0x40012c00
 8004678:	40000400 	.word	0x40000400
 800467c:	40000800 	.word	0x40000800

08004680 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004680:	b480      	push	{r7}
 8004682:	b087      	sub	sp, #28
 8004684:	af00      	add	r7, sp, #0
 8004686:	60f8      	str	r0, [r7, #12]
 8004688:	60b9      	str	r1, [r7, #8]
 800468a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	6a1b      	ldr	r3, [r3, #32]
 8004690:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	6a1b      	ldr	r3, [r3, #32]
 8004696:	f023 0201 	bic.w	r2, r3, #1
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	699b      	ldr	r3, [r3, #24]
 80046a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80046aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	011b      	lsls	r3, r3, #4
 80046b0:	693a      	ldr	r2, [r7, #16]
 80046b2:	4313      	orrs	r3, r2
 80046b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80046b6:	697b      	ldr	r3, [r7, #20]
 80046b8:	f023 030a 	bic.w	r3, r3, #10
 80046bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80046be:	697a      	ldr	r2, [r7, #20]
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	4313      	orrs	r3, r2
 80046c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	693a      	ldr	r2, [r7, #16]
 80046ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	697a      	ldr	r2, [r7, #20]
 80046d0:	621a      	str	r2, [r3, #32]
}
 80046d2:	bf00      	nop
 80046d4:	371c      	adds	r7, #28
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bc80      	pop	{r7}
 80046da:	4770      	bx	lr

080046dc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80046dc:	b480      	push	{r7}
 80046de:	b087      	sub	sp, #28
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	60f8      	str	r0, [r7, #12]
 80046e4:	60b9      	str	r1, [r7, #8]
 80046e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6a1b      	ldr	r3, [r3, #32]
 80046ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	6a1b      	ldr	r3, [r3, #32]
 80046f2:	f023 0210 	bic.w	r2, r3, #16
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	699b      	ldr	r3, [r3, #24]
 80046fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004706:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	031b      	lsls	r3, r3, #12
 800470c:	693a      	ldr	r2, [r7, #16]
 800470e:	4313      	orrs	r3, r2
 8004710:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004718:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	011b      	lsls	r3, r3, #4
 800471e:	697a      	ldr	r2, [r7, #20]
 8004720:	4313      	orrs	r3, r2
 8004722:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	693a      	ldr	r2, [r7, #16]
 8004728:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	697a      	ldr	r2, [r7, #20]
 800472e:	621a      	str	r2, [r3, #32]
}
 8004730:	bf00      	nop
 8004732:	371c      	adds	r7, #28
 8004734:	46bd      	mov	sp, r7
 8004736:	bc80      	pop	{r7}
 8004738:	4770      	bx	lr

0800473a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800473a:	b480      	push	{r7}
 800473c:	b085      	sub	sp, #20
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
 8004742:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004750:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004752:	683a      	ldr	r2, [r7, #0]
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	4313      	orrs	r3, r2
 8004758:	f043 0307 	orr.w	r3, r3, #7
 800475c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	68fa      	ldr	r2, [r7, #12]
 8004762:	609a      	str	r2, [r3, #8]
}
 8004764:	bf00      	nop
 8004766:	3714      	adds	r7, #20
 8004768:	46bd      	mov	sp, r7
 800476a:	bc80      	pop	{r7}
 800476c:	4770      	bx	lr

0800476e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800476e:	b480      	push	{r7}
 8004770:	b087      	sub	sp, #28
 8004772:	af00      	add	r7, sp, #0
 8004774:	60f8      	str	r0, [r7, #12]
 8004776:	60b9      	str	r1, [r7, #8]
 8004778:	607a      	str	r2, [r7, #4]
 800477a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004782:	697b      	ldr	r3, [r7, #20]
 8004784:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004788:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	021a      	lsls	r2, r3, #8
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	431a      	orrs	r2, r3
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	4313      	orrs	r3, r2
 8004796:	697a      	ldr	r2, [r7, #20]
 8004798:	4313      	orrs	r3, r2
 800479a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	697a      	ldr	r2, [r7, #20]
 80047a0:	609a      	str	r2, [r3, #8]
}
 80047a2:	bf00      	nop
 80047a4:	371c      	adds	r7, #28
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bc80      	pop	{r7}
 80047aa:	4770      	bx	lr

080047ac <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b083      	sub	sp, #12
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	4a1c      	ldr	r2, [pc, #112]	@ (8004828 <TIM_ResetCallback+0x7c>)
 80047b8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	4a1b      	ldr	r2, [pc, #108]	@ (800482c <TIM_ResetCallback+0x80>)
 80047c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	4a1a      	ldr	r2, [pc, #104]	@ (8004830 <TIM_ResetCallback+0x84>)
 80047c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	4a19      	ldr	r2, [pc, #100]	@ (8004834 <TIM_ResetCallback+0x88>)
 80047d0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	4a18      	ldr	r2, [pc, #96]	@ (8004838 <TIM_ResetCallback+0x8c>)
 80047d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	4a17      	ldr	r2, [pc, #92]	@ (800483c <TIM_ResetCallback+0x90>)
 80047e0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	4a16      	ldr	r2, [pc, #88]	@ (8004840 <TIM_ResetCallback+0x94>)
 80047e8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	4a15      	ldr	r2, [pc, #84]	@ (8004844 <TIM_ResetCallback+0x98>)
 80047f0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	4a14      	ldr	r2, [pc, #80]	@ (8004848 <TIM_ResetCallback+0x9c>)
 80047f8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	4a13      	ldr	r2, [pc, #76]	@ (800484c <TIM_ResetCallback+0xa0>)
 8004800:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	4a12      	ldr	r2, [pc, #72]	@ (8004850 <TIM_ResetCallback+0xa4>)
 8004808:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	4a11      	ldr	r2, [pc, #68]	@ (8004854 <TIM_ResetCallback+0xa8>)
 8004810:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	4a10      	ldr	r2, [pc, #64]	@ (8004858 <TIM_ResetCallback+0xac>)
 8004818:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 800481c:	bf00      	nop
 800481e:	370c      	adds	r7, #12
 8004820:	46bd      	mov	sp, r7
 8004822:	bc80      	pop	{r7}
 8004824:	4770      	bx	lr
 8004826:	bf00      	nop
 8004828:	080044ef 	.word	0x080044ef
 800482c:	08004501 	.word	0x08004501
 8004830:	0800456d 	.word	0x0800456d
 8004834:	0800457f 	.word	0x0800457f
 8004838:	08004525 	.word	0x08004525
 800483c:	08004537 	.word	0x08004537
 8004840:	08004513 	.word	0x08004513
 8004844:	08004549 	.word	0x08004549
 8004848:	0800455b 	.word	0x0800455b
 800484c:	08004591 	.word	0x08004591
 8004850:	08004919 	.word	0x08004919
 8004854:	0800492b 	.word	0x0800492b
 8004858:	0800493d 	.word	0x0800493d

0800485c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800485c:	b480      	push	{r7}
 800485e:	b085      	sub	sp, #20
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
 8004864:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800486c:	2b01      	cmp	r3, #1
 800486e:	d101      	bne.n	8004874 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004870:	2302      	movs	r3, #2
 8004872:	e046      	b.n	8004902 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2201      	movs	r2, #1
 8004878:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2202      	movs	r2, #2
 8004880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800489a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	68fa      	ldr	r2, [r7, #12]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	68fa      	ldr	r2, [r7, #12]
 80048ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a16      	ldr	r2, [pc, #88]	@ (800490c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d00e      	beq.n	80048d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048c0:	d009      	beq.n	80048d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a12      	ldr	r2, [pc, #72]	@ (8004910 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d004      	beq.n	80048d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a10      	ldr	r2, [pc, #64]	@ (8004914 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d10c      	bne.n	80048f0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80048dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	68ba      	ldr	r2, [r7, #8]
 80048e4:	4313      	orrs	r3, r2
 80048e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	68ba      	ldr	r2, [r7, #8]
 80048ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2200      	movs	r2, #0
 80048fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004900:	2300      	movs	r3, #0
}
 8004902:	4618      	mov	r0, r3
 8004904:	3714      	adds	r7, #20
 8004906:	46bd      	mov	sp, r7
 8004908:	bc80      	pop	{r7}
 800490a:	4770      	bx	lr
 800490c:	40012c00 	.word	0x40012c00
 8004910:	40000400 	.word	0x40000400
 8004914:	40000800 	.word	0x40000800

08004918 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004918:	b480      	push	{r7}
 800491a:	b083      	sub	sp, #12
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004920:	bf00      	nop
 8004922:	370c      	adds	r7, #12
 8004924:	46bd      	mov	sp, r7
 8004926:	bc80      	pop	{r7}
 8004928:	4770      	bx	lr

0800492a <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800492a:	b480      	push	{r7}
 800492c:	b083      	sub	sp, #12
 800492e:	af00      	add	r7, sp, #0
 8004930:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8004932:	bf00      	nop
 8004934:	370c      	adds	r7, #12
 8004936:	46bd      	mov	sp, r7
 8004938:	bc80      	pop	{r7}
 800493a:	4770      	bx	lr

0800493c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800493c:	b480      	push	{r7}
 800493e:	b083      	sub	sp, #12
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004944:	bf00      	nop
 8004946:	370c      	adds	r7, #12
 8004948:	46bd      	mov	sp, r7
 800494a:	bc80      	pop	{r7}
 800494c:	4770      	bx	lr

0800494e <__cvt>:
 800494e:	2b00      	cmp	r3, #0
 8004950:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004954:	461d      	mov	r5, r3
 8004956:	bfbb      	ittet	lt
 8004958:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800495c:	461d      	movlt	r5, r3
 800495e:	2300      	movge	r3, #0
 8004960:	232d      	movlt	r3, #45	@ 0x2d
 8004962:	b088      	sub	sp, #32
 8004964:	4614      	mov	r4, r2
 8004966:	bfb8      	it	lt
 8004968:	4614      	movlt	r4, r2
 800496a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800496c:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800496e:	7013      	strb	r3, [r2, #0]
 8004970:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004972:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004976:	f023 0820 	bic.w	r8, r3, #32
 800497a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800497e:	d005      	beq.n	800498c <__cvt+0x3e>
 8004980:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004984:	d100      	bne.n	8004988 <__cvt+0x3a>
 8004986:	3601      	adds	r6, #1
 8004988:	2302      	movs	r3, #2
 800498a:	e000      	b.n	800498e <__cvt+0x40>
 800498c:	2303      	movs	r3, #3
 800498e:	aa07      	add	r2, sp, #28
 8004990:	9204      	str	r2, [sp, #16]
 8004992:	aa06      	add	r2, sp, #24
 8004994:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004998:	e9cd 3600 	strd	r3, r6, [sp]
 800499c:	4622      	mov	r2, r4
 800499e:	462b      	mov	r3, r5
 80049a0:	f000 fe6e 	bl	8005680 <_dtoa_r>
 80049a4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80049a8:	4607      	mov	r7, r0
 80049aa:	d119      	bne.n	80049e0 <__cvt+0x92>
 80049ac:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80049ae:	07db      	lsls	r3, r3, #31
 80049b0:	d50e      	bpl.n	80049d0 <__cvt+0x82>
 80049b2:	eb00 0906 	add.w	r9, r0, r6
 80049b6:	2200      	movs	r2, #0
 80049b8:	2300      	movs	r3, #0
 80049ba:	4620      	mov	r0, r4
 80049bc:	4629      	mov	r1, r5
 80049be:	f7fc f8a7 	bl	8000b10 <__aeabi_dcmpeq>
 80049c2:	b108      	cbz	r0, 80049c8 <__cvt+0x7a>
 80049c4:	f8cd 901c 	str.w	r9, [sp, #28]
 80049c8:	2230      	movs	r2, #48	@ 0x30
 80049ca:	9b07      	ldr	r3, [sp, #28]
 80049cc:	454b      	cmp	r3, r9
 80049ce:	d31e      	bcc.n	8004a0e <__cvt+0xc0>
 80049d0:	4638      	mov	r0, r7
 80049d2:	9b07      	ldr	r3, [sp, #28]
 80049d4:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80049d6:	1bdb      	subs	r3, r3, r7
 80049d8:	6013      	str	r3, [r2, #0]
 80049da:	b008      	add	sp, #32
 80049dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049e0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80049e4:	eb00 0906 	add.w	r9, r0, r6
 80049e8:	d1e5      	bne.n	80049b6 <__cvt+0x68>
 80049ea:	7803      	ldrb	r3, [r0, #0]
 80049ec:	2b30      	cmp	r3, #48	@ 0x30
 80049ee:	d10a      	bne.n	8004a06 <__cvt+0xb8>
 80049f0:	2200      	movs	r2, #0
 80049f2:	2300      	movs	r3, #0
 80049f4:	4620      	mov	r0, r4
 80049f6:	4629      	mov	r1, r5
 80049f8:	f7fc f88a 	bl	8000b10 <__aeabi_dcmpeq>
 80049fc:	b918      	cbnz	r0, 8004a06 <__cvt+0xb8>
 80049fe:	f1c6 0601 	rsb	r6, r6, #1
 8004a02:	f8ca 6000 	str.w	r6, [sl]
 8004a06:	f8da 3000 	ldr.w	r3, [sl]
 8004a0a:	4499      	add	r9, r3
 8004a0c:	e7d3      	b.n	80049b6 <__cvt+0x68>
 8004a0e:	1c59      	adds	r1, r3, #1
 8004a10:	9107      	str	r1, [sp, #28]
 8004a12:	701a      	strb	r2, [r3, #0]
 8004a14:	e7d9      	b.n	80049ca <__cvt+0x7c>

08004a16 <__exponent>:
 8004a16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a18:	2900      	cmp	r1, #0
 8004a1a:	bfb6      	itet	lt
 8004a1c:	232d      	movlt	r3, #45	@ 0x2d
 8004a1e:	232b      	movge	r3, #43	@ 0x2b
 8004a20:	4249      	neglt	r1, r1
 8004a22:	2909      	cmp	r1, #9
 8004a24:	7002      	strb	r2, [r0, #0]
 8004a26:	7043      	strb	r3, [r0, #1]
 8004a28:	dd29      	ble.n	8004a7e <__exponent+0x68>
 8004a2a:	f10d 0307 	add.w	r3, sp, #7
 8004a2e:	461d      	mov	r5, r3
 8004a30:	270a      	movs	r7, #10
 8004a32:	fbb1 f6f7 	udiv	r6, r1, r7
 8004a36:	461a      	mov	r2, r3
 8004a38:	fb07 1416 	mls	r4, r7, r6, r1
 8004a3c:	3430      	adds	r4, #48	@ 0x30
 8004a3e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004a42:	460c      	mov	r4, r1
 8004a44:	2c63      	cmp	r4, #99	@ 0x63
 8004a46:	4631      	mov	r1, r6
 8004a48:	f103 33ff 	add.w	r3, r3, #4294967295
 8004a4c:	dcf1      	bgt.n	8004a32 <__exponent+0x1c>
 8004a4e:	3130      	adds	r1, #48	@ 0x30
 8004a50:	1e94      	subs	r4, r2, #2
 8004a52:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004a56:	4623      	mov	r3, r4
 8004a58:	1c41      	adds	r1, r0, #1
 8004a5a:	42ab      	cmp	r3, r5
 8004a5c:	d30a      	bcc.n	8004a74 <__exponent+0x5e>
 8004a5e:	f10d 0309 	add.w	r3, sp, #9
 8004a62:	1a9b      	subs	r3, r3, r2
 8004a64:	42ac      	cmp	r4, r5
 8004a66:	bf88      	it	hi
 8004a68:	2300      	movhi	r3, #0
 8004a6a:	3302      	adds	r3, #2
 8004a6c:	4403      	add	r3, r0
 8004a6e:	1a18      	subs	r0, r3, r0
 8004a70:	b003      	add	sp, #12
 8004a72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a74:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004a78:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004a7c:	e7ed      	b.n	8004a5a <__exponent+0x44>
 8004a7e:	2330      	movs	r3, #48	@ 0x30
 8004a80:	3130      	adds	r1, #48	@ 0x30
 8004a82:	7083      	strb	r3, [r0, #2]
 8004a84:	70c1      	strb	r1, [r0, #3]
 8004a86:	1d03      	adds	r3, r0, #4
 8004a88:	e7f1      	b.n	8004a6e <__exponent+0x58>
	...

08004a8c <_printf_float>:
 8004a8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a90:	b091      	sub	sp, #68	@ 0x44
 8004a92:	460c      	mov	r4, r1
 8004a94:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004a98:	4616      	mov	r6, r2
 8004a9a:	461f      	mov	r7, r3
 8004a9c:	4605      	mov	r5, r0
 8004a9e:	f000 fce1 	bl	8005464 <_localeconv_r>
 8004aa2:	6803      	ldr	r3, [r0, #0]
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	9308      	str	r3, [sp, #32]
 8004aa8:	f7fb fb52 	bl	8000150 <strlen>
 8004aac:	2300      	movs	r3, #0
 8004aae:	930e      	str	r3, [sp, #56]	@ 0x38
 8004ab0:	f8d8 3000 	ldr.w	r3, [r8]
 8004ab4:	9009      	str	r0, [sp, #36]	@ 0x24
 8004ab6:	3307      	adds	r3, #7
 8004ab8:	f023 0307 	bic.w	r3, r3, #7
 8004abc:	f103 0208 	add.w	r2, r3, #8
 8004ac0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004ac4:	f8d4 b000 	ldr.w	fp, [r4]
 8004ac8:	f8c8 2000 	str.w	r2, [r8]
 8004acc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004ad0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004ad4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004ad6:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004ada:	f04f 32ff 	mov.w	r2, #4294967295
 8004ade:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004ae2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004ae6:	4b9c      	ldr	r3, [pc, #624]	@ (8004d58 <_printf_float+0x2cc>)
 8004ae8:	f7fc f844 	bl	8000b74 <__aeabi_dcmpun>
 8004aec:	bb70      	cbnz	r0, 8004b4c <_printf_float+0xc0>
 8004aee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004af2:	f04f 32ff 	mov.w	r2, #4294967295
 8004af6:	4b98      	ldr	r3, [pc, #608]	@ (8004d58 <_printf_float+0x2cc>)
 8004af8:	f7fc f81e 	bl	8000b38 <__aeabi_dcmple>
 8004afc:	bb30      	cbnz	r0, 8004b4c <_printf_float+0xc0>
 8004afe:	2200      	movs	r2, #0
 8004b00:	2300      	movs	r3, #0
 8004b02:	4640      	mov	r0, r8
 8004b04:	4649      	mov	r1, r9
 8004b06:	f7fc f80d 	bl	8000b24 <__aeabi_dcmplt>
 8004b0a:	b110      	cbz	r0, 8004b12 <_printf_float+0x86>
 8004b0c:	232d      	movs	r3, #45	@ 0x2d
 8004b0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b12:	4a92      	ldr	r2, [pc, #584]	@ (8004d5c <_printf_float+0x2d0>)
 8004b14:	4b92      	ldr	r3, [pc, #584]	@ (8004d60 <_printf_float+0x2d4>)
 8004b16:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004b1a:	bf8c      	ite	hi
 8004b1c:	4690      	movhi	r8, r2
 8004b1e:	4698      	movls	r8, r3
 8004b20:	2303      	movs	r3, #3
 8004b22:	f04f 0900 	mov.w	r9, #0
 8004b26:	6123      	str	r3, [r4, #16]
 8004b28:	f02b 0304 	bic.w	r3, fp, #4
 8004b2c:	6023      	str	r3, [r4, #0]
 8004b2e:	4633      	mov	r3, r6
 8004b30:	4621      	mov	r1, r4
 8004b32:	4628      	mov	r0, r5
 8004b34:	9700      	str	r7, [sp, #0]
 8004b36:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004b38:	f000 f9d4 	bl	8004ee4 <_printf_common>
 8004b3c:	3001      	adds	r0, #1
 8004b3e:	f040 8090 	bne.w	8004c62 <_printf_float+0x1d6>
 8004b42:	f04f 30ff 	mov.w	r0, #4294967295
 8004b46:	b011      	add	sp, #68	@ 0x44
 8004b48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b4c:	4642      	mov	r2, r8
 8004b4e:	464b      	mov	r3, r9
 8004b50:	4640      	mov	r0, r8
 8004b52:	4649      	mov	r1, r9
 8004b54:	f7fc f80e 	bl	8000b74 <__aeabi_dcmpun>
 8004b58:	b148      	cbz	r0, 8004b6e <_printf_float+0xe2>
 8004b5a:	464b      	mov	r3, r9
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	bfb8      	it	lt
 8004b60:	232d      	movlt	r3, #45	@ 0x2d
 8004b62:	4a80      	ldr	r2, [pc, #512]	@ (8004d64 <_printf_float+0x2d8>)
 8004b64:	bfb8      	it	lt
 8004b66:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004b6a:	4b7f      	ldr	r3, [pc, #508]	@ (8004d68 <_printf_float+0x2dc>)
 8004b6c:	e7d3      	b.n	8004b16 <_printf_float+0x8a>
 8004b6e:	6863      	ldr	r3, [r4, #4]
 8004b70:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004b74:	1c5a      	adds	r2, r3, #1
 8004b76:	d13f      	bne.n	8004bf8 <_printf_float+0x16c>
 8004b78:	2306      	movs	r3, #6
 8004b7a:	6063      	str	r3, [r4, #4]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004b82:	6023      	str	r3, [r4, #0]
 8004b84:	9206      	str	r2, [sp, #24]
 8004b86:	aa0e      	add	r2, sp, #56	@ 0x38
 8004b88:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004b8c:	aa0d      	add	r2, sp, #52	@ 0x34
 8004b8e:	9203      	str	r2, [sp, #12]
 8004b90:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004b94:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004b98:	6863      	ldr	r3, [r4, #4]
 8004b9a:	4642      	mov	r2, r8
 8004b9c:	9300      	str	r3, [sp, #0]
 8004b9e:	4628      	mov	r0, r5
 8004ba0:	464b      	mov	r3, r9
 8004ba2:	910a      	str	r1, [sp, #40]	@ 0x28
 8004ba4:	f7ff fed3 	bl	800494e <__cvt>
 8004ba8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004baa:	4680      	mov	r8, r0
 8004bac:	2947      	cmp	r1, #71	@ 0x47
 8004bae:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004bb0:	d128      	bne.n	8004c04 <_printf_float+0x178>
 8004bb2:	1cc8      	adds	r0, r1, #3
 8004bb4:	db02      	blt.n	8004bbc <_printf_float+0x130>
 8004bb6:	6863      	ldr	r3, [r4, #4]
 8004bb8:	4299      	cmp	r1, r3
 8004bba:	dd40      	ble.n	8004c3e <_printf_float+0x1b2>
 8004bbc:	f1aa 0a02 	sub.w	sl, sl, #2
 8004bc0:	fa5f fa8a 	uxtb.w	sl, sl
 8004bc4:	4652      	mov	r2, sl
 8004bc6:	3901      	subs	r1, #1
 8004bc8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004bcc:	910d      	str	r1, [sp, #52]	@ 0x34
 8004bce:	f7ff ff22 	bl	8004a16 <__exponent>
 8004bd2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004bd4:	4681      	mov	r9, r0
 8004bd6:	1813      	adds	r3, r2, r0
 8004bd8:	2a01      	cmp	r2, #1
 8004bda:	6123      	str	r3, [r4, #16]
 8004bdc:	dc02      	bgt.n	8004be4 <_printf_float+0x158>
 8004bde:	6822      	ldr	r2, [r4, #0]
 8004be0:	07d2      	lsls	r2, r2, #31
 8004be2:	d501      	bpl.n	8004be8 <_printf_float+0x15c>
 8004be4:	3301      	adds	r3, #1
 8004be6:	6123      	str	r3, [r4, #16]
 8004be8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d09e      	beq.n	8004b2e <_printf_float+0xa2>
 8004bf0:	232d      	movs	r3, #45	@ 0x2d
 8004bf2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004bf6:	e79a      	b.n	8004b2e <_printf_float+0xa2>
 8004bf8:	2947      	cmp	r1, #71	@ 0x47
 8004bfa:	d1bf      	bne.n	8004b7c <_printf_float+0xf0>
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d1bd      	bne.n	8004b7c <_printf_float+0xf0>
 8004c00:	2301      	movs	r3, #1
 8004c02:	e7ba      	b.n	8004b7a <_printf_float+0xee>
 8004c04:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004c08:	d9dc      	bls.n	8004bc4 <_printf_float+0x138>
 8004c0a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004c0e:	d118      	bne.n	8004c42 <_printf_float+0x1b6>
 8004c10:	2900      	cmp	r1, #0
 8004c12:	6863      	ldr	r3, [r4, #4]
 8004c14:	dd0b      	ble.n	8004c2e <_printf_float+0x1a2>
 8004c16:	6121      	str	r1, [r4, #16]
 8004c18:	b913      	cbnz	r3, 8004c20 <_printf_float+0x194>
 8004c1a:	6822      	ldr	r2, [r4, #0]
 8004c1c:	07d0      	lsls	r0, r2, #31
 8004c1e:	d502      	bpl.n	8004c26 <_printf_float+0x19a>
 8004c20:	3301      	adds	r3, #1
 8004c22:	440b      	add	r3, r1
 8004c24:	6123      	str	r3, [r4, #16]
 8004c26:	f04f 0900 	mov.w	r9, #0
 8004c2a:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004c2c:	e7dc      	b.n	8004be8 <_printf_float+0x15c>
 8004c2e:	b913      	cbnz	r3, 8004c36 <_printf_float+0x1aa>
 8004c30:	6822      	ldr	r2, [r4, #0]
 8004c32:	07d2      	lsls	r2, r2, #31
 8004c34:	d501      	bpl.n	8004c3a <_printf_float+0x1ae>
 8004c36:	3302      	adds	r3, #2
 8004c38:	e7f4      	b.n	8004c24 <_printf_float+0x198>
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e7f2      	b.n	8004c24 <_printf_float+0x198>
 8004c3e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004c42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004c44:	4299      	cmp	r1, r3
 8004c46:	db05      	blt.n	8004c54 <_printf_float+0x1c8>
 8004c48:	6823      	ldr	r3, [r4, #0]
 8004c4a:	6121      	str	r1, [r4, #16]
 8004c4c:	07d8      	lsls	r0, r3, #31
 8004c4e:	d5ea      	bpl.n	8004c26 <_printf_float+0x19a>
 8004c50:	1c4b      	adds	r3, r1, #1
 8004c52:	e7e7      	b.n	8004c24 <_printf_float+0x198>
 8004c54:	2900      	cmp	r1, #0
 8004c56:	bfcc      	ite	gt
 8004c58:	2201      	movgt	r2, #1
 8004c5a:	f1c1 0202 	rsble	r2, r1, #2
 8004c5e:	4413      	add	r3, r2
 8004c60:	e7e0      	b.n	8004c24 <_printf_float+0x198>
 8004c62:	6823      	ldr	r3, [r4, #0]
 8004c64:	055a      	lsls	r2, r3, #21
 8004c66:	d407      	bmi.n	8004c78 <_printf_float+0x1ec>
 8004c68:	6923      	ldr	r3, [r4, #16]
 8004c6a:	4642      	mov	r2, r8
 8004c6c:	4631      	mov	r1, r6
 8004c6e:	4628      	mov	r0, r5
 8004c70:	47b8      	blx	r7
 8004c72:	3001      	adds	r0, #1
 8004c74:	d12b      	bne.n	8004cce <_printf_float+0x242>
 8004c76:	e764      	b.n	8004b42 <_printf_float+0xb6>
 8004c78:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004c7c:	f240 80dc 	bls.w	8004e38 <_printf_float+0x3ac>
 8004c80:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004c84:	2200      	movs	r2, #0
 8004c86:	2300      	movs	r3, #0
 8004c88:	f7fb ff42 	bl	8000b10 <__aeabi_dcmpeq>
 8004c8c:	2800      	cmp	r0, #0
 8004c8e:	d033      	beq.n	8004cf8 <_printf_float+0x26c>
 8004c90:	2301      	movs	r3, #1
 8004c92:	4631      	mov	r1, r6
 8004c94:	4628      	mov	r0, r5
 8004c96:	4a35      	ldr	r2, [pc, #212]	@ (8004d6c <_printf_float+0x2e0>)
 8004c98:	47b8      	blx	r7
 8004c9a:	3001      	adds	r0, #1
 8004c9c:	f43f af51 	beq.w	8004b42 <_printf_float+0xb6>
 8004ca0:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004ca4:	4543      	cmp	r3, r8
 8004ca6:	db02      	blt.n	8004cae <_printf_float+0x222>
 8004ca8:	6823      	ldr	r3, [r4, #0]
 8004caa:	07d8      	lsls	r0, r3, #31
 8004cac:	d50f      	bpl.n	8004cce <_printf_float+0x242>
 8004cae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004cb2:	4631      	mov	r1, r6
 8004cb4:	4628      	mov	r0, r5
 8004cb6:	47b8      	blx	r7
 8004cb8:	3001      	adds	r0, #1
 8004cba:	f43f af42 	beq.w	8004b42 <_printf_float+0xb6>
 8004cbe:	f04f 0900 	mov.w	r9, #0
 8004cc2:	f108 38ff 	add.w	r8, r8, #4294967295
 8004cc6:	f104 0a1a 	add.w	sl, r4, #26
 8004cca:	45c8      	cmp	r8, r9
 8004ccc:	dc09      	bgt.n	8004ce2 <_printf_float+0x256>
 8004cce:	6823      	ldr	r3, [r4, #0]
 8004cd0:	079b      	lsls	r3, r3, #30
 8004cd2:	f100 8102 	bmi.w	8004eda <_printf_float+0x44e>
 8004cd6:	68e0      	ldr	r0, [r4, #12]
 8004cd8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004cda:	4298      	cmp	r0, r3
 8004cdc:	bfb8      	it	lt
 8004cde:	4618      	movlt	r0, r3
 8004ce0:	e731      	b.n	8004b46 <_printf_float+0xba>
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	4652      	mov	r2, sl
 8004ce6:	4631      	mov	r1, r6
 8004ce8:	4628      	mov	r0, r5
 8004cea:	47b8      	blx	r7
 8004cec:	3001      	adds	r0, #1
 8004cee:	f43f af28 	beq.w	8004b42 <_printf_float+0xb6>
 8004cf2:	f109 0901 	add.w	r9, r9, #1
 8004cf6:	e7e8      	b.n	8004cca <_printf_float+0x23e>
 8004cf8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	dc38      	bgt.n	8004d70 <_printf_float+0x2e4>
 8004cfe:	2301      	movs	r3, #1
 8004d00:	4631      	mov	r1, r6
 8004d02:	4628      	mov	r0, r5
 8004d04:	4a19      	ldr	r2, [pc, #100]	@ (8004d6c <_printf_float+0x2e0>)
 8004d06:	47b8      	blx	r7
 8004d08:	3001      	adds	r0, #1
 8004d0a:	f43f af1a 	beq.w	8004b42 <_printf_float+0xb6>
 8004d0e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004d12:	ea59 0303 	orrs.w	r3, r9, r3
 8004d16:	d102      	bne.n	8004d1e <_printf_float+0x292>
 8004d18:	6823      	ldr	r3, [r4, #0]
 8004d1a:	07d9      	lsls	r1, r3, #31
 8004d1c:	d5d7      	bpl.n	8004cce <_printf_float+0x242>
 8004d1e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004d22:	4631      	mov	r1, r6
 8004d24:	4628      	mov	r0, r5
 8004d26:	47b8      	blx	r7
 8004d28:	3001      	adds	r0, #1
 8004d2a:	f43f af0a 	beq.w	8004b42 <_printf_float+0xb6>
 8004d2e:	f04f 0a00 	mov.w	sl, #0
 8004d32:	f104 0b1a 	add.w	fp, r4, #26
 8004d36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d38:	425b      	negs	r3, r3
 8004d3a:	4553      	cmp	r3, sl
 8004d3c:	dc01      	bgt.n	8004d42 <_printf_float+0x2b6>
 8004d3e:	464b      	mov	r3, r9
 8004d40:	e793      	b.n	8004c6a <_printf_float+0x1de>
 8004d42:	2301      	movs	r3, #1
 8004d44:	465a      	mov	r2, fp
 8004d46:	4631      	mov	r1, r6
 8004d48:	4628      	mov	r0, r5
 8004d4a:	47b8      	blx	r7
 8004d4c:	3001      	adds	r0, #1
 8004d4e:	f43f aef8 	beq.w	8004b42 <_printf_float+0xb6>
 8004d52:	f10a 0a01 	add.w	sl, sl, #1
 8004d56:	e7ee      	b.n	8004d36 <_printf_float+0x2aa>
 8004d58:	7fefffff 	.word	0x7fefffff
 8004d5c:	0800766a 	.word	0x0800766a
 8004d60:	08007666 	.word	0x08007666
 8004d64:	08007672 	.word	0x08007672
 8004d68:	0800766e 	.word	0x0800766e
 8004d6c:	08007676 	.word	0x08007676
 8004d70:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004d72:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004d76:	4553      	cmp	r3, sl
 8004d78:	bfa8      	it	ge
 8004d7a:	4653      	movge	r3, sl
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	4699      	mov	r9, r3
 8004d80:	dc36      	bgt.n	8004df0 <_printf_float+0x364>
 8004d82:	f04f 0b00 	mov.w	fp, #0
 8004d86:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d8a:	f104 021a 	add.w	r2, r4, #26
 8004d8e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004d90:	930a      	str	r3, [sp, #40]	@ 0x28
 8004d92:	eba3 0309 	sub.w	r3, r3, r9
 8004d96:	455b      	cmp	r3, fp
 8004d98:	dc31      	bgt.n	8004dfe <_printf_float+0x372>
 8004d9a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d9c:	459a      	cmp	sl, r3
 8004d9e:	dc3a      	bgt.n	8004e16 <_printf_float+0x38a>
 8004da0:	6823      	ldr	r3, [r4, #0]
 8004da2:	07da      	lsls	r2, r3, #31
 8004da4:	d437      	bmi.n	8004e16 <_printf_float+0x38a>
 8004da6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004da8:	ebaa 0903 	sub.w	r9, sl, r3
 8004dac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004dae:	ebaa 0303 	sub.w	r3, sl, r3
 8004db2:	4599      	cmp	r9, r3
 8004db4:	bfa8      	it	ge
 8004db6:	4699      	movge	r9, r3
 8004db8:	f1b9 0f00 	cmp.w	r9, #0
 8004dbc:	dc33      	bgt.n	8004e26 <_printf_float+0x39a>
 8004dbe:	f04f 0800 	mov.w	r8, #0
 8004dc2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004dc6:	f104 0b1a 	add.w	fp, r4, #26
 8004dca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004dcc:	ebaa 0303 	sub.w	r3, sl, r3
 8004dd0:	eba3 0309 	sub.w	r3, r3, r9
 8004dd4:	4543      	cmp	r3, r8
 8004dd6:	f77f af7a 	ble.w	8004cce <_printf_float+0x242>
 8004dda:	2301      	movs	r3, #1
 8004ddc:	465a      	mov	r2, fp
 8004dde:	4631      	mov	r1, r6
 8004de0:	4628      	mov	r0, r5
 8004de2:	47b8      	blx	r7
 8004de4:	3001      	adds	r0, #1
 8004de6:	f43f aeac 	beq.w	8004b42 <_printf_float+0xb6>
 8004dea:	f108 0801 	add.w	r8, r8, #1
 8004dee:	e7ec      	b.n	8004dca <_printf_float+0x33e>
 8004df0:	4642      	mov	r2, r8
 8004df2:	4631      	mov	r1, r6
 8004df4:	4628      	mov	r0, r5
 8004df6:	47b8      	blx	r7
 8004df8:	3001      	adds	r0, #1
 8004dfa:	d1c2      	bne.n	8004d82 <_printf_float+0x2f6>
 8004dfc:	e6a1      	b.n	8004b42 <_printf_float+0xb6>
 8004dfe:	2301      	movs	r3, #1
 8004e00:	4631      	mov	r1, r6
 8004e02:	4628      	mov	r0, r5
 8004e04:	920a      	str	r2, [sp, #40]	@ 0x28
 8004e06:	47b8      	blx	r7
 8004e08:	3001      	adds	r0, #1
 8004e0a:	f43f ae9a 	beq.w	8004b42 <_printf_float+0xb6>
 8004e0e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004e10:	f10b 0b01 	add.w	fp, fp, #1
 8004e14:	e7bb      	b.n	8004d8e <_printf_float+0x302>
 8004e16:	4631      	mov	r1, r6
 8004e18:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004e1c:	4628      	mov	r0, r5
 8004e1e:	47b8      	blx	r7
 8004e20:	3001      	adds	r0, #1
 8004e22:	d1c0      	bne.n	8004da6 <_printf_float+0x31a>
 8004e24:	e68d      	b.n	8004b42 <_printf_float+0xb6>
 8004e26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004e28:	464b      	mov	r3, r9
 8004e2a:	4631      	mov	r1, r6
 8004e2c:	4628      	mov	r0, r5
 8004e2e:	4442      	add	r2, r8
 8004e30:	47b8      	blx	r7
 8004e32:	3001      	adds	r0, #1
 8004e34:	d1c3      	bne.n	8004dbe <_printf_float+0x332>
 8004e36:	e684      	b.n	8004b42 <_printf_float+0xb6>
 8004e38:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004e3c:	f1ba 0f01 	cmp.w	sl, #1
 8004e40:	dc01      	bgt.n	8004e46 <_printf_float+0x3ba>
 8004e42:	07db      	lsls	r3, r3, #31
 8004e44:	d536      	bpl.n	8004eb4 <_printf_float+0x428>
 8004e46:	2301      	movs	r3, #1
 8004e48:	4642      	mov	r2, r8
 8004e4a:	4631      	mov	r1, r6
 8004e4c:	4628      	mov	r0, r5
 8004e4e:	47b8      	blx	r7
 8004e50:	3001      	adds	r0, #1
 8004e52:	f43f ae76 	beq.w	8004b42 <_printf_float+0xb6>
 8004e56:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004e5a:	4631      	mov	r1, r6
 8004e5c:	4628      	mov	r0, r5
 8004e5e:	47b8      	blx	r7
 8004e60:	3001      	adds	r0, #1
 8004e62:	f43f ae6e 	beq.w	8004b42 <_printf_float+0xb6>
 8004e66:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004e72:	f7fb fe4d 	bl	8000b10 <__aeabi_dcmpeq>
 8004e76:	b9c0      	cbnz	r0, 8004eaa <_printf_float+0x41e>
 8004e78:	4653      	mov	r3, sl
 8004e7a:	f108 0201 	add.w	r2, r8, #1
 8004e7e:	4631      	mov	r1, r6
 8004e80:	4628      	mov	r0, r5
 8004e82:	47b8      	blx	r7
 8004e84:	3001      	adds	r0, #1
 8004e86:	d10c      	bne.n	8004ea2 <_printf_float+0x416>
 8004e88:	e65b      	b.n	8004b42 <_printf_float+0xb6>
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	465a      	mov	r2, fp
 8004e8e:	4631      	mov	r1, r6
 8004e90:	4628      	mov	r0, r5
 8004e92:	47b8      	blx	r7
 8004e94:	3001      	adds	r0, #1
 8004e96:	f43f ae54 	beq.w	8004b42 <_printf_float+0xb6>
 8004e9a:	f108 0801 	add.w	r8, r8, #1
 8004e9e:	45d0      	cmp	r8, sl
 8004ea0:	dbf3      	blt.n	8004e8a <_printf_float+0x3fe>
 8004ea2:	464b      	mov	r3, r9
 8004ea4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004ea8:	e6e0      	b.n	8004c6c <_printf_float+0x1e0>
 8004eaa:	f04f 0800 	mov.w	r8, #0
 8004eae:	f104 0b1a 	add.w	fp, r4, #26
 8004eb2:	e7f4      	b.n	8004e9e <_printf_float+0x412>
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	4642      	mov	r2, r8
 8004eb8:	e7e1      	b.n	8004e7e <_printf_float+0x3f2>
 8004eba:	2301      	movs	r3, #1
 8004ebc:	464a      	mov	r2, r9
 8004ebe:	4631      	mov	r1, r6
 8004ec0:	4628      	mov	r0, r5
 8004ec2:	47b8      	blx	r7
 8004ec4:	3001      	adds	r0, #1
 8004ec6:	f43f ae3c 	beq.w	8004b42 <_printf_float+0xb6>
 8004eca:	f108 0801 	add.w	r8, r8, #1
 8004ece:	68e3      	ldr	r3, [r4, #12]
 8004ed0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004ed2:	1a5b      	subs	r3, r3, r1
 8004ed4:	4543      	cmp	r3, r8
 8004ed6:	dcf0      	bgt.n	8004eba <_printf_float+0x42e>
 8004ed8:	e6fd      	b.n	8004cd6 <_printf_float+0x24a>
 8004eda:	f04f 0800 	mov.w	r8, #0
 8004ede:	f104 0919 	add.w	r9, r4, #25
 8004ee2:	e7f4      	b.n	8004ece <_printf_float+0x442>

08004ee4 <_printf_common>:
 8004ee4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ee8:	4616      	mov	r6, r2
 8004eea:	4698      	mov	r8, r3
 8004eec:	688a      	ldr	r2, [r1, #8]
 8004eee:	690b      	ldr	r3, [r1, #16]
 8004ef0:	4607      	mov	r7, r0
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	bfb8      	it	lt
 8004ef6:	4613      	movlt	r3, r2
 8004ef8:	6033      	str	r3, [r6, #0]
 8004efa:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004efe:	460c      	mov	r4, r1
 8004f00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004f04:	b10a      	cbz	r2, 8004f0a <_printf_common+0x26>
 8004f06:	3301      	adds	r3, #1
 8004f08:	6033      	str	r3, [r6, #0]
 8004f0a:	6823      	ldr	r3, [r4, #0]
 8004f0c:	0699      	lsls	r1, r3, #26
 8004f0e:	bf42      	ittt	mi
 8004f10:	6833      	ldrmi	r3, [r6, #0]
 8004f12:	3302      	addmi	r3, #2
 8004f14:	6033      	strmi	r3, [r6, #0]
 8004f16:	6825      	ldr	r5, [r4, #0]
 8004f18:	f015 0506 	ands.w	r5, r5, #6
 8004f1c:	d106      	bne.n	8004f2c <_printf_common+0x48>
 8004f1e:	f104 0a19 	add.w	sl, r4, #25
 8004f22:	68e3      	ldr	r3, [r4, #12]
 8004f24:	6832      	ldr	r2, [r6, #0]
 8004f26:	1a9b      	subs	r3, r3, r2
 8004f28:	42ab      	cmp	r3, r5
 8004f2a:	dc2b      	bgt.n	8004f84 <_printf_common+0xa0>
 8004f2c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004f30:	6822      	ldr	r2, [r4, #0]
 8004f32:	3b00      	subs	r3, #0
 8004f34:	bf18      	it	ne
 8004f36:	2301      	movne	r3, #1
 8004f38:	0692      	lsls	r2, r2, #26
 8004f3a:	d430      	bmi.n	8004f9e <_printf_common+0xba>
 8004f3c:	4641      	mov	r1, r8
 8004f3e:	4638      	mov	r0, r7
 8004f40:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004f44:	47c8      	blx	r9
 8004f46:	3001      	adds	r0, #1
 8004f48:	d023      	beq.n	8004f92 <_printf_common+0xae>
 8004f4a:	6823      	ldr	r3, [r4, #0]
 8004f4c:	6922      	ldr	r2, [r4, #16]
 8004f4e:	f003 0306 	and.w	r3, r3, #6
 8004f52:	2b04      	cmp	r3, #4
 8004f54:	bf14      	ite	ne
 8004f56:	2500      	movne	r5, #0
 8004f58:	6833      	ldreq	r3, [r6, #0]
 8004f5a:	f04f 0600 	mov.w	r6, #0
 8004f5e:	bf08      	it	eq
 8004f60:	68e5      	ldreq	r5, [r4, #12]
 8004f62:	f104 041a 	add.w	r4, r4, #26
 8004f66:	bf08      	it	eq
 8004f68:	1aed      	subeq	r5, r5, r3
 8004f6a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004f6e:	bf08      	it	eq
 8004f70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f74:	4293      	cmp	r3, r2
 8004f76:	bfc4      	itt	gt
 8004f78:	1a9b      	subgt	r3, r3, r2
 8004f7a:	18ed      	addgt	r5, r5, r3
 8004f7c:	42b5      	cmp	r5, r6
 8004f7e:	d11a      	bne.n	8004fb6 <_printf_common+0xd2>
 8004f80:	2000      	movs	r0, #0
 8004f82:	e008      	b.n	8004f96 <_printf_common+0xb2>
 8004f84:	2301      	movs	r3, #1
 8004f86:	4652      	mov	r2, sl
 8004f88:	4641      	mov	r1, r8
 8004f8a:	4638      	mov	r0, r7
 8004f8c:	47c8      	blx	r9
 8004f8e:	3001      	adds	r0, #1
 8004f90:	d103      	bne.n	8004f9a <_printf_common+0xb6>
 8004f92:	f04f 30ff 	mov.w	r0, #4294967295
 8004f96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f9a:	3501      	adds	r5, #1
 8004f9c:	e7c1      	b.n	8004f22 <_printf_common+0x3e>
 8004f9e:	2030      	movs	r0, #48	@ 0x30
 8004fa0:	18e1      	adds	r1, r4, r3
 8004fa2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004fa6:	1c5a      	adds	r2, r3, #1
 8004fa8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004fac:	4422      	add	r2, r4
 8004fae:	3302      	adds	r3, #2
 8004fb0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004fb4:	e7c2      	b.n	8004f3c <_printf_common+0x58>
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	4622      	mov	r2, r4
 8004fba:	4641      	mov	r1, r8
 8004fbc:	4638      	mov	r0, r7
 8004fbe:	47c8      	blx	r9
 8004fc0:	3001      	adds	r0, #1
 8004fc2:	d0e6      	beq.n	8004f92 <_printf_common+0xae>
 8004fc4:	3601      	adds	r6, #1
 8004fc6:	e7d9      	b.n	8004f7c <_printf_common+0x98>

08004fc8 <_printf_i>:
 8004fc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004fcc:	7e0f      	ldrb	r7, [r1, #24]
 8004fce:	4691      	mov	r9, r2
 8004fd0:	2f78      	cmp	r7, #120	@ 0x78
 8004fd2:	4680      	mov	r8, r0
 8004fd4:	460c      	mov	r4, r1
 8004fd6:	469a      	mov	sl, r3
 8004fd8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004fda:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004fde:	d807      	bhi.n	8004ff0 <_printf_i+0x28>
 8004fe0:	2f62      	cmp	r7, #98	@ 0x62
 8004fe2:	d80a      	bhi.n	8004ffa <_printf_i+0x32>
 8004fe4:	2f00      	cmp	r7, #0
 8004fe6:	f000 80d1 	beq.w	800518c <_printf_i+0x1c4>
 8004fea:	2f58      	cmp	r7, #88	@ 0x58
 8004fec:	f000 80b8 	beq.w	8005160 <_printf_i+0x198>
 8004ff0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004ff4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004ff8:	e03a      	b.n	8005070 <_printf_i+0xa8>
 8004ffa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004ffe:	2b15      	cmp	r3, #21
 8005000:	d8f6      	bhi.n	8004ff0 <_printf_i+0x28>
 8005002:	a101      	add	r1, pc, #4	@ (adr r1, 8005008 <_printf_i+0x40>)
 8005004:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005008:	08005061 	.word	0x08005061
 800500c:	08005075 	.word	0x08005075
 8005010:	08004ff1 	.word	0x08004ff1
 8005014:	08004ff1 	.word	0x08004ff1
 8005018:	08004ff1 	.word	0x08004ff1
 800501c:	08004ff1 	.word	0x08004ff1
 8005020:	08005075 	.word	0x08005075
 8005024:	08004ff1 	.word	0x08004ff1
 8005028:	08004ff1 	.word	0x08004ff1
 800502c:	08004ff1 	.word	0x08004ff1
 8005030:	08004ff1 	.word	0x08004ff1
 8005034:	08005173 	.word	0x08005173
 8005038:	0800509f 	.word	0x0800509f
 800503c:	0800512d 	.word	0x0800512d
 8005040:	08004ff1 	.word	0x08004ff1
 8005044:	08004ff1 	.word	0x08004ff1
 8005048:	08005195 	.word	0x08005195
 800504c:	08004ff1 	.word	0x08004ff1
 8005050:	0800509f 	.word	0x0800509f
 8005054:	08004ff1 	.word	0x08004ff1
 8005058:	08004ff1 	.word	0x08004ff1
 800505c:	08005135 	.word	0x08005135
 8005060:	6833      	ldr	r3, [r6, #0]
 8005062:	1d1a      	adds	r2, r3, #4
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	6032      	str	r2, [r6, #0]
 8005068:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800506c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005070:	2301      	movs	r3, #1
 8005072:	e09c      	b.n	80051ae <_printf_i+0x1e6>
 8005074:	6833      	ldr	r3, [r6, #0]
 8005076:	6820      	ldr	r0, [r4, #0]
 8005078:	1d19      	adds	r1, r3, #4
 800507a:	6031      	str	r1, [r6, #0]
 800507c:	0606      	lsls	r6, r0, #24
 800507e:	d501      	bpl.n	8005084 <_printf_i+0xbc>
 8005080:	681d      	ldr	r5, [r3, #0]
 8005082:	e003      	b.n	800508c <_printf_i+0xc4>
 8005084:	0645      	lsls	r5, r0, #25
 8005086:	d5fb      	bpl.n	8005080 <_printf_i+0xb8>
 8005088:	f9b3 5000 	ldrsh.w	r5, [r3]
 800508c:	2d00      	cmp	r5, #0
 800508e:	da03      	bge.n	8005098 <_printf_i+0xd0>
 8005090:	232d      	movs	r3, #45	@ 0x2d
 8005092:	426d      	negs	r5, r5
 8005094:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005098:	230a      	movs	r3, #10
 800509a:	4858      	ldr	r0, [pc, #352]	@ (80051fc <_printf_i+0x234>)
 800509c:	e011      	b.n	80050c2 <_printf_i+0xfa>
 800509e:	6821      	ldr	r1, [r4, #0]
 80050a0:	6833      	ldr	r3, [r6, #0]
 80050a2:	0608      	lsls	r0, r1, #24
 80050a4:	f853 5b04 	ldr.w	r5, [r3], #4
 80050a8:	d402      	bmi.n	80050b0 <_printf_i+0xe8>
 80050aa:	0649      	lsls	r1, r1, #25
 80050ac:	bf48      	it	mi
 80050ae:	b2ad      	uxthmi	r5, r5
 80050b0:	2f6f      	cmp	r7, #111	@ 0x6f
 80050b2:	6033      	str	r3, [r6, #0]
 80050b4:	bf14      	ite	ne
 80050b6:	230a      	movne	r3, #10
 80050b8:	2308      	moveq	r3, #8
 80050ba:	4850      	ldr	r0, [pc, #320]	@ (80051fc <_printf_i+0x234>)
 80050bc:	2100      	movs	r1, #0
 80050be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80050c2:	6866      	ldr	r6, [r4, #4]
 80050c4:	2e00      	cmp	r6, #0
 80050c6:	60a6      	str	r6, [r4, #8]
 80050c8:	db05      	blt.n	80050d6 <_printf_i+0x10e>
 80050ca:	6821      	ldr	r1, [r4, #0]
 80050cc:	432e      	orrs	r6, r5
 80050ce:	f021 0104 	bic.w	r1, r1, #4
 80050d2:	6021      	str	r1, [r4, #0]
 80050d4:	d04b      	beq.n	800516e <_printf_i+0x1a6>
 80050d6:	4616      	mov	r6, r2
 80050d8:	fbb5 f1f3 	udiv	r1, r5, r3
 80050dc:	fb03 5711 	mls	r7, r3, r1, r5
 80050e0:	5dc7      	ldrb	r7, [r0, r7]
 80050e2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80050e6:	462f      	mov	r7, r5
 80050e8:	42bb      	cmp	r3, r7
 80050ea:	460d      	mov	r5, r1
 80050ec:	d9f4      	bls.n	80050d8 <_printf_i+0x110>
 80050ee:	2b08      	cmp	r3, #8
 80050f0:	d10b      	bne.n	800510a <_printf_i+0x142>
 80050f2:	6823      	ldr	r3, [r4, #0]
 80050f4:	07df      	lsls	r7, r3, #31
 80050f6:	d508      	bpl.n	800510a <_printf_i+0x142>
 80050f8:	6923      	ldr	r3, [r4, #16]
 80050fa:	6861      	ldr	r1, [r4, #4]
 80050fc:	4299      	cmp	r1, r3
 80050fe:	bfde      	ittt	le
 8005100:	2330      	movle	r3, #48	@ 0x30
 8005102:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005106:	f106 36ff 	addle.w	r6, r6, #4294967295
 800510a:	1b92      	subs	r2, r2, r6
 800510c:	6122      	str	r2, [r4, #16]
 800510e:	464b      	mov	r3, r9
 8005110:	4621      	mov	r1, r4
 8005112:	4640      	mov	r0, r8
 8005114:	f8cd a000 	str.w	sl, [sp]
 8005118:	aa03      	add	r2, sp, #12
 800511a:	f7ff fee3 	bl	8004ee4 <_printf_common>
 800511e:	3001      	adds	r0, #1
 8005120:	d14a      	bne.n	80051b8 <_printf_i+0x1f0>
 8005122:	f04f 30ff 	mov.w	r0, #4294967295
 8005126:	b004      	add	sp, #16
 8005128:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800512c:	6823      	ldr	r3, [r4, #0]
 800512e:	f043 0320 	orr.w	r3, r3, #32
 8005132:	6023      	str	r3, [r4, #0]
 8005134:	2778      	movs	r7, #120	@ 0x78
 8005136:	4832      	ldr	r0, [pc, #200]	@ (8005200 <_printf_i+0x238>)
 8005138:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800513c:	6823      	ldr	r3, [r4, #0]
 800513e:	6831      	ldr	r1, [r6, #0]
 8005140:	061f      	lsls	r7, r3, #24
 8005142:	f851 5b04 	ldr.w	r5, [r1], #4
 8005146:	d402      	bmi.n	800514e <_printf_i+0x186>
 8005148:	065f      	lsls	r7, r3, #25
 800514a:	bf48      	it	mi
 800514c:	b2ad      	uxthmi	r5, r5
 800514e:	6031      	str	r1, [r6, #0]
 8005150:	07d9      	lsls	r1, r3, #31
 8005152:	bf44      	itt	mi
 8005154:	f043 0320 	orrmi.w	r3, r3, #32
 8005158:	6023      	strmi	r3, [r4, #0]
 800515a:	b11d      	cbz	r5, 8005164 <_printf_i+0x19c>
 800515c:	2310      	movs	r3, #16
 800515e:	e7ad      	b.n	80050bc <_printf_i+0xf4>
 8005160:	4826      	ldr	r0, [pc, #152]	@ (80051fc <_printf_i+0x234>)
 8005162:	e7e9      	b.n	8005138 <_printf_i+0x170>
 8005164:	6823      	ldr	r3, [r4, #0]
 8005166:	f023 0320 	bic.w	r3, r3, #32
 800516a:	6023      	str	r3, [r4, #0]
 800516c:	e7f6      	b.n	800515c <_printf_i+0x194>
 800516e:	4616      	mov	r6, r2
 8005170:	e7bd      	b.n	80050ee <_printf_i+0x126>
 8005172:	6833      	ldr	r3, [r6, #0]
 8005174:	6825      	ldr	r5, [r4, #0]
 8005176:	1d18      	adds	r0, r3, #4
 8005178:	6961      	ldr	r1, [r4, #20]
 800517a:	6030      	str	r0, [r6, #0]
 800517c:	062e      	lsls	r6, r5, #24
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	d501      	bpl.n	8005186 <_printf_i+0x1be>
 8005182:	6019      	str	r1, [r3, #0]
 8005184:	e002      	b.n	800518c <_printf_i+0x1c4>
 8005186:	0668      	lsls	r0, r5, #25
 8005188:	d5fb      	bpl.n	8005182 <_printf_i+0x1ba>
 800518a:	8019      	strh	r1, [r3, #0]
 800518c:	2300      	movs	r3, #0
 800518e:	4616      	mov	r6, r2
 8005190:	6123      	str	r3, [r4, #16]
 8005192:	e7bc      	b.n	800510e <_printf_i+0x146>
 8005194:	6833      	ldr	r3, [r6, #0]
 8005196:	2100      	movs	r1, #0
 8005198:	1d1a      	adds	r2, r3, #4
 800519a:	6032      	str	r2, [r6, #0]
 800519c:	681e      	ldr	r6, [r3, #0]
 800519e:	6862      	ldr	r2, [r4, #4]
 80051a0:	4630      	mov	r0, r6
 80051a2:	f000 f9d6 	bl	8005552 <memchr>
 80051a6:	b108      	cbz	r0, 80051ac <_printf_i+0x1e4>
 80051a8:	1b80      	subs	r0, r0, r6
 80051aa:	6060      	str	r0, [r4, #4]
 80051ac:	6863      	ldr	r3, [r4, #4]
 80051ae:	6123      	str	r3, [r4, #16]
 80051b0:	2300      	movs	r3, #0
 80051b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051b6:	e7aa      	b.n	800510e <_printf_i+0x146>
 80051b8:	4632      	mov	r2, r6
 80051ba:	4649      	mov	r1, r9
 80051bc:	4640      	mov	r0, r8
 80051be:	6923      	ldr	r3, [r4, #16]
 80051c0:	47d0      	blx	sl
 80051c2:	3001      	adds	r0, #1
 80051c4:	d0ad      	beq.n	8005122 <_printf_i+0x15a>
 80051c6:	6823      	ldr	r3, [r4, #0]
 80051c8:	079b      	lsls	r3, r3, #30
 80051ca:	d413      	bmi.n	80051f4 <_printf_i+0x22c>
 80051cc:	68e0      	ldr	r0, [r4, #12]
 80051ce:	9b03      	ldr	r3, [sp, #12]
 80051d0:	4298      	cmp	r0, r3
 80051d2:	bfb8      	it	lt
 80051d4:	4618      	movlt	r0, r3
 80051d6:	e7a6      	b.n	8005126 <_printf_i+0x15e>
 80051d8:	2301      	movs	r3, #1
 80051da:	4632      	mov	r2, r6
 80051dc:	4649      	mov	r1, r9
 80051de:	4640      	mov	r0, r8
 80051e0:	47d0      	blx	sl
 80051e2:	3001      	adds	r0, #1
 80051e4:	d09d      	beq.n	8005122 <_printf_i+0x15a>
 80051e6:	3501      	adds	r5, #1
 80051e8:	68e3      	ldr	r3, [r4, #12]
 80051ea:	9903      	ldr	r1, [sp, #12]
 80051ec:	1a5b      	subs	r3, r3, r1
 80051ee:	42ab      	cmp	r3, r5
 80051f0:	dcf2      	bgt.n	80051d8 <_printf_i+0x210>
 80051f2:	e7eb      	b.n	80051cc <_printf_i+0x204>
 80051f4:	2500      	movs	r5, #0
 80051f6:	f104 0619 	add.w	r6, r4, #25
 80051fa:	e7f5      	b.n	80051e8 <_printf_i+0x220>
 80051fc:	08007678 	.word	0x08007678
 8005200:	08007689 	.word	0x08007689

08005204 <std>:
 8005204:	2300      	movs	r3, #0
 8005206:	b510      	push	{r4, lr}
 8005208:	4604      	mov	r4, r0
 800520a:	e9c0 3300 	strd	r3, r3, [r0]
 800520e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005212:	6083      	str	r3, [r0, #8]
 8005214:	8181      	strh	r1, [r0, #12]
 8005216:	6643      	str	r3, [r0, #100]	@ 0x64
 8005218:	81c2      	strh	r2, [r0, #14]
 800521a:	6183      	str	r3, [r0, #24]
 800521c:	4619      	mov	r1, r3
 800521e:	2208      	movs	r2, #8
 8005220:	305c      	adds	r0, #92	@ 0x5c
 8005222:	f000 f916 	bl	8005452 <memset>
 8005226:	4b0d      	ldr	r3, [pc, #52]	@ (800525c <std+0x58>)
 8005228:	6224      	str	r4, [r4, #32]
 800522a:	6263      	str	r3, [r4, #36]	@ 0x24
 800522c:	4b0c      	ldr	r3, [pc, #48]	@ (8005260 <std+0x5c>)
 800522e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005230:	4b0c      	ldr	r3, [pc, #48]	@ (8005264 <std+0x60>)
 8005232:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005234:	4b0c      	ldr	r3, [pc, #48]	@ (8005268 <std+0x64>)
 8005236:	6323      	str	r3, [r4, #48]	@ 0x30
 8005238:	4b0c      	ldr	r3, [pc, #48]	@ (800526c <std+0x68>)
 800523a:	429c      	cmp	r4, r3
 800523c:	d006      	beq.n	800524c <std+0x48>
 800523e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005242:	4294      	cmp	r4, r2
 8005244:	d002      	beq.n	800524c <std+0x48>
 8005246:	33d0      	adds	r3, #208	@ 0xd0
 8005248:	429c      	cmp	r4, r3
 800524a:	d105      	bne.n	8005258 <std+0x54>
 800524c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005254:	f000 b97a 	b.w	800554c <__retarget_lock_init_recursive>
 8005258:	bd10      	pop	{r4, pc}
 800525a:	bf00      	nop
 800525c:	080053cd 	.word	0x080053cd
 8005260:	080053ef 	.word	0x080053ef
 8005264:	08005427 	.word	0x08005427
 8005268:	0800544b 	.word	0x0800544b
 800526c:	20000388 	.word	0x20000388

08005270 <stdio_exit_handler>:
 8005270:	4a02      	ldr	r2, [pc, #8]	@ (800527c <stdio_exit_handler+0xc>)
 8005272:	4903      	ldr	r1, [pc, #12]	@ (8005280 <stdio_exit_handler+0x10>)
 8005274:	4803      	ldr	r0, [pc, #12]	@ (8005284 <stdio_exit_handler+0x14>)
 8005276:	f000 b869 	b.w	800534c <_fwalk_sglue>
 800527a:	bf00      	nop
 800527c:	20000014 	.word	0x20000014
 8005280:	08006ec9 	.word	0x08006ec9
 8005284:	20000024 	.word	0x20000024

08005288 <cleanup_stdio>:
 8005288:	6841      	ldr	r1, [r0, #4]
 800528a:	4b0c      	ldr	r3, [pc, #48]	@ (80052bc <cleanup_stdio+0x34>)
 800528c:	b510      	push	{r4, lr}
 800528e:	4299      	cmp	r1, r3
 8005290:	4604      	mov	r4, r0
 8005292:	d001      	beq.n	8005298 <cleanup_stdio+0x10>
 8005294:	f001 fe18 	bl	8006ec8 <_fflush_r>
 8005298:	68a1      	ldr	r1, [r4, #8]
 800529a:	4b09      	ldr	r3, [pc, #36]	@ (80052c0 <cleanup_stdio+0x38>)
 800529c:	4299      	cmp	r1, r3
 800529e:	d002      	beq.n	80052a6 <cleanup_stdio+0x1e>
 80052a0:	4620      	mov	r0, r4
 80052a2:	f001 fe11 	bl	8006ec8 <_fflush_r>
 80052a6:	68e1      	ldr	r1, [r4, #12]
 80052a8:	4b06      	ldr	r3, [pc, #24]	@ (80052c4 <cleanup_stdio+0x3c>)
 80052aa:	4299      	cmp	r1, r3
 80052ac:	d004      	beq.n	80052b8 <cleanup_stdio+0x30>
 80052ae:	4620      	mov	r0, r4
 80052b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052b4:	f001 be08 	b.w	8006ec8 <_fflush_r>
 80052b8:	bd10      	pop	{r4, pc}
 80052ba:	bf00      	nop
 80052bc:	20000388 	.word	0x20000388
 80052c0:	200003f0 	.word	0x200003f0
 80052c4:	20000458 	.word	0x20000458

080052c8 <global_stdio_init.part.0>:
 80052c8:	b510      	push	{r4, lr}
 80052ca:	4b0b      	ldr	r3, [pc, #44]	@ (80052f8 <global_stdio_init.part.0+0x30>)
 80052cc:	4c0b      	ldr	r4, [pc, #44]	@ (80052fc <global_stdio_init.part.0+0x34>)
 80052ce:	4a0c      	ldr	r2, [pc, #48]	@ (8005300 <global_stdio_init.part.0+0x38>)
 80052d0:	4620      	mov	r0, r4
 80052d2:	601a      	str	r2, [r3, #0]
 80052d4:	2104      	movs	r1, #4
 80052d6:	2200      	movs	r2, #0
 80052d8:	f7ff ff94 	bl	8005204 <std>
 80052dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80052e0:	2201      	movs	r2, #1
 80052e2:	2109      	movs	r1, #9
 80052e4:	f7ff ff8e 	bl	8005204 <std>
 80052e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80052ec:	2202      	movs	r2, #2
 80052ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052f2:	2112      	movs	r1, #18
 80052f4:	f7ff bf86 	b.w	8005204 <std>
 80052f8:	200004c0 	.word	0x200004c0
 80052fc:	20000388 	.word	0x20000388
 8005300:	08005271 	.word	0x08005271

08005304 <__sfp_lock_acquire>:
 8005304:	4801      	ldr	r0, [pc, #4]	@ (800530c <__sfp_lock_acquire+0x8>)
 8005306:	f000 b922 	b.w	800554e <__retarget_lock_acquire_recursive>
 800530a:	bf00      	nop
 800530c:	200004c9 	.word	0x200004c9

08005310 <__sfp_lock_release>:
 8005310:	4801      	ldr	r0, [pc, #4]	@ (8005318 <__sfp_lock_release+0x8>)
 8005312:	f000 b91d 	b.w	8005550 <__retarget_lock_release_recursive>
 8005316:	bf00      	nop
 8005318:	200004c9 	.word	0x200004c9

0800531c <__sinit>:
 800531c:	b510      	push	{r4, lr}
 800531e:	4604      	mov	r4, r0
 8005320:	f7ff fff0 	bl	8005304 <__sfp_lock_acquire>
 8005324:	6a23      	ldr	r3, [r4, #32]
 8005326:	b11b      	cbz	r3, 8005330 <__sinit+0x14>
 8005328:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800532c:	f7ff bff0 	b.w	8005310 <__sfp_lock_release>
 8005330:	4b04      	ldr	r3, [pc, #16]	@ (8005344 <__sinit+0x28>)
 8005332:	6223      	str	r3, [r4, #32]
 8005334:	4b04      	ldr	r3, [pc, #16]	@ (8005348 <__sinit+0x2c>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d1f5      	bne.n	8005328 <__sinit+0xc>
 800533c:	f7ff ffc4 	bl	80052c8 <global_stdio_init.part.0>
 8005340:	e7f2      	b.n	8005328 <__sinit+0xc>
 8005342:	bf00      	nop
 8005344:	08005289 	.word	0x08005289
 8005348:	200004c0 	.word	0x200004c0

0800534c <_fwalk_sglue>:
 800534c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005350:	4607      	mov	r7, r0
 8005352:	4688      	mov	r8, r1
 8005354:	4614      	mov	r4, r2
 8005356:	2600      	movs	r6, #0
 8005358:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800535c:	f1b9 0901 	subs.w	r9, r9, #1
 8005360:	d505      	bpl.n	800536e <_fwalk_sglue+0x22>
 8005362:	6824      	ldr	r4, [r4, #0]
 8005364:	2c00      	cmp	r4, #0
 8005366:	d1f7      	bne.n	8005358 <_fwalk_sglue+0xc>
 8005368:	4630      	mov	r0, r6
 800536a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800536e:	89ab      	ldrh	r3, [r5, #12]
 8005370:	2b01      	cmp	r3, #1
 8005372:	d907      	bls.n	8005384 <_fwalk_sglue+0x38>
 8005374:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005378:	3301      	adds	r3, #1
 800537a:	d003      	beq.n	8005384 <_fwalk_sglue+0x38>
 800537c:	4629      	mov	r1, r5
 800537e:	4638      	mov	r0, r7
 8005380:	47c0      	blx	r8
 8005382:	4306      	orrs	r6, r0
 8005384:	3568      	adds	r5, #104	@ 0x68
 8005386:	e7e9      	b.n	800535c <_fwalk_sglue+0x10>

08005388 <siprintf>:
 8005388:	b40e      	push	{r1, r2, r3}
 800538a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800538e:	b510      	push	{r4, lr}
 8005390:	2400      	movs	r4, #0
 8005392:	b09d      	sub	sp, #116	@ 0x74
 8005394:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005396:	9002      	str	r0, [sp, #8]
 8005398:	9006      	str	r0, [sp, #24]
 800539a:	9107      	str	r1, [sp, #28]
 800539c:	9104      	str	r1, [sp, #16]
 800539e:	4809      	ldr	r0, [pc, #36]	@ (80053c4 <siprintf+0x3c>)
 80053a0:	4909      	ldr	r1, [pc, #36]	@ (80053c8 <siprintf+0x40>)
 80053a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80053a6:	9105      	str	r1, [sp, #20]
 80053a8:	6800      	ldr	r0, [r0, #0]
 80053aa:	a902      	add	r1, sp, #8
 80053ac:	9301      	str	r3, [sp, #4]
 80053ae:	941b      	str	r4, [sp, #108]	@ 0x6c
 80053b0:	f001 fc0e 	bl	8006bd0 <_svfiprintf_r>
 80053b4:	9b02      	ldr	r3, [sp, #8]
 80053b6:	701c      	strb	r4, [r3, #0]
 80053b8:	b01d      	add	sp, #116	@ 0x74
 80053ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053be:	b003      	add	sp, #12
 80053c0:	4770      	bx	lr
 80053c2:	bf00      	nop
 80053c4:	20000020 	.word	0x20000020
 80053c8:	ffff0208 	.word	0xffff0208

080053cc <__sread>:
 80053cc:	b510      	push	{r4, lr}
 80053ce:	460c      	mov	r4, r1
 80053d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053d4:	f000 f86c 	bl	80054b0 <_read_r>
 80053d8:	2800      	cmp	r0, #0
 80053da:	bfab      	itete	ge
 80053dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80053de:	89a3      	ldrhlt	r3, [r4, #12]
 80053e0:	181b      	addge	r3, r3, r0
 80053e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80053e6:	bfac      	ite	ge
 80053e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80053ea:	81a3      	strhlt	r3, [r4, #12]
 80053ec:	bd10      	pop	{r4, pc}

080053ee <__swrite>:
 80053ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053f2:	461f      	mov	r7, r3
 80053f4:	898b      	ldrh	r3, [r1, #12]
 80053f6:	4605      	mov	r5, r0
 80053f8:	05db      	lsls	r3, r3, #23
 80053fa:	460c      	mov	r4, r1
 80053fc:	4616      	mov	r6, r2
 80053fe:	d505      	bpl.n	800540c <__swrite+0x1e>
 8005400:	2302      	movs	r3, #2
 8005402:	2200      	movs	r2, #0
 8005404:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005408:	f000 f840 	bl	800548c <_lseek_r>
 800540c:	89a3      	ldrh	r3, [r4, #12]
 800540e:	4632      	mov	r2, r6
 8005410:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005414:	81a3      	strh	r3, [r4, #12]
 8005416:	4628      	mov	r0, r5
 8005418:	463b      	mov	r3, r7
 800541a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800541e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005422:	f000 b857 	b.w	80054d4 <_write_r>

08005426 <__sseek>:
 8005426:	b510      	push	{r4, lr}
 8005428:	460c      	mov	r4, r1
 800542a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800542e:	f000 f82d 	bl	800548c <_lseek_r>
 8005432:	1c43      	adds	r3, r0, #1
 8005434:	89a3      	ldrh	r3, [r4, #12]
 8005436:	bf15      	itete	ne
 8005438:	6560      	strne	r0, [r4, #84]	@ 0x54
 800543a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800543e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005442:	81a3      	strheq	r3, [r4, #12]
 8005444:	bf18      	it	ne
 8005446:	81a3      	strhne	r3, [r4, #12]
 8005448:	bd10      	pop	{r4, pc}

0800544a <__sclose>:
 800544a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800544e:	f000 b80d 	b.w	800546c <_close_r>

08005452 <memset>:
 8005452:	4603      	mov	r3, r0
 8005454:	4402      	add	r2, r0
 8005456:	4293      	cmp	r3, r2
 8005458:	d100      	bne.n	800545c <memset+0xa>
 800545a:	4770      	bx	lr
 800545c:	f803 1b01 	strb.w	r1, [r3], #1
 8005460:	e7f9      	b.n	8005456 <memset+0x4>
	...

08005464 <_localeconv_r>:
 8005464:	4800      	ldr	r0, [pc, #0]	@ (8005468 <_localeconv_r+0x4>)
 8005466:	4770      	bx	lr
 8005468:	20000160 	.word	0x20000160

0800546c <_close_r>:
 800546c:	b538      	push	{r3, r4, r5, lr}
 800546e:	2300      	movs	r3, #0
 8005470:	4d05      	ldr	r5, [pc, #20]	@ (8005488 <_close_r+0x1c>)
 8005472:	4604      	mov	r4, r0
 8005474:	4608      	mov	r0, r1
 8005476:	602b      	str	r3, [r5, #0]
 8005478:	f7fc fe47 	bl	800210a <_close>
 800547c:	1c43      	adds	r3, r0, #1
 800547e:	d102      	bne.n	8005486 <_close_r+0x1a>
 8005480:	682b      	ldr	r3, [r5, #0]
 8005482:	b103      	cbz	r3, 8005486 <_close_r+0x1a>
 8005484:	6023      	str	r3, [r4, #0]
 8005486:	bd38      	pop	{r3, r4, r5, pc}
 8005488:	200004c4 	.word	0x200004c4

0800548c <_lseek_r>:
 800548c:	b538      	push	{r3, r4, r5, lr}
 800548e:	4604      	mov	r4, r0
 8005490:	4608      	mov	r0, r1
 8005492:	4611      	mov	r1, r2
 8005494:	2200      	movs	r2, #0
 8005496:	4d05      	ldr	r5, [pc, #20]	@ (80054ac <_lseek_r+0x20>)
 8005498:	602a      	str	r2, [r5, #0]
 800549a:	461a      	mov	r2, r3
 800549c:	f7fc fe59 	bl	8002152 <_lseek>
 80054a0:	1c43      	adds	r3, r0, #1
 80054a2:	d102      	bne.n	80054aa <_lseek_r+0x1e>
 80054a4:	682b      	ldr	r3, [r5, #0]
 80054a6:	b103      	cbz	r3, 80054aa <_lseek_r+0x1e>
 80054a8:	6023      	str	r3, [r4, #0]
 80054aa:	bd38      	pop	{r3, r4, r5, pc}
 80054ac:	200004c4 	.word	0x200004c4

080054b0 <_read_r>:
 80054b0:	b538      	push	{r3, r4, r5, lr}
 80054b2:	4604      	mov	r4, r0
 80054b4:	4608      	mov	r0, r1
 80054b6:	4611      	mov	r1, r2
 80054b8:	2200      	movs	r2, #0
 80054ba:	4d05      	ldr	r5, [pc, #20]	@ (80054d0 <_read_r+0x20>)
 80054bc:	602a      	str	r2, [r5, #0]
 80054be:	461a      	mov	r2, r3
 80054c0:	f7fc fdea 	bl	8002098 <_read>
 80054c4:	1c43      	adds	r3, r0, #1
 80054c6:	d102      	bne.n	80054ce <_read_r+0x1e>
 80054c8:	682b      	ldr	r3, [r5, #0]
 80054ca:	b103      	cbz	r3, 80054ce <_read_r+0x1e>
 80054cc:	6023      	str	r3, [r4, #0]
 80054ce:	bd38      	pop	{r3, r4, r5, pc}
 80054d0:	200004c4 	.word	0x200004c4

080054d4 <_write_r>:
 80054d4:	b538      	push	{r3, r4, r5, lr}
 80054d6:	4604      	mov	r4, r0
 80054d8:	4608      	mov	r0, r1
 80054da:	4611      	mov	r1, r2
 80054dc:	2200      	movs	r2, #0
 80054de:	4d05      	ldr	r5, [pc, #20]	@ (80054f4 <_write_r+0x20>)
 80054e0:	602a      	str	r2, [r5, #0]
 80054e2:	461a      	mov	r2, r3
 80054e4:	f7fc fdf5 	bl	80020d2 <_write>
 80054e8:	1c43      	adds	r3, r0, #1
 80054ea:	d102      	bne.n	80054f2 <_write_r+0x1e>
 80054ec:	682b      	ldr	r3, [r5, #0]
 80054ee:	b103      	cbz	r3, 80054f2 <_write_r+0x1e>
 80054f0:	6023      	str	r3, [r4, #0]
 80054f2:	bd38      	pop	{r3, r4, r5, pc}
 80054f4:	200004c4 	.word	0x200004c4

080054f8 <__errno>:
 80054f8:	4b01      	ldr	r3, [pc, #4]	@ (8005500 <__errno+0x8>)
 80054fa:	6818      	ldr	r0, [r3, #0]
 80054fc:	4770      	bx	lr
 80054fe:	bf00      	nop
 8005500:	20000020 	.word	0x20000020

08005504 <__libc_init_array>:
 8005504:	b570      	push	{r4, r5, r6, lr}
 8005506:	2600      	movs	r6, #0
 8005508:	4d0c      	ldr	r5, [pc, #48]	@ (800553c <__libc_init_array+0x38>)
 800550a:	4c0d      	ldr	r4, [pc, #52]	@ (8005540 <__libc_init_array+0x3c>)
 800550c:	1b64      	subs	r4, r4, r5
 800550e:	10a4      	asrs	r4, r4, #2
 8005510:	42a6      	cmp	r6, r4
 8005512:	d109      	bne.n	8005528 <__libc_init_array+0x24>
 8005514:	f002 f874 	bl	8007600 <_init>
 8005518:	2600      	movs	r6, #0
 800551a:	4d0a      	ldr	r5, [pc, #40]	@ (8005544 <__libc_init_array+0x40>)
 800551c:	4c0a      	ldr	r4, [pc, #40]	@ (8005548 <__libc_init_array+0x44>)
 800551e:	1b64      	subs	r4, r4, r5
 8005520:	10a4      	asrs	r4, r4, #2
 8005522:	42a6      	cmp	r6, r4
 8005524:	d105      	bne.n	8005532 <__libc_init_array+0x2e>
 8005526:	bd70      	pop	{r4, r5, r6, pc}
 8005528:	f855 3b04 	ldr.w	r3, [r5], #4
 800552c:	4798      	blx	r3
 800552e:	3601      	adds	r6, #1
 8005530:	e7ee      	b.n	8005510 <__libc_init_array+0xc>
 8005532:	f855 3b04 	ldr.w	r3, [r5], #4
 8005536:	4798      	blx	r3
 8005538:	3601      	adds	r6, #1
 800553a:	e7f2      	b.n	8005522 <__libc_init_array+0x1e>
 800553c:	080079e4 	.word	0x080079e4
 8005540:	080079e4 	.word	0x080079e4
 8005544:	080079e4 	.word	0x080079e4
 8005548:	080079e8 	.word	0x080079e8

0800554c <__retarget_lock_init_recursive>:
 800554c:	4770      	bx	lr

0800554e <__retarget_lock_acquire_recursive>:
 800554e:	4770      	bx	lr

08005550 <__retarget_lock_release_recursive>:
 8005550:	4770      	bx	lr

08005552 <memchr>:
 8005552:	4603      	mov	r3, r0
 8005554:	b510      	push	{r4, lr}
 8005556:	b2c9      	uxtb	r1, r1
 8005558:	4402      	add	r2, r0
 800555a:	4293      	cmp	r3, r2
 800555c:	4618      	mov	r0, r3
 800555e:	d101      	bne.n	8005564 <memchr+0x12>
 8005560:	2000      	movs	r0, #0
 8005562:	e003      	b.n	800556c <memchr+0x1a>
 8005564:	7804      	ldrb	r4, [r0, #0]
 8005566:	3301      	adds	r3, #1
 8005568:	428c      	cmp	r4, r1
 800556a:	d1f6      	bne.n	800555a <memchr+0x8>
 800556c:	bd10      	pop	{r4, pc}

0800556e <quorem>:
 800556e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005572:	6903      	ldr	r3, [r0, #16]
 8005574:	690c      	ldr	r4, [r1, #16]
 8005576:	4607      	mov	r7, r0
 8005578:	42a3      	cmp	r3, r4
 800557a:	db7e      	blt.n	800567a <quorem+0x10c>
 800557c:	3c01      	subs	r4, #1
 800557e:	00a3      	lsls	r3, r4, #2
 8005580:	f100 0514 	add.w	r5, r0, #20
 8005584:	f101 0814 	add.w	r8, r1, #20
 8005588:	9300      	str	r3, [sp, #0]
 800558a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800558e:	9301      	str	r3, [sp, #4]
 8005590:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005594:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005598:	3301      	adds	r3, #1
 800559a:	429a      	cmp	r2, r3
 800559c:	fbb2 f6f3 	udiv	r6, r2, r3
 80055a0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80055a4:	d32e      	bcc.n	8005604 <quorem+0x96>
 80055a6:	f04f 0a00 	mov.w	sl, #0
 80055aa:	46c4      	mov	ip, r8
 80055ac:	46ae      	mov	lr, r5
 80055ae:	46d3      	mov	fp, sl
 80055b0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80055b4:	b298      	uxth	r0, r3
 80055b6:	fb06 a000 	mla	r0, r6, r0, sl
 80055ba:	0c1b      	lsrs	r3, r3, #16
 80055bc:	0c02      	lsrs	r2, r0, #16
 80055be:	fb06 2303 	mla	r3, r6, r3, r2
 80055c2:	f8de 2000 	ldr.w	r2, [lr]
 80055c6:	b280      	uxth	r0, r0
 80055c8:	b292      	uxth	r2, r2
 80055ca:	1a12      	subs	r2, r2, r0
 80055cc:	445a      	add	r2, fp
 80055ce:	f8de 0000 	ldr.w	r0, [lr]
 80055d2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80055dc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80055e0:	b292      	uxth	r2, r2
 80055e2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80055e6:	45e1      	cmp	r9, ip
 80055e8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80055ec:	f84e 2b04 	str.w	r2, [lr], #4
 80055f0:	d2de      	bcs.n	80055b0 <quorem+0x42>
 80055f2:	9b00      	ldr	r3, [sp, #0]
 80055f4:	58eb      	ldr	r3, [r5, r3]
 80055f6:	b92b      	cbnz	r3, 8005604 <quorem+0x96>
 80055f8:	9b01      	ldr	r3, [sp, #4]
 80055fa:	3b04      	subs	r3, #4
 80055fc:	429d      	cmp	r5, r3
 80055fe:	461a      	mov	r2, r3
 8005600:	d32f      	bcc.n	8005662 <quorem+0xf4>
 8005602:	613c      	str	r4, [r7, #16]
 8005604:	4638      	mov	r0, r7
 8005606:	f001 f97f 	bl	8006908 <__mcmp>
 800560a:	2800      	cmp	r0, #0
 800560c:	db25      	blt.n	800565a <quorem+0xec>
 800560e:	4629      	mov	r1, r5
 8005610:	2000      	movs	r0, #0
 8005612:	f858 2b04 	ldr.w	r2, [r8], #4
 8005616:	f8d1 c000 	ldr.w	ip, [r1]
 800561a:	fa1f fe82 	uxth.w	lr, r2
 800561e:	fa1f f38c 	uxth.w	r3, ip
 8005622:	eba3 030e 	sub.w	r3, r3, lr
 8005626:	4403      	add	r3, r0
 8005628:	0c12      	lsrs	r2, r2, #16
 800562a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800562e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005632:	b29b      	uxth	r3, r3
 8005634:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005638:	45c1      	cmp	r9, r8
 800563a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800563e:	f841 3b04 	str.w	r3, [r1], #4
 8005642:	d2e6      	bcs.n	8005612 <quorem+0xa4>
 8005644:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005648:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800564c:	b922      	cbnz	r2, 8005658 <quorem+0xea>
 800564e:	3b04      	subs	r3, #4
 8005650:	429d      	cmp	r5, r3
 8005652:	461a      	mov	r2, r3
 8005654:	d30b      	bcc.n	800566e <quorem+0x100>
 8005656:	613c      	str	r4, [r7, #16]
 8005658:	3601      	adds	r6, #1
 800565a:	4630      	mov	r0, r6
 800565c:	b003      	add	sp, #12
 800565e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005662:	6812      	ldr	r2, [r2, #0]
 8005664:	3b04      	subs	r3, #4
 8005666:	2a00      	cmp	r2, #0
 8005668:	d1cb      	bne.n	8005602 <quorem+0x94>
 800566a:	3c01      	subs	r4, #1
 800566c:	e7c6      	b.n	80055fc <quorem+0x8e>
 800566e:	6812      	ldr	r2, [r2, #0]
 8005670:	3b04      	subs	r3, #4
 8005672:	2a00      	cmp	r2, #0
 8005674:	d1ef      	bne.n	8005656 <quorem+0xe8>
 8005676:	3c01      	subs	r4, #1
 8005678:	e7ea      	b.n	8005650 <quorem+0xe2>
 800567a:	2000      	movs	r0, #0
 800567c:	e7ee      	b.n	800565c <quorem+0xee>
	...

08005680 <_dtoa_r>:
 8005680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005684:	4614      	mov	r4, r2
 8005686:	461d      	mov	r5, r3
 8005688:	69c7      	ldr	r7, [r0, #28]
 800568a:	b097      	sub	sp, #92	@ 0x5c
 800568c:	4681      	mov	r9, r0
 800568e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005692:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005694:	b97f      	cbnz	r7, 80056b6 <_dtoa_r+0x36>
 8005696:	2010      	movs	r0, #16
 8005698:	f000 fe0e 	bl	80062b8 <malloc>
 800569c:	4602      	mov	r2, r0
 800569e:	f8c9 001c 	str.w	r0, [r9, #28]
 80056a2:	b920      	cbnz	r0, 80056ae <_dtoa_r+0x2e>
 80056a4:	21ef      	movs	r1, #239	@ 0xef
 80056a6:	4bac      	ldr	r3, [pc, #688]	@ (8005958 <_dtoa_r+0x2d8>)
 80056a8:	48ac      	ldr	r0, [pc, #688]	@ (800595c <_dtoa_r+0x2dc>)
 80056aa:	f001 fc6d 	bl	8006f88 <__assert_func>
 80056ae:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80056b2:	6007      	str	r7, [r0, #0]
 80056b4:	60c7      	str	r7, [r0, #12]
 80056b6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80056ba:	6819      	ldr	r1, [r3, #0]
 80056bc:	b159      	cbz	r1, 80056d6 <_dtoa_r+0x56>
 80056be:	685a      	ldr	r2, [r3, #4]
 80056c0:	2301      	movs	r3, #1
 80056c2:	4093      	lsls	r3, r2
 80056c4:	604a      	str	r2, [r1, #4]
 80056c6:	608b      	str	r3, [r1, #8]
 80056c8:	4648      	mov	r0, r9
 80056ca:	f000 feeb 	bl	80064a4 <_Bfree>
 80056ce:	2200      	movs	r2, #0
 80056d0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80056d4:	601a      	str	r2, [r3, #0]
 80056d6:	1e2b      	subs	r3, r5, #0
 80056d8:	bfaf      	iteee	ge
 80056da:	2300      	movge	r3, #0
 80056dc:	2201      	movlt	r2, #1
 80056de:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80056e2:	9307      	strlt	r3, [sp, #28]
 80056e4:	bfa8      	it	ge
 80056e6:	6033      	strge	r3, [r6, #0]
 80056e8:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80056ec:	4b9c      	ldr	r3, [pc, #624]	@ (8005960 <_dtoa_r+0x2e0>)
 80056ee:	bfb8      	it	lt
 80056f0:	6032      	strlt	r2, [r6, #0]
 80056f2:	ea33 0308 	bics.w	r3, r3, r8
 80056f6:	d112      	bne.n	800571e <_dtoa_r+0x9e>
 80056f8:	f242 730f 	movw	r3, #9999	@ 0x270f
 80056fc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80056fe:	6013      	str	r3, [r2, #0]
 8005700:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005704:	4323      	orrs	r3, r4
 8005706:	f000 855e 	beq.w	80061c6 <_dtoa_r+0xb46>
 800570a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800570c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005964 <_dtoa_r+0x2e4>
 8005710:	2b00      	cmp	r3, #0
 8005712:	f000 8560 	beq.w	80061d6 <_dtoa_r+0xb56>
 8005716:	f10a 0303 	add.w	r3, sl, #3
 800571a:	f000 bd5a 	b.w	80061d2 <_dtoa_r+0xb52>
 800571e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005722:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005726:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800572a:	2200      	movs	r2, #0
 800572c:	2300      	movs	r3, #0
 800572e:	f7fb f9ef 	bl	8000b10 <__aeabi_dcmpeq>
 8005732:	4607      	mov	r7, r0
 8005734:	b158      	cbz	r0, 800574e <_dtoa_r+0xce>
 8005736:	2301      	movs	r3, #1
 8005738:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800573a:	6013      	str	r3, [r2, #0]
 800573c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800573e:	b113      	cbz	r3, 8005746 <_dtoa_r+0xc6>
 8005740:	4b89      	ldr	r3, [pc, #548]	@ (8005968 <_dtoa_r+0x2e8>)
 8005742:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005744:	6013      	str	r3, [r2, #0]
 8005746:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800596c <_dtoa_r+0x2ec>
 800574a:	f000 bd44 	b.w	80061d6 <_dtoa_r+0xb56>
 800574e:	ab14      	add	r3, sp, #80	@ 0x50
 8005750:	9301      	str	r3, [sp, #4]
 8005752:	ab15      	add	r3, sp, #84	@ 0x54
 8005754:	9300      	str	r3, [sp, #0]
 8005756:	4648      	mov	r0, r9
 8005758:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800575c:	f001 f984 	bl	8006a68 <__d2b>
 8005760:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005764:	9003      	str	r0, [sp, #12]
 8005766:	2e00      	cmp	r6, #0
 8005768:	d078      	beq.n	800585c <_dtoa_r+0x1dc>
 800576a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800576e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005770:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005774:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005778:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800577c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005780:	9712      	str	r7, [sp, #72]	@ 0x48
 8005782:	4619      	mov	r1, r3
 8005784:	2200      	movs	r2, #0
 8005786:	4b7a      	ldr	r3, [pc, #488]	@ (8005970 <_dtoa_r+0x2f0>)
 8005788:	f7fa fda2 	bl	80002d0 <__aeabi_dsub>
 800578c:	a36c      	add	r3, pc, #432	@ (adr r3, 8005940 <_dtoa_r+0x2c0>)
 800578e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005792:	f7fa ff55 	bl	8000640 <__aeabi_dmul>
 8005796:	a36c      	add	r3, pc, #432	@ (adr r3, 8005948 <_dtoa_r+0x2c8>)
 8005798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800579c:	f7fa fd9a 	bl	80002d4 <__adddf3>
 80057a0:	4604      	mov	r4, r0
 80057a2:	4630      	mov	r0, r6
 80057a4:	460d      	mov	r5, r1
 80057a6:	f7fa fee1 	bl	800056c <__aeabi_i2d>
 80057aa:	a369      	add	r3, pc, #420	@ (adr r3, 8005950 <_dtoa_r+0x2d0>)
 80057ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057b0:	f7fa ff46 	bl	8000640 <__aeabi_dmul>
 80057b4:	4602      	mov	r2, r0
 80057b6:	460b      	mov	r3, r1
 80057b8:	4620      	mov	r0, r4
 80057ba:	4629      	mov	r1, r5
 80057bc:	f7fa fd8a 	bl	80002d4 <__adddf3>
 80057c0:	4604      	mov	r4, r0
 80057c2:	460d      	mov	r5, r1
 80057c4:	f7fb f9ec 	bl	8000ba0 <__aeabi_d2iz>
 80057c8:	2200      	movs	r2, #0
 80057ca:	4607      	mov	r7, r0
 80057cc:	2300      	movs	r3, #0
 80057ce:	4620      	mov	r0, r4
 80057d0:	4629      	mov	r1, r5
 80057d2:	f7fb f9a7 	bl	8000b24 <__aeabi_dcmplt>
 80057d6:	b140      	cbz	r0, 80057ea <_dtoa_r+0x16a>
 80057d8:	4638      	mov	r0, r7
 80057da:	f7fa fec7 	bl	800056c <__aeabi_i2d>
 80057de:	4622      	mov	r2, r4
 80057e0:	462b      	mov	r3, r5
 80057e2:	f7fb f995 	bl	8000b10 <__aeabi_dcmpeq>
 80057e6:	b900      	cbnz	r0, 80057ea <_dtoa_r+0x16a>
 80057e8:	3f01      	subs	r7, #1
 80057ea:	2f16      	cmp	r7, #22
 80057ec:	d854      	bhi.n	8005898 <_dtoa_r+0x218>
 80057ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80057f2:	4b60      	ldr	r3, [pc, #384]	@ (8005974 <_dtoa_r+0x2f4>)
 80057f4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80057f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057fc:	f7fb f992 	bl	8000b24 <__aeabi_dcmplt>
 8005800:	2800      	cmp	r0, #0
 8005802:	d04b      	beq.n	800589c <_dtoa_r+0x21c>
 8005804:	2300      	movs	r3, #0
 8005806:	3f01      	subs	r7, #1
 8005808:	930f      	str	r3, [sp, #60]	@ 0x3c
 800580a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800580c:	1b9b      	subs	r3, r3, r6
 800580e:	1e5a      	subs	r2, r3, #1
 8005810:	bf49      	itett	mi
 8005812:	f1c3 0301 	rsbmi	r3, r3, #1
 8005816:	2300      	movpl	r3, #0
 8005818:	9304      	strmi	r3, [sp, #16]
 800581a:	2300      	movmi	r3, #0
 800581c:	9209      	str	r2, [sp, #36]	@ 0x24
 800581e:	bf54      	ite	pl
 8005820:	9304      	strpl	r3, [sp, #16]
 8005822:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005824:	2f00      	cmp	r7, #0
 8005826:	db3b      	blt.n	80058a0 <_dtoa_r+0x220>
 8005828:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800582a:	970e      	str	r7, [sp, #56]	@ 0x38
 800582c:	443b      	add	r3, r7
 800582e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005830:	2300      	movs	r3, #0
 8005832:	930a      	str	r3, [sp, #40]	@ 0x28
 8005834:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005836:	2b09      	cmp	r3, #9
 8005838:	d865      	bhi.n	8005906 <_dtoa_r+0x286>
 800583a:	2b05      	cmp	r3, #5
 800583c:	bfc4      	itt	gt
 800583e:	3b04      	subgt	r3, #4
 8005840:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005842:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005844:	bfc8      	it	gt
 8005846:	2400      	movgt	r4, #0
 8005848:	f1a3 0302 	sub.w	r3, r3, #2
 800584c:	bfd8      	it	le
 800584e:	2401      	movle	r4, #1
 8005850:	2b03      	cmp	r3, #3
 8005852:	d864      	bhi.n	800591e <_dtoa_r+0x29e>
 8005854:	e8df f003 	tbb	[pc, r3]
 8005858:	2c385553 	.word	0x2c385553
 800585c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005860:	441e      	add	r6, r3
 8005862:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005866:	2b20      	cmp	r3, #32
 8005868:	bfc1      	itttt	gt
 800586a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800586e:	fa08 f803 	lslgt.w	r8, r8, r3
 8005872:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005876:	fa24 f303 	lsrgt.w	r3, r4, r3
 800587a:	bfd6      	itet	le
 800587c:	f1c3 0320 	rsble	r3, r3, #32
 8005880:	ea48 0003 	orrgt.w	r0, r8, r3
 8005884:	fa04 f003 	lslle.w	r0, r4, r3
 8005888:	f7fa fe60 	bl	800054c <__aeabi_ui2d>
 800588c:	2201      	movs	r2, #1
 800588e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005892:	3e01      	subs	r6, #1
 8005894:	9212      	str	r2, [sp, #72]	@ 0x48
 8005896:	e774      	b.n	8005782 <_dtoa_r+0x102>
 8005898:	2301      	movs	r3, #1
 800589a:	e7b5      	b.n	8005808 <_dtoa_r+0x188>
 800589c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800589e:	e7b4      	b.n	800580a <_dtoa_r+0x18a>
 80058a0:	9b04      	ldr	r3, [sp, #16]
 80058a2:	1bdb      	subs	r3, r3, r7
 80058a4:	9304      	str	r3, [sp, #16]
 80058a6:	427b      	negs	r3, r7
 80058a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80058aa:	2300      	movs	r3, #0
 80058ac:	930e      	str	r3, [sp, #56]	@ 0x38
 80058ae:	e7c1      	b.n	8005834 <_dtoa_r+0x1b4>
 80058b0:	2301      	movs	r3, #1
 80058b2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80058b4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80058b6:	eb07 0b03 	add.w	fp, r7, r3
 80058ba:	f10b 0301 	add.w	r3, fp, #1
 80058be:	2b01      	cmp	r3, #1
 80058c0:	9308      	str	r3, [sp, #32]
 80058c2:	bfb8      	it	lt
 80058c4:	2301      	movlt	r3, #1
 80058c6:	e006      	b.n	80058d6 <_dtoa_r+0x256>
 80058c8:	2301      	movs	r3, #1
 80058ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 80058cc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	dd28      	ble.n	8005924 <_dtoa_r+0x2a4>
 80058d2:	469b      	mov	fp, r3
 80058d4:	9308      	str	r3, [sp, #32]
 80058d6:	2100      	movs	r1, #0
 80058d8:	2204      	movs	r2, #4
 80058da:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80058de:	f102 0514 	add.w	r5, r2, #20
 80058e2:	429d      	cmp	r5, r3
 80058e4:	d926      	bls.n	8005934 <_dtoa_r+0x2b4>
 80058e6:	6041      	str	r1, [r0, #4]
 80058e8:	4648      	mov	r0, r9
 80058ea:	f000 fd9b 	bl	8006424 <_Balloc>
 80058ee:	4682      	mov	sl, r0
 80058f0:	2800      	cmp	r0, #0
 80058f2:	d143      	bne.n	800597c <_dtoa_r+0x2fc>
 80058f4:	4602      	mov	r2, r0
 80058f6:	f240 11af 	movw	r1, #431	@ 0x1af
 80058fa:	4b1f      	ldr	r3, [pc, #124]	@ (8005978 <_dtoa_r+0x2f8>)
 80058fc:	e6d4      	b.n	80056a8 <_dtoa_r+0x28>
 80058fe:	2300      	movs	r3, #0
 8005900:	e7e3      	b.n	80058ca <_dtoa_r+0x24a>
 8005902:	2300      	movs	r3, #0
 8005904:	e7d5      	b.n	80058b2 <_dtoa_r+0x232>
 8005906:	2401      	movs	r4, #1
 8005908:	2300      	movs	r3, #0
 800590a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800590c:	9320      	str	r3, [sp, #128]	@ 0x80
 800590e:	f04f 3bff 	mov.w	fp, #4294967295
 8005912:	2200      	movs	r2, #0
 8005914:	2312      	movs	r3, #18
 8005916:	f8cd b020 	str.w	fp, [sp, #32]
 800591a:	9221      	str	r2, [sp, #132]	@ 0x84
 800591c:	e7db      	b.n	80058d6 <_dtoa_r+0x256>
 800591e:	2301      	movs	r3, #1
 8005920:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005922:	e7f4      	b.n	800590e <_dtoa_r+0x28e>
 8005924:	f04f 0b01 	mov.w	fp, #1
 8005928:	465b      	mov	r3, fp
 800592a:	f8cd b020 	str.w	fp, [sp, #32]
 800592e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8005932:	e7d0      	b.n	80058d6 <_dtoa_r+0x256>
 8005934:	3101      	adds	r1, #1
 8005936:	0052      	lsls	r2, r2, #1
 8005938:	e7d1      	b.n	80058de <_dtoa_r+0x25e>
 800593a:	bf00      	nop
 800593c:	f3af 8000 	nop.w
 8005940:	636f4361 	.word	0x636f4361
 8005944:	3fd287a7 	.word	0x3fd287a7
 8005948:	8b60c8b3 	.word	0x8b60c8b3
 800594c:	3fc68a28 	.word	0x3fc68a28
 8005950:	509f79fb 	.word	0x509f79fb
 8005954:	3fd34413 	.word	0x3fd34413
 8005958:	080076a7 	.word	0x080076a7
 800595c:	080076be 	.word	0x080076be
 8005960:	7ff00000 	.word	0x7ff00000
 8005964:	080076a3 	.word	0x080076a3
 8005968:	08007677 	.word	0x08007677
 800596c:	08007676 	.word	0x08007676
 8005970:	3ff80000 	.word	0x3ff80000
 8005974:	08007810 	.word	0x08007810
 8005978:	08007716 	.word	0x08007716
 800597c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005980:	6018      	str	r0, [r3, #0]
 8005982:	9b08      	ldr	r3, [sp, #32]
 8005984:	2b0e      	cmp	r3, #14
 8005986:	f200 80a1 	bhi.w	8005acc <_dtoa_r+0x44c>
 800598a:	2c00      	cmp	r4, #0
 800598c:	f000 809e 	beq.w	8005acc <_dtoa_r+0x44c>
 8005990:	2f00      	cmp	r7, #0
 8005992:	dd33      	ble.n	80059fc <_dtoa_r+0x37c>
 8005994:	4b9c      	ldr	r3, [pc, #624]	@ (8005c08 <_dtoa_r+0x588>)
 8005996:	f007 020f 	and.w	r2, r7, #15
 800599a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800599e:	05f8      	lsls	r0, r7, #23
 80059a0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80059a4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80059a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80059ac:	d516      	bpl.n	80059dc <_dtoa_r+0x35c>
 80059ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80059b2:	4b96      	ldr	r3, [pc, #600]	@ (8005c0c <_dtoa_r+0x58c>)
 80059b4:	2603      	movs	r6, #3
 80059b6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80059ba:	f7fa ff6b 	bl	8000894 <__aeabi_ddiv>
 80059be:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80059c2:	f004 040f 	and.w	r4, r4, #15
 80059c6:	4d91      	ldr	r5, [pc, #580]	@ (8005c0c <_dtoa_r+0x58c>)
 80059c8:	b954      	cbnz	r4, 80059e0 <_dtoa_r+0x360>
 80059ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80059ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80059d2:	f7fa ff5f 	bl	8000894 <__aeabi_ddiv>
 80059d6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80059da:	e028      	b.n	8005a2e <_dtoa_r+0x3ae>
 80059dc:	2602      	movs	r6, #2
 80059de:	e7f2      	b.n	80059c6 <_dtoa_r+0x346>
 80059e0:	07e1      	lsls	r1, r4, #31
 80059e2:	d508      	bpl.n	80059f6 <_dtoa_r+0x376>
 80059e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80059e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80059ec:	f7fa fe28 	bl	8000640 <__aeabi_dmul>
 80059f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80059f4:	3601      	adds	r6, #1
 80059f6:	1064      	asrs	r4, r4, #1
 80059f8:	3508      	adds	r5, #8
 80059fa:	e7e5      	b.n	80059c8 <_dtoa_r+0x348>
 80059fc:	f000 80af 	beq.w	8005b5e <_dtoa_r+0x4de>
 8005a00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005a04:	427c      	negs	r4, r7
 8005a06:	4b80      	ldr	r3, [pc, #512]	@ (8005c08 <_dtoa_r+0x588>)
 8005a08:	f004 020f 	and.w	r2, r4, #15
 8005a0c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a14:	f7fa fe14 	bl	8000640 <__aeabi_dmul>
 8005a18:	2602      	movs	r6, #2
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005a20:	4d7a      	ldr	r5, [pc, #488]	@ (8005c0c <_dtoa_r+0x58c>)
 8005a22:	1124      	asrs	r4, r4, #4
 8005a24:	2c00      	cmp	r4, #0
 8005a26:	f040 808f 	bne.w	8005b48 <_dtoa_r+0x4c8>
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d1d3      	bne.n	80059d6 <_dtoa_r+0x356>
 8005a2e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005a32:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	f000 8094 	beq.w	8005b62 <_dtoa_r+0x4e2>
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	4620      	mov	r0, r4
 8005a3e:	4629      	mov	r1, r5
 8005a40:	4b73      	ldr	r3, [pc, #460]	@ (8005c10 <_dtoa_r+0x590>)
 8005a42:	f7fb f86f 	bl	8000b24 <__aeabi_dcmplt>
 8005a46:	2800      	cmp	r0, #0
 8005a48:	f000 808b 	beq.w	8005b62 <_dtoa_r+0x4e2>
 8005a4c:	9b08      	ldr	r3, [sp, #32]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	f000 8087 	beq.w	8005b62 <_dtoa_r+0x4e2>
 8005a54:	f1bb 0f00 	cmp.w	fp, #0
 8005a58:	dd34      	ble.n	8005ac4 <_dtoa_r+0x444>
 8005a5a:	4620      	mov	r0, r4
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	4629      	mov	r1, r5
 8005a60:	4b6c      	ldr	r3, [pc, #432]	@ (8005c14 <_dtoa_r+0x594>)
 8005a62:	f7fa fded 	bl	8000640 <__aeabi_dmul>
 8005a66:	465c      	mov	r4, fp
 8005a68:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005a6c:	f107 38ff 	add.w	r8, r7, #4294967295
 8005a70:	3601      	adds	r6, #1
 8005a72:	4630      	mov	r0, r6
 8005a74:	f7fa fd7a 	bl	800056c <__aeabi_i2d>
 8005a78:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005a7c:	f7fa fde0 	bl	8000640 <__aeabi_dmul>
 8005a80:	2200      	movs	r2, #0
 8005a82:	4b65      	ldr	r3, [pc, #404]	@ (8005c18 <_dtoa_r+0x598>)
 8005a84:	f7fa fc26 	bl	80002d4 <__adddf3>
 8005a88:	4605      	mov	r5, r0
 8005a8a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005a8e:	2c00      	cmp	r4, #0
 8005a90:	d16a      	bne.n	8005b68 <_dtoa_r+0x4e8>
 8005a92:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a96:	2200      	movs	r2, #0
 8005a98:	4b60      	ldr	r3, [pc, #384]	@ (8005c1c <_dtoa_r+0x59c>)
 8005a9a:	f7fa fc19 	bl	80002d0 <__aeabi_dsub>
 8005a9e:	4602      	mov	r2, r0
 8005aa0:	460b      	mov	r3, r1
 8005aa2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005aa6:	462a      	mov	r2, r5
 8005aa8:	4633      	mov	r3, r6
 8005aaa:	f7fb f859 	bl	8000b60 <__aeabi_dcmpgt>
 8005aae:	2800      	cmp	r0, #0
 8005ab0:	f040 8298 	bne.w	8005fe4 <_dtoa_r+0x964>
 8005ab4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ab8:	462a      	mov	r2, r5
 8005aba:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005abe:	f7fb f831 	bl	8000b24 <__aeabi_dcmplt>
 8005ac2:	bb38      	cbnz	r0, 8005b14 <_dtoa_r+0x494>
 8005ac4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005ac8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005acc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	f2c0 8157 	blt.w	8005d82 <_dtoa_r+0x702>
 8005ad4:	2f0e      	cmp	r7, #14
 8005ad6:	f300 8154 	bgt.w	8005d82 <_dtoa_r+0x702>
 8005ada:	4b4b      	ldr	r3, [pc, #300]	@ (8005c08 <_dtoa_r+0x588>)
 8005adc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005ae0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005ae4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005ae8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	f280 80e5 	bge.w	8005cba <_dtoa_r+0x63a>
 8005af0:	9b08      	ldr	r3, [sp, #32]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	f300 80e1 	bgt.w	8005cba <_dtoa_r+0x63a>
 8005af8:	d10c      	bne.n	8005b14 <_dtoa_r+0x494>
 8005afa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005afe:	2200      	movs	r2, #0
 8005b00:	4b46      	ldr	r3, [pc, #280]	@ (8005c1c <_dtoa_r+0x59c>)
 8005b02:	f7fa fd9d 	bl	8000640 <__aeabi_dmul>
 8005b06:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005b0a:	f7fb f81f 	bl	8000b4c <__aeabi_dcmpge>
 8005b0e:	2800      	cmp	r0, #0
 8005b10:	f000 8266 	beq.w	8005fe0 <_dtoa_r+0x960>
 8005b14:	2400      	movs	r4, #0
 8005b16:	4625      	mov	r5, r4
 8005b18:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005b1a:	4656      	mov	r6, sl
 8005b1c:	ea6f 0803 	mvn.w	r8, r3
 8005b20:	2700      	movs	r7, #0
 8005b22:	4621      	mov	r1, r4
 8005b24:	4648      	mov	r0, r9
 8005b26:	f000 fcbd 	bl	80064a4 <_Bfree>
 8005b2a:	2d00      	cmp	r5, #0
 8005b2c:	f000 80bd 	beq.w	8005caa <_dtoa_r+0x62a>
 8005b30:	b12f      	cbz	r7, 8005b3e <_dtoa_r+0x4be>
 8005b32:	42af      	cmp	r7, r5
 8005b34:	d003      	beq.n	8005b3e <_dtoa_r+0x4be>
 8005b36:	4639      	mov	r1, r7
 8005b38:	4648      	mov	r0, r9
 8005b3a:	f000 fcb3 	bl	80064a4 <_Bfree>
 8005b3e:	4629      	mov	r1, r5
 8005b40:	4648      	mov	r0, r9
 8005b42:	f000 fcaf 	bl	80064a4 <_Bfree>
 8005b46:	e0b0      	b.n	8005caa <_dtoa_r+0x62a>
 8005b48:	07e2      	lsls	r2, r4, #31
 8005b4a:	d505      	bpl.n	8005b58 <_dtoa_r+0x4d8>
 8005b4c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005b50:	f7fa fd76 	bl	8000640 <__aeabi_dmul>
 8005b54:	2301      	movs	r3, #1
 8005b56:	3601      	adds	r6, #1
 8005b58:	1064      	asrs	r4, r4, #1
 8005b5a:	3508      	adds	r5, #8
 8005b5c:	e762      	b.n	8005a24 <_dtoa_r+0x3a4>
 8005b5e:	2602      	movs	r6, #2
 8005b60:	e765      	b.n	8005a2e <_dtoa_r+0x3ae>
 8005b62:	46b8      	mov	r8, r7
 8005b64:	9c08      	ldr	r4, [sp, #32]
 8005b66:	e784      	b.n	8005a72 <_dtoa_r+0x3f2>
 8005b68:	4b27      	ldr	r3, [pc, #156]	@ (8005c08 <_dtoa_r+0x588>)
 8005b6a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005b6c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005b70:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005b74:	4454      	add	r4, sl
 8005b76:	2900      	cmp	r1, #0
 8005b78:	d054      	beq.n	8005c24 <_dtoa_r+0x5a4>
 8005b7a:	2000      	movs	r0, #0
 8005b7c:	4928      	ldr	r1, [pc, #160]	@ (8005c20 <_dtoa_r+0x5a0>)
 8005b7e:	f7fa fe89 	bl	8000894 <__aeabi_ddiv>
 8005b82:	4633      	mov	r3, r6
 8005b84:	462a      	mov	r2, r5
 8005b86:	f7fa fba3 	bl	80002d0 <__aeabi_dsub>
 8005b8a:	4656      	mov	r6, sl
 8005b8c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005b90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b94:	f7fb f804 	bl	8000ba0 <__aeabi_d2iz>
 8005b98:	4605      	mov	r5, r0
 8005b9a:	f7fa fce7 	bl	800056c <__aeabi_i2d>
 8005b9e:	4602      	mov	r2, r0
 8005ba0:	460b      	mov	r3, r1
 8005ba2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ba6:	f7fa fb93 	bl	80002d0 <__aeabi_dsub>
 8005baa:	4602      	mov	r2, r0
 8005bac:	460b      	mov	r3, r1
 8005bae:	3530      	adds	r5, #48	@ 0x30
 8005bb0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005bb4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005bb8:	f806 5b01 	strb.w	r5, [r6], #1
 8005bbc:	f7fa ffb2 	bl	8000b24 <__aeabi_dcmplt>
 8005bc0:	2800      	cmp	r0, #0
 8005bc2:	d172      	bne.n	8005caa <_dtoa_r+0x62a>
 8005bc4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005bc8:	2000      	movs	r0, #0
 8005bca:	4911      	ldr	r1, [pc, #68]	@ (8005c10 <_dtoa_r+0x590>)
 8005bcc:	f7fa fb80 	bl	80002d0 <__aeabi_dsub>
 8005bd0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005bd4:	f7fa ffa6 	bl	8000b24 <__aeabi_dcmplt>
 8005bd8:	2800      	cmp	r0, #0
 8005bda:	f040 80b4 	bne.w	8005d46 <_dtoa_r+0x6c6>
 8005bde:	42a6      	cmp	r6, r4
 8005be0:	f43f af70 	beq.w	8005ac4 <_dtoa_r+0x444>
 8005be4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005be8:	2200      	movs	r2, #0
 8005bea:	4b0a      	ldr	r3, [pc, #40]	@ (8005c14 <_dtoa_r+0x594>)
 8005bec:	f7fa fd28 	bl	8000640 <__aeabi_dmul>
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005bf6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005bfa:	4b06      	ldr	r3, [pc, #24]	@ (8005c14 <_dtoa_r+0x594>)
 8005bfc:	f7fa fd20 	bl	8000640 <__aeabi_dmul>
 8005c00:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005c04:	e7c4      	b.n	8005b90 <_dtoa_r+0x510>
 8005c06:	bf00      	nop
 8005c08:	08007810 	.word	0x08007810
 8005c0c:	080077e8 	.word	0x080077e8
 8005c10:	3ff00000 	.word	0x3ff00000
 8005c14:	40240000 	.word	0x40240000
 8005c18:	401c0000 	.word	0x401c0000
 8005c1c:	40140000 	.word	0x40140000
 8005c20:	3fe00000 	.word	0x3fe00000
 8005c24:	4631      	mov	r1, r6
 8005c26:	4628      	mov	r0, r5
 8005c28:	f7fa fd0a 	bl	8000640 <__aeabi_dmul>
 8005c2c:	4656      	mov	r6, sl
 8005c2e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005c32:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005c34:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c38:	f7fa ffb2 	bl	8000ba0 <__aeabi_d2iz>
 8005c3c:	4605      	mov	r5, r0
 8005c3e:	f7fa fc95 	bl	800056c <__aeabi_i2d>
 8005c42:	4602      	mov	r2, r0
 8005c44:	460b      	mov	r3, r1
 8005c46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c4a:	f7fa fb41 	bl	80002d0 <__aeabi_dsub>
 8005c4e:	4602      	mov	r2, r0
 8005c50:	460b      	mov	r3, r1
 8005c52:	3530      	adds	r5, #48	@ 0x30
 8005c54:	f806 5b01 	strb.w	r5, [r6], #1
 8005c58:	42a6      	cmp	r6, r4
 8005c5a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005c5e:	f04f 0200 	mov.w	r2, #0
 8005c62:	d124      	bne.n	8005cae <_dtoa_r+0x62e>
 8005c64:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005c68:	4bae      	ldr	r3, [pc, #696]	@ (8005f24 <_dtoa_r+0x8a4>)
 8005c6a:	f7fa fb33 	bl	80002d4 <__adddf3>
 8005c6e:	4602      	mov	r2, r0
 8005c70:	460b      	mov	r3, r1
 8005c72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c76:	f7fa ff73 	bl	8000b60 <__aeabi_dcmpgt>
 8005c7a:	2800      	cmp	r0, #0
 8005c7c:	d163      	bne.n	8005d46 <_dtoa_r+0x6c6>
 8005c7e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005c82:	2000      	movs	r0, #0
 8005c84:	49a7      	ldr	r1, [pc, #668]	@ (8005f24 <_dtoa_r+0x8a4>)
 8005c86:	f7fa fb23 	bl	80002d0 <__aeabi_dsub>
 8005c8a:	4602      	mov	r2, r0
 8005c8c:	460b      	mov	r3, r1
 8005c8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c92:	f7fa ff47 	bl	8000b24 <__aeabi_dcmplt>
 8005c96:	2800      	cmp	r0, #0
 8005c98:	f43f af14 	beq.w	8005ac4 <_dtoa_r+0x444>
 8005c9c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005c9e:	1e73      	subs	r3, r6, #1
 8005ca0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005ca2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005ca6:	2b30      	cmp	r3, #48	@ 0x30
 8005ca8:	d0f8      	beq.n	8005c9c <_dtoa_r+0x61c>
 8005caa:	4647      	mov	r7, r8
 8005cac:	e03b      	b.n	8005d26 <_dtoa_r+0x6a6>
 8005cae:	4b9e      	ldr	r3, [pc, #632]	@ (8005f28 <_dtoa_r+0x8a8>)
 8005cb0:	f7fa fcc6 	bl	8000640 <__aeabi_dmul>
 8005cb4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005cb8:	e7bc      	b.n	8005c34 <_dtoa_r+0x5b4>
 8005cba:	4656      	mov	r6, sl
 8005cbc:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005cc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005cc4:	4620      	mov	r0, r4
 8005cc6:	4629      	mov	r1, r5
 8005cc8:	f7fa fde4 	bl	8000894 <__aeabi_ddiv>
 8005ccc:	f7fa ff68 	bl	8000ba0 <__aeabi_d2iz>
 8005cd0:	4680      	mov	r8, r0
 8005cd2:	f7fa fc4b 	bl	800056c <__aeabi_i2d>
 8005cd6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005cda:	f7fa fcb1 	bl	8000640 <__aeabi_dmul>
 8005cde:	4602      	mov	r2, r0
 8005ce0:	460b      	mov	r3, r1
 8005ce2:	4620      	mov	r0, r4
 8005ce4:	4629      	mov	r1, r5
 8005ce6:	f7fa faf3 	bl	80002d0 <__aeabi_dsub>
 8005cea:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005cee:	9d08      	ldr	r5, [sp, #32]
 8005cf0:	f806 4b01 	strb.w	r4, [r6], #1
 8005cf4:	eba6 040a 	sub.w	r4, r6, sl
 8005cf8:	42a5      	cmp	r5, r4
 8005cfa:	4602      	mov	r2, r0
 8005cfc:	460b      	mov	r3, r1
 8005cfe:	d133      	bne.n	8005d68 <_dtoa_r+0x6e8>
 8005d00:	f7fa fae8 	bl	80002d4 <__adddf3>
 8005d04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d08:	4604      	mov	r4, r0
 8005d0a:	460d      	mov	r5, r1
 8005d0c:	f7fa ff28 	bl	8000b60 <__aeabi_dcmpgt>
 8005d10:	b9c0      	cbnz	r0, 8005d44 <_dtoa_r+0x6c4>
 8005d12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d16:	4620      	mov	r0, r4
 8005d18:	4629      	mov	r1, r5
 8005d1a:	f7fa fef9 	bl	8000b10 <__aeabi_dcmpeq>
 8005d1e:	b110      	cbz	r0, 8005d26 <_dtoa_r+0x6a6>
 8005d20:	f018 0f01 	tst.w	r8, #1
 8005d24:	d10e      	bne.n	8005d44 <_dtoa_r+0x6c4>
 8005d26:	4648      	mov	r0, r9
 8005d28:	9903      	ldr	r1, [sp, #12]
 8005d2a:	f000 fbbb 	bl	80064a4 <_Bfree>
 8005d2e:	2300      	movs	r3, #0
 8005d30:	7033      	strb	r3, [r6, #0]
 8005d32:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005d34:	3701      	adds	r7, #1
 8005d36:	601f      	str	r7, [r3, #0]
 8005d38:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	f000 824b 	beq.w	80061d6 <_dtoa_r+0xb56>
 8005d40:	601e      	str	r6, [r3, #0]
 8005d42:	e248      	b.n	80061d6 <_dtoa_r+0xb56>
 8005d44:	46b8      	mov	r8, r7
 8005d46:	4633      	mov	r3, r6
 8005d48:	461e      	mov	r6, r3
 8005d4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005d4e:	2a39      	cmp	r2, #57	@ 0x39
 8005d50:	d106      	bne.n	8005d60 <_dtoa_r+0x6e0>
 8005d52:	459a      	cmp	sl, r3
 8005d54:	d1f8      	bne.n	8005d48 <_dtoa_r+0x6c8>
 8005d56:	2230      	movs	r2, #48	@ 0x30
 8005d58:	f108 0801 	add.w	r8, r8, #1
 8005d5c:	f88a 2000 	strb.w	r2, [sl]
 8005d60:	781a      	ldrb	r2, [r3, #0]
 8005d62:	3201      	adds	r2, #1
 8005d64:	701a      	strb	r2, [r3, #0]
 8005d66:	e7a0      	b.n	8005caa <_dtoa_r+0x62a>
 8005d68:	2200      	movs	r2, #0
 8005d6a:	4b6f      	ldr	r3, [pc, #444]	@ (8005f28 <_dtoa_r+0x8a8>)
 8005d6c:	f7fa fc68 	bl	8000640 <__aeabi_dmul>
 8005d70:	2200      	movs	r2, #0
 8005d72:	2300      	movs	r3, #0
 8005d74:	4604      	mov	r4, r0
 8005d76:	460d      	mov	r5, r1
 8005d78:	f7fa feca 	bl	8000b10 <__aeabi_dcmpeq>
 8005d7c:	2800      	cmp	r0, #0
 8005d7e:	d09f      	beq.n	8005cc0 <_dtoa_r+0x640>
 8005d80:	e7d1      	b.n	8005d26 <_dtoa_r+0x6a6>
 8005d82:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005d84:	2a00      	cmp	r2, #0
 8005d86:	f000 80ea 	beq.w	8005f5e <_dtoa_r+0x8de>
 8005d8a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005d8c:	2a01      	cmp	r2, #1
 8005d8e:	f300 80cd 	bgt.w	8005f2c <_dtoa_r+0x8ac>
 8005d92:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005d94:	2a00      	cmp	r2, #0
 8005d96:	f000 80c1 	beq.w	8005f1c <_dtoa_r+0x89c>
 8005d9a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005d9e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005da0:	9e04      	ldr	r6, [sp, #16]
 8005da2:	9a04      	ldr	r2, [sp, #16]
 8005da4:	2101      	movs	r1, #1
 8005da6:	441a      	add	r2, r3
 8005da8:	9204      	str	r2, [sp, #16]
 8005daa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005dac:	4648      	mov	r0, r9
 8005dae:	441a      	add	r2, r3
 8005db0:	9209      	str	r2, [sp, #36]	@ 0x24
 8005db2:	f000 fc2b 	bl	800660c <__i2b>
 8005db6:	4605      	mov	r5, r0
 8005db8:	b166      	cbz	r6, 8005dd4 <_dtoa_r+0x754>
 8005dba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	dd09      	ble.n	8005dd4 <_dtoa_r+0x754>
 8005dc0:	42b3      	cmp	r3, r6
 8005dc2:	bfa8      	it	ge
 8005dc4:	4633      	movge	r3, r6
 8005dc6:	9a04      	ldr	r2, [sp, #16]
 8005dc8:	1af6      	subs	r6, r6, r3
 8005dca:	1ad2      	subs	r2, r2, r3
 8005dcc:	9204      	str	r2, [sp, #16]
 8005dce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005dd0:	1ad3      	subs	r3, r2, r3
 8005dd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8005dd4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005dd6:	b30b      	cbz	r3, 8005e1c <_dtoa_r+0x79c>
 8005dd8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	f000 80c6 	beq.w	8005f6c <_dtoa_r+0x8ec>
 8005de0:	2c00      	cmp	r4, #0
 8005de2:	f000 80c0 	beq.w	8005f66 <_dtoa_r+0x8e6>
 8005de6:	4629      	mov	r1, r5
 8005de8:	4622      	mov	r2, r4
 8005dea:	4648      	mov	r0, r9
 8005dec:	f000 fcc6 	bl	800677c <__pow5mult>
 8005df0:	9a03      	ldr	r2, [sp, #12]
 8005df2:	4601      	mov	r1, r0
 8005df4:	4605      	mov	r5, r0
 8005df6:	4648      	mov	r0, r9
 8005df8:	f000 fc1e 	bl	8006638 <__multiply>
 8005dfc:	9903      	ldr	r1, [sp, #12]
 8005dfe:	4680      	mov	r8, r0
 8005e00:	4648      	mov	r0, r9
 8005e02:	f000 fb4f 	bl	80064a4 <_Bfree>
 8005e06:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e08:	1b1b      	subs	r3, r3, r4
 8005e0a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e0c:	f000 80b1 	beq.w	8005f72 <_dtoa_r+0x8f2>
 8005e10:	4641      	mov	r1, r8
 8005e12:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005e14:	4648      	mov	r0, r9
 8005e16:	f000 fcb1 	bl	800677c <__pow5mult>
 8005e1a:	9003      	str	r0, [sp, #12]
 8005e1c:	2101      	movs	r1, #1
 8005e1e:	4648      	mov	r0, r9
 8005e20:	f000 fbf4 	bl	800660c <__i2b>
 8005e24:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005e26:	4604      	mov	r4, r0
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	f000 81d8 	beq.w	80061de <_dtoa_r+0xb5e>
 8005e2e:	461a      	mov	r2, r3
 8005e30:	4601      	mov	r1, r0
 8005e32:	4648      	mov	r0, r9
 8005e34:	f000 fca2 	bl	800677c <__pow5mult>
 8005e38:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005e3a:	4604      	mov	r4, r0
 8005e3c:	2b01      	cmp	r3, #1
 8005e3e:	f300 809f 	bgt.w	8005f80 <_dtoa_r+0x900>
 8005e42:	9b06      	ldr	r3, [sp, #24]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	f040 8097 	bne.w	8005f78 <_dtoa_r+0x8f8>
 8005e4a:	9b07      	ldr	r3, [sp, #28]
 8005e4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	f040 8093 	bne.w	8005f7c <_dtoa_r+0x8fc>
 8005e56:	9b07      	ldr	r3, [sp, #28]
 8005e58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005e5c:	0d1b      	lsrs	r3, r3, #20
 8005e5e:	051b      	lsls	r3, r3, #20
 8005e60:	b133      	cbz	r3, 8005e70 <_dtoa_r+0x7f0>
 8005e62:	9b04      	ldr	r3, [sp, #16]
 8005e64:	3301      	adds	r3, #1
 8005e66:	9304      	str	r3, [sp, #16]
 8005e68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e6a:	3301      	adds	r3, #1
 8005e6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e6e:	2301      	movs	r3, #1
 8005e70:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	f000 81b8 	beq.w	80061ea <_dtoa_r+0xb6a>
 8005e7a:	6923      	ldr	r3, [r4, #16]
 8005e7c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005e80:	6918      	ldr	r0, [r3, #16]
 8005e82:	f000 fb77 	bl	8006574 <__hi0bits>
 8005e86:	f1c0 0020 	rsb	r0, r0, #32
 8005e8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e8c:	4418      	add	r0, r3
 8005e8e:	f010 001f 	ands.w	r0, r0, #31
 8005e92:	f000 8082 	beq.w	8005f9a <_dtoa_r+0x91a>
 8005e96:	f1c0 0320 	rsb	r3, r0, #32
 8005e9a:	2b04      	cmp	r3, #4
 8005e9c:	dd73      	ble.n	8005f86 <_dtoa_r+0x906>
 8005e9e:	9b04      	ldr	r3, [sp, #16]
 8005ea0:	f1c0 001c 	rsb	r0, r0, #28
 8005ea4:	4403      	add	r3, r0
 8005ea6:	9304      	str	r3, [sp, #16]
 8005ea8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005eaa:	4406      	add	r6, r0
 8005eac:	4403      	add	r3, r0
 8005eae:	9309      	str	r3, [sp, #36]	@ 0x24
 8005eb0:	9b04      	ldr	r3, [sp, #16]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	dd05      	ble.n	8005ec2 <_dtoa_r+0x842>
 8005eb6:	461a      	mov	r2, r3
 8005eb8:	4648      	mov	r0, r9
 8005eba:	9903      	ldr	r1, [sp, #12]
 8005ebc:	f000 fcb8 	bl	8006830 <__lshift>
 8005ec0:	9003      	str	r0, [sp, #12]
 8005ec2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	dd05      	ble.n	8005ed4 <_dtoa_r+0x854>
 8005ec8:	4621      	mov	r1, r4
 8005eca:	461a      	mov	r2, r3
 8005ecc:	4648      	mov	r0, r9
 8005ece:	f000 fcaf 	bl	8006830 <__lshift>
 8005ed2:	4604      	mov	r4, r0
 8005ed4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d061      	beq.n	8005f9e <_dtoa_r+0x91e>
 8005eda:	4621      	mov	r1, r4
 8005edc:	9803      	ldr	r0, [sp, #12]
 8005ede:	f000 fd13 	bl	8006908 <__mcmp>
 8005ee2:	2800      	cmp	r0, #0
 8005ee4:	da5b      	bge.n	8005f9e <_dtoa_r+0x91e>
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	220a      	movs	r2, #10
 8005eea:	4648      	mov	r0, r9
 8005eec:	9903      	ldr	r1, [sp, #12]
 8005eee:	f000 fafb 	bl	80064e8 <__multadd>
 8005ef2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ef4:	f107 38ff 	add.w	r8, r7, #4294967295
 8005ef8:	9003      	str	r0, [sp, #12]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	f000 8177 	beq.w	80061ee <_dtoa_r+0xb6e>
 8005f00:	4629      	mov	r1, r5
 8005f02:	2300      	movs	r3, #0
 8005f04:	220a      	movs	r2, #10
 8005f06:	4648      	mov	r0, r9
 8005f08:	f000 faee 	bl	80064e8 <__multadd>
 8005f0c:	f1bb 0f00 	cmp.w	fp, #0
 8005f10:	4605      	mov	r5, r0
 8005f12:	dc6f      	bgt.n	8005ff4 <_dtoa_r+0x974>
 8005f14:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005f16:	2b02      	cmp	r3, #2
 8005f18:	dc49      	bgt.n	8005fae <_dtoa_r+0x92e>
 8005f1a:	e06b      	b.n	8005ff4 <_dtoa_r+0x974>
 8005f1c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005f1e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005f22:	e73c      	b.n	8005d9e <_dtoa_r+0x71e>
 8005f24:	3fe00000 	.word	0x3fe00000
 8005f28:	40240000 	.word	0x40240000
 8005f2c:	9b08      	ldr	r3, [sp, #32]
 8005f2e:	1e5c      	subs	r4, r3, #1
 8005f30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f32:	42a3      	cmp	r3, r4
 8005f34:	db09      	blt.n	8005f4a <_dtoa_r+0x8ca>
 8005f36:	1b1c      	subs	r4, r3, r4
 8005f38:	9b08      	ldr	r3, [sp, #32]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	f6bf af30 	bge.w	8005da0 <_dtoa_r+0x720>
 8005f40:	9b04      	ldr	r3, [sp, #16]
 8005f42:	9a08      	ldr	r2, [sp, #32]
 8005f44:	1a9e      	subs	r6, r3, r2
 8005f46:	2300      	movs	r3, #0
 8005f48:	e72b      	b.n	8005da2 <_dtoa_r+0x722>
 8005f4a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f4c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005f4e:	1ae3      	subs	r3, r4, r3
 8005f50:	441a      	add	r2, r3
 8005f52:	940a      	str	r4, [sp, #40]	@ 0x28
 8005f54:	9e04      	ldr	r6, [sp, #16]
 8005f56:	2400      	movs	r4, #0
 8005f58:	9b08      	ldr	r3, [sp, #32]
 8005f5a:	920e      	str	r2, [sp, #56]	@ 0x38
 8005f5c:	e721      	b.n	8005da2 <_dtoa_r+0x722>
 8005f5e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005f60:	9e04      	ldr	r6, [sp, #16]
 8005f62:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005f64:	e728      	b.n	8005db8 <_dtoa_r+0x738>
 8005f66:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005f6a:	e751      	b.n	8005e10 <_dtoa_r+0x790>
 8005f6c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005f6e:	9903      	ldr	r1, [sp, #12]
 8005f70:	e750      	b.n	8005e14 <_dtoa_r+0x794>
 8005f72:	f8cd 800c 	str.w	r8, [sp, #12]
 8005f76:	e751      	b.n	8005e1c <_dtoa_r+0x79c>
 8005f78:	2300      	movs	r3, #0
 8005f7a:	e779      	b.n	8005e70 <_dtoa_r+0x7f0>
 8005f7c:	9b06      	ldr	r3, [sp, #24]
 8005f7e:	e777      	b.n	8005e70 <_dtoa_r+0x7f0>
 8005f80:	2300      	movs	r3, #0
 8005f82:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f84:	e779      	b.n	8005e7a <_dtoa_r+0x7fa>
 8005f86:	d093      	beq.n	8005eb0 <_dtoa_r+0x830>
 8005f88:	9a04      	ldr	r2, [sp, #16]
 8005f8a:	331c      	adds	r3, #28
 8005f8c:	441a      	add	r2, r3
 8005f8e:	9204      	str	r2, [sp, #16]
 8005f90:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005f92:	441e      	add	r6, r3
 8005f94:	441a      	add	r2, r3
 8005f96:	9209      	str	r2, [sp, #36]	@ 0x24
 8005f98:	e78a      	b.n	8005eb0 <_dtoa_r+0x830>
 8005f9a:	4603      	mov	r3, r0
 8005f9c:	e7f4      	b.n	8005f88 <_dtoa_r+0x908>
 8005f9e:	9b08      	ldr	r3, [sp, #32]
 8005fa0:	46b8      	mov	r8, r7
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	dc20      	bgt.n	8005fe8 <_dtoa_r+0x968>
 8005fa6:	469b      	mov	fp, r3
 8005fa8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005faa:	2b02      	cmp	r3, #2
 8005fac:	dd1e      	ble.n	8005fec <_dtoa_r+0x96c>
 8005fae:	f1bb 0f00 	cmp.w	fp, #0
 8005fb2:	f47f adb1 	bne.w	8005b18 <_dtoa_r+0x498>
 8005fb6:	4621      	mov	r1, r4
 8005fb8:	465b      	mov	r3, fp
 8005fba:	2205      	movs	r2, #5
 8005fbc:	4648      	mov	r0, r9
 8005fbe:	f000 fa93 	bl	80064e8 <__multadd>
 8005fc2:	4601      	mov	r1, r0
 8005fc4:	4604      	mov	r4, r0
 8005fc6:	9803      	ldr	r0, [sp, #12]
 8005fc8:	f000 fc9e 	bl	8006908 <__mcmp>
 8005fcc:	2800      	cmp	r0, #0
 8005fce:	f77f ada3 	ble.w	8005b18 <_dtoa_r+0x498>
 8005fd2:	4656      	mov	r6, sl
 8005fd4:	2331      	movs	r3, #49	@ 0x31
 8005fd6:	f108 0801 	add.w	r8, r8, #1
 8005fda:	f806 3b01 	strb.w	r3, [r6], #1
 8005fde:	e59f      	b.n	8005b20 <_dtoa_r+0x4a0>
 8005fe0:	46b8      	mov	r8, r7
 8005fe2:	9c08      	ldr	r4, [sp, #32]
 8005fe4:	4625      	mov	r5, r4
 8005fe6:	e7f4      	b.n	8005fd2 <_dtoa_r+0x952>
 8005fe8:	f8dd b020 	ldr.w	fp, [sp, #32]
 8005fec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	f000 8101 	beq.w	80061f6 <_dtoa_r+0xb76>
 8005ff4:	2e00      	cmp	r6, #0
 8005ff6:	dd05      	ble.n	8006004 <_dtoa_r+0x984>
 8005ff8:	4629      	mov	r1, r5
 8005ffa:	4632      	mov	r2, r6
 8005ffc:	4648      	mov	r0, r9
 8005ffe:	f000 fc17 	bl	8006830 <__lshift>
 8006002:	4605      	mov	r5, r0
 8006004:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006006:	2b00      	cmp	r3, #0
 8006008:	d05c      	beq.n	80060c4 <_dtoa_r+0xa44>
 800600a:	4648      	mov	r0, r9
 800600c:	6869      	ldr	r1, [r5, #4]
 800600e:	f000 fa09 	bl	8006424 <_Balloc>
 8006012:	4606      	mov	r6, r0
 8006014:	b928      	cbnz	r0, 8006022 <_dtoa_r+0x9a2>
 8006016:	4602      	mov	r2, r0
 8006018:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800601c:	4b80      	ldr	r3, [pc, #512]	@ (8006220 <_dtoa_r+0xba0>)
 800601e:	f7ff bb43 	b.w	80056a8 <_dtoa_r+0x28>
 8006022:	692a      	ldr	r2, [r5, #16]
 8006024:	f105 010c 	add.w	r1, r5, #12
 8006028:	3202      	adds	r2, #2
 800602a:	0092      	lsls	r2, r2, #2
 800602c:	300c      	adds	r0, #12
 800602e:	f000 ff9d 	bl	8006f6c <memcpy>
 8006032:	2201      	movs	r2, #1
 8006034:	4631      	mov	r1, r6
 8006036:	4648      	mov	r0, r9
 8006038:	f000 fbfa 	bl	8006830 <__lshift>
 800603c:	462f      	mov	r7, r5
 800603e:	4605      	mov	r5, r0
 8006040:	f10a 0301 	add.w	r3, sl, #1
 8006044:	9304      	str	r3, [sp, #16]
 8006046:	eb0a 030b 	add.w	r3, sl, fp
 800604a:	930a      	str	r3, [sp, #40]	@ 0x28
 800604c:	9b06      	ldr	r3, [sp, #24]
 800604e:	f003 0301 	and.w	r3, r3, #1
 8006052:	9309      	str	r3, [sp, #36]	@ 0x24
 8006054:	9b04      	ldr	r3, [sp, #16]
 8006056:	4621      	mov	r1, r4
 8006058:	9803      	ldr	r0, [sp, #12]
 800605a:	f103 3bff 	add.w	fp, r3, #4294967295
 800605e:	f7ff fa86 	bl	800556e <quorem>
 8006062:	4603      	mov	r3, r0
 8006064:	4639      	mov	r1, r7
 8006066:	3330      	adds	r3, #48	@ 0x30
 8006068:	9006      	str	r0, [sp, #24]
 800606a:	9803      	ldr	r0, [sp, #12]
 800606c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800606e:	f000 fc4b 	bl	8006908 <__mcmp>
 8006072:	462a      	mov	r2, r5
 8006074:	9008      	str	r0, [sp, #32]
 8006076:	4621      	mov	r1, r4
 8006078:	4648      	mov	r0, r9
 800607a:	f000 fc61 	bl	8006940 <__mdiff>
 800607e:	68c2      	ldr	r2, [r0, #12]
 8006080:	4606      	mov	r6, r0
 8006082:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006084:	bb02      	cbnz	r2, 80060c8 <_dtoa_r+0xa48>
 8006086:	4601      	mov	r1, r0
 8006088:	9803      	ldr	r0, [sp, #12]
 800608a:	f000 fc3d 	bl	8006908 <__mcmp>
 800608e:	4602      	mov	r2, r0
 8006090:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006092:	4631      	mov	r1, r6
 8006094:	4648      	mov	r0, r9
 8006096:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800609a:	f000 fa03 	bl	80064a4 <_Bfree>
 800609e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80060a0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80060a2:	9e04      	ldr	r6, [sp, #16]
 80060a4:	ea42 0103 	orr.w	r1, r2, r3
 80060a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060aa:	4319      	orrs	r1, r3
 80060ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80060ae:	d10d      	bne.n	80060cc <_dtoa_r+0xa4c>
 80060b0:	2b39      	cmp	r3, #57	@ 0x39
 80060b2:	d027      	beq.n	8006104 <_dtoa_r+0xa84>
 80060b4:	9a08      	ldr	r2, [sp, #32]
 80060b6:	2a00      	cmp	r2, #0
 80060b8:	dd01      	ble.n	80060be <_dtoa_r+0xa3e>
 80060ba:	9b06      	ldr	r3, [sp, #24]
 80060bc:	3331      	adds	r3, #49	@ 0x31
 80060be:	f88b 3000 	strb.w	r3, [fp]
 80060c2:	e52e      	b.n	8005b22 <_dtoa_r+0x4a2>
 80060c4:	4628      	mov	r0, r5
 80060c6:	e7b9      	b.n	800603c <_dtoa_r+0x9bc>
 80060c8:	2201      	movs	r2, #1
 80060ca:	e7e2      	b.n	8006092 <_dtoa_r+0xa12>
 80060cc:	9908      	ldr	r1, [sp, #32]
 80060ce:	2900      	cmp	r1, #0
 80060d0:	db04      	blt.n	80060dc <_dtoa_r+0xa5c>
 80060d2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80060d4:	4301      	orrs	r1, r0
 80060d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80060d8:	4301      	orrs	r1, r0
 80060da:	d120      	bne.n	800611e <_dtoa_r+0xa9e>
 80060dc:	2a00      	cmp	r2, #0
 80060de:	ddee      	ble.n	80060be <_dtoa_r+0xa3e>
 80060e0:	2201      	movs	r2, #1
 80060e2:	9903      	ldr	r1, [sp, #12]
 80060e4:	4648      	mov	r0, r9
 80060e6:	9304      	str	r3, [sp, #16]
 80060e8:	f000 fba2 	bl	8006830 <__lshift>
 80060ec:	4621      	mov	r1, r4
 80060ee:	9003      	str	r0, [sp, #12]
 80060f0:	f000 fc0a 	bl	8006908 <__mcmp>
 80060f4:	2800      	cmp	r0, #0
 80060f6:	9b04      	ldr	r3, [sp, #16]
 80060f8:	dc02      	bgt.n	8006100 <_dtoa_r+0xa80>
 80060fa:	d1e0      	bne.n	80060be <_dtoa_r+0xa3e>
 80060fc:	07da      	lsls	r2, r3, #31
 80060fe:	d5de      	bpl.n	80060be <_dtoa_r+0xa3e>
 8006100:	2b39      	cmp	r3, #57	@ 0x39
 8006102:	d1da      	bne.n	80060ba <_dtoa_r+0xa3a>
 8006104:	2339      	movs	r3, #57	@ 0x39
 8006106:	f88b 3000 	strb.w	r3, [fp]
 800610a:	4633      	mov	r3, r6
 800610c:	461e      	mov	r6, r3
 800610e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006112:	3b01      	subs	r3, #1
 8006114:	2a39      	cmp	r2, #57	@ 0x39
 8006116:	d04e      	beq.n	80061b6 <_dtoa_r+0xb36>
 8006118:	3201      	adds	r2, #1
 800611a:	701a      	strb	r2, [r3, #0]
 800611c:	e501      	b.n	8005b22 <_dtoa_r+0x4a2>
 800611e:	2a00      	cmp	r2, #0
 8006120:	dd03      	ble.n	800612a <_dtoa_r+0xaaa>
 8006122:	2b39      	cmp	r3, #57	@ 0x39
 8006124:	d0ee      	beq.n	8006104 <_dtoa_r+0xa84>
 8006126:	3301      	adds	r3, #1
 8006128:	e7c9      	b.n	80060be <_dtoa_r+0xa3e>
 800612a:	9a04      	ldr	r2, [sp, #16]
 800612c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800612e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006132:	428a      	cmp	r2, r1
 8006134:	d028      	beq.n	8006188 <_dtoa_r+0xb08>
 8006136:	2300      	movs	r3, #0
 8006138:	220a      	movs	r2, #10
 800613a:	9903      	ldr	r1, [sp, #12]
 800613c:	4648      	mov	r0, r9
 800613e:	f000 f9d3 	bl	80064e8 <__multadd>
 8006142:	42af      	cmp	r7, r5
 8006144:	9003      	str	r0, [sp, #12]
 8006146:	f04f 0300 	mov.w	r3, #0
 800614a:	f04f 020a 	mov.w	r2, #10
 800614e:	4639      	mov	r1, r7
 8006150:	4648      	mov	r0, r9
 8006152:	d107      	bne.n	8006164 <_dtoa_r+0xae4>
 8006154:	f000 f9c8 	bl	80064e8 <__multadd>
 8006158:	4607      	mov	r7, r0
 800615a:	4605      	mov	r5, r0
 800615c:	9b04      	ldr	r3, [sp, #16]
 800615e:	3301      	adds	r3, #1
 8006160:	9304      	str	r3, [sp, #16]
 8006162:	e777      	b.n	8006054 <_dtoa_r+0x9d4>
 8006164:	f000 f9c0 	bl	80064e8 <__multadd>
 8006168:	4629      	mov	r1, r5
 800616a:	4607      	mov	r7, r0
 800616c:	2300      	movs	r3, #0
 800616e:	220a      	movs	r2, #10
 8006170:	4648      	mov	r0, r9
 8006172:	f000 f9b9 	bl	80064e8 <__multadd>
 8006176:	4605      	mov	r5, r0
 8006178:	e7f0      	b.n	800615c <_dtoa_r+0xadc>
 800617a:	f1bb 0f00 	cmp.w	fp, #0
 800617e:	bfcc      	ite	gt
 8006180:	465e      	movgt	r6, fp
 8006182:	2601      	movle	r6, #1
 8006184:	2700      	movs	r7, #0
 8006186:	4456      	add	r6, sl
 8006188:	2201      	movs	r2, #1
 800618a:	9903      	ldr	r1, [sp, #12]
 800618c:	4648      	mov	r0, r9
 800618e:	9304      	str	r3, [sp, #16]
 8006190:	f000 fb4e 	bl	8006830 <__lshift>
 8006194:	4621      	mov	r1, r4
 8006196:	9003      	str	r0, [sp, #12]
 8006198:	f000 fbb6 	bl	8006908 <__mcmp>
 800619c:	2800      	cmp	r0, #0
 800619e:	dcb4      	bgt.n	800610a <_dtoa_r+0xa8a>
 80061a0:	d102      	bne.n	80061a8 <_dtoa_r+0xb28>
 80061a2:	9b04      	ldr	r3, [sp, #16]
 80061a4:	07db      	lsls	r3, r3, #31
 80061a6:	d4b0      	bmi.n	800610a <_dtoa_r+0xa8a>
 80061a8:	4633      	mov	r3, r6
 80061aa:	461e      	mov	r6, r3
 80061ac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80061b0:	2a30      	cmp	r2, #48	@ 0x30
 80061b2:	d0fa      	beq.n	80061aa <_dtoa_r+0xb2a>
 80061b4:	e4b5      	b.n	8005b22 <_dtoa_r+0x4a2>
 80061b6:	459a      	cmp	sl, r3
 80061b8:	d1a8      	bne.n	800610c <_dtoa_r+0xa8c>
 80061ba:	2331      	movs	r3, #49	@ 0x31
 80061bc:	f108 0801 	add.w	r8, r8, #1
 80061c0:	f88a 3000 	strb.w	r3, [sl]
 80061c4:	e4ad      	b.n	8005b22 <_dtoa_r+0x4a2>
 80061c6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80061c8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006224 <_dtoa_r+0xba4>
 80061cc:	b11b      	cbz	r3, 80061d6 <_dtoa_r+0xb56>
 80061ce:	f10a 0308 	add.w	r3, sl, #8
 80061d2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80061d4:	6013      	str	r3, [r2, #0]
 80061d6:	4650      	mov	r0, sl
 80061d8:	b017      	add	sp, #92	@ 0x5c
 80061da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061de:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80061e0:	2b01      	cmp	r3, #1
 80061e2:	f77f ae2e 	ble.w	8005e42 <_dtoa_r+0x7c2>
 80061e6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80061e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80061ea:	2001      	movs	r0, #1
 80061ec:	e64d      	b.n	8005e8a <_dtoa_r+0x80a>
 80061ee:	f1bb 0f00 	cmp.w	fp, #0
 80061f2:	f77f aed9 	ble.w	8005fa8 <_dtoa_r+0x928>
 80061f6:	4656      	mov	r6, sl
 80061f8:	4621      	mov	r1, r4
 80061fa:	9803      	ldr	r0, [sp, #12]
 80061fc:	f7ff f9b7 	bl	800556e <quorem>
 8006200:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006204:	f806 3b01 	strb.w	r3, [r6], #1
 8006208:	eba6 020a 	sub.w	r2, r6, sl
 800620c:	4593      	cmp	fp, r2
 800620e:	ddb4      	ble.n	800617a <_dtoa_r+0xafa>
 8006210:	2300      	movs	r3, #0
 8006212:	220a      	movs	r2, #10
 8006214:	4648      	mov	r0, r9
 8006216:	9903      	ldr	r1, [sp, #12]
 8006218:	f000 f966 	bl	80064e8 <__multadd>
 800621c:	9003      	str	r0, [sp, #12]
 800621e:	e7eb      	b.n	80061f8 <_dtoa_r+0xb78>
 8006220:	08007716 	.word	0x08007716
 8006224:	0800769a 	.word	0x0800769a

08006228 <_free_r>:
 8006228:	b538      	push	{r3, r4, r5, lr}
 800622a:	4605      	mov	r5, r0
 800622c:	2900      	cmp	r1, #0
 800622e:	d040      	beq.n	80062b2 <_free_r+0x8a>
 8006230:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006234:	1f0c      	subs	r4, r1, #4
 8006236:	2b00      	cmp	r3, #0
 8006238:	bfb8      	it	lt
 800623a:	18e4      	addlt	r4, r4, r3
 800623c:	f000 f8e6 	bl	800640c <__malloc_lock>
 8006240:	4a1c      	ldr	r2, [pc, #112]	@ (80062b4 <_free_r+0x8c>)
 8006242:	6813      	ldr	r3, [r2, #0]
 8006244:	b933      	cbnz	r3, 8006254 <_free_r+0x2c>
 8006246:	6063      	str	r3, [r4, #4]
 8006248:	6014      	str	r4, [r2, #0]
 800624a:	4628      	mov	r0, r5
 800624c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006250:	f000 b8e2 	b.w	8006418 <__malloc_unlock>
 8006254:	42a3      	cmp	r3, r4
 8006256:	d908      	bls.n	800626a <_free_r+0x42>
 8006258:	6820      	ldr	r0, [r4, #0]
 800625a:	1821      	adds	r1, r4, r0
 800625c:	428b      	cmp	r3, r1
 800625e:	bf01      	itttt	eq
 8006260:	6819      	ldreq	r1, [r3, #0]
 8006262:	685b      	ldreq	r3, [r3, #4]
 8006264:	1809      	addeq	r1, r1, r0
 8006266:	6021      	streq	r1, [r4, #0]
 8006268:	e7ed      	b.n	8006246 <_free_r+0x1e>
 800626a:	461a      	mov	r2, r3
 800626c:	685b      	ldr	r3, [r3, #4]
 800626e:	b10b      	cbz	r3, 8006274 <_free_r+0x4c>
 8006270:	42a3      	cmp	r3, r4
 8006272:	d9fa      	bls.n	800626a <_free_r+0x42>
 8006274:	6811      	ldr	r1, [r2, #0]
 8006276:	1850      	adds	r0, r2, r1
 8006278:	42a0      	cmp	r0, r4
 800627a:	d10b      	bne.n	8006294 <_free_r+0x6c>
 800627c:	6820      	ldr	r0, [r4, #0]
 800627e:	4401      	add	r1, r0
 8006280:	1850      	adds	r0, r2, r1
 8006282:	4283      	cmp	r3, r0
 8006284:	6011      	str	r1, [r2, #0]
 8006286:	d1e0      	bne.n	800624a <_free_r+0x22>
 8006288:	6818      	ldr	r0, [r3, #0]
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	4408      	add	r0, r1
 800628e:	6010      	str	r0, [r2, #0]
 8006290:	6053      	str	r3, [r2, #4]
 8006292:	e7da      	b.n	800624a <_free_r+0x22>
 8006294:	d902      	bls.n	800629c <_free_r+0x74>
 8006296:	230c      	movs	r3, #12
 8006298:	602b      	str	r3, [r5, #0]
 800629a:	e7d6      	b.n	800624a <_free_r+0x22>
 800629c:	6820      	ldr	r0, [r4, #0]
 800629e:	1821      	adds	r1, r4, r0
 80062a0:	428b      	cmp	r3, r1
 80062a2:	bf01      	itttt	eq
 80062a4:	6819      	ldreq	r1, [r3, #0]
 80062a6:	685b      	ldreq	r3, [r3, #4]
 80062a8:	1809      	addeq	r1, r1, r0
 80062aa:	6021      	streq	r1, [r4, #0]
 80062ac:	6063      	str	r3, [r4, #4]
 80062ae:	6054      	str	r4, [r2, #4]
 80062b0:	e7cb      	b.n	800624a <_free_r+0x22>
 80062b2:	bd38      	pop	{r3, r4, r5, pc}
 80062b4:	200004d0 	.word	0x200004d0

080062b8 <malloc>:
 80062b8:	4b02      	ldr	r3, [pc, #8]	@ (80062c4 <malloc+0xc>)
 80062ba:	4601      	mov	r1, r0
 80062bc:	6818      	ldr	r0, [r3, #0]
 80062be:	f000 b825 	b.w	800630c <_malloc_r>
 80062c2:	bf00      	nop
 80062c4:	20000020 	.word	0x20000020

080062c8 <sbrk_aligned>:
 80062c8:	b570      	push	{r4, r5, r6, lr}
 80062ca:	4e0f      	ldr	r6, [pc, #60]	@ (8006308 <sbrk_aligned+0x40>)
 80062cc:	460c      	mov	r4, r1
 80062ce:	6831      	ldr	r1, [r6, #0]
 80062d0:	4605      	mov	r5, r0
 80062d2:	b911      	cbnz	r1, 80062da <sbrk_aligned+0x12>
 80062d4:	f000 fe3a 	bl	8006f4c <_sbrk_r>
 80062d8:	6030      	str	r0, [r6, #0]
 80062da:	4621      	mov	r1, r4
 80062dc:	4628      	mov	r0, r5
 80062de:	f000 fe35 	bl	8006f4c <_sbrk_r>
 80062e2:	1c43      	adds	r3, r0, #1
 80062e4:	d103      	bne.n	80062ee <sbrk_aligned+0x26>
 80062e6:	f04f 34ff 	mov.w	r4, #4294967295
 80062ea:	4620      	mov	r0, r4
 80062ec:	bd70      	pop	{r4, r5, r6, pc}
 80062ee:	1cc4      	adds	r4, r0, #3
 80062f0:	f024 0403 	bic.w	r4, r4, #3
 80062f4:	42a0      	cmp	r0, r4
 80062f6:	d0f8      	beq.n	80062ea <sbrk_aligned+0x22>
 80062f8:	1a21      	subs	r1, r4, r0
 80062fa:	4628      	mov	r0, r5
 80062fc:	f000 fe26 	bl	8006f4c <_sbrk_r>
 8006300:	3001      	adds	r0, #1
 8006302:	d1f2      	bne.n	80062ea <sbrk_aligned+0x22>
 8006304:	e7ef      	b.n	80062e6 <sbrk_aligned+0x1e>
 8006306:	bf00      	nop
 8006308:	200004cc 	.word	0x200004cc

0800630c <_malloc_r>:
 800630c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006310:	1ccd      	adds	r5, r1, #3
 8006312:	f025 0503 	bic.w	r5, r5, #3
 8006316:	3508      	adds	r5, #8
 8006318:	2d0c      	cmp	r5, #12
 800631a:	bf38      	it	cc
 800631c:	250c      	movcc	r5, #12
 800631e:	2d00      	cmp	r5, #0
 8006320:	4606      	mov	r6, r0
 8006322:	db01      	blt.n	8006328 <_malloc_r+0x1c>
 8006324:	42a9      	cmp	r1, r5
 8006326:	d904      	bls.n	8006332 <_malloc_r+0x26>
 8006328:	230c      	movs	r3, #12
 800632a:	6033      	str	r3, [r6, #0]
 800632c:	2000      	movs	r0, #0
 800632e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006332:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006408 <_malloc_r+0xfc>
 8006336:	f000 f869 	bl	800640c <__malloc_lock>
 800633a:	f8d8 3000 	ldr.w	r3, [r8]
 800633e:	461c      	mov	r4, r3
 8006340:	bb44      	cbnz	r4, 8006394 <_malloc_r+0x88>
 8006342:	4629      	mov	r1, r5
 8006344:	4630      	mov	r0, r6
 8006346:	f7ff ffbf 	bl	80062c8 <sbrk_aligned>
 800634a:	1c43      	adds	r3, r0, #1
 800634c:	4604      	mov	r4, r0
 800634e:	d158      	bne.n	8006402 <_malloc_r+0xf6>
 8006350:	f8d8 4000 	ldr.w	r4, [r8]
 8006354:	4627      	mov	r7, r4
 8006356:	2f00      	cmp	r7, #0
 8006358:	d143      	bne.n	80063e2 <_malloc_r+0xd6>
 800635a:	2c00      	cmp	r4, #0
 800635c:	d04b      	beq.n	80063f6 <_malloc_r+0xea>
 800635e:	6823      	ldr	r3, [r4, #0]
 8006360:	4639      	mov	r1, r7
 8006362:	4630      	mov	r0, r6
 8006364:	eb04 0903 	add.w	r9, r4, r3
 8006368:	f000 fdf0 	bl	8006f4c <_sbrk_r>
 800636c:	4581      	cmp	r9, r0
 800636e:	d142      	bne.n	80063f6 <_malloc_r+0xea>
 8006370:	6821      	ldr	r1, [r4, #0]
 8006372:	4630      	mov	r0, r6
 8006374:	1a6d      	subs	r5, r5, r1
 8006376:	4629      	mov	r1, r5
 8006378:	f7ff ffa6 	bl	80062c8 <sbrk_aligned>
 800637c:	3001      	adds	r0, #1
 800637e:	d03a      	beq.n	80063f6 <_malloc_r+0xea>
 8006380:	6823      	ldr	r3, [r4, #0]
 8006382:	442b      	add	r3, r5
 8006384:	6023      	str	r3, [r4, #0]
 8006386:	f8d8 3000 	ldr.w	r3, [r8]
 800638a:	685a      	ldr	r2, [r3, #4]
 800638c:	bb62      	cbnz	r2, 80063e8 <_malloc_r+0xdc>
 800638e:	f8c8 7000 	str.w	r7, [r8]
 8006392:	e00f      	b.n	80063b4 <_malloc_r+0xa8>
 8006394:	6822      	ldr	r2, [r4, #0]
 8006396:	1b52      	subs	r2, r2, r5
 8006398:	d420      	bmi.n	80063dc <_malloc_r+0xd0>
 800639a:	2a0b      	cmp	r2, #11
 800639c:	d917      	bls.n	80063ce <_malloc_r+0xc2>
 800639e:	1961      	adds	r1, r4, r5
 80063a0:	42a3      	cmp	r3, r4
 80063a2:	6025      	str	r5, [r4, #0]
 80063a4:	bf18      	it	ne
 80063a6:	6059      	strne	r1, [r3, #4]
 80063a8:	6863      	ldr	r3, [r4, #4]
 80063aa:	bf08      	it	eq
 80063ac:	f8c8 1000 	streq.w	r1, [r8]
 80063b0:	5162      	str	r2, [r4, r5]
 80063b2:	604b      	str	r3, [r1, #4]
 80063b4:	4630      	mov	r0, r6
 80063b6:	f000 f82f 	bl	8006418 <__malloc_unlock>
 80063ba:	f104 000b 	add.w	r0, r4, #11
 80063be:	1d23      	adds	r3, r4, #4
 80063c0:	f020 0007 	bic.w	r0, r0, #7
 80063c4:	1ac2      	subs	r2, r0, r3
 80063c6:	bf1c      	itt	ne
 80063c8:	1a1b      	subne	r3, r3, r0
 80063ca:	50a3      	strne	r3, [r4, r2]
 80063cc:	e7af      	b.n	800632e <_malloc_r+0x22>
 80063ce:	6862      	ldr	r2, [r4, #4]
 80063d0:	42a3      	cmp	r3, r4
 80063d2:	bf0c      	ite	eq
 80063d4:	f8c8 2000 	streq.w	r2, [r8]
 80063d8:	605a      	strne	r2, [r3, #4]
 80063da:	e7eb      	b.n	80063b4 <_malloc_r+0xa8>
 80063dc:	4623      	mov	r3, r4
 80063de:	6864      	ldr	r4, [r4, #4]
 80063e0:	e7ae      	b.n	8006340 <_malloc_r+0x34>
 80063e2:	463c      	mov	r4, r7
 80063e4:	687f      	ldr	r7, [r7, #4]
 80063e6:	e7b6      	b.n	8006356 <_malloc_r+0x4a>
 80063e8:	461a      	mov	r2, r3
 80063ea:	685b      	ldr	r3, [r3, #4]
 80063ec:	42a3      	cmp	r3, r4
 80063ee:	d1fb      	bne.n	80063e8 <_malloc_r+0xdc>
 80063f0:	2300      	movs	r3, #0
 80063f2:	6053      	str	r3, [r2, #4]
 80063f4:	e7de      	b.n	80063b4 <_malloc_r+0xa8>
 80063f6:	230c      	movs	r3, #12
 80063f8:	4630      	mov	r0, r6
 80063fa:	6033      	str	r3, [r6, #0]
 80063fc:	f000 f80c 	bl	8006418 <__malloc_unlock>
 8006400:	e794      	b.n	800632c <_malloc_r+0x20>
 8006402:	6005      	str	r5, [r0, #0]
 8006404:	e7d6      	b.n	80063b4 <_malloc_r+0xa8>
 8006406:	bf00      	nop
 8006408:	200004d0 	.word	0x200004d0

0800640c <__malloc_lock>:
 800640c:	4801      	ldr	r0, [pc, #4]	@ (8006414 <__malloc_lock+0x8>)
 800640e:	f7ff b89e 	b.w	800554e <__retarget_lock_acquire_recursive>
 8006412:	bf00      	nop
 8006414:	200004c8 	.word	0x200004c8

08006418 <__malloc_unlock>:
 8006418:	4801      	ldr	r0, [pc, #4]	@ (8006420 <__malloc_unlock+0x8>)
 800641a:	f7ff b899 	b.w	8005550 <__retarget_lock_release_recursive>
 800641e:	bf00      	nop
 8006420:	200004c8 	.word	0x200004c8

08006424 <_Balloc>:
 8006424:	b570      	push	{r4, r5, r6, lr}
 8006426:	69c6      	ldr	r6, [r0, #28]
 8006428:	4604      	mov	r4, r0
 800642a:	460d      	mov	r5, r1
 800642c:	b976      	cbnz	r6, 800644c <_Balloc+0x28>
 800642e:	2010      	movs	r0, #16
 8006430:	f7ff ff42 	bl	80062b8 <malloc>
 8006434:	4602      	mov	r2, r0
 8006436:	61e0      	str	r0, [r4, #28]
 8006438:	b920      	cbnz	r0, 8006444 <_Balloc+0x20>
 800643a:	216b      	movs	r1, #107	@ 0x6b
 800643c:	4b17      	ldr	r3, [pc, #92]	@ (800649c <_Balloc+0x78>)
 800643e:	4818      	ldr	r0, [pc, #96]	@ (80064a0 <_Balloc+0x7c>)
 8006440:	f000 fda2 	bl	8006f88 <__assert_func>
 8006444:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006448:	6006      	str	r6, [r0, #0]
 800644a:	60c6      	str	r6, [r0, #12]
 800644c:	69e6      	ldr	r6, [r4, #28]
 800644e:	68f3      	ldr	r3, [r6, #12]
 8006450:	b183      	cbz	r3, 8006474 <_Balloc+0x50>
 8006452:	69e3      	ldr	r3, [r4, #28]
 8006454:	68db      	ldr	r3, [r3, #12]
 8006456:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800645a:	b9b8      	cbnz	r0, 800648c <_Balloc+0x68>
 800645c:	2101      	movs	r1, #1
 800645e:	fa01 f605 	lsl.w	r6, r1, r5
 8006462:	1d72      	adds	r2, r6, #5
 8006464:	4620      	mov	r0, r4
 8006466:	0092      	lsls	r2, r2, #2
 8006468:	f000 fdac 	bl	8006fc4 <_calloc_r>
 800646c:	b160      	cbz	r0, 8006488 <_Balloc+0x64>
 800646e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006472:	e00e      	b.n	8006492 <_Balloc+0x6e>
 8006474:	2221      	movs	r2, #33	@ 0x21
 8006476:	2104      	movs	r1, #4
 8006478:	4620      	mov	r0, r4
 800647a:	f000 fda3 	bl	8006fc4 <_calloc_r>
 800647e:	69e3      	ldr	r3, [r4, #28]
 8006480:	60f0      	str	r0, [r6, #12]
 8006482:	68db      	ldr	r3, [r3, #12]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d1e4      	bne.n	8006452 <_Balloc+0x2e>
 8006488:	2000      	movs	r0, #0
 800648a:	bd70      	pop	{r4, r5, r6, pc}
 800648c:	6802      	ldr	r2, [r0, #0]
 800648e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006492:	2300      	movs	r3, #0
 8006494:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006498:	e7f7      	b.n	800648a <_Balloc+0x66>
 800649a:	bf00      	nop
 800649c:	080076a7 	.word	0x080076a7
 80064a0:	08007727 	.word	0x08007727

080064a4 <_Bfree>:
 80064a4:	b570      	push	{r4, r5, r6, lr}
 80064a6:	69c6      	ldr	r6, [r0, #28]
 80064a8:	4605      	mov	r5, r0
 80064aa:	460c      	mov	r4, r1
 80064ac:	b976      	cbnz	r6, 80064cc <_Bfree+0x28>
 80064ae:	2010      	movs	r0, #16
 80064b0:	f7ff ff02 	bl	80062b8 <malloc>
 80064b4:	4602      	mov	r2, r0
 80064b6:	61e8      	str	r0, [r5, #28]
 80064b8:	b920      	cbnz	r0, 80064c4 <_Bfree+0x20>
 80064ba:	218f      	movs	r1, #143	@ 0x8f
 80064bc:	4b08      	ldr	r3, [pc, #32]	@ (80064e0 <_Bfree+0x3c>)
 80064be:	4809      	ldr	r0, [pc, #36]	@ (80064e4 <_Bfree+0x40>)
 80064c0:	f000 fd62 	bl	8006f88 <__assert_func>
 80064c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80064c8:	6006      	str	r6, [r0, #0]
 80064ca:	60c6      	str	r6, [r0, #12]
 80064cc:	b13c      	cbz	r4, 80064de <_Bfree+0x3a>
 80064ce:	69eb      	ldr	r3, [r5, #28]
 80064d0:	6862      	ldr	r2, [r4, #4]
 80064d2:	68db      	ldr	r3, [r3, #12]
 80064d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80064d8:	6021      	str	r1, [r4, #0]
 80064da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80064de:	bd70      	pop	{r4, r5, r6, pc}
 80064e0:	080076a7 	.word	0x080076a7
 80064e4:	08007727 	.word	0x08007727

080064e8 <__multadd>:
 80064e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064ec:	4607      	mov	r7, r0
 80064ee:	460c      	mov	r4, r1
 80064f0:	461e      	mov	r6, r3
 80064f2:	2000      	movs	r0, #0
 80064f4:	690d      	ldr	r5, [r1, #16]
 80064f6:	f101 0c14 	add.w	ip, r1, #20
 80064fa:	f8dc 3000 	ldr.w	r3, [ip]
 80064fe:	3001      	adds	r0, #1
 8006500:	b299      	uxth	r1, r3
 8006502:	fb02 6101 	mla	r1, r2, r1, r6
 8006506:	0c1e      	lsrs	r6, r3, #16
 8006508:	0c0b      	lsrs	r3, r1, #16
 800650a:	fb02 3306 	mla	r3, r2, r6, r3
 800650e:	b289      	uxth	r1, r1
 8006510:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006514:	4285      	cmp	r5, r0
 8006516:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800651a:	f84c 1b04 	str.w	r1, [ip], #4
 800651e:	dcec      	bgt.n	80064fa <__multadd+0x12>
 8006520:	b30e      	cbz	r6, 8006566 <__multadd+0x7e>
 8006522:	68a3      	ldr	r3, [r4, #8]
 8006524:	42ab      	cmp	r3, r5
 8006526:	dc19      	bgt.n	800655c <__multadd+0x74>
 8006528:	6861      	ldr	r1, [r4, #4]
 800652a:	4638      	mov	r0, r7
 800652c:	3101      	adds	r1, #1
 800652e:	f7ff ff79 	bl	8006424 <_Balloc>
 8006532:	4680      	mov	r8, r0
 8006534:	b928      	cbnz	r0, 8006542 <__multadd+0x5a>
 8006536:	4602      	mov	r2, r0
 8006538:	21ba      	movs	r1, #186	@ 0xba
 800653a:	4b0c      	ldr	r3, [pc, #48]	@ (800656c <__multadd+0x84>)
 800653c:	480c      	ldr	r0, [pc, #48]	@ (8006570 <__multadd+0x88>)
 800653e:	f000 fd23 	bl	8006f88 <__assert_func>
 8006542:	6922      	ldr	r2, [r4, #16]
 8006544:	f104 010c 	add.w	r1, r4, #12
 8006548:	3202      	adds	r2, #2
 800654a:	0092      	lsls	r2, r2, #2
 800654c:	300c      	adds	r0, #12
 800654e:	f000 fd0d 	bl	8006f6c <memcpy>
 8006552:	4621      	mov	r1, r4
 8006554:	4638      	mov	r0, r7
 8006556:	f7ff ffa5 	bl	80064a4 <_Bfree>
 800655a:	4644      	mov	r4, r8
 800655c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006560:	3501      	adds	r5, #1
 8006562:	615e      	str	r6, [r3, #20]
 8006564:	6125      	str	r5, [r4, #16]
 8006566:	4620      	mov	r0, r4
 8006568:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800656c:	08007716 	.word	0x08007716
 8006570:	08007727 	.word	0x08007727

08006574 <__hi0bits>:
 8006574:	4603      	mov	r3, r0
 8006576:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800657a:	bf3a      	itte	cc
 800657c:	0403      	lslcc	r3, r0, #16
 800657e:	2010      	movcc	r0, #16
 8006580:	2000      	movcs	r0, #0
 8006582:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006586:	bf3c      	itt	cc
 8006588:	021b      	lslcc	r3, r3, #8
 800658a:	3008      	addcc	r0, #8
 800658c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006590:	bf3c      	itt	cc
 8006592:	011b      	lslcc	r3, r3, #4
 8006594:	3004      	addcc	r0, #4
 8006596:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800659a:	bf3c      	itt	cc
 800659c:	009b      	lslcc	r3, r3, #2
 800659e:	3002      	addcc	r0, #2
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	db05      	blt.n	80065b0 <__hi0bits+0x3c>
 80065a4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80065a8:	f100 0001 	add.w	r0, r0, #1
 80065ac:	bf08      	it	eq
 80065ae:	2020      	moveq	r0, #32
 80065b0:	4770      	bx	lr

080065b2 <__lo0bits>:
 80065b2:	6803      	ldr	r3, [r0, #0]
 80065b4:	4602      	mov	r2, r0
 80065b6:	f013 0007 	ands.w	r0, r3, #7
 80065ba:	d00b      	beq.n	80065d4 <__lo0bits+0x22>
 80065bc:	07d9      	lsls	r1, r3, #31
 80065be:	d421      	bmi.n	8006604 <__lo0bits+0x52>
 80065c0:	0798      	lsls	r0, r3, #30
 80065c2:	bf49      	itett	mi
 80065c4:	085b      	lsrmi	r3, r3, #1
 80065c6:	089b      	lsrpl	r3, r3, #2
 80065c8:	2001      	movmi	r0, #1
 80065ca:	6013      	strmi	r3, [r2, #0]
 80065cc:	bf5c      	itt	pl
 80065ce:	2002      	movpl	r0, #2
 80065d0:	6013      	strpl	r3, [r2, #0]
 80065d2:	4770      	bx	lr
 80065d4:	b299      	uxth	r1, r3
 80065d6:	b909      	cbnz	r1, 80065dc <__lo0bits+0x2a>
 80065d8:	2010      	movs	r0, #16
 80065da:	0c1b      	lsrs	r3, r3, #16
 80065dc:	b2d9      	uxtb	r1, r3
 80065de:	b909      	cbnz	r1, 80065e4 <__lo0bits+0x32>
 80065e0:	3008      	adds	r0, #8
 80065e2:	0a1b      	lsrs	r3, r3, #8
 80065e4:	0719      	lsls	r1, r3, #28
 80065e6:	bf04      	itt	eq
 80065e8:	091b      	lsreq	r3, r3, #4
 80065ea:	3004      	addeq	r0, #4
 80065ec:	0799      	lsls	r1, r3, #30
 80065ee:	bf04      	itt	eq
 80065f0:	089b      	lsreq	r3, r3, #2
 80065f2:	3002      	addeq	r0, #2
 80065f4:	07d9      	lsls	r1, r3, #31
 80065f6:	d403      	bmi.n	8006600 <__lo0bits+0x4e>
 80065f8:	085b      	lsrs	r3, r3, #1
 80065fa:	f100 0001 	add.w	r0, r0, #1
 80065fe:	d003      	beq.n	8006608 <__lo0bits+0x56>
 8006600:	6013      	str	r3, [r2, #0]
 8006602:	4770      	bx	lr
 8006604:	2000      	movs	r0, #0
 8006606:	4770      	bx	lr
 8006608:	2020      	movs	r0, #32
 800660a:	4770      	bx	lr

0800660c <__i2b>:
 800660c:	b510      	push	{r4, lr}
 800660e:	460c      	mov	r4, r1
 8006610:	2101      	movs	r1, #1
 8006612:	f7ff ff07 	bl	8006424 <_Balloc>
 8006616:	4602      	mov	r2, r0
 8006618:	b928      	cbnz	r0, 8006626 <__i2b+0x1a>
 800661a:	f240 1145 	movw	r1, #325	@ 0x145
 800661e:	4b04      	ldr	r3, [pc, #16]	@ (8006630 <__i2b+0x24>)
 8006620:	4804      	ldr	r0, [pc, #16]	@ (8006634 <__i2b+0x28>)
 8006622:	f000 fcb1 	bl	8006f88 <__assert_func>
 8006626:	2301      	movs	r3, #1
 8006628:	6144      	str	r4, [r0, #20]
 800662a:	6103      	str	r3, [r0, #16]
 800662c:	bd10      	pop	{r4, pc}
 800662e:	bf00      	nop
 8006630:	08007716 	.word	0x08007716
 8006634:	08007727 	.word	0x08007727

08006638 <__multiply>:
 8006638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800663c:	4617      	mov	r7, r2
 800663e:	690a      	ldr	r2, [r1, #16]
 8006640:	693b      	ldr	r3, [r7, #16]
 8006642:	4689      	mov	r9, r1
 8006644:	429a      	cmp	r2, r3
 8006646:	bfa2      	ittt	ge
 8006648:	463b      	movge	r3, r7
 800664a:	460f      	movge	r7, r1
 800664c:	4699      	movge	r9, r3
 800664e:	693d      	ldr	r5, [r7, #16]
 8006650:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	6879      	ldr	r1, [r7, #4]
 8006658:	eb05 060a 	add.w	r6, r5, sl
 800665c:	42b3      	cmp	r3, r6
 800665e:	b085      	sub	sp, #20
 8006660:	bfb8      	it	lt
 8006662:	3101      	addlt	r1, #1
 8006664:	f7ff fede 	bl	8006424 <_Balloc>
 8006668:	b930      	cbnz	r0, 8006678 <__multiply+0x40>
 800666a:	4602      	mov	r2, r0
 800666c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006670:	4b40      	ldr	r3, [pc, #256]	@ (8006774 <__multiply+0x13c>)
 8006672:	4841      	ldr	r0, [pc, #260]	@ (8006778 <__multiply+0x140>)
 8006674:	f000 fc88 	bl	8006f88 <__assert_func>
 8006678:	f100 0414 	add.w	r4, r0, #20
 800667c:	4623      	mov	r3, r4
 800667e:	2200      	movs	r2, #0
 8006680:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006684:	4573      	cmp	r3, lr
 8006686:	d320      	bcc.n	80066ca <__multiply+0x92>
 8006688:	f107 0814 	add.w	r8, r7, #20
 800668c:	f109 0114 	add.w	r1, r9, #20
 8006690:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006694:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006698:	9302      	str	r3, [sp, #8]
 800669a:	1beb      	subs	r3, r5, r7
 800669c:	3b15      	subs	r3, #21
 800669e:	f023 0303 	bic.w	r3, r3, #3
 80066a2:	3304      	adds	r3, #4
 80066a4:	3715      	adds	r7, #21
 80066a6:	42bd      	cmp	r5, r7
 80066a8:	bf38      	it	cc
 80066aa:	2304      	movcc	r3, #4
 80066ac:	9301      	str	r3, [sp, #4]
 80066ae:	9b02      	ldr	r3, [sp, #8]
 80066b0:	9103      	str	r1, [sp, #12]
 80066b2:	428b      	cmp	r3, r1
 80066b4:	d80c      	bhi.n	80066d0 <__multiply+0x98>
 80066b6:	2e00      	cmp	r6, #0
 80066b8:	dd03      	ble.n	80066c2 <__multiply+0x8a>
 80066ba:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d055      	beq.n	800676e <__multiply+0x136>
 80066c2:	6106      	str	r6, [r0, #16]
 80066c4:	b005      	add	sp, #20
 80066c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066ca:	f843 2b04 	str.w	r2, [r3], #4
 80066ce:	e7d9      	b.n	8006684 <__multiply+0x4c>
 80066d0:	f8b1 a000 	ldrh.w	sl, [r1]
 80066d4:	f1ba 0f00 	cmp.w	sl, #0
 80066d8:	d01f      	beq.n	800671a <__multiply+0xe2>
 80066da:	46c4      	mov	ip, r8
 80066dc:	46a1      	mov	r9, r4
 80066de:	2700      	movs	r7, #0
 80066e0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80066e4:	f8d9 3000 	ldr.w	r3, [r9]
 80066e8:	fa1f fb82 	uxth.w	fp, r2
 80066ec:	b29b      	uxth	r3, r3
 80066ee:	fb0a 330b 	mla	r3, sl, fp, r3
 80066f2:	443b      	add	r3, r7
 80066f4:	f8d9 7000 	ldr.w	r7, [r9]
 80066f8:	0c12      	lsrs	r2, r2, #16
 80066fa:	0c3f      	lsrs	r7, r7, #16
 80066fc:	fb0a 7202 	mla	r2, sl, r2, r7
 8006700:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006704:	b29b      	uxth	r3, r3
 8006706:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800670a:	4565      	cmp	r5, ip
 800670c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006710:	f849 3b04 	str.w	r3, [r9], #4
 8006714:	d8e4      	bhi.n	80066e0 <__multiply+0xa8>
 8006716:	9b01      	ldr	r3, [sp, #4]
 8006718:	50e7      	str	r7, [r4, r3]
 800671a:	9b03      	ldr	r3, [sp, #12]
 800671c:	3104      	adds	r1, #4
 800671e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006722:	f1b9 0f00 	cmp.w	r9, #0
 8006726:	d020      	beq.n	800676a <__multiply+0x132>
 8006728:	4647      	mov	r7, r8
 800672a:	46a4      	mov	ip, r4
 800672c:	f04f 0a00 	mov.w	sl, #0
 8006730:	6823      	ldr	r3, [r4, #0]
 8006732:	f8b7 b000 	ldrh.w	fp, [r7]
 8006736:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800673a:	b29b      	uxth	r3, r3
 800673c:	fb09 220b 	mla	r2, r9, fp, r2
 8006740:	4452      	add	r2, sl
 8006742:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006746:	f84c 3b04 	str.w	r3, [ip], #4
 800674a:	f857 3b04 	ldr.w	r3, [r7], #4
 800674e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006752:	f8bc 3000 	ldrh.w	r3, [ip]
 8006756:	42bd      	cmp	r5, r7
 8006758:	fb09 330a 	mla	r3, r9, sl, r3
 800675c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006760:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006764:	d8e5      	bhi.n	8006732 <__multiply+0xfa>
 8006766:	9a01      	ldr	r2, [sp, #4]
 8006768:	50a3      	str	r3, [r4, r2]
 800676a:	3404      	adds	r4, #4
 800676c:	e79f      	b.n	80066ae <__multiply+0x76>
 800676e:	3e01      	subs	r6, #1
 8006770:	e7a1      	b.n	80066b6 <__multiply+0x7e>
 8006772:	bf00      	nop
 8006774:	08007716 	.word	0x08007716
 8006778:	08007727 	.word	0x08007727

0800677c <__pow5mult>:
 800677c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006780:	4615      	mov	r5, r2
 8006782:	f012 0203 	ands.w	r2, r2, #3
 8006786:	4607      	mov	r7, r0
 8006788:	460e      	mov	r6, r1
 800678a:	d007      	beq.n	800679c <__pow5mult+0x20>
 800678c:	4c25      	ldr	r4, [pc, #148]	@ (8006824 <__pow5mult+0xa8>)
 800678e:	3a01      	subs	r2, #1
 8006790:	2300      	movs	r3, #0
 8006792:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006796:	f7ff fea7 	bl	80064e8 <__multadd>
 800679a:	4606      	mov	r6, r0
 800679c:	10ad      	asrs	r5, r5, #2
 800679e:	d03d      	beq.n	800681c <__pow5mult+0xa0>
 80067a0:	69fc      	ldr	r4, [r7, #28]
 80067a2:	b97c      	cbnz	r4, 80067c4 <__pow5mult+0x48>
 80067a4:	2010      	movs	r0, #16
 80067a6:	f7ff fd87 	bl	80062b8 <malloc>
 80067aa:	4602      	mov	r2, r0
 80067ac:	61f8      	str	r0, [r7, #28]
 80067ae:	b928      	cbnz	r0, 80067bc <__pow5mult+0x40>
 80067b0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80067b4:	4b1c      	ldr	r3, [pc, #112]	@ (8006828 <__pow5mult+0xac>)
 80067b6:	481d      	ldr	r0, [pc, #116]	@ (800682c <__pow5mult+0xb0>)
 80067b8:	f000 fbe6 	bl	8006f88 <__assert_func>
 80067bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80067c0:	6004      	str	r4, [r0, #0]
 80067c2:	60c4      	str	r4, [r0, #12]
 80067c4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80067c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80067cc:	b94c      	cbnz	r4, 80067e2 <__pow5mult+0x66>
 80067ce:	f240 2171 	movw	r1, #625	@ 0x271
 80067d2:	4638      	mov	r0, r7
 80067d4:	f7ff ff1a 	bl	800660c <__i2b>
 80067d8:	2300      	movs	r3, #0
 80067da:	4604      	mov	r4, r0
 80067dc:	f8c8 0008 	str.w	r0, [r8, #8]
 80067e0:	6003      	str	r3, [r0, #0]
 80067e2:	f04f 0900 	mov.w	r9, #0
 80067e6:	07eb      	lsls	r3, r5, #31
 80067e8:	d50a      	bpl.n	8006800 <__pow5mult+0x84>
 80067ea:	4631      	mov	r1, r6
 80067ec:	4622      	mov	r2, r4
 80067ee:	4638      	mov	r0, r7
 80067f0:	f7ff ff22 	bl	8006638 <__multiply>
 80067f4:	4680      	mov	r8, r0
 80067f6:	4631      	mov	r1, r6
 80067f8:	4638      	mov	r0, r7
 80067fa:	f7ff fe53 	bl	80064a4 <_Bfree>
 80067fe:	4646      	mov	r6, r8
 8006800:	106d      	asrs	r5, r5, #1
 8006802:	d00b      	beq.n	800681c <__pow5mult+0xa0>
 8006804:	6820      	ldr	r0, [r4, #0]
 8006806:	b938      	cbnz	r0, 8006818 <__pow5mult+0x9c>
 8006808:	4622      	mov	r2, r4
 800680a:	4621      	mov	r1, r4
 800680c:	4638      	mov	r0, r7
 800680e:	f7ff ff13 	bl	8006638 <__multiply>
 8006812:	6020      	str	r0, [r4, #0]
 8006814:	f8c0 9000 	str.w	r9, [r0]
 8006818:	4604      	mov	r4, r0
 800681a:	e7e4      	b.n	80067e6 <__pow5mult+0x6a>
 800681c:	4630      	mov	r0, r6
 800681e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006822:	bf00      	nop
 8006824:	080077d8 	.word	0x080077d8
 8006828:	080076a7 	.word	0x080076a7
 800682c:	08007727 	.word	0x08007727

08006830 <__lshift>:
 8006830:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006834:	460c      	mov	r4, r1
 8006836:	4607      	mov	r7, r0
 8006838:	4691      	mov	r9, r2
 800683a:	6923      	ldr	r3, [r4, #16]
 800683c:	6849      	ldr	r1, [r1, #4]
 800683e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006842:	68a3      	ldr	r3, [r4, #8]
 8006844:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006848:	f108 0601 	add.w	r6, r8, #1
 800684c:	42b3      	cmp	r3, r6
 800684e:	db0b      	blt.n	8006868 <__lshift+0x38>
 8006850:	4638      	mov	r0, r7
 8006852:	f7ff fde7 	bl	8006424 <_Balloc>
 8006856:	4605      	mov	r5, r0
 8006858:	b948      	cbnz	r0, 800686e <__lshift+0x3e>
 800685a:	4602      	mov	r2, r0
 800685c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006860:	4b27      	ldr	r3, [pc, #156]	@ (8006900 <__lshift+0xd0>)
 8006862:	4828      	ldr	r0, [pc, #160]	@ (8006904 <__lshift+0xd4>)
 8006864:	f000 fb90 	bl	8006f88 <__assert_func>
 8006868:	3101      	adds	r1, #1
 800686a:	005b      	lsls	r3, r3, #1
 800686c:	e7ee      	b.n	800684c <__lshift+0x1c>
 800686e:	2300      	movs	r3, #0
 8006870:	f100 0114 	add.w	r1, r0, #20
 8006874:	f100 0210 	add.w	r2, r0, #16
 8006878:	4618      	mov	r0, r3
 800687a:	4553      	cmp	r3, sl
 800687c:	db33      	blt.n	80068e6 <__lshift+0xb6>
 800687e:	6920      	ldr	r0, [r4, #16]
 8006880:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006884:	f104 0314 	add.w	r3, r4, #20
 8006888:	f019 091f 	ands.w	r9, r9, #31
 800688c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006890:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006894:	d02b      	beq.n	80068ee <__lshift+0xbe>
 8006896:	468a      	mov	sl, r1
 8006898:	2200      	movs	r2, #0
 800689a:	f1c9 0e20 	rsb	lr, r9, #32
 800689e:	6818      	ldr	r0, [r3, #0]
 80068a0:	fa00 f009 	lsl.w	r0, r0, r9
 80068a4:	4310      	orrs	r0, r2
 80068a6:	f84a 0b04 	str.w	r0, [sl], #4
 80068aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80068ae:	459c      	cmp	ip, r3
 80068b0:	fa22 f20e 	lsr.w	r2, r2, lr
 80068b4:	d8f3      	bhi.n	800689e <__lshift+0x6e>
 80068b6:	ebac 0304 	sub.w	r3, ip, r4
 80068ba:	3b15      	subs	r3, #21
 80068bc:	f023 0303 	bic.w	r3, r3, #3
 80068c0:	3304      	adds	r3, #4
 80068c2:	f104 0015 	add.w	r0, r4, #21
 80068c6:	4560      	cmp	r0, ip
 80068c8:	bf88      	it	hi
 80068ca:	2304      	movhi	r3, #4
 80068cc:	50ca      	str	r2, [r1, r3]
 80068ce:	b10a      	cbz	r2, 80068d4 <__lshift+0xa4>
 80068d0:	f108 0602 	add.w	r6, r8, #2
 80068d4:	3e01      	subs	r6, #1
 80068d6:	4638      	mov	r0, r7
 80068d8:	4621      	mov	r1, r4
 80068da:	612e      	str	r6, [r5, #16]
 80068dc:	f7ff fde2 	bl	80064a4 <_Bfree>
 80068e0:	4628      	mov	r0, r5
 80068e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068e6:	f842 0f04 	str.w	r0, [r2, #4]!
 80068ea:	3301      	adds	r3, #1
 80068ec:	e7c5      	b.n	800687a <__lshift+0x4a>
 80068ee:	3904      	subs	r1, #4
 80068f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80068f4:	459c      	cmp	ip, r3
 80068f6:	f841 2f04 	str.w	r2, [r1, #4]!
 80068fa:	d8f9      	bhi.n	80068f0 <__lshift+0xc0>
 80068fc:	e7ea      	b.n	80068d4 <__lshift+0xa4>
 80068fe:	bf00      	nop
 8006900:	08007716 	.word	0x08007716
 8006904:	08007727 	.word	0x08007727

08006908 <__mcmp>:
 8006908:	4603      	mov	r3, r0
 800690a:	690a      	ldr	r2, [r1, #16]
 800690c:	6900      	ldr	r0, [r0, #16]
 800690e:	b530      	push	{r4, r5, lr}
 8006910:	1a80      	subs	r0, r0, r2
 8006912:	d10e      	bne.n	8006932 <__mcmp+0x2a>
 8006914:	3314      	adds	r3, #20
 8006916:	3114      	adds	r1, #20
 8006918:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800691c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006920:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006924:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006928:	4295      	cmp	r5, r2
 800692a:	d003      	beq.n	8006934 <__mcmp+0x2c>
 800692c:	d205      	bcs.n	800693a <__mcmp+0x32>
 800692e:	f04f 30ff 	mov.w	r0, #4294967295
 8006932:	bd30      	pop	{r4, r5, pc}
 8006934:	42a3      	cmp	r3, r4
 8006936:	d3f3      	bcc.n	8006920 <__mcmp+0x18>
 8006938:	e7fb      	b.n	8006932 <__mcmp+0x2a>
 800693a:	2001      	movs	r0, #1
 800693c:	e7f9      	b.n	8006932 <__mcmp+0x2a>
	...

08006940 <__mdiff>:
 8006940:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006944:	4689      	mov	r9, r1
 8006946:	4606      	mov	r6, r0
 8006948:	4611      	mov	r1, r2
 800694a:	4648      	mov	r0, r9
 800694c:	4614      	mov	r4, r2
 800694e:	f7ff ffdb 	bl	8006908 <__mcmp>
 8006952:	1e05      	subs	r5, r0, #0
 8006954:	d112      	bne.n	800697c <__mdiff+0x3c>
 8006956:	4629      	mov	r1, r5
 8006958:	4630      	mov	r0, r6
 800695a:	f7ff fd63 	bl	8006424 <_Balloc>
 800695e:	4602      	mov	r2, r0
 8006960:	b928      	cbnz	r0, 800696e <__mdiff+0x2e>
 8006962:	f240 2137 	movw	r1, #567	@ 0x237
 8006966:	4b3e      	ldr	r3, [pc, #248]	@ (8006a60 <__mdiff+0x120>)
 8006968:	483e      	ldr	r0, [pc, #248]	@ (8006a64 <__mdiff+0x124>)
 800696a:	f000 fb0d 	bl	8006f88 <__assert_func>
 800696e:	2301      	movs	r3, #1
 8006970:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006974:	4610      	mov	r0, r2
 8006976:	b003      	add	sp, #12
 8006978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800697c:	bfbc      	itt	lt
 800697e:	464b      	movlt	r3, r9
 8006980:	46a1      	movlt	r9, r4
 8006982:	4630      	mov	r0, r6
 8006984:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006988:	bfba      	itte	lt
 800698a:	461c      	movlt	r4, r3
 800698c:	2501      	movlt	r5, #1
 800698e:	2500      	movge	r5, #0
 8006990:	f7ff fd48 	bl	8006424 <_Balloc>
 8006994:	4602      	mov	r2, r0
 8006996:	b918      	cbnz	r0, 80069a0 <__mdiff+0x60>
 8006998:	f240 2145 	movw	r1, #581	@ 0x245
 800699c:	4b30      	ldr	r3, [pc, #192]	@ (8006a60 <__mdiff+0x120>)
 800699e:	e7e3      	b.n	8006968 <__mdiff+0x28>
 80069a0:	f100 0b14 	add.w	fp, r0, #20
 80069a4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80069a8:	f109 0310 	add.w	r3, r9, #16
 80069ac:	60c5      	str	r5, [r0, #12]
 80069ae:	f04f 0c00 	mov.w	ip, #0
 80069b2:	f109 0514 	add.w	r5, r9, #20
 80069b6:	46d9      	mov	r9, fp
 80069b8:	6926      	ldr	r6, [r4, #16]
 80069ba:	f104 0e14 	add.w	lr, r4, #20
 80069be:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80069c2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80069c6:	9301      	str	r3, [sp, #4]
 80069c8:	9b01      	ldr	r3, [sp, #4]
 80069ca:	f85e 0b04 	ldr.w	r0, [lr], #4
 80069ce:	f853 af04 	ldr.w	sl, [r3, #4]!
 80069d2:	b281      	uxth	r1, r0
 80069d4:	9301      	str	r3, [sp, #4]
 80069d6:	fa1f f38a 	uxth.w	r3, sl
 80069da:	1a5b      	subs	r3, r3, r1
 80069dc:	0c00      	lsrs	r0, r0, #16
 80069de:	4463      	add	r3, ip
 80069e0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80069e4:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80069e8:	b29b      	uxth	r3, r3
 80069ea:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80069ee:	4576      	cmp	r6, lr
 80069f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80069f4:	f849 3b04 	str.w	r3, [r9], #4
 80069f8:	d8e6      	bhi.n	80069c8 <__mdiff+0x88>
 80069fa:	1b33      	subs	r3, r6, r4
 80069fc:	3b15      	subs	r3, #21
 80069fe:	f023 0303 	bic.w	r3, r3, #3
 8006a02:	3415      	adds	r4, #21
 8006a04:	3304      	adds	r3, #4
 8006a06:	42a6      	cmp	r6, r4
 8006a08:	bf38      	it	cc
 8006a0a:	2304      	movcc	r3, #4
 8006a0c:	441d      	add	r5, r3
 8006a0e:	445b      	add	r3, fp
 8006a10:	461e      	mov	r6, r3
 8006a12:	462c      	mov	r4, r5
 8006a14:	4544      	cmp	r4, r8
 8006a16:	d30e      	bcc.n	8006a36 <__mdiff+0xf6>
 8006a18:	f108 0103 	add.w	r1, r8, #3
 8006a1c:	1b49      	subs	r1, r1, r5
 8006a1e:	f021 0103 	bic.w	r1, r1, #3
 8006a22:	3d03      	subs	r5, #3
 8006a24:	45a8      	cmp	r8, r5
 8006a26:	bf38      	it	cc
 8006a28:	2100      	movcc	r1, #0
 8006a2a:	440b      	add	r3, r1
 8006a2c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006a30:	b199      	cbz	r1, 8006a5a <__mdiff+0x11a>
 8006a32:	6117      	str	r7, [r2, #16]
 8006a34:	e79e      	b.n	8006974 <__mdiff+0x34>
 8006a36:	46e6      	mov	lr, ip
 8006a38:	f854 1b04 	ldr.w	r1, [r4], #4
 8006a3c:	fa1f fc81 	uxth.w	ip, r1
 8006a40:	44f4      	add	ip, lr
 8006a42:	0c08      	lsrs	r0, r1, #16
 8006a44:	4471      	add	r1, lr
 8006a46:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006a4a:	b289      	uxth	r1, r1
 8006a4c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006a50:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006a54:	f846 1b04 	str.w	r1, [r6], #4
 8006a58:	e7dc      	b.n	8006a14 <__mdiff+0xd4>
 8006a5a:	3f01      	subs	r7, #1
 8006a5c:	e7e6      	b.n	8006a2c <__mdiff+0xec>
 8006a5e:	bf00      	nop
 8006a60:	08007716 	.word	0x08007716
 8006a64:	08007727 	.word	0x08007727

08006a68 <__d2b>:
 8006a68:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006a6c:	2101      	movs	r1, #1
 8006a6e:	4690      	mov	r8, r2
 8006a70:	4699      	mov	r9, r3
 8006a72:	9e08      	ldr	r6, [sp, #32]
 8006a74:	f7ff fcd6 	bl	8006424 <_Balloc>
 8006a78:	4604      	mov	r4, r0
 8006a7a:	b930      	cbnz	r0, 8006a8a <__d2b+0x22>
 8006a7c:	4602      	mov	r2, r0
 8006a7e:	f240 310f 	movw	r1, #783	@ 0x30f
 8006a82:	4b23      	ldr	r3, [pc, #140]	@ (8006b10 <__d2b+0xa8>)
 8006a84:	4823      	ldr	r0, [pc, #140]	@ (8006b14 <__d2b+0xac>)
 8006a86:	f000 fa7f 	bl	8006f88 <__assert_func>
 8006a8a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006a8e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006a92:	b10d      	cbz	r5, 8006a98 <__d2b+0x30>
 8006a94:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a98:	9301      	str	r3, [sp, #4]
 8006a9a:	f1b8 0300 	subs.w	r3, r8, #0
 8006a9e:	d024      	beq.n	8006aea <__d2b+0x82>
 8006aa0:	4668      	mov	r0, sp
 8006aa2:	9300      	str	r3, [sp, #0]
 8006aa4:	f7ff fd85 	bl	80065b2 <__lo0bits>
 8006aa8:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006aac:	b1d8      	cbz	r0, 8006ae6 <__d2b+0x7e>
 8006aae:	f1c0 0320 	rsb	r3, r0, #32
 8006ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ab6:	430b      	orrs	r3, r1
 8006ab8:	40c2      	lsrs	r2, r0
 8006aba:	6163      	str	r3, [r4, #20]
 8006abc:	9201      	str	r2, [sp, #4]
 8006abe:	9b01      	ldr	r3, [sp, #4]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	bf0c      	ite	eq
 8006ac4:	2201      	moveq	r2, #1
 8006ac6:	2202      	movne	r2, #2
 8006ac8:	61a3      	str	r3, [r4, #24]
 8006aca:	6122      	str	r2, [r4, #16]
 8006acc:	b1ad      	cbz	r5, 8006afa <__d2b+0x92>
 8006ace:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006ad2:	4405      	add	r5, r0
 8006ad4:	6035      	str	r5, [r6, #0]
 8006ad6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006ada:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006adc:	6018      	str	r0, [r3, #0]
 8006ade:	4620      	mov	r0, r4
 8006ae0:	b002      	add	sp, #8
 8006ae2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006ae6:	6161      	str	r1, [r4, #20]
 8006ae8:	e7e9      	b.n	8006abe <__d2b+0x56>
 8006aea:	a801      	add	r0, sp, #4
 8006aec:	f7ff fd61 	bl	80065b2 <__lo0bits>
 8006af0:	9b01      	ldr	r3, [sp, #4]
 8006af2:	2201      	movs	r2, #1
 8006af4:	6163      	str	r3, [r4, #20]
 8006af6:	3020      	adds	r0, #32
 8006af8:	e7e7      	b.n	8006aca <__d2b+0x62>
 8006afa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006afe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006b02:	6030      	str	r0, [r6, #0]
 8006b04:	6918      	ldr	r0, [r3, #16]
 8006b06:	f7ff fd35 	bl	8006574 <__hi0bits>
 8006b0a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006b0e:	e7e4      	b.n	8006ada <__d2b+0x72>
 8006b10:	08007716 	.word	0x08007716
 8006b14:	08007727 	.word	0x08007727

08006b18 <__ssputs_r>:
 8006b18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b1c:	461f      	mov	r7, r3
 8006b1e:	688e      	ldr	r6, [r1, #8]
 8006b20:	4682      	mov	sl, r0
 8006b22:	42be      	cmp	r6, r7
 8006b24:	460c      	mov	r4, r1
 8006b26:	4690      	mov	r8, r2
 8006b28:	680b      	ldr	r3, [r1, #0]
 8006b2a:	d82d      	bhi.n	8006b88 <__ssputs_r+0x70>
 8006b2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006b30:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006b34:	d026      	beq.n	8006b84 <__ssputs_r+0x6c>
 8006b36:	6965      	ldr	r5, [r4, #20]
 8006b38:	6909      	ldr	r1, [r1, #16]
 8006b3a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006b3e:	eba3 0901 	sub.w	r9, r3, r1
 8006b42:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006b46:	1c7b      	adds	r3, r7, #1
 8006b48:	444b      	add	r3, r9
 8006b4a:	106d      	asrs	r5, r5, #1
 8006b4c:	429d      	cmp	r5, r3
 8006b4e:	bf38      	it	cc
 8006b50:	461d      	movcc	r5, r3
 8006b52:	0553      	lsls	r3, r2, #21
 8006b54:	d527      	bpl.n	8006ba6 <__ssputs_r+0x8e>
 8006b56:	4629      	mov	r1, r5
 8006b58:	f7ff fbd8 	bl	800630c <_malloc_r>
 8006b5c:	4606      	mov	r6, r0
 8006b5e:	b360      	cbz	r0, 8006bba <__ssputs_r+0xa2>
 8006b60:	464a      	mov	r2, r9
 8006b62:	6921      	ldr	r1, [r4, #16]
 8006b64:	f000 fa02 	bl	8006f6c <memcpy>
 8006b68:	89a3      	ldrh	r3, [r4, #12]
 8006b6a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006b6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b72:	81a3      	strh	r3, [r4, #12]
 8006b74:	6126      	str	r6, [r4, #16]
 8006b76:	444e      	add	r6, r9
 8006b78:	6026      	str	r6, [r4, #0]
 8006b7a:	463e      	mov	r6, r7
 8006b7c:	6165      	str	r5, [r4, #20]
 8006b7e:	eba5 0509 	sub.w	r5, r5, r9
 8006b82:	60a5      	str	r5, [r4, #8]
 8006b84:	42be      	cmp	r6, r7
 8006b86:	d900      	bls.n	8006b8a <__ssputs_r+0x72>
 8006b88:	463e      	mov	r6, r7
 8006b8a:	4632      	mov	r2, r6
 8006b8c:	4641      	mov	r1, r8
 8006b8e:	6820      	ldr	r0, [r4, #0]
 8006b90:	f000 f9c2 	bl	8006f18 <memmove>
 8006b94:	2000      	movs	r0, #0
 8006b96:	68a3      	ldr	r3, [r4, #8]
 8006b98:	1b9b      	subs	r3, r3, r6
 8006b9a:	60a3      	str	r3, [r4, #8]
 8006b9c:	6823      	ldr	r3, [r4, #0]
 8006b9e:	4433      	add	r3, r6
 8006ba0:	6023      	str	r3, [r4, #0]
 8006ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ba6:	462a      	mov	r2, r5
 8006ba8:	f000 fa32 	bl	8007010 <_realloc_r>
 8006bac:	4606      	mov	r6, r0
 8006bae:	2800      	cmp	r0, #0
 8006bb0:	d1e0      	bne.n	8006b74 <__ssputs_r+0x5c>
 8006bb2:	4650      	mov	r0, sl
 8006bb4:	6921      	ldr	r1, [r4, #16]
 8006bb6:	f7ff fb37 	bl	8006228 <_free_r>
 8006bba:	230c      	movs	r3, #12
 8006bbc:	f8ca 3000 	str.w	r3, [sl]
 8006bc0:	89a3      	ldrh	r3, [r4, #12]
 8006bc2:	f04f 30ff 	mov.w	r0, #4294967295
 8006bc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bca:	81a3      	strh	r3, [r4, #12]
 8006bcc:	e7e9      	b.n	8006ba2 <__ssputs_r+0x8a>
	...

08006bd0 <_svfiprintf_r>:
 8006bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bd4:	4698      	mov	r8, r3
 8006bd6:	898b      	ldrh	r3, [r1, #12]
 8006bd8:	4607      	mov	r7, r0
 8006bda:	061b      	lsls	r3, r3, #24
 8006bdc:	460d      	mov	r5, r1
 8006bde:	4614      	mov	r4, r2
 8006be0:	b09d      	sub	sp, #116	@ 0x74
 8006be2:	d510      	bpl.n	8006c06 <_svfiprintf_r+0x36>
 8006be4:	690b      	ldr	r3, [r1, #16]
 8006be6:	b973      	cbnz	r3, 8006c06 <_svfiprintf_r+0x36>
 8006be8:	2140      	movs	r1, #64	@ 0x40
 8006bea:	f7ff fb8f 	bl	800630c <_malloc_r>
 8006bee:	6028      	str	r0, [r5, #0]
 8006bf0:	6128      	str	r0, [r5, #16]
 8006bf2:	b930      	cbnz	r0, 8006c02 <_svfiprintf_r+0x32>
 8006bf4:	230c      	movs	r3, #12
 8006bf6:	603b      	str	r3, [r7, #0]
 8006bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8006bfc:	b01d      	add	sp, #116	@ 0x74
 8006bfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c02:	2340      	movs	r3, #64	@ 0x40
 8006c04:	616b      	str	r3, [r5, #20]
 8006c06:	2300      	movs	r3, #0
 8006c08:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c0a:	2320      	movs	r3, #32
 8006c0c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006c10:	2330      	movs	r3, #48	@ 0x30
 8006c12:	f04f 0901 	mov.w	r9, #1
 8006c16:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c1a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8006db4 <_svfiprintf_r+0x1e4>
 8006c1e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006c22:	4623      	mov	r3, r4
 8006c24:	469a      	mov	sl, r3
 8006c26:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c2a:	b10a      	cbz	r2, 8006c30 <_svfiprintf_r+0x60>
 8006c2c:	2a25      	cmp	r2, #37	@ 0x25
 8006c2e:	d1f9      	bne.n	8006c24 <_svfiprintf_r+0x54>
 8006c30:	ebba 0b04 	subs.w	fp, sl, r4
 8006c34:	d00b      	beq.n	8006c4e <_svfiprintf_r+0x7e>
 8006c36:	465b      	mov	r3, fp
 8006c38:	4622      	mov	r2, r4
 8006c3a:	4629      	mov	r1, r5
 8006c3c:	4638      	mov	r0, r7
 8006c3e:	f7ff ff6b 	bl	8006b18 <__ssputs_r>
 8006c42:	3001      	adds	r0, #1
 8006c44:	f000 80a7 	beq.w	8006d96 <_svfiprintf_r+0x1c6>
 8006c48:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c4a:	445a      	add	r2, fp
 8006c4c:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c4e:	f89a 3000 	ldrb.w	r3, [sl]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	f000 809f 	beq.w	8006d96 <_svfiprintf_r+0x1c6>
 8006c58:	2300      	movs	r3, #0
 8006c5a:	f04f 32ff 	mov.w	r2, #4294967295
 8006c5e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c62:	f10a 0a01 	add.w	sl, sl, #1
 8006c66:	9304      	str	r3, [sp, #16]
 8006c68:	9307      	str	r3, [sp, #28]
 8006c6a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006c6e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006c70:	4654      	mov	r4, sl
 8006c72:	2205      	movs	r2, #5
 8006c74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c78:	484e      	ldr	r0, [pc, #312]	@ (8006db4 <_svfiprintf_r+0x1e4>)
 8006c7a:	f7fe fc6a 	bl	8005552 <memchr>
 8006c7e:	9a04      	ldr	r2, [sp, #16]
 8006c80:	b9d8      	cbnz	r0, 8006cba <_svfiprintf_r+0xea>
 8006c82:	06d0      	lsls	r0, r2, #27
 8006c84:	bf44      	itt	mi
 8006c86:	2320      	movmi	r3, #32
 8006c88:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c8c:	0711      	lsls	r1, r2, #28
 8006c8e:	bf44      	itt	mi
 8006c90:	232b      	movmi	r3, #43	@ 0x2b
 8006c92:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c96:	f89a 3000 	ldrb.w	r3, [sl]
 8006c9a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c9c:	d015      	beq.n	8006cca <_svfiprintf_r+0xfa>
 8006c9e:	4654      	mov	r4, sl
 8006ca0:	2000      	movs	r0, #0
 8006ca2:	f04f 0c0a 	mov.w	ip, #10
 8006ca6:	9a07      	ldr	r2, [sp, #28]
 8006ca8:	4621      	mov	r1, r4
 8006caa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006cae:	3b30      	subs	r3, #48	@ 0x30
 8006cb0:	2b09      	cmp	r3, #9
 8006cb2:	d94b      	bls.n	8006d4c <_svfiprintf_r+0x17c>
 8006cb4:	b1b0      	cbz	r0, 8006ce4 <_svfiprintf_r+0x114>
 8006cb6:	9207      	str	r2, [sp, #28]
 8006cb8:	e014      	b.n	8006ce4 <_svfiprintf_r+0x114>
 8006cba:	eba0 0308 	sub.w	r3, r0, r8
 8006cbe:	fa09 f303 	lsl.w	r3, r9, r3
 8006cc2:	4313      	orrs	r3, r2
 8006cc4:	46a2      	mov	sl, r4
 8006cc6:	9304      	str	r3, [sp, #16]
 8006cc8:	e7d2      	b.n	8006c70 <_svfiprintf_r+0xa0>
 8006cca:	9b03      	ldr	r3, [sp, #12]
 8006ccc:	1d19      	adds	r1, r3, #4
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	9103      	str	r1, [sp, #12]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	bfbb      	ittet	lt
 8006cd6:	425b      	neglt	r3, r3
 8006cd8:	f042 0202 	orrlt.w	r2, r2, #2
 8006cdc:	9307      	strge	r3, [sp, #28]
 8006cde:	9307      	strlt	r3, [sp, #28]
 8006ce0:	bfb8      	it	lt
 8006ce2:	9204      	strlt	r2, [sp, #16]
 8006ce4:	7823      	ldrb	r3, [r4, #0]
 8006ce6:	2b2e      	cmp	r3, #46	@ 0x2e
 8006ce8:	d10a      	bne.n	8006d00 <_svfiprintf_r+0x130>
 8006cea:	7863      	ldrb	r3, [r4, #1]
 8006cec:	2b2a      	cmp	r3, #42	@ 0x2a
 8006cee:	d132      	bne.n	8006d56 <_svfiprintf_r+0x186>
 8006cf0:	9b03      	ldr	r3, [sp, #12]
 8006cf2:	3402      	adds	r4, #2
 8006cf4:	1d1a      	adds	r2, r3, #4
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	9203      	str	r2, [sp, #12]
 8006cfa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006cfe:	9305      	str	r3, [sp, #20]
 8006d00:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8006db8 <_svfiprintf_r+0x1e8>
 8006d04:	2203      	movs	r2, #3
 8006d06:	4650      	mov	r0, sl
 8006d08:	7821      	ldrb	r1, [r4, #0]
 8006d0a:	f7fe fc22 	bl	8005552 <memchr>
 8006d0e:	b138      	cbz	r0, 8006d20 <_svfiprintf_r+0x150>
 8006d10:	2240      	movs	r2, #64	@ 0x40
 8006d12:	9b04      	ldr	r3, [sp, #16]
 8006d14:	eba0 000a 	sub.w	r0, r0, sl
 8006d18:	4082      	lsls	r2, r0
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	3401      	adds	r4, #1
 8006d1e:	9304      	str	r3, [sp, #16]
 8006d20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d24:	2206      	movs	r2, #6
 8006d26:	4825      	ldr	r0, [pc, #148]	@ (8006dbc <_svfiprintf_r+0x1ec>)
 8006d28:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006d2c:	f7fe fc11 	bl	8005552 <memchr>
 8006d30:	2800      	cmp	r0, #0
 8006d32:	d036      	beq.n	8006da2 <_svfiprintf_r+0x1d2>
 8006d34:	4b22      	ldr	r3, [pc, #136]	@ (8006dc0 <_svfiprintf_r+0x1f0>)
 8006d36:	bb1b      	cbnz	r3, 8006d80 <_svfiprintf_r+0x1b0>
 8006d38:	9b03      	ldr	r3, [sp, #12]
 8006d3a:	3307      	adds	r3, #7
 8006d3c:	f023 0307 	bic.w	r3, r3, #7
 8006d40:	3308      	adds	r3, #8
 8006d42:	9303      	str	r3, [sp, #12]
 8006d44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d46:	4433      	add	r3, r6
 8006d48:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d4a:	e76a      	b.n	8006c22 <_svfiprintf_r+0x52>
 8006d4c:	460c      	mov	r4, r1
 8006d4e:	2001      	movs	r0, #1
 8006d50:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d54:	e7a8      	b.n	8006ca8 <_svfiprintf_r+0xd8>
 8006d56:	2300      	movs	r3, #0
 8006d58:	f04f 0c0a 	mov.w	ip, #10
 8006d5c:	4619      	mov	r1, r3
 8006d5e:	3401      	adds	r4, #1
 8006d60:	9305      	str	r3, [sp, #20]
 8006d62:	4620      	mov	r0, r4
 8006d64:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d68:	3a30      	subs	r2, #48	@ 0x30
 8006d6a:	2a09      	cmp	r2, #9
 8006d6c:	d903      	bls.n	8006d76 <_svfiprintf_r+0x1a6>
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d0c6      	beq.n	8006d00 <_svfiprintf_r+0x130>
 8006d72:	9105      	str	r1, [sp, #20]
 8006d74:	e7c4      	b.n	8006d00 <_svfiprintf_r+0x130>
 8006d76:	4604      	mov	r4, r0
 8006d78:	2301      	movs	r3, #1
 8006d7a:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d7e:	e7f0      	b.n	8006d62 <_svfiprintf_r+0x192>
 8006d80:	ab03      	add	r3, sp, #12
 8006d82:	9300      	str	r3, [sp, #0]
 8006d84:	462a      	mov	r2, r5
 8006d86:	4638      	mov	r0, r7
 8006d88:	4b0e      	ldr	r3, [pc, #56]	@ (8006dc4 <_svfiprintf_r+0x1f4>)
 8006d8a:	a904      	add	r1, sp, #16
 8006d8c:	f7fd fe7e 	bl	8004a8c <_printf_float>
 8006d90:	1c42      	adds	r2, r0, #1
 8006d92:	4606      	mov	r6, r0
 8006d94:	d1d6      	bne.n	8006d44 <_svfiprintf_r+0x174>
 8006d96:	89ab      	ldrh	r3, [r5, #12]
 8006d98:	065b      	lsls	r3, r3, #25
 8006d9a:	f53f af2d 	bmi.w	8006bf8 <_svfiprintf_r+0x28>
 8006d9e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006da0:	e72c      	b.n	8006bfc <_svfiprintf_r+0x2c>
 8006da2:	ab03      	add	r3, sp, #12
 8006da4:	9300      	str	r3, [sp, #0]
 8006da6:	462a      	mov	r2, r5
 8006da8:	4638      	mov	r0, r7
 8006daa:	4b06      	ldr	r3, [pc, #24]	@ (8006dc4 <_svfiprintf_r+0x1f4>)
 8006dac:	a904      	add	r1, sp, #16
 8006dae:	f7fe f90b 	bl	8004fc8 <_printf_i>
 8006db2:	e7ed      	b.n	8006d90 <_svfiprintf_r+0x1c0>
 8006db4:	08007780 	.word	0x08007780
 8006db8:	08007786 	.word	0x08007786
 8006dbc:	0800778a 	.word	0x0800778a
 8006dc0:	08004a8d 	.word	0x08004a8d
 8006dc4:	08006b19 	.word	0x08006b19

08006dc8 <__sflush_r>:
 8006dc8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dce:	0716      	lsls	r6, r2, #28
 8006dd0:	4605      	mov	r5, r0
 8006dd2:	460c      	mov	r4, r1
 8006dd4:	d454      	bmi.n	8006e80 <__sflush_r+0xb8>
 8006dd6:	684b      	ldr	r3, [r1, #4]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	dc02      	bgt.n	8006de2 <__sflush_r+0x1a>
 8006ddc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	dd48      	ble.n	8006e74 <__sflush_r+0xac>
 8006de2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006de4:	2e00      	cmp	r6, #0
 8006de6:	d045      	beq.n	8006e74 <__sflush_r+0xac>
 8006de8:	2300      	movs	r3, #0
 8006dea:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006dee:	682f      	ldr	r7, [r5, #0]
 8006df0:	6a21      	ldr	r1, [r4, #32]
 8006df2:	602b      	str	r3, [r5, #0]
 8006df4:	d030      	beq.n	8006e58 <__sflush_r+0x90>
 8006df6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006df8:	89a3      	ldrh	r3, [r4, #12]
 8006dfa:	0759      	lsls	r1, r3, #29
 8006dfc:	d505      	bpl.n	8006e0a <__sflush_r+0x42>
 8006dfe:	6863      	ldr	r3, [r4, #4]
 8006e00:	1ad2      	subs	r2, r2, r3
 8006e02:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006e04:	b10b      	cbz	r3, 8006e0a <__sflush_r+0x42>
 8006e06:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006e08:	1ad2      	subs	r2, r2, r3
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	4628      	mov	r0, r5
 8006e0e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e10:	6a21      	ldr	r1, [r4, #32]
 8006e12:	47b0      	blx	r6
 8006e14:	1c43      	adds	r3, r0, #1
 8006e16:	89a3      	ldrh	r3, [r4, #12]
 8006e18:	d106      	bne.n	8006e28 <__sflush_r+0x60>
 8006e1a:	6829      	ldr	r1, [r5, #0]
 8006e1c:	291d      	cmp	r1, #29
 8006e1e:	d82b      	bhi.n	8006e78 <__sflush_r+0xb0>
 8006e20:	4a28      	ldr	r2, [pc, #160]	@ (8006ec4 <__sflush_r+0xfc>)
 8006e22:	40ca      	lsrs	r2, r1
 8006e24:	07d6      	lsls	r6, r2, #31
 8006e26:	d527      	bpl.n	8006e78 <__sflush_r+0xb0>
 8006e28:	2200      	movs	r2, #0
 8006e2a:	6062      	str	r2, [r4, #4]
 8006e2c:	6922      	ldr	r2, [r4, #16]
 8006e2e:	04d9      	lsls	r1, r3, #19
 8006e30:	6022      	str	r2, [r4, #0]
 8006e32:	d504      	bpl.n	8006e3e <__sflush_r+0x76>
 8006e34:	1c42      	adds	r2, r0, #1
 8006e36:	d101      	bne.n	8006e3c <__sflush_r+0x74>
 8006e38:	682b      	ldr	r3, [r5, #0]
 8006e3a:	b903      	cbnz	r3, 8006e3e <__sflush_r+0x76>
 8006e3c:	6560      	str	r0, [r4, #84]	@ 0x54
 8006e3e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e40:	602f      	str	r7, [r5, #0]
 8006e42:	b1b9      	cbz	r1, 8006e74 <__sflush_r+0xac>
 8006e44:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e48:	4299      	cmp	r1, r3
 8006e4a:	d002      	beq.n	8006e52 <__sflush_r+0x8a>
 8006e4c:	4628      	mov	r0, r5
 8006e4e:	f7ff f9eb 	bl	8006228 <_free_r>
 8006e52:	2300      	movs	r3, #0
 8006e54:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e56:	e00d      	b.n	8006e74 <__sflush_r+0xac>
 8006e58:	2301      	movs	r3, #1
 8006e5a:	4628      	mov	r0, r5
 8006e5c:	47b0      	blx	r6
 8006e5e:	4602      	mov	r2, r0
 8006e60:	1c50      	adds	r0, r2, #1
 8006e62:	d1c9      	bne.n	8006df8 <__sflush_r+0x30>
 8006e64:	682b      	ldr	r3, [r5, #0]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d0c6      	beq.n	8006df8 <__sflush_r+0x30>
 8006e6a:	2b1d      	cmp	r3, #29
 8006e6c:	d001      	beq.n	8006e72 <__sflush_r+0xaa>
 8006e6e:	2b16      	cmp	r3, #22
 8006e70:	d11d      	bne.n	8006eae <__sflush_r+0xe6>
 8006e72:	602f      	str	r7, [r5, #0]
 8006e74:	2000      	movs	r0, #0
 8006e76:	e021      	b.n	8006ebc <__sflush_r+0xf4>
 8006e78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e7c:	b21b      	sxth	r3, r3
 8006e7e:	e01a      	b.n	8006eb6 <__sflush_r+0xee>
 8006e80:	690f      	ldr	r7, [r1, #16]
 8006e82:	2f00      	cmp	r7, #0
 8006e84:	d0f6      	beq.n	8006e74 <__sflush_r+0xac>
 8006e86:	0793      	lsls	r3, r2, #30
 8006e88:	bf18      	it	ne
 8006e8a:	2300      	movne	r3, #0
 8006e8c:	680e      	ldr	r6, [r1, #0]
 8006e8e:	bf08      	it	eq
 8006e90:	694b      	ldreq	r3, [r1, #20]
 8006e92:	1bf6      	subs	r6, r6, r7
 8006e94:	600f      	str	r7, [r1, #0]
 8006e96:	608b      	str	r3, [r1, #8]
 8006e98:	2e00      	cmp	r6, #0
 8006e9a:	ddeb      	ble.n	8006e74 <__sflush_r+0xac>
 8006e9c:	4633      	mov	r3, r6
 8006e9e:	463a      	mov	r2, r7
 8006ea0:	4628      	mov	r0, r5
 8006ea2:	6a21      	ldr	r1, [r4, #32]
 8006ea4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006ea8:	47e0      	blx	ip
 8006eaa:	2800      	cmp	r0, #0
 8006eac:	dc07      	bgt.n	8006ebe <__sflush_r+0xf6>
 8006eae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006eb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006eb6:	f04f 30ff 	mov.w	r0, #4294967295
 8006eba:	81a3      	strh	r3, [r4, #12]
 8006ebc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ebe:	4407      	add	r7, r0
 8006ec0:	1a36      	subs	r6, r6, r0
 8006ec2:	e7e9      	b.n	8006e98 <__sflush_r+0xd0>
 8006ec4:	20400001 	.word	0x20400001

08006ec8 <_fflush_r>:
 8006ec8:	b538      	push	{r3, r4, r5, lr}
 8006eca:	690b      	ldr	r3, [r1, #16]
 8006ecc:	4605      	mov	r5, r0
 8006ece:	460c      	mov	r4, r1
 8006ed0:	b913      	cbnz	r3, 8006ed8 <_fflush_r+0x10>
 8006ed2:	2500      	movs	r5, #0
 8006ed4:	4628      	mov	r0, r5
 8006ed6:	bd38      	pop	{r3, r4, r5, pc}
 8006ed8:	b118      	cbz	r0, 8006ee2 <_fflush_r+0x1a>
 8006eda:	6a03      	ldr	r3, [r0, #32]
 8006edc:	b90b      	cbnz	r3, 8006ee2 <_fflush_r+0x1a>
 8006ede:	f7fe fa1d 	bl	800531c <__sinit>
 8006ee2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d0f3      	beq.n	8006ed2 <_fflush_r+0xa>
 8006eea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006eec:	07d0      	lsls	r0, r2, #31
 8006eee:	d404      	bmi.n	8006efa <_fflush_r+0x32>
 8006ef0:	0599      	lsls	r1, r3, #22
 8006ef2:	d402      	bmi.n	8006efa <_fflush_r+0x32>
 8006ef4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ef6:	f7fe fb2a 	bl	800554e <__retarget_lock_acquire_recursive>
 8006efa:	4628      	mov	r0, r5
 8006efc:	4621      	mov	r1, r4
 8006efe:	f7ff ff63 	bl	8006dc8 <__sflush_r>
 8006f02:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006f04:	4605      	mov	r5, r0
 8006f06:	07da      	lsls	r2, r3, #31
 8006f08:	d4e4      	bmi.n	8006ed4 <_fflush_r+0xc>
 8006f0a:	89a3      	ldrh	r3, [r4, #12]
 8006f0c:	059b      	lsls	r3, r3, #22
 8006f0e:	d4e1      	bmi.n	8006ed4 <_fflush_r+0xc>
 8006f10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f12:	f7fe fb1d 	bl	8005550 <__retarget_lock_release_recursive>
 8006f16:	e7dd      	b.n	8006ed4 <_fflush_r+0xc>

08006f18 <memmove>:
 8006f18:	4288      	cmp	r0, r1
 8006f1a:	b510      	push	{r4, lr}
 8006f1c:	eb01 0402 	add.w	r4, r1, r2
 8006f20:	d902      	bls.n	8006f28 <memmove+0x10>
 8006f22:	4284      	cmp	r4, r0
 8006f24:	4623      	mov	r3, r4
 8006f26:	d807      	bhi.n	8006f38 <memmove+0x20>
 8006f28:	1e43      	subs	r3, r0, #1
 8006f2a:	42a1      	cmp	r1, r4
 8006f2c:	d008      	beq.n	8006f40 <memmove+0x28>
 8006f2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f32:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006f36:	e7f8      	b.n	8006f2a <memmove+0x12>
 8006f38:	4601      	mov	r1, r0
 8006f3a:	4402      	add	r2, r0
 8006f3c:	428a      	cmp	r2, r1
 8006f3e:	d100      	bne.n	8006f42 <memmove+0x2a>
 8006f40:	bd10      	pop	{r4, pc}
 8006f42:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006f46:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006f4a:	e7f7      	b.n	8006f3c <memmove+0x24>

08006f4c <_sbrk_r>:
 8006f4c:	b538      	push	{r3, r4, r5, lr}
 8006f4e:	2300      	movs	r3, #0
 8006f50:	4d05      	ldr	r5, [pc, #20]	@ (8006f68 <_sbrk_r+0x1c>)
 8006f52:	4604      	mov	r4, r0
 8006f54:	4608      	mov	r0, r1
 8006f56:	602b      	str	r3, [r5, #0]
 8006f58:	f7fb f908 	bl	800216c <_sbrk>
 8006f5c:	1c43      	adds	r3, r0, #1
 8006f5e:	d102      	bne.n	8006f66 <_sbrk_r+0x1a>
 8006f60:	682b      	ldr	r3, [r5, #0]
 8006f62:	b103      	cbz	r3, 8006f66 <_sbrk_r+0x1a>
 8006f64:	6023      	str	r3, [r4, #0]
 8006f66:	bd38      	pop	{r3, r4, r5, pc}
 8006f68:	200004c4 	.word	0x200004c4

08006f6c <memcpy>:
 8006f6c:	440a      	add	r2, r1
 8006f6e:	4291      	cmp	r1, r2
 8006f70:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f74:	d100      	bne.n	8006f78 <memcpy+0xc>
 8006f76:	4770      	bx	lr
 8006f78:	b510      	push	{r4, lr}
 8006f7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f7e:	4291      	cmp	r1, r2
 8006f80:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f84:	d1f9      	bne.n	8006f7a <memcpy+0xe>
 8006f86:	bd10      	pop	{r4, pc}

08006f88 <__assert_func>:
 8006f88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006f8a:	4614      	mov	r4, r2
 8006f8c:	461a      	mov	r2, r3
 8006f8e:	4b09      	ldr	r3, [pc, #36]	@ (8006fb4 <__assert_func+0x2c>)
 8006f90:	4605      	mov	r5, r0
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	68d8      	ldr	r0, [r3, #12]
 8006f96:	b14c      	cbz	r4, 8006fac <__assert_func+0x24>
 8006f98:	4b07      	ldr	r3, [pc, #28]	@ (8006fb8 <__assert_func+0x30>)
 8006f9a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006f9e:	9100      	str	r1, [sp, #0]
 8006fa0:	462b      	mov	r3, r5
 8006fa2:	4906      	ldr	r1, [pc, #24]	@ (8006fbc <__assert_func+0x34>)
 8006fa4:	f000 f870 	bl	8007088 <fiprintf>
 8006fa8:	f000 f880 	bl	80070ac <abort>
 8006fac:	4b04      	ldr	r3, [pc, #16]	@ (8006fc0 <__assert_func+0x38>)
 8006fae:	461c      	mov	r4, r3
 8006fb0:	e7f3      	b.n	8006f9a <__assert_func+0x12>
 8006fb2:	bf00      	nop
 8006fb4:	20000020 	.word	0x20000020
 8006fb8:	0800779b 	.word	0x0800779b
 8006fbc:	080077a8 	.word	0x080077a8
 8006fc0:	080077d6 	.word	0x080077d6

08006fc4 <_calloc_r>:
 8006fc4:	b570      	push	{r4, r5, r6, lr}
 8006fc6:	fba1 5402 	umull	r5, r4, r1, r2
 8006fca:	b934      	cbnz	r4, 8006fda <_calloc_r+0x16>
 8006fcc:	4629      	mov	r1, r5
 8006fce:	f7ff f99d 	bl	800630c <_malloc_r>
 8006fd2:	4606      	mov	r6, r0
 8006fd4:	b928      	cbnz	r0, 8006fe2 <_calloc_r+0x1e>
 8006fd6:	4630      	mov	r0, r6
 8006fd8:	bd70      	pop	{r4, r5, r6, pc}
 8006fda:	220c      	movs	r2, #12
 8006fdc:	2600      	movs	r6, #0
 8006fde:	6002      	str	r2, [r0, #0]
 8006fe0:	e7f9      	b.n	8006fd6 <_calloc_r+0x12>
 8006fe2:	462a      	mov	r2, r5
 8006fe4:	4621      	mov	r1, r4
 8006fe6:	f7fe fa34 	bl	8005452 <memset>
 8006fea:	e7f4      	b.n	8006fd6 <_calloc_r+0x12>

08006fec <__ascii_mbtowc>:
 8006fec:	b082      	sub	sp, #8
 8006fee:	b901      	cbnz	r1, 8006ff2 <__ascii_mbtowc+0x6>
 8006ff0:	a901      	add	r1, sp, #4
 8006ff2:	b142      	cbz	r2, 8007006 <__ascii_mbtowc+0x1a>
 8006ff4:	b14b      	cbz	r3, 800700a <__ascii_mbtowc+0x1e>
 8006ff6:	7813      	ldrb	r3, [r2, #0]
 8006ff8:	600b      	str	r3, [r1, #0]
 8006ffa:	7812      	ldrb	r2, [r2, #0]
 8006ffc:	1e10      	subs	r0, r2, #0
 8006ffe:	bf18      	it	ne
 8007000:	2001      	movne	r0, #1
 8007002:	b002      	add	sp, #8
 8007004:	4770      	bx	lr
 8007006:	4610      	mov	r0, r2
 8007008:	e7fb      	b.n	8007002 <__ascii_mbtowc+0x16>
 800700a:	f06f 0001 	mvn.w	r0, #1
 800700e:	e7f8      	b.n	8007002 <__ascii_mbtowc+0x16>

08007010 <_realloc_r>:
 8007010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007014:	4607      	mov	r7, r0
 8007016:	4614      	mov	r4, r2
 8007018:	460d      	mov	r5, r1
 800701a:	b921      	cbnz	r1, 8007026 <_realloc_r+0x16>
 800701c:	4611      	mov	r1, r2
 800701e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007022:	f7ff b973 	b.w	800630c <_malloc_r>
 8007026:	b92a      	cbnz	r2, 8007034 <_realloc_r+0x24>
 8007028:	f7ff f8fe 	bl	8006228 <_free_r>
 800702c:	4625      	mov	r5, r4
 800702e:	4628      	mov	r0, r5
 8007030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007034:	f000 f841 	bl	80070ba <_malloc_usable_size_r>
 8007038:	4284      	cmp	r4, r0
 800703a:	4606      	mov	r6, r0
 800703c:	d802      	bhi.n	8007044 <_realloc_r+0x34>
 800703e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007042:	d8f4      	bhi.n	800702e <_realloc_r+0x1e>
 8007044:	4621      	mov	r1, r4
 8007046:	4638      	mov	r0, r7
 8007048:	f7ff f960 	bl	800630c <_malloc_r>
 800704c:	4680      	mov	r8, r0
 800704e:	b908      	cbnz	r0, 8007054 <_realloc_r+0x44>
 8007050:	4645      	mov	r5, r8
 8007052:	e7ec      	b.n	800702e <_realloc_r+0x1e>
 8007054:	42b4      	cmp	r4, r6
 8007056:	4622      	mov	r2, r4
 8007058:	4629      	mov	r1, r5
 800705a:	bf28      	it	cs
 800705c:	4632      	movcs	r2, r6
 800705e:	f7ff ff85 	bl	8006f6c <memcpy>
 8007062:	4629      	mov	r1, r5
 8007064:	4638      	mov	r0, r7
 8007066:	f7ff f8df 	bl	8006228 <_free_r>
 800706a:	e7f1      	b.n	8007050 <_realloc_r+0x40>

0800706c <__ascii_wctomb>:
 800706c:	4603      	mov	r3, r0
 800706e:	4608      	mov	r0, r1
 8007070:	b141      	cbz	r1, 8007084 <__ascii_wctomb+0x18>
 8007072:	2aff      	cmp	r2, #255	@ 0xff
 8007074:	d904      	bls.n	8007080 <__ascii_wctomb+0x14>
 8007076:	228a      	movs	r2, #138	@ 0x8a
 8007078:	f04f 30ff 	mov.w	r0, #4294967295
 800707c:	601a      	str	r2, [r3, #0]
 800707e:	4770      	bx	lr
 8007080:	2001      	movs	r0, #1
 8007082:	700a      	strb	r2, [r1, #0]
 8007084:	4770      	bx	lr
	...

08007088 <fiprintf>:
 8007088:	b40e      	push	{r1, r2, r3}
 800708a:	b503      	push	{r0, r1, lr}
 800708c:	4601      	mov	r1, r0
 800708e:	ab03      	add	r3, sp, #12
 8007090:	4805      	ldr	r0, [pc, #20]	@ (80070a8 <fiprintf+0x20>)
 8007092:	f853 2b04 	ldr.w	r2, [r3], #4
 8007096:	6800      	ldr	r0, [r0, #0]
 8007098:	9301      	str	r3, [sp, #4]
 800709a:	f000 f83d 	bl	8007118 <_vfiprintf_r>
 800709e:	b002      	add	sp, #8
 80070a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80070a4:	b003      	add	sp, #12
 80070a6:	4770      	bx	lr
 80070a8:	20000020 	.word	0x20000020

080070ac <abort>:
 80070ac:	2006      	movs	r0, #6
 80070ae:	b508      	push	{r3, lr}
 80070b0:	f000 fa06 	bl	80074c0 <raise>
 80070b4:	2001      	movs	r0, #1
 80070b6:	f7fa ffe4 	bl	8002082 <_exit>

080070ba <_malloc_usable_size_r>:
 80070ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070be:	1f18      	subs	r0, r3, #4
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	bfbc      	itt	lt
 80070c4:	580b      	ldrlt	r3, [r1, r0]
 80070c6:	18c0      	addlt	r0, r0, r3
 80070c8:	4770      	bx	lr

080070ca <__sfputc_r>:
 80070ca:	6893      	ldr	r3, [r2, #8]
 80070cc:	b410      	push	{r4}
 80070ce:	3b01      	subs	r3, #1
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	6093      	str	r3, [r2, #8]
 80070d4:	da07      	bge.n	80070e6 <__sfputc_r+0x1c>
 80070d6:	6994      	ldr	r4, [r2, #24]
 80070d8:	42a3      	cmp	r3, r4
 80070da:	db01      	blt.n	80070e0 <__sfputc_r+0x16>
 80070dc:	290a      	cmp	r1, #10
 80070de:	d102      	bne.n	80070e6 <__sfputc_r+0x1c>
 80070e0:	bc10      	pop	{r4}
 80070e2:	f000 b931 	b.w	8007348 <__swbuf_r>
 80070e6:	6813      	ldr	r3, [r2, #0]
 80070e8:	1c58      	adds	r0, r3, #1
 80070ea:	6010      	str	r0, [r2, #0]
 80070ec:	7019      	strb	r1, [r3, #0]
 80070ee:	4608      	mov	r0, r1
 80070f0:	bc10      	pop	{r4}
 80070f2:	4770      	bx	lr

080070f4 <__sfputs_r>:
 80070f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070f6:	4606      	mov	r6, r0
 80070f8:	460f      	mov	r7, r1
 80070fa:	4614      	mov	r4, r2
 80070fc:	18d5      	adds	r5, r2, r3
 80070fe:	42ac      	cmp	r4, r5
 8007100:	d101      	bne.n	8007106 <__sfputs_r+0x12>
 8007102:	2000      	movs	r0, #0
 8007104:	e007      	b.n	8007116 <__sfputs_r+0x22>
 8007106:	463a      	mov	r2, r7
 8007108:	4630      	mov	r0, r6
 800710a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800710e:	f7ff ffdc 	bl	80070ca <__sfputc_r>
 8007112:	1c43      	adds	r3, r0, #1
 8007114:	d1f3      	bne.n	80070fe <__sfputs_r+0xa>
 8007116:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007118 <_vfiprintf_r>:
 8007118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800711c:	460d      	mov	r5, r1
 800711e:	4614      	mov	r4, r2
 8007120:	4698      	mov	r8, r3
 8007122:	4606      	mov	r6, r0
 8007124:	b09d      	sub	sp, #116	@ 0x74
 8007126:	b118      	cbz	r0, 8007130 <_vfiprintf_r+0x18>
 8007128:	6a03      	ldr	r3, [r0, #32]
 800712a:	b90b      	cbnz	r3, 8007130 <_vfiprintf_r+0x18>
 800712c:	f7fe f8f6 	bl	800531c <__sinit>
 8007130:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007132:	07d9      	lsls	r1, r3, #31
 8007134:	d405      	bmi.n	8007142 <_vfiprintf_r+0x2a>
 8007136:	89ab      	ldrh	r3, [r5, #12]
 8007138:	059a      	lsls	r2, r3, #22
 800713a:	d402      	bmi.n	8007142 <_vfiprintf_r+0x2a>
 800713c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800713e:	f7fe fa06 	bl	800554e <__retarget_lock_acquire_recursive>
 8007142:	89ab      	ldrh	r3, [r5, #12]
 8007144:	071b      	lsls	r3, r3, #28
 8007146:	d501      	bpl.n	800714c <_vfiprintf_r+0x34>
 8007148:	692b      	ldr	r3, [r5, #16]
 800714a:	b99b      	cbnz	r3, 8007174 <_vfiprintf_r+0x5c>
 800714c:	4629      	mov	r1, r5
 800714e:	4630      	mov	r0, r6
 8007150:	f000 f938 	bl	80073c4 <__swsetup_r>
 8007154:	b170      	cbz	r0, 8007174 <_vfiprintf_r+0x5c>
 8007156:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007158:	07dc      	lsls	r4, r3, #31
 800715a:	d504      	bpl.n	8007166 <_vfiprintf_r+0x4e>
 800715c:	f04f 30ff 	mov.w	r0, #4294967295
 8007160:	b01d      	add	sp, #116	@ 0x74
 8007162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007166:	89ab      	ldrh	r3, [r5, #12]
 8007168:	0598      	lsls	r0, r3, #22
 800716a:	d4f7      	bmi.n	800715c <_vfiprintf_r+0x44>
 800716c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800716e:	f7fe f9ef 	bl	8005550 <__retarget_lock_release_recursive>
 8007172:	e7f3      	b.n	800715c <_vfiprintf_r+0x44>
 8007174:	2300      	movs	r3, #0
 8007176:	9309      	str	r3, [sp, #36]	@ 0x24
 8007178:	2320      	movs	r3, #32
 800717a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800717e:	2330      	movs	r3, #48	@ 0x30
 8007180:	f04f 0901 	mov.w	r9, #1
 8007184:	f8cd 800c 	str.w	r8, [sp, #12]
 8007188:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007334 <_vfiprintf_r+0x21c>
 800718c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007190:	4623      	mov	r3, r4
 8007192:	469a      	mov	sl, r3
 8007194:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007198:	b10a      	cbz	r2, 800719e <_vfiprintf_r+0x86>
 800719a:	2a25      	cmp	r2, #37	@ 0x25
 800719c:	d1f9      	bne.n	8007192 <_vfiprintf_r+0x7a>
 800719e:	ebba 0b04 	subs.w	fp, sl, r4
 80071a2:	d00b      	beq.n	80071bc <_vfiprintf_r+0xa4>
 80071a4:	465b      	mov	r3, fp
 80071a6:	4622      	mov	r2, r4
 80071a8:	4629      	mov	r1, r5
 80071aa:	4630      	mov	r0, r6
 80071ac:	f7ff ffa2 	bl	80070f4 <__sfputs_r>
 80071b0:	3001      	adds	r0, #1
 80071b2:	f000 80a7 	beq.w	8007304 <_vfiprintf_r+0x1ec>
 80071b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071b8:	445a      	add	r2, fp
 80071ba:	9209      	str	r2, [sp, #36]	@ 0x24
 80071bc:	f89a 3000 	ldrb.w	r3, [sl]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	f000 809f 	beq.w	8007304 <_vfiprintf_r+0x1ec>
 80071c6:	2300      	movs	r3, #0
 80071c8:	f04f 32ff 	mov.w	r2, #4294967295
 80071cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80071d0:	f10a 0a01 	add.w	sl, sl, #1
 80071d4:	9304      	str	r3, [sp, #16]
 80071d6:	9307      	str	r3, [sp, #28]
 80071d8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80071dc:	931a      	str	r3, [sp, #104]	@ 0x68
 80071de:	4654      	mov	r4, sl
 80071e0:	2205      	movs	r2, #5
 80071e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071e6:	4853      	ldr	r0, [pc, #332]	@ (8007334 <_vfiprintf_r+0x21c>)
 80071e8:	f7fe f9b3 	bl	8005552 <memchr>
 80071ec:	9a04      	ldr	r2, [sp, #16]
 80071ee:	b9d8      	cbnz	r0, 8007228 <_vfiprintf_r+0x110>
 80071f0:	06d1      	lsls	r1, r2, #27
 80071f2:	bf44      	itt	mi
 80071f4:	2320      	movmi	r3, #32
 80071f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071fa:	0713      	lsls	r3, r2, #28
 80071fc:	bf44      	itt	mi
 80071fe:	232b      	movmi	r3, #43	@ 0x2b
 8007200:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007204:	f89a 3000 	ldrb.w	r3, [sl]
 8007208:	2b2a      	cmp	r3, #42	@ 0x2a
 800720a:	d015      	beq.n	8007238 <_vfiprintf_r+0x120>
 800720c:	4654      	mov	r4, sl
 800720e:	2000      	movs	r0, #0
 8007210:	f04f 0c0a 	mov.w	ip, #10
 8007214:	9a07      	ldr	r2, [sp, #28]
 8007216:	4621      	mov	r1, r4
 8007218:	f811 3b01 	ldrb.w	r3, [r1], #1
 800721c:	3b30      	subs	r3, #48	@ 0x30
 800721e:	2b09      	cmp	r3, #9
 8007220:	d94b      	bls.n	80072ba <_vfiprintf_r+0x1a2>
 8007222:	b1b0      	cbz	r0, 8007252 <_vfiprintf_r+0x13a>
 8007224:	9207      	str	r2, [sp, #28]
 8007226:	e014      	b.n	8007252 <_vfiprintf_r+0x13a>
 8007228:	eba0 0308 	sub.w	r3, r0, r8
 800722c:	fa09 f303 	lsl.w	r3, r9, r3
 8007230:	4313      	orrs	r3, r2
 8007232:	46a2      	mov	sl, r4
 8007234:	9304      	str	r3, [sp, #16]
 8007236:	e7d2      	b.n	80071de <_vfiprintf_r+0xc6>
 8007238:	9b03      	ldr	r3, [sp, #12]
 800723a:	1d19      	adds	r1, r3, #4
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	9103      	str	r1, [sp, #12]
 8007240:	2b00      	cmp	r3, #0
 8007242:	bfbb      	ittet	lt
 8007244:	425b      	neglt	r3, r3
 8007246:	f042 0202 	orrlt.w	r2, r2, #2
 800724a:	9307      	strge	r3, [sp, #28]
 800724c:	9307      	strlt	r3, [sp, #28]
 800724e:	bfb8      	it	lt
 8007250:	9204      	strlt	r2, [sp, #16]
 8007252:	7823      	ldrb	r3, [r4, #0]
 8007254:	2b2e      	cmp	r3, #46	@ 0x2e
 8007256:	d10a      	bne.n	800726e <_vfiprintf_r+0x156>
 8007258:	7863      	ldrb	r3, [r4, #1]
 800725a:	2b2a      	cmp	r3, #42	@ 0x2a
 800725c:	d132      	bne.n	80072c4 <_vfiprintf_r+0x1ac>
 800725e:	9b03      	ldr	r3, [sp, #12]
 8007260:	3402      	adds	r4, #2
 8007262:	1d1a      	adds	r2, r3, #4
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	9203      	str	r2, [sp, #12]
 8007268:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800726c:	9305      	str	r3, [sp, #20]
 800726e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007338 <_vfiprintf_r+0x220>
 8007272:	2203      	movs	r2, #3
 8007274:	4650      	mov	r0, sl
 8007276:	7821      	ldrb	r1, [r4, #0]
 8007278:	f7fe f96b 	bl	8005552 <memchr>
 800727c:	b138      	cbz	r0, 800728e <_vfiprintf_r+0x176>
 800727e:	2240      	movs	r2, #64	@ 0x40
 8007280:	9b04      	ldr	r3, [sp, #16]
 8007282:	eba0 000a 	sub.w	r0, r0, sl
 8007286:	4082      	lsls	r2, r0
 8007288:	4313      	orrs	r3, r2
 800728a:	3401      	adds	r4, #1
 800728c:	9304      	str	r3, [sp, #16]
 800728e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007292:	2206      	movs	r2, #6
 8007294:	4829      	ldr	r0, [pc, #164]	@ (800733c <_vfiprintf_r+0x224>)
 8007296:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800729a:	f7fe f95a 	bl	8005552 <memchr>
 800729e:	2800      	cmp	r0, #0
 80072a0:	d03f      	beq.n	8007322 <_vfiprintf_r+0x20a>
 80072a2:	4b27      	ldr	r3, [pc, #156]	@ (8007340 <_vfiprintf_r+0x228>)
 80072a4:	bb1b      	cbnz	r3, 80072ee <_vfiprintf_r+0x1d6>
 80072a6:	9b03      	ldr	r3, [sp, #12]
 80072a8:	3307      	adds	r3, #7
 80072aa:	f023 0307 	bic.w	r3, r3, #7
 80072ae:	3308      	adds	r3, #8
 80072b0:	9303      	str	r3, [sp, #12]
 80072b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072b4:	443b      	add	r3, r7
 80072b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80072b8:	e76a      	b.n	8007190 <_vfiprintf_r+0x78>
 80072ba:	460c      	mov	r4, r1
 80072bc:	2001      	movs	r0, #1
 80072be:	fb0c 3202 	mla	r2, ip, r2, r3
 80072c2:	e7a8      	b.n	8007216 <_vfiprintf_r+0xfe>
 80072c4:	2300      	movs	r3, #0
 80072c6:	f04f 0c0a 	mov.w	ip, #10
 80072ca:	4619      	mov	r1, r3
 80072cc:	3401      	adds	r4, #1
 80072ce:	9305      	str	r3, [sp, #20]
 80072d0:	4620      	mov	r0, r4
 80072d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80072d6:	3a30      	subs	r2, #48	@ 0x30
 80072d8:	2a09      	cmp	r2, #9
 80072da:	d903      	bls.n	80072e4 <_vfiprintf_r+0x1cc>
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d0c6      	beq.n	800726e <_vfiprintf_r+0x156>
 80072e0:	9105      	str	r1, [sp, #20]
 80072e2:	e7c4      	b.n	800726e <_vfiprintf_r+0x156>
 80072e4:	4604      	mov	r4, r0
 80072e6:	2301      	movs	r3, #1
 80072e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80072ec:	e7f0      	b.n	80072d0 <_vfiprintf_r+0x1b8>
 80072ee:	ab03      	add	r3, sp, #12
 80072f0:	9300      	str	r3, [sp, #0]
 80072f2:	462a      	mov	r2, r5
 80072f4:	4630      	mov	r0, r6
 80072f6:	4b13      	ldr	r3, [pc, #76]	@ (8007344 <_vfiprintf_r+0x22c>)
 80072f8:	a904      	add	r1, sp, #16
 80072fa:	f7fd fbc7 	bl	8004a8c <_printf_float>
 80072fe:	4607      	mov	r7, r0
 8007300:	1c78      	adds	r0, r7, #1
 8007302:	d1d6      	bne.n	80072b2 <_vfiprintf_r+0x19a>
 8007304:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007306:	07d9      	lsls	r1, r3, #31
 8007308:	d405      	bmi.n	8007316 <_vfiprintf_r+0x1fe>
 800730a:	89ab      	ldrh	r3, [r5, #12]
 800730c:	059a      	lsls	r2, r3, #22
 800730e:	d402      	bmi.n	8007316 <_vfiprintf_r+0x1fe>
 8007310:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007312:	f7fe f91d 	bl	8005550 <__retarget_lock_release_recursive>
 8007316:	89ab      	ldrh	r3, [r5, #12]
 8007318:	065b      	lsls	r3, r3, #25
 800731a:	f53f af1f 	bmi.w	800715c <_vfiprintf_r+0x44>
 800731e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007320:	e71e      	b.n	8007160 <_vfiprintf_r+0x48>
 8007322:	ab03      	add	r3, sp, #12
 8007324:	9300      	str	r3, [sp, #0]
 8007326:	462a      	mov	r2, r5
 8007328:	4630      	mov	r0, r6
 800732a:	4b06      	ldr	r3, [pc, #24]	@ (8007344 <_vfiprintf_r+0x22c>)
 800732c:	a904      	add	r1, sp, #16
 800732e:	f7fd fe4b 	bl	8004fc8 <_printf_i>
 8007332:	e7e4      	b.n	80072fe <_vfiprintf_r+0x1e6>
 8007334:	08007780 	.word	0x08007780
 8007338:	08007786 	.word	0x08007786
 800733c:	0800778a 	.word	0x0800778a
 8007340:	08004a8d 	.word	0x08004a8d
 8007344:	080070f5 	.word	0x080070f5

08007348 <__swbuf_r>:
 8007348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800734a:	460e      	mov	r6, r1
 800734c:	4614      	mov	r4, r2
 800734e:	4605      	mov	r5, r0
 8007350:	b118      	cbz	r0, 800735a <__swbuf_r+0x12>
 8007352:	6a03      	ldr	r3, [r0, #32]
 8007354:	b90b      	cbnz	r3, 800735a <__swbuf_r+0x12>
 8007356:	f7fd ffe1 	bl	800531c <__sinit>
 800735a:	69a3      	ldr	r3, [r4, #24]
 800735c:	60a3      	str	r3, [r4, #8]
 800735e:	89a3      	ldrh	r3, [r4, #12]
 8007360:	071a      	lsls	r2, r3, #28
 8007362:	d501      	bpl.n	8007368 <__swbuf_r+0x20>
 8007364:	6923      	ldr	r3, [r4, #16]
 8007366:	b943      	cbnz	r3, 800737a <__swbuf_r+0x32>
 8007368:	4621      	mov	r1, r4
 800736a:	4628      	mov	r0, r5
 800736c:	f000 f82a 	bl	80073c4 <__swsetup_r>
 8007370:	b118      	cbz	r0, 800737a <__swbuf_r+0x32>
 8007372:	f04f 37ff 	mov.w	r7, #4294967295
 8007376:	4638      	mov	r0, r7
 8007378:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800737a:	6823      	ldr	r3, [r4, #0]
 800737c:	6922      	ldr	r2, [r4, #16]
 800737e:	b2f6      	uxtb	r6, r6
 8007380:	1a98      	subs	r0, r3, r2
 8007382:	6963      	ldr	r3, [r4, #20]
 8007384:	4637      	mov	r7, r6
 8007386:	4283      	cmp	r3, r0
 8007388:	dc05      	bgt.n	8007396 <__swbuf_r+0x4e>
 800738a:	4621      	mov	r1, r4
 800738c:	4628      	mov	r0, r5
 800738e:	f7ff fd9b 	bl	8006ec8 <_fflush_r>
 8007392:	2800      	cmp	r0, #0
 8007394:	d1ed      	bne.n	8007372 <__swbuf_r+0x2a>
 8007396:	68a3      	ldr	r3, [r4, #8]
 8007398:	3b01      	subs	r3, #1
 800739a:	60a3      	str	r3, [r4, #8]
 800739c:	6823      	ldr	r3, [r4, #0]
 800739e:	1c5a      	adds	r2, r3, #1
 80073a0:	6022      	str	r2, [r4, #0]
 80073a2:	701e      	strb	r6, [r3, #0]
 80073a4:	6962      	ldr	r2, [r4, #20]
 80073a6:	1c43      	adds	r3, r0, #1
 80073a8:	429a      	cmp	r2, r3
 80073aa:	d004      	beq.n	80073b6 <__swbuf_r+0x6e>
 80073ac:	89a3      	ldrh	r3, [r4, #12]
 80073ae:	07db      	lsls	r3, r3, #31
 80073b0:	d5e1      	bpl.n	8007376 <__swbuf_r+0x2e>
 80073b2:	2e0a      	cmp	r6, #10
 80073b4:	d1df      	bne.n	8007376 <__swbuf_r+0x2e>
 80073b6:	4621      	mov	r1, r4
 80073b8:	4628      	mov	r0, r5
 80073ba:	f7ff fd85 	bl	8006ec8 <_fflush_r>
 80073be:	2800      	cmp	r0, #0
 80073c0:	d0d9      	beq.n	8007376 <__swbuf_r+0x2e>
 80073c2:	e7d6      	b.n	8007372 <__swbuf_r+0x2a>

080073c4 <__swsetup_r>:
 80073c4:	b538      	push	{r3, r4, r5, lr}
 80073c6:	4b29      	ldr	r3, [pc, #164]	@ (800746c <__swsetup_r+0xa8>)
 80073c8:	4605      	mov	r5, r0
 80073ca:	6818      	ldr	r0, [r3, #0]
 80073cc:	460c      	mov	r4, r1
 80073ce:	b118      	cbz	r0, 80073d8 <__swsetup_r+0x14>
 80073d0:	6a03      	ldr	r3, [r0, #32]
 80073d2:	b90b      	cbnz	r3, 80073d8 <__swsetup_r+0x14>
 80073d4:	f7fd ffa2 	bl	800531c <__sinit>
 80073d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073dc:	0719      	lsls	r1, r3, #28
 80073de:	d422      	bmi.n	8007426 <__swsetup_r+0x62>
 80073e0:	06da      	lsls	r2, r3, #27
 80073e2:	d407      	bmi.n	80073f4 <__swsetup_r+0x30>
 80073e4:	2209      	movs	r2, #9
 80073e6:	602a      	str	r2, [r5, #0]
 80073e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80073ec:	f04f 30ff 	mov.w	r0, #4294967295
 80073f0:	81a3      	strh	r3, [r4, #12]
 80073f2:	e033      	b.n	800745c <__swsetup_r+0x98>
 80073f4:	0758      	lsls	r0, r3, #29
 80073f6:	d512      	bpl.n	800741e <__swsetup_r+0x5a>
 80073f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80073fa:	b141      	cbz	r1, 800740e <__swsetup_r+0x4a>
 80073fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007400:	4299      	cmp	r1, r3
 8007402:	d002      	beq.n	800740a <__swsetup_r+0x46>
 8007404:	4628      	mov	r0, r5
 8007406:	f7fe ff0f 	bl	8006228 <_free_r>
 800740a:	2300      	movs	r3, #0
 800740c:	6363      	str	r3, [r4, #52]	@ 0x34
 800740e:	89a3      	ldrh	r3, [r4, #12]
 8007410:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007414:	81a3      	strh	r3, [r4, #12]
 8007416:	2300      	movs	r3, #0
 8007418:	6063      	str	r3, [r4, #4]
 800741a:	6923      	ldr	r3, [r4, #16]
 800741c:	6023      	str	r3, [r4, #0]
 800741e:	89a3      	ldrh	r3, [r4, #12]
 8007420:	f043 0308 	orr.w	r3, r3, #8
 8007424:	81a3      	strh	r3, [r4, #12]
 8007426:	6923      	ldr	r3, [r4, #16]
 8007428:	b94b      	cbnz	r3, 800743e <__swsetup_r+0x7a>
 800742a:	89a3      	ldrh	r3, [r4, #12]
 800742c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007430:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007434:	d003      	beq.n	800743e <__swsetup_r+0x7a>
 8007436:	4621      	mov	r1, r4
 8007438:	4628      	mov	r0, r5
 800743a:	f000 f882 	bl	8007542 <__smakebuf_r>
 800743e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007442:	f013 0201 	ands.w	r2, r3, #1
 8007446:	d00a      	beq.n	800745e <__swsetup_r+0x9a>
 8007448:	2200      	movs	r2, #0
 800744a:	60a2      	str	r2, [r4, #8]
 800744c:	6962      	ldr	r2, [r4, #20]
 800744e:	4252      	negs	r2, r2
 8007450:	61a2      	str	r2, [r4, #24]
 8007452:	6922      	ldr	r2, [r4, #16]
 8007454:	b942      	cbnz	r2, 8007468 <__swsetup_r+0xa4>
 8007456:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800745a:	d1c5      	bne.n	80073e8 <__swsetup_r+0x24>
 800745c:	bd38      	pop	{r3, r4, r5, pc}
 800745e:	0799      	lsls	r1, r3, #30
 8007460:	bf58      	it	pl
 8007462:	6962      	ldrpl	r2, [r4, #20]
 8007464:	60a2      	str	r2, [r4, #8]
 8007466:	e7f4      	b.n	8007452 <__swsetup_r+0x8e>
 8007468:	2000      	movs	r0, #0
 800746a:	e7f7      	b.n	800745c <__swsetup_r+0x98>
 800746c:	20000020 	.word	0x20000020

08007470 <_raise_r>:
 8007470:	291f      	cmp	r1, #31
 8007472:	b538      	push	{r3, r4, r5, lr}
 8007474:	4605      	mov	r5, r0
 8007476:	460c      	mov	r4, r1
 8007478:	d904      	bls.n	8007484 <_raise_r+0x14>
 800747a:	2316      	movs	r3, #22
 800747c:	6003      	str	r3, [r0, #0]
 800747e:	f04f 30ff 	mov.w	r0, #4294967295
 8007482:	bd38      	pop	{r3, r4, r5, pc}
 8007484:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007486:	b112      	cbz	r2, 800748e <_raise_r+0x1e>
 8007488:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800748c:	b94b      	cbnz	r3, 80074a2 <_raise_r+0x32>
 800748e:	4628      	mov	r0, r5
 8007490:	f000 f830 	bl	80074f4 <_getpid_r>
 8007494:	4622      	mov	r2, r4
 8007496:	4601      	mov	r1, r0
 8007498:	4628      	mov	r0, r5
 800749a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800749e:	f000 b817 	b.w	80074d0 <_kill_r>
 80074a2:	2b01      	cmp	r3, #1
 80074a4:	d00a      	beq.n	80074bc <_raise_r+0x4c>
 80074a6:	1c59      	adds	r1, r3, #1
 80074a8:	d103      	bne.n	80074b2 <_raise_r+0x42>
 80074aa:	2316      	movs	r3, #22
 80074ac:	6003      	str	r3, [r0, #0]
 80074ae:	2001      	movs	r0, #1
 80074b0:	e7e7      	b.n	8007482 <_raise_r+0x12>
 80074b2:	2100      	movs	r1, #0
 80074b4:	4620      	mov	r0, r4
 80074b6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80074ba:	4798      	blx	r3
 80074bc:	2000      	movs	r0, #0
 80074be:	e7e0      	b.n	8007482 <_raise_r+0x12>

080074c0 <raise>:
 80074c0:	4b02      	ldr	r3, [pc, #8]	@ (80074cc <raise+0xc>)
 80074c2:	4601      	mov	r1, r0
 80074c4:	6818      	ldr	r0, [r3, #0]
 80074c6:	f7ff bfd3 	b.w	8007470 <_raise_r>
 80074ca:	bf00      	nop
 80074cc:	20000020 	.word	0x20000020

080074d0 <_kill_r>:
 80074d0:	b538      	push	{r3, r4, r5, lr}
 80074d2:	2300      	movs	r3, #0
 80074d4:	4d06      	ldr	r5, [pc, #24]	@ (80074f0 <_kill_r+0x20>)
 80074d6:	4604      	mov	r4, r0
 80074d8:	4608      	mov	r0, r1
 80074da:	4611      	mov	r1, r2
 80074dc:	602b      	str	r3, [r5, #0]
 80074de:	f7fa fdc0 	bl	8002062 <_kill>
 80074e2:	1c43      	adds	r3, r0, #1
 80074e4:	d102      	bne.n	80074ec <_kill_r+0x1c>
 80074e6:	682b      	ldr	r3, [r5, #0]
 80074e8:	b103      	cbz	r3, 80074ec <_kill_r+0x1c>
 80074ea:	6023      	str	r3, [r4, #0]
 80074ec:	bd38      	pop	{r3, r4, r5, pc}
 80074ee:	bf00      	nop
 80074f0:	200004c4 	.word	0x200004c4

080074f4 <_getpid_r>:
 80074f4:	f7fa bdae 	b.w	8002054 <_getpid>

080074f8 <__swhatbuf_r>:
 80074f8:	b570      	push	{r4, r5, r6, lr}
 80074fa:	460c      	mov	r4, r1
 80074fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007500:	4615      	mov	r5, r2
 8007502:	2900      	cmp	r1, #0
 8007504:	461e      	mov	r6, r3
 8007506:	b096      	sub	sp, #88	@ 0x58
 8007508:	da0c      	bge.n	8007524 <__swhatbuf_r+0x2c>
 800750a:	89a3      	ldrh	r3, [r4, #12]
 800750c:	2100      	movs	r1, #0
 800750e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007512:	bf14      	ite	ne
 8007514:	2340      	movne	r3, #64	@ 0x40
 8007516:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800751a:	2000      	movs	r0, #0
 800751c:	6031      	str	r1, [r6, #0]
 800751e:	602b      	str	r3, [r5, #0]
 8007520:	b016      	add	sp, #88	@ 0x58
 8007522:	bd70      	pop	{r4, r5, r6, pc}
 8007524:	466a      	mov	r2, sp
 8007526:	f000 f849 	bl	80075bc <_fstat_r>
 800752a:	2800      	cmp	r0, #0
 800752c:	dbed      	blt.n	800750a <__swhatbuf_r+0x12>
 800752e:	9901      	ldr	r1, [sp, #4]
 8007530:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007534:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007538:	4259      	negs	r1, r3
 800753a:	4159      	adcs	r1, r3
 800753c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007540:	e7eb      	b.n	800751a <__swhatbuf_r+0x22>

08007542 <__smakebuf_r>:
 8007542:	898b      	ldrh	r3, [r1, #12]
 8007544:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007546:	079d      	lsls	r5, r3, #30
 8007548:	4606      	mov	r6, r0
 800754a:	460c      	mov	r4, r1
 800754c:	d507      	bpl.n	800755e <__smakebuf_r+0x1c>
 800754e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007552:	6023      	str	r3, [r4, #0]
 8007554:	6123      	str	r3, [r4, #16]
 8007556:	2301      	movs	r3, #1
 8007558:	6163      	str	r3, [r4, #20]
 800755a:	b003      	add	sp, #12
 800755c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800755e:	466a      	mov	r2, sp
 8007560:	ab01      	add	r3, sp, #4
 8007562:	f7ff ffc9 	bl	80074f8 <__swhatbuf_r>
 8007566:	9f00      	ldr	r7, [sp, #0]
 8007568:	4605      	mov	r5, r0
 800756a:	4639      	mov	r1, r7
 800756c:	4630      	mov	r0, r6
 800756e:	f7fe fecd 	bl	800630c <_malloc_r>
 8007572:	b948      	cbnz	r0, 8007588 <__smakebuf_r+0x46>
 8007574:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007578:	059a      	lsls	r2, r3, #22
 800757a:	d4ee      	bmi.n	800755a <__smakebuf_r+0x18>
 800757c:	f023 0303 	bic.w	r3, r3, #3
 8007580:	f043 0302 	orr.w	r3, r3, #2
 8007584:	81a3      	strh	r3, [r4, #12]
 8007586:	e7e2      	b.n	800754e <__smakebuf_r+0xc>
 8007588:	89a3      	ldrh	r3, [r4, #12]
 800758a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800758e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007592:	81a3      	strh	r3, [r4, #12]
 8007594:	9b01      	ldr	r3, [sp, #4]
 8007596:	6020      	str	r0, [r4, #0]
 8007598:	b15b      	cbz	r3, 80075b2 <__smakebuf_r+0x70>
 800759a:	4630      	mov	r0, r6
 800759c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80075a0:	f000 f81e 	bl	80075e0 <_isatty_r>
 80075a4:	b128      	cbz	r0, 80075b2 <__smakebuf_r+0x70>
 80075a6:	89a3      	ldrh	r3, [r4, #12]
 80075a8:	f023 0303 	bic.w	r3, r3, #3
 80075ac:	f043 0301 	orr.w	r3, r3, #1
 80075b0:	81a3      	strh	r3, [r4, #12]
 80075b2:	89a3      	ldrh	r3, [r4, #12]
 80075b4:	431d      	orrs	r5, r3
 80075b6:	81a5      	strh	r5, [r4, #12]
 80075b8:	e7cf      	b.n	800755a <__smakebuf_r+0x18>
	...

080075bc <_fstat_r>:
 80075bc:	b538      	push	{r3, r4, r5, lr}
 80075be:	2300      	movs	r3, #0
 80075c0:	4d06      	ldr	r5, [pc, #24]	@ (80075dc <_fstat_r+0x20>)
 80075c2:	4604      	mov	r4, r0
 80075c4:	4608      	mov	r0, r1
 80075c6:	4611      	mov	r1, r2
 80075c8:	602b      	str	r3, [r5, #0]
 80075ca:	f7fa fda9 	bl	8002120 <_fstat>
 80075ce:	1c43      	adds	r3, r0, #1
 80075d0:	d102      	bne.n	80075d8 <_fstat_r+0x1c>
 80075d2:	682b      	ldr	r3, [r5, #0]
 80075d4:	b103      	cbz	r3, 80075d8 <_fstat_r+0x1c>
 80075d6:	6023      	str	r3, [r4, #0]
 80075d8:	bd38      	pop	{r3, r4, r5, pc}
 80075da:	bf00      	nop
 80075dc:	200004c4 	.word	0x200004c4

080075e0 <_isatty_r>:
 80075e0:	b538      	push	{r3, r4, r5, lr}
 80075e2:	2300      	movs	r3, #0
 80075e4:	4d05      	ldr	r5, [pc, #20]	@ (80075fc <_isatty_r+0x1c>)
 80075e6:	4604      	mov	r4, r0
 80075e8:	4608      	mov	r0, r1
 80075ea:	602b      	str	r3, [r5, #0]
 80075ec:	f7fa fda7 	bl	800213e <_isatty>
 80075f0:	1c43      	adds	r3, r0, #1
 80075f2:	d102      	bne.n	80075fa <_isatty_r+0x1a>
 80075f4:	682b      	ldr	r3, [r5, #0]
 80075f6:	b103      	cbz	r3, 80075fa <_isatty_r+0x1a>
 80075f8:	6023      	str	r3, [r4, #0]
 80075fa:	bd38      	pop	{r3, r4, r5, pc}
 80075fc:	200004c4 	.word	0x200004c4

08007600 <_init>:
 8007600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007602:	bf00      	nop
 8007604:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007606:	bc08      	pop	{r3}
 8007608:	469e      	mov	lr, r3
 800760a:	4770      	bx	lr

0800760c <_fini>:
 800760c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800760e:	bf00      	nop
 8007610:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007612:	bc08      	pop	{r3}
 8007614:	469e      	mov	lr, r3
 8007616:	4770      	bx	lr
