
Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ad4  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000aac  08008cc8  08008cc8  00018cc8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009774  08009774  00020210  2**0
                  CONTENTS
  4 .ARM          00000000  08009774  08009774  00020210  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009774  08009774  00020210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009774  08009774  00019774  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009778  08009778  00019778  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  0800977c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000157c  20000210  0800998c  00020210  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000178c  0800998c  0002178c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 12 .debug_info   000132ec  00000000  00000000  00020239  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003865  00000000  00000000  00033525  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012d0  00000000  00000000  00036d90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001128  00000000  00000000  00038060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005f50  00000000  00000000  00039188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014ad8  00000000  00000000  0003f0d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a5df3  00000000  00000000  00053bb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f99a3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ef8  00000000  00000000  000f99f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000210 	.word	0x20000210
 800020c:	00000000 	.word	0x00000000
 8000210:	08008cac 	.word	0x08008cac

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	20000214 	.word	0x20000214
 800022c:	08008cac 	.word	0x08008cac

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <__aeabi_drsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000244:	e002      	b.n	800024c <__adddf3>
 8000246:	bf00      	nop

08000248 <__aeabi_dsub>:
 8000248:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800024c <__adddf3>:
 800024c:	b530      	push	{r4, r5, lr}
 800024e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000252:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000256:	ea94 0f05 	teq	r4, r5
 800025a:	bf08      	it	eq
 800025c:	ea90 0f02 	teqeq	r0, r2
 8000260:	bf1f      	itttt	ne
 8000262:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000266:	ea55 0c02 	orrsne.w	ip, r5, r2
 800026a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000272:	f000 80e2 	beq.w	800043a <__adddf3+0x1ee>
 8000276:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800027a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027e:	bfb8      	it	lt
 8000280:	426d      	neglt	r5, r5
 8000282:	dd0c      	ble.n	800029e <__adddf3+0x52>
 8000284:	442c      	add	r4, r5
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	ea82 0000 	eor.w	r0, r2, r0
 8000292:	ea83 0101 	eor.w	r1, r3, r1
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	2d36      	cmp	r5, #54	; 0x36
 80002a0:	bf88      	it	hi
 80002a2:	bd30      	pophi	{r4, r5, pc}
 80002a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x70>
 80002b6:	4240      	negs	r0, r0
 80002b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x84>
 80002ca:	4252      	negs	r2, r2
 80002cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d0:	ea94 0f05 	teq	r4, r5
 80002d4:	f000 80a7 	beq.w	8000426 <__adddf3+0x1da>
 80002d8:	f1a4 0401 	sub.w	r4, r4, #1
 80002dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e0:	db0d      	blt.n	80002fe <__adddf3+0xb2>
 80002e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ea:	1880      	adds	r0, r0, r2
 80002ec:	f141 0100 	adc.w	r1, r1, #0
 80002f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	4159      	adcs	r1, r3
 80002fc:	e00e      	b.n	800031c <__adddf3+0xd0>
 80002fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000302:	f10e 0e20 	add.w	lr, lr, #32
 8000306:	2a01      	cmp	r2, #1
 8000308:	fa03 fc0e 	lsl.w	ip, r3, lr
 800030c:	bf28      	it	cs
 800030e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000312:	fa43 f305 	asr.w	r3, r3, r5
 8000316:	18c0      	adds	r0, r0, r3
 8000318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800031c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000320:	d507      	bpl.n	8000332 <__adddf3+0xe6>
 8000322:	f04f 0e00 	mov.w	lr, #0
 8000326:	f1dc 0c00 	rsbs	ip, ip, #0
 800032a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000332:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000336:	d31b      	bcc.n	8000370 <__adddf3+0x124>
 8000338:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800033c:	d30c      	bcc.n	8000358 <__adddf3+0x10c>
 800033e:	0849      	lsrs	r1, r1, #1
 8000340:	ea5f 0030 	movs.w	r0, r0, rrx
 8000344:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000348:	f104 0401 	add.w	r4, r4, #1
 800034c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000350:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000354:	f080 809a 	bcs.w	800048c <__adddf3+0x240>
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800035c:	bf08      	it	eq
 800035e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000362:	f150 0000 	adcs.w	r0, r0, #0
 8000366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800036a:	ea41 0105 	orr.w	r1, r1, r5
 800036e:	bd30      	pop	{r4, r5, pc}
 8000370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000374:	4140      	adcs	r0, r0
 8000376:	eb41 0101 	adc.w	r1, r1, r1
 800037a:	3c01      	subs	r4, #1
 800037c:	bf28      	it	cs
 800037e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000382:	d2e9      	bcs.n	8000358 <__adddf3+0x10c>
 8000384:	f091 0f00 	teq	r1, #0
 8000388:	bf04      	itt	eq
 800038a:	4601      	moveq	r1, r0
 800038c:	2000      	moveq	r0, #0
 800038e:	fab1 f381 	clz	r3, r1
 8000392:	bf08      	it	eq
 8000394:	3320      	addeq	r3, #32
 8000396:	f1a3 030b 	sub.w	r3, r3, #11
 800039a:	f1b3 0220 	subs.w	r2, r3, #32
 800039e:	da0c      	bge.n	80003ba <__adddf3+0x16e>
 80003a0:	320c      	adds	r2, #12
 80003a2:	dd08      	ble.n	80003b6 <__adddf3+0x16a>
 80003a4:	f102 0c14 	add.w	ip, r2, #20
 80003a8:	f1c2 020c 	rsb	r2, r2, #12
 80003ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b0:	fa21 f102 	lsr.w	r1, r1, r2
 80003b4:	e00c      	b.n	80003d0 <__adddf3+0x184>
 80003b6:	f102 0214 	add.w	r2, r2, #20
 80003ba:	bfd8      	it	le
 80003bc:	f1c2 0c20 	rsble	ip, r2, #32
 80003c0:	fa01 f102 	lsl.w	r1, r1, r2
 80003c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c8:	bfdc      	itt	le
 80003ca:	ea41 010c 	orrle.w	r1, r1, ip
 80003ce:	4090      	lslle	r0, r2
 80003d0:	1ae4      	subs	r4, r4, r3
 80003d2:	bfa2      	ittt	ge
 80003d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d8:	4329      	orrge	r1, r5
 80003da:	bd30      	popge	{r4, r5, pc}
 80003dc:	ea6f 0404 	mvn.w	r4, r4
 80003e0:	3c1f      	subs	r4, #31
 80003e2:	da1c      	bge.n	800041e <__adddf3+0x1d2>
 80003e4:	340c      	adds	r4, #12
 80003e6:	dc0e      	bgt.n	8000406 <__adddf3+0x1ba>
 80003e8:	f104 0414 	add.w	r4, r4, #20
 80003ec:	f1c4 0220 	rsb	r2, r4, #32
 80003f0:	fa20 f004 	lsr.w	r0, r0, r4
 80003f4:	fa01 f302 	lsl.w	r3, r1, r2
 80003f8:	ea40 0003 	orr.w	r0, r0, r3
 80003fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000400:	ea45 0103 	orr.w	r1, r5, r3
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f1c4 040c 	rsb	r4, r4, #12
 800040a:	f1c4 0220 	rsb	r2, r4, #32
 800040e:	fa20 f002 	lsr.w	r0, r0, r2
 8000412:	fa01 f304 	lsl.w	r3, r1, r4
 8000416:	ea40 0003 	orr.w	r0, r0, r3
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	fa21 f004 	lsr.w	r0, r1, r4
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	f094 0f00 	teq	r4, #0
 800042a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800042e:	bf06      	itte	eq
 8000430:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000434:	3401      	addeq	r4, #1
 8000436:	3d01      	subne	r5, #1
 8000438:	e74e      	b.n	80002d8 <__adddf3+0x8c>
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf18      	it	ne
 8000440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000444:	d029      	beq.n	800049a <__adddf3+0x24e>
 8000446:	ea94 0f05 	teq	r4, r5
 800044a:	bf08      	it	eq
 800044c:	ea90 0f02 	teqeq	r0, r2
 8000450:	d005      	beq.n	800045e <__adddf3+0x212>
 8000452:	ea54 0c00 	orrs.w	ip, r4, r0
 8000456:	bf04      	itt	eq
 8000458:	4619      	moveq	r1, r3
 800045a:	4610      	moveq	r0, r2
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea91 0f03 	teq	r1, r3
 8000462:	bf1e      	ittt	ne
 8000464:	2100      	movne	r1, #0
 8000466:	2000      	movne	r0, #0
 8000468:	bd30      	popne	{r4, r5, pc}
 800046a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046e:	d105      	bne.n	800047c <__adddf3+0x230>
 8000470:	0040      	lsls	r0, r0, #1
 8000472:	4149      	adcs	r1, r1
 8000474:	bf28      	it	cs
 8000476:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800047a:	bd30      	pop	{r4, r5, pc}
 800047c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000480:	bf3c      	itt	cc
 8000482:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000486:	bd30      	popcc	{r4, r5, pc}
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000490:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000494:	f04f 0000 	mov.w	r0, #0
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf1a      	itte	ne
 80004a0:	4619      	movne	r1, r3
 80004a2:	4610      	movne	r0, r2
 80004a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a8:	bf1c      	itt	ne
 80004aa:	460b      	movne	r3, r1
 80004ac:	4602      	movne	r2, r0
 80004ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004b2:	bf06      	itte	eq
 80004b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b8:	ea91 0f03 	teqeq	r1, r3
 80004bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	bf00      	nop

080004c4 <__aeabi_ui2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f04f 0500 	mov.w	r5, #0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e750      	b.n	8000384 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_i2d>:
 80004e4:	f090 0f00 	teq	r0, #0
 80004e8:	bf04      	itt	eq
 80004ea:	2100      	moveq	r1, #0
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004fc:	bf48      	it	mi
 80004fe:	4240      	negmi	r0, r0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e73e      	b.n	8000384 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_f2d>:
 8000508:	0042      	lsls	r2, r0, #1
 800050a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000512:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000516:	bf1f      	itttt	ne
 8000518:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800051c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000520:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000524:	4770      	bxne	lr
 8000526:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800052a:	bf08      	it	eq
 800052c:	4770      	bxeq	lr
 800052e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000532:	bf04      	itt	eq
 8000534:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000538:	4770      	bxeq	lr
 800053a:	b530      	push	{r4, r5, lr}
 800053c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000544:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000548:	e71c      	b.n	8000384 <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_ul2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f04f 0500 	mov.w	r5, #0
 800055a:	e00a      	b.n	8000572 <__aeabi_l2d+0x16>

0800055c <__aeabi_l2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800056a:	d502      	bpl.n	8000572 <__aeabi_l2d+0x16>
 800056c:	4240      	negs	r0, r0
 800056e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000572:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000576:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800057a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800057e:	f43f aed8 	beq.w	8000332 <__adddf3+0xe6>
 8000582:	f04f 0203 	mov.w	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	fa00 fc03 	lsl.w	ip, r0, r3
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005aa:	ea40 000e 	orr.w	r0, r0, lr
 80005ae:	fa21 f102 	lsr.w	r1, r1, r2
 80005b2:	4414      	add	r4, r2
 80005b4:	e6bd      	b.n	8000332 <__adddf3+0xe6>
 80005b6:	bf00      	nop

080005b8 <__aeabi_dmul>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005c6:	bf1d      	ittte	ne
 80005c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005cc:	ea94 0f0c 	teqne	r4, ip
 80005d0:	ea95 0f0c 	teqne	r5, ip
 80005d4:	f000 f8de 	bleq	8000794 <__aeabi_dmul+0x1dc>
 80005d8:	442c      	add	r4, r5
 80005da:	ea81 0603 	eor.w	r6, r1, r3
 80005de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ea:	bf18      	it	ne
 80005ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f8:	d038      	beq.n	800066c <__aeabi_dmul+0xb4>
 80005fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000606:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800060a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800060e:	f04f 0600 	mov.w	r6, #0
 8000612:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000616:	f09c 0f00 	teq	ip, #0
 800061a:	bf18      	it	ne
 800061c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000620:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000624:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000628:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800062c:	d204      	bcs.n	8000638 <__aeabi_dmul+0x80>
 800062e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000632:	416d      	adcs	r5, r5
 8000634:	eb46 0606 	adc.w	r6, r6, r6
 8000638:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800063c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000640:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000644:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000648:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800064c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000650:	bf88      	it	hi
 8000652:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000656:	d81e      	bhi.n	8000696 <__aeabi_dmul+0xde>
 8000658:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800065c:	bf08      	it	eq
 800065e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000662:	f150 0000 	adcs.w	r0, r0, #0
 8000666:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000670:	ea46 0101 	orr.w	r1, r6, r1
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	ea81 0103 	eor.w	r1, r1, r3
 800067c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000680:	bfc2      	ittt	gt
 8000682:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000686:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800068a:	bd70      	popgt	{r4, r5, r6, pc}
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000690:	f04f 0e00 	mov.w	lr, #0
 8000694:	3c01      	subs	r4, #1
 8000696:	f300 80ab 	bgt.w	80007f0 <__aeabi_dmul+0x238>
 800069a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800069e:	bfde      	ittt	le
 80006a0:	2000      	movle	r0, #0
 80006a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd70      	pople	{r4, r5, r6, pc}
 80006a8:	f1c4 0400 	rsb	r4, r4, #0
 80006ac:	3c20      	subs	r4, #32
 80006ae:	da35      	bge.n	800071c <__aeabi_dmul+0x164>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc1b      	bgt.n	80006ec <__aeabi_dmul+0x134>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f305 	lsl.w	r3, r0, r5
 80006c0:	fa20 f004 	lsr.w	r0, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d8:	fa21 f604 	lsr.w	r6, r1, r4
 80006dc:	eb42 0106 	adc.w	r1, r2, r6
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 040c 	rsb	r4, r4, #12
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f304 	lsl.w	r3, r0, r4
 80006f8:	fa20 f005 	lsr.w	r0, r0, r5
 80006fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	f141 0100 	adc.w	r1, r1, #0
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f205 	lsl.w	r2, r0, r5
 8000724:	ea4e 0e02 	orr.w	lr, lr, r2
 8000728:	fa20 f304 	lsr.w	r3, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea43 0302 	orr.w	r3, r3, r2
 8000734:	fa21 f004 	lsr.w	r0, r1, r4
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	fa21 f204 	lsr.w	r2, r1, r4
 8000740:	ea20 0002 	bic.w	r0, r0, r2
 8000744:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f094 0f00 	teq	r4, #0
 8000758:	d10f      	bne.n	800077a <__aeabi_dmul+0x1c2>
 800075a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800075e:	0040      	lsls	r0, r0, #1
 8000760:	eb41 0101 	adc.w	r1, r1, r1
 8000764:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3c01      	subeq	r4, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1a6>
 800076e:	ea41 0106 	orr.w	r1, r1, r6
 8000772:	f095 0f00 	teq	r5, #0
 8000776:	bf18      	it	ne
 8000778:	4770      	bxne	lr
 800077a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800077e:	0052      	lsls	r2, r2, #1
 8000780:	eb43 0303 	adc.w	r3, r3, r3
 8000784:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000788:	bf08      	it	eq
 800078a:	3d01      	subeq	r5, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1c6>
 800078e:	ea43 0306 	orr.w	r3, r3, r6
 8000792:	4770      	bx	lr
 8000794:	ea94 0f0c 	teq	r4, ip
 8000798:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800079c:	bf18      	it	ne
 800079e:	ea95 0f0c 	teqne	r5, ip
 80007a2:	d00c      	beq.n	80007be <__aeabi_dmul+0x206>
 80007a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a8:	bf18      	it	ne
 80007aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ae:	d1d1      	bne.n	8000754 <__aeabi_dmul+0x19c>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c2:	bf06      	itte	eq
 80007c4:	4610      	moveq	r0, r2
 80007c6:	4619      	moveq	r1, r3
 80007c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007cc:	d019      	beq.n	8000802 <__aeabi_dmul+0x24a>
 80007ce:	ea94 0f0c 	teq	r4, ip
 80007d2:	d102      	bne.n	80007da <__aeabi_dmul+0x222>
 80007d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d8:	d113      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007da:	ea95 0f0c 	teq	r5, ip
 80007de:	d105      	bne.n	80007ec <__aeabi_dmul+0x234>
 80007e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007e4:	bf1c      	itt	ne
 80007e6:	4610      	movne	r0, r2
 80007e8:	4619      	movne	r1, r3
 80007ea:	d10a      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007ec:	ea81 0103 	eor.w	r1, r1, r3
 80007f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007fc:	f04f 0000 	mov.w	r0, #0
 8000800:	bd70      	pop	{r4, r5, r6, pc}
 8000802:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000806:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800080a:	bd70      	pop	{r4, r5, r6, pc}

0800080c <__aeabi_ddiv>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000812:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000816:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800081a:	bf1d      	ittte	ne
 800081c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000820:	ea94 0f0c 	teqne	r4, ip
 8000824:	ea95 0f0c 	teqne	r5, ip
 8000828:	f000 f8a7 	bleq	800097a <__aeabi_ddiv+0x16e>
 800082c:	eba4 0405 	sub.w	r4, r4, r5
 8000830:	ea81 0e03 	eor.w	lr, r1, r3
 8000834:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000838:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800083c:	f000 8088 	beq.w	8000950 <__aeabi_ddiv+0x144>
 8000840:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000844:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000848:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800084c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000850:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000854:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000858:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800085c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000860:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000864:	429d      	cmp	r5, r3
 8000866:	bf08      	it	eq
 8000868:	4296      	cmpeq	r6, r2
 800086a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800086e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000872:	d202      	bcs.n	800087a <__aeabi_ddiv+0x6e>
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	1ab6      	subs	r6, r6, r2
 800087c:	eb65 0503 	sbc.w	r5, r5, r3
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800088a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ec:	d018      	beq.n	8000920 <__aeabi_ddiv+0x114>
 80008ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000902:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000906:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800090a:	d1c0      	bne.n	800088e <__aeabi_ddiv+0x82>
 800090c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000910:	d10b      	bne.n	800092a <__aeabi_ddiv+0x11e>
 8000912:	ea41 0100 	orr.w	r1, r1, r0
 8000916:	f04f 0000 	mov.w	r0, #0
 800091a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800091e:	e7b6      	b.n	800088e <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000924:	bf04      	itt	eq
 8000926:	4301      	orreq	r1, r0
 8000928:	2000      	moveq	r0, #0
 800092a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800092e:	bf88      	it	hi
 8000930:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000934:	f63f aeaf 	bhi.w	8000696 <__aeabi_dmul+0xde>
 8000938:	ebb5 0c03 	subs.w	ip, r5, r3
 800093c:	bf04      	itt	eq
 800093e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000942:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000946:	f150 0000 	adcs.w	r0, r0, #0
 800094a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000954:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000958:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800095c:	bfc2      	ittt	gt
 800095e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000962:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000966:	bd70      	popgt	{r4, r5, r6, pc}
 8000968:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800096c:	f04f 0e00 	mov.w	lr, #0
 8000970:	3c01      	subs	r4, #1
 8000972:	e690      	b.n	8000696 <__aeabi_dmul+0xde>
 8000974:	ea45 0e06 	orr.w	lr, r5, r6
 8000978:	e68d      	b.n	8000696 <__aeabi_dmul+0xde>
 800097a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800097e:	ea94 0f0c 	teq	r4, ip
 8000982:	bf08      	it	eq
 8000984:	ea95 0f0c 	teqeq	r5, ip
 8000988:	f43f af3b 	beq.w	8000802 <__aeabi_dmul+0x24a>
 800098c:	ea94 0f0c 	teq	r4, ip
 8000990:	d10a      	bne.n	80009a8 <__aeabi_ddiv+0x19c>
 8000992:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000996:	f47f af34 	bne.w	8000802 <__aeabi_dmul+0x24a>
 800099a:	ea95 0f0c 	teq	r5, ip
 800099e:	f47f af25 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	e72c      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009a8:	ea95 0f0c 	teq	r5, ip
 80009ac:	d106      	bne.n	80009bc <__aeabi_ddiv+0x1b0>
 80009ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009b2:	f43f aefd 	beq.w	80007b0 <__aeabi_dmul+0x1f8>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e722      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009c6:	f47f aec5 	bne.w	8000754 <__aeabi_dmul+0x19c>
 80009ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ce:	f47f af0d 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009d6:	f47f aeeb 	bne.w	80007b0 <__aeabi_dmul+0x1f8>
 80009da:	e712      	b.n	8000802 <__aeabi_dmul+0x24a>

080009dc <__gedf2>:
 80009dc:	f04f 3cff 	mov.w	ip, #4294967295
 80009e0:	e006      	b.n	80009f0 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__ledf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	e002      	b.n	80009f0 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__cmpdf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a06:	d01b      	beq.n	8000a40 <__cmpdf2+0x54>
 8000a08:	b001      	add	sp, #4
 8000a0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a0e:	bf0c      	ite	eq
 8000a10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a14:	ea91 0f03 	teqne	r1, r3
 8000a18:	bf02      	ittt	eq
 8000a1a:	ea90 0f02 	teqeq	r0, r2
 8000a1e:	2000      	moveq	r0, #0
 8000a20:	4770      	bxeq	lr
 8000a22:	f110 0f00 	cmn.w	r0, #0
 8000a26:	ea91 0f03 	teq	r1, r3
 8000a2a:	bf58      	it	pl
 8000a2c:	4299      	cmppl	r1, r3
 8000a2e:	bf08      	it	eq
 8000a30:	4290      	cmpeq	r0, r2
 8000a32:	bf2c      	ite	cs
 8000a34:	17d8      	asrcs	r0, r3, #31
 8000a36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a3a:	f040 0001 	orr.w	r0, r0, #1
 8000a3e:	4770      	bx	lr
 8000a40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d102      	bne.n	8000a50 <__cmpdf2+0x64>
 8000a4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4e:	d107      	bne.n	8000a60 <__cmpdf2+0x74>
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d1d6      	bne.n	8000a08 <__cmpdf2+0x1c>
 8000a5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5e:	d0d3      	beq.n	8000a08 <__cmpdf2+0x1c>
 8000a60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdrcmple>:
 8000a68:	4684      	mov	ip, r0
 8000a6a:	4610      	mov	r0, r2
 8000a6c:	4662      	mov	r2, ip
 8000a6e:	468c      	mov	ip, r1
 8000a70:	4619      	mov	r1, r3
 8000a72:	4663      	mov	r3, ip
 8000a74:	e000      	b.n	8000a78 <__aeabi_cdcmpeq>
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdcmpeq>:
 8000a78:	b501      	push	{r0, lr}
 8000a7a:	f7ff ffb7 	bl	80009ec <__cmpdf2>
 8000a7e:	2800      	cmp	r0, #0
 8000a80:	bf48      	it	mi
 8000a82:	f110 0f00 	cmnmi.w	r0, #0
 8000a86:	bd01      	pop	{r0, pc}

08000a88 <__aeabi_dcmpeq>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff fff4 	bl	8000a78 <__aeabi_cdcmpeq>
 8000a90:	bf0c      	ite	eq
 8000a92:	2001      	moveq	r0, #1
 8000a94:	2000      	movne	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmplt>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffea 	bl	8000a78 <__aeabi_cdcmpeq>
 8000aa4:	bf34      	ite	cc
 8000aa6:	2001      	movcc	r0, #1
 8000aa8:	2000      	movcs	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmple>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffe0 	bl	8000a78 <__aeabi_cdcmpeq>
 8000ab8:	bf94      	ite	ls
 8000aba:	2001      	movls	r0, #1
 8000abc:	2000      	movhi	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpge>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffce 	bl	8000a68 <__aeabi_cdrcmple>
 8000acc:	bf94      	ite	ls
 8000ace:	2001      	movls	r0, #1
 8000ad0:	2000      	movhi	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmpgt>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffc4 	bl	8000a68 <__aeabi_cdrcmple>
 8000ae0:	bf34      	ite	cc
 8000ae2:	2001      	movcc	r0, #1
 8000ae4:	2000      	movcs	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpun>:
 8000aec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x10>
 8000af6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afa:	d10a      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000afc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x20>
 8000b06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0a:	d102      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	f04f 0001 	mov.w	r0, #1
 8000b16:	4770      	bx	lr

08000b18 <__aeabi_d2iz>:
 8000b18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b20:	d215      	bcs.n	8000b4e <__aeabi_d2iz+0x36>
 8000b22:	d511      	bpl.n	8000b48 <__aeabi_d2iz+0x30>
 8000b24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b2c:	d912      	bls.n	8000b54 <__aeabi_d2iz+0x3c>
 8000b2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b42:	bf18      	it	ne
 8000b44:	4240      	negne	r0, r0
 8000b46:	4770      	bx	lr
 8000b48:	f04f 0000 	mov.w	r0, #0
 8000b4c:	4770      	bx	lr
 8000b4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b52:	d105      	bne.n	8000b60 <__aeabi_d2iz+0x48>
 8000b54:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b58:	bf08      	it	eq
 8000b5a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b5e:	4770      	bx	lr
 8000b60:	f04f 0000 	mov.w	r0, #0
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2uiz>:
 8001110:	0042      	lsls	r2, r0, #1
 8001112:	d20e      	bcs.n	8001132 <__aeabi_f2uiz+0x22>
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30b      	bcc.n	8001132 <__aeabi_f2uiz+0x22>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d409      	bmi.n	8001138 <__aeabi_f2uiz+0x28>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	fa23 f002 	lsr.w	r0, r3, r2
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr
 8001138:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800113c:	d101      	bne.n	8001142 <__aeabi_f2uiz+0x32>
 800113e:	0242      	lsls	r2, r0, #9
 8001140:	d102      	bne.n	8001148 <__aeabi_f2uiz+0x38>
 8001142:	f04f 30ff 	mov.w	r0, #4294967295
 8001146:	4770      	bx	lr
 8001148:	f04f 0000 	mov.w	r0, #0
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop

08001150 <disp_get_buf_addr>:
};

// ============================================
// ============================================

__forceinline char* const disp_get_buf_addr(DISP_COORDS) { return &disp.buf[disp.cur_screen][DISP_COORDS_FLATTENED]; }
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	4603      	mov	r3, r0
 8001158:	460a      	mov	r2, r1
 800115a:	71fb      	strb	r3, [r7, #7]
 800115c:	4613      	mov	r3, r2
 800115e:	71bb      	strb	r3, [r7, #6]
 8001160:	4b0d      	ldr	r3, [pc, #52]	; (8001198 <disp_get_buf_addr+0x48>)
 8001162:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 8001166:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800116a:	b2db      	uxtb	r3, r3
 800116c:	4619      	mov	r1, r3
 800116e:	79ba      	ldrb	r2, [r7, #6]
 8001170:	4613      	mov	r3, r2
 8001172:	011b      	lsls	r3, r3, #4
 8001174:	1a9b      	subs	r3, r3, r2
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	461a      	mov	r2, r3
 800117a:	79fb      	ldrb	r3, [r7, #7]
 800117c:	4413      	add	r3, r2
 800117e:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001182:	fb01 f202 	mul.w	r2, r1, r2
 8001186:	4413      	add	r3, r2
 8001188:	4a03      	ldr	r2, [pc, #12]	; (8001198 <disp_get_buf_addr+0x48>)
 800118a:	4413      	add	r3, r2
 800118c:	4618      	mov	r0, r3
 800118e:	370c      	adds	r7, #12
 8001190:	46bd      	mov	sp, r7
 8001192:	bc80      	pop	{r7}
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	2000022c 	.word	0x2000022c

0800119c <disp_init>:
}

// ============================================
// ============================================

void disp_init(void) {
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
	// __disable_irq();
	LCD_INIT();
 80011a0:	f000 f920 	bl	80013e4 <LCD_INIT>
	// __enable_irq();
//	disp.page_last_update_tick = get_tick();
}
 80011a4:	bf00      	nop
 80011a6:	bd80      	pop	{r7, pc}

080011a8 <disp_prints>:

void disp_print_f(DISP_COORDS, float f) { sprintf(disp_get_buf_addr(row, col), "%f", f); }

void disp_print_s(DISP_COORDS, const char* str) { strcpy(disp_get_buf_addr(row, col), str); }

u8 disp_prints(DISP_COORDS, const char* str, ...) {
 80011a8:	b40c      	push	{r2, r3}
 80011aa:	b580      	push	{r7, lr}
 80011ac:	b084      	sub	sp, #16
 80011ae:	af00      	add	r7, sp, #0
 80011b0:	4603      	mov	r3, r0
 80011b2:	460a      	mov	r2, r1
 80011b4:	71fb      	strb	r3, [r7, #7]
 80011b6:	4613      	mov	r3, r2
 80011b8:	71bb      	strb	r3, [r7, #6]
	va_list args;
	va_start(args, str);
 80011ba:	f107 031c 	add.w	r3, r7, #28
 80011be:	60bb      	str	r3, [r7, #8]
 80011c0:	79fb      	ldrb	r3, [r7, #7]
 80011c2:	73fb      	strb	r3, [r7, #15]
 80011c4:	79bb      	ldrb	r3, [r7, #6]
 80011c6:	73bb      	strb	r3, [r7, #14]
__forceinline char* const disp_get_buf_addr(DISP_COORDS) { return &disp.buf[disp.cur_screen][DISP_COORDS_FLATTENED]; }
 80011c8:	4b12      	ldr	r3, [pc, #72]	; (8001214 <disp_prints+0x6c>)
 80011ca:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 80011ce:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	4619      	mov	r1, r3
 80011d6:	7bba      	ldrb	r2, [r7, #14]
 80011d8:	4613      	mov	r3, r2
 80011da:	011b      	lsls	r3, r3, #4
 80011dc:	1a9b      	subs	r3, r3, r2
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	461a      	mov	r2, r3
 80011e2:	7bfb      	ldrb	r3, [r7, #15]
 80011e4:	4413      	add	r3, r2
 80011e6:	f44f 7216 	mov.w	r2, #600	; 0x258
 80011ea:	fb01 f202 	mul.w	r2, r1, r2
 80011ee:	4413      	add	r3, r2
 80011f0:	4a08      	ldr	r2, [pc, #32]	; (8001214 <disp_prints+0x6c>)
 80011f2:	4413      	add	r3, r2
	vsprintf(disp_get_buf_addr(col, row), str, args);
 80011f4:	68ba      	ldr	r2, [r7, #8]
 80011f6:	69b9      	ldr	r1, [r7, #24]
 80011f8:	4618      	mov	r0, r3
 80011fa:	f005 fbfb 	bl	80069f4 <vsiprintf>
	va_end(args);
	return ++row;
 80011fe:	79bb      	ldrb	r3, [r7, #6]
 8001200:	3301      	adds	r3, #1
 8001202:	71bb      	strb	r3, [r7, #6]
 8001204:	79bb      	ldrb	r3, [r7, #6]
}
 8001206:	4618      	mov	r0, r3
 8001208:	3710      	adds	r7, #16
 800120a:	46bd      	mov	sp, r7
 800120c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001210:	b002      	add	sp, #8
 8001212:	4770      	bx	lr
 8001214:	2000022c 	.word	0x2000022c

08001218 <disp_update>:

void disp_update(void) {
 8001218:	b5b0      	push	{r4, r5, r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800121e:	b672      	cpsid	i
}
 8001220:	bf00      	nop
	__disable_irq();

	for (u8 r = 0; r < DISP_MAX_ROW; ++r) {
 8001222:	2300      	movs	r3, #0
 8001224:	71fb      	strb	r3, [r7, #7]
 8001226:	e069      	b.n	80012fc <disp_update+0xe4>
		for (u8 c = 0; c < DISP_MAX_COL; ++c) {
 8001228:	2300      	movs	r3, #0
 800122a:	71bb      	strb	r3, [r7, #6]
 800122c:	e060      	b.n	80012f0 <disp_update+0xd8>
 800122e:	79bb      	ldrb	r3, [r7, #6]
 8001230:	717b      	strb	r3, [r7, #5]
 8001232:	79fb      	ldrb	r3, [r7, #7]
 8001234:	713b      	strb	r3, [r7, #4]
	return disp.buf[disp.cur_screen][DISP_COORDS_FLATTENED] != disp.buf[0x01 ^ disp.cur_screen][DISP_COORDS_FLATTENED];
 8001236:	4b3e      	ldr	r3, [pc, #248]	; (8001330 <disp_update+0x118>)
 8001238:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 800123c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001240:	b2db      	uxtb	r3, r3
 8001242:	4618      	mov	r0, r3
 8001244:	793a      	ldrb	r2, [r7, #4]
 8001246:	4613      	mov	r3, r2
 8001248:	011b      	lsls	r3, r3, #4
 800124a:	1a9b      	subs	r3, r3, r2
 800124c:	005b      	lsls	r3, r3, #1
 800124e:	461a      	mov	r2, r3
 8001250:	797b      	ldrb	r3, [r7, #5]
 8001252:	4413      	add	r3, r2
 8001254:	4936      	ldr	r1, [pc, #216]	; (8001330 <disp_update+0x118>)
 8001256:	f44f 7216 	mov.w	r2, #600	; 0x258
 800125a:	fb00 f202 	mul.w	r2, r0, r2
 800125e:	440a      	add	r2, r1
 8001260:	4413      	add	r3, r2
 8001262:	7819      	ldrb	r1, [r3, #0]
 8001264:	4b32      	ldr	r3, [pc, #200]	; (8001330 <disp_update+0x118>)
 8001266:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 800126a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800126e:	b2db      	uxtb	r3, r3
 8001270:	f083 0301 	eor.w	r3, r3, #1
 8001274:	b2db      	uxtb	r3, r3
 8001276:	461c      	mov	r4, r3
 8001278:	793a      	ldrb	r2, [r7, #4]
 800127a:	4613      	mov	r3, r2
 800127c:	011b      	lsls	r3, r3, #4
 800127e:	1a9b      	subs	r3, r3, r2
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	461a      	mov	r2, r3
 8001284:	797b      	ldrb	r3, [r7, #5]
 8001286:	4413      	add	r3, r2
 8001288:	4829      	ldr	r0, [pc, #164]	; (8001330 <disp_update+0x118>)
 800128a:	f44f 7216 	mov.w	r2, #600	; 0x258
 800128e:	fb04 f202 	mul.w	r2, r4, r2
 8001292:	4402      	add	r2, r0
 8001294:	4413      	add	r3, r2
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	4299      	cmp	r1, r3
 800129a:	bf14      	ite	ne
 800129c:	2301      	movne	r3, #1
 800129e:	2300      	moveq	r3, #0
 80012a0:	b2db      	uxtb	r3, r3
			if (disp_changed(c, r)) {
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d021      	beq.n	80012ea <disp_update+0xd2>
				LCD_DrawChar((u16)c * WIDTH_EN_CHAR, (u16)r * HEIGHT_EN_CHAR,
 80012a6:	79bb      	ldrb	r3, [r7, #6]
 80012a8:	b29b      	uxth	r3, r3
 80012aa:	00db      	lsls	r3, r3, #3
 80012ac:	b298      	uxth	r0, r3
 80012ae:	79fb      	ldrb	r3, [r7, #7]
 80012b0:	b29b      	uxth	r3, r3
 80012b2:	011b      	lsls	r3, r3, #4
 80012b4:	b299      	uxth	r1, r3
							 disp.buf[disp.cur_screen][(u16)r * DISP_MAX_COL + c]);
 80012b6:	4b1e      	ldr	r3, [pc, #120]	; (8001330 <disp_update+0x118>)
 80012b8:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 80012bc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	461d      	mov	r5, r3
 80012c4:	79fa      	ldrb	r2, [r7, #7]
 80012c6:	4613      	mov	r3, r2
 80012c8:	011b      	lsls	r3, r3, #4
 80012ca:	1a9b      	subs	r3, r3, r2
 80012cc:	005b      	lsls	r3, r3, #1
 80012ce:	461a      	mov	r2, r3
 80012d0:	79bb      	ldrb	r3, [r7, #6]
 80012d2:	4413      	add	r3, r2
				LCD_DrawChar((u16)c * WIDTH_EN_CHAR, (u16)r * HEIGHT_EN_CHAR,
 80012d4:	4c16      	ldr	r4, [pc, #88]	; (8001330 <disp_update+0x118>)
 80012d6:	f44f 7216 	mov.w	r2, #600	; 0x258
 80012da:	fb05 f202 	mul.w	r2, r5, r2
 80012de:	4422      	add	r2, r4
 80012e0:	4413      	add	r3, r2
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	461a      	mov	r2, r3
 80012e6:	f000 fc41 	bl	8001b6c <LCD_DrawChar>
		for (u8 c = 0; c < DISP_MAX_COL; ++c) {
 80012ea:	79bb      	ldrb	r3, [r7, #6]
 80012ec:	3301      	adds	r3, #1
 80012ee:	71bb      	strb	r3, [r7, #6]
 80012f0:	79bb      	ldrb	r3, [r7, #6]
 80012f2:	2b1d      	cmp	r3, #29
 80012f4:	d99b      	bls.n	800122e <disp_update+0x16>
	for (u8 r = 0; r < DISP_MAX_ROW; ++r) {
 80012f6:	79fb      	ldrb	r3, [r7, #7]
 80012f8:	3301      	adds	r3, #1
 80012fa:	71fb      	strb	r3, [r7, #7]
 80012fc:	79fb      	ldrb	r3, [r7, #7]
 80012fe:	2b13      	cmp	r3, #19
 8001300:	d992      	bls.n	8001228 <disp_update+0x10>
  __ASM volatile ("cpsie i" : : : "memory");
 8001302:	b662      	cpsie	i
}
 8001304:	bf00      	nop
		}
	}

	__enable_irq();

	disp.cur_screen ^= 1; // toggle screen buffer
 8001306:	4b0a      	ldr	r3, [pc, #40]	; (8001330 <disp_update+0x118>)
 8001308:	f893 34b8 	ldrb.w	r3, [r3, #1208]	; 0x4b8
 800130c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001310:	b2db      	uxtb	r3, r3
 8001312:	f083 0301 	eor.w	r3, r3, #1
 8001316:	b2d9      	uxtb	r1, r3
 8001318:	4a05      	ldr	r2, [pc, #20]	; (8001330 <disp_update+0x118>)
 800131a:	f892 34b8 	ldrb.w	r3, [r2, #1208]	; 0x4b8
 800131e:	f361 0341 	bfi	r3, r1, #1, #1
 8001322:	f882 34b8 	strb.w	r3, [r2, #1208]	; 0x4b8
}
 8001326:	bf00      	nop
 8001328:	3708      	adds	r7, #8
 800132a:	46bd      	mov	sp, r7
 800132c:	bdb0      	pop	{r4, r5, r7, pc}
 800132e:	bf00      	nop
 8001330:	2000022c 	.word	0x2000022c

08001334 <disp_page>:

static void disp_page(u32 tick) {
 8001334:	b580      	push	{r7, lr}
 8001336:	b084      	sub	sp, #16
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
	//	if (tick - disp.page_last_update_tick < 20)
	//		return;

	u8 r = 0;
 800133c:	2300      	movs	r3, #0
 800133e:	73fb      	strb	r3, [r7, #15]

	 disp_prints(0, r++, "Test 2: %d", tick);
 8001340:	7bf9      	ldrb	r1, [r7, #15]
 8001342:	1c4b      	adds	r3, r1, #1
 8001344:	73fb      	strb	r3, [r7, #15]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	4a0e      	ldr	r2, [pc, #56]	; (8001384 <disp_page+0x50>)
 800134a:	2000      	movs	r0, #0
 800134c:	f7ff ff2c 	bl	80011a8 <disp_prints>

	switch (disp.cur_page) {
 8001350:	4b0d      	ldr	r3, [pc, #52]	; (8001388 <disp_page+0x54>)
 8001352:	f893 34b0 	ldrb.w	r3, [r3, #1200]	; 0x4b0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d009      	beq.n	800136e <disp_page+0x3a>
 800135a:	2b01      	cmp	r3, #1
 800135c:	d000      	beq.n	8001360 <disp_page+0x2c>
			// disp_print_s(DISP_MAX_COL / 2 - 2, DISP_MAX_ROW - 1, "HOME");
		} break;
		case RH_PAGE: {
			r = rh_controller_page(r);
		} break;
		default: break;
 800135e:	e007      	b.n	8001370 <disp_page+0x3c>
			r = rh_controller_page(r);
 8001360:	7bfb      	ldrb	r3, [r7, #15]
 8001362:	4618      	mov	r0, r3
 8001364:	f000 fc54 	bl	8001c10 <rh_controller_page>
 8001368:	4603      	mov	r3, r0
 800136a:	73fb      	strb	r3, [r7, #15]
		} break;
 800136c:	e000      	b.n	8001370 <disp_page+0x3c>
		} break;
 800136e:	bf00      	nop
	}

	disp_update();
 8001370:	f7ff ff52 	bl	8001218 <disp_update>
	disp.page_last_update_tick = tick;
 8001374:	4a04      	ldr	r2, [pc, #16]	; (8001388 <disp_page+0x54>)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	f8c2 34b4 	str.w	r3, [r2, #1204]	; 0x4b4
}
 800137c:	bf00      	nop
 800137e:	3710      	adds	r7, #16
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	08008cd0 	.word	0x08008cd0
 8001388:	2000022c 	.word	0x2000022c

0800138c <display_task>:

inline void disp_set_page(Display_Page_t page) { disp.cur_page = page; }

void disp_clear(void) { memset(disp.buf, 0, DISP_MAX_ROW * DISP_MAX_COL); }

void display_task(void const* arguments) {
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
	disp_init();
 8001394:	f7ff ff02 	bl	800119c <disp_init>
	osDelay(100);
 8001398:	2064      	movs	r0, #100	; 0x64
 800139a:	f003 fb4d 	bl	8004a38 <osDelay>

	//	LCD_Rst();
	u32 last_tick = get_tick();
 800139e:	f001 fb15 	bl	80029cc <HAL_GetTick>
 80013a2:	4603      	mov	r3, r0
 80013a4:	60fb      	str	r3, [r7, #12]
	while (1) {
		osDelayUntil(&last_tick, 1);
 80013a6:	f107 030c 	add.w	r3, r7, #12
 80013aa:	2101      	movs	r1, #1
 80013ac:	4618      	mov	r0, r3
 80013ae:	f003 fb57 	bl	8004a60 <osDelayUntil>
		disp_page(last_tick);
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	4618      	mov	r0, r3
 80013b6:	f7ff ffbd 	bl	8001334 <disp_page>
		//		disp_page(get_tick());
		osDelay(100);
 80013ba:	2064      	movs	r0, #100	; 0x64
 80013bc:	f003 fb3c 	bl	8004a38 <osDelay>
		osDelayUntil(&last_tick, 1);
 80013c0:	e7f1      	b.n	80013a6 <display_task+0x1a>

080013c2 <Delay>:
void LCD_REG_Config(void);
void LCD_FillColor(uint32_t ulAmout_Point, uint16_t usColor);
uint16_t LCD_Read_PixelData(void);


void Delay(__IO uint32_t nCount) {
 80013c2:	b480      	push	{r7}
 80013c4:	b083      	sub	sp, #12
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	6078      	str	r0, [r7, #4]
	for (; nCount != 0; nCount--)
 80013ca:	e002      	b.n	80013d2 <Delay+0x10>
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	3b01      	subs	r3, #1
 80013d0:	607b      	str	r3, [r7, #4]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d1f9      	bne.n	80013cc <Delay+0xa>
		;
}
 80013d8:	bf00      	nop
 80013da:	bf00      	nop
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	bc80      	pop	{r7}
 80013e2:	4770      	bx	lr

080013e4 <LCD_INIT>:

void LCD_INIT(void) {
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af02      	add	r7, sp, #8
 80013ea:	2301      	movs	r3, #1
 80013ec:	71fb      	strb	r3, [r7, #7]
	Delay(0xAFFf << 2);
}


__forceinline void LCD_BackLed_Control(FunctionalState enumState) {
	if (enumState)
 80013ee:	79fb      	ldrb	r3, [r7, #7]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d006      	beq.n	8001402 <LCD_INIT+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT, LCD_BK_PIN, GPIO_PIN_RESET);
 80013f4:	2200      	movs	r2, #0
 80013f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013fa:	480e      	ldr	r0, [pc, #56]	; (8001434 <LCD_INIT+0x50>)
 80013fc:	f001 fd88 	bl	8002f10 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT, LCD_BK_PIN, GPIO_PIN_SET);
}
 8001400:	e005      	b.n	800140e <LCD_INIT+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT, LCD_BK_PIN, GPIO_PIN_SET);
 8001402:	2201      	movs	r2, #1
 8001404:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001408:	480a      	ldr	r0, [pc, #40]	; (8001434 <LCD_INIT+0x50>)
 800140a:	f001 fd81 	bl	8002f10 <HAL_GPIO_WritePin>
}
 800140e:	bf00      	nop
	LCD_Rst();
 8001410:	f000 f812 	bl	8001438 <LCD_Rst>
	LCD_REG_Config();
 8001414:	f000 f828 	bl	8001468 <LCD_REG_Config>
	LCD_Clear(0, 0, 240, 320, BACKGROUND);
 8001418:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800141c:	9300      	str	r3, [sp, #0]
 800141e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001422:	22f0      	movs	r2, #240	; 0xf0
 8001424:	2100      	movs	r1, #0
 8001426:	2000      	movs	r0, #0
 8001428:	f000 fb7c 	bl	8001b24 <LCD_Clear>
}
 800142c:	bf00      	nop
 800142e:	3708      	adds	r7, #8
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	40011400 	.word	0x40011400

08001438 <LCD_Rst>:
void LCD_Rst(void) {
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 800143c:	2200      	movs	r2, #0
 800143e:	2102      	movs	r1, #2
 8001440:	4807      	ldr	r0, [pc, #28]	; (8001460 <LCD_Rst+0x28>)
 8001442:	f001 fd65 	bl	8002f10 <HAL_GPIO_WritePin>
	Delay(0xAFFf << 2);
 8001446:	4807      	ldr	r0, [pc, #28]	; (8001464 <LCD_Rst+0x2c>)
 8001448:	f7ff ffbb 	bl	80013c2 <Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 800144c:	2201      	movs	r2, #1
 800144e:	2102      	movs	r1, #2
 8001450:	4803      	ldr	r0, [pc, #12]	; (8001460 <LCD_Rst+0x28>)
 8001452:	f001 fd5d 	bl	8002f10 <HAL_GPIO_WritePin>
	Delay(0xAFFf << 2);
 8001456:	4803      	ldr	r0, [pc, #12]	; (8001464 <LCD_Rst+0x2c>)
 8001458:	f7ff ffb3 	bl	80013c2 <Delay>
}
 800145c:	bf00      	nop
 800145e:	bd80      	pop	{r7, pc}
 8001460:	40011800 	.word	0x40011800
 8001464:	0002bffc 	.word	0x0002bffc

08001468 <LCD_REG_Config>:


__forceinline uint16_t LCD_Read_Data(void) { return (*(__IO uint16_t*)(FSMC_Addr_LCD_DATA)); }


void LCD_REG_Config(void) {
 8001468:	b580      	push	{r7, lr}
 800146a:	b0ae      	sub	sp, #184	; 0xb8
 800146c:	af00      	add	r7, sp, #0
 800146e:	23cf      	movs	r3, #207	; 0xcf
 8001470:	807b      	strh	r3, [r7, #2]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001472:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001476:	887b      	ldrh	r3, [r7, #2]
 8001478:	8013      	strh	r3, [r2, #0]
 800147a:	bf00      	nop
 800147c:	2300      	movs	r3, #0
 800147e:	80bb      	strh	r3, [r7, #4]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001480:	4ab4      	ldr	r2, [pc, #720]	; (8001754 <LCD_REG_Config+0x2ec>)
 8001482:	88bb      	ldrh	r3, [r7, #4]
 8001484:	8013      	strh	r3, [r2, #0]
 8001486:	bf00      	nop
 8001488:	2381      	movs	r3, #129	; 0x81
 800148a:	80fb      	strh	r3, [r7, #6]
 800148c:	4ab1      	ldr	r2, [pc, #708]	; (8001754 <LCD_REG_Config+0x2ec>)
 800148e:	88fb      	ldrh	r3, [r7, #6]
 8001490:	8013      	strh	r3, [r2, #0]
 8001492:	bf00      	nop
 8001494:	2330      	movs	r3, #48	; 0x30
 8001496:	813b      	strh	r3, [r7, #8]
 8001498:	4aae      	ldr	r2, [pc, #696]	; (8001754 <LCD_REG_Config+0x2ec>)
 800149a:	893b      	ldrh	r3, [r7, #8]
 800149c:	8013      	strh	r3, [r2, #0]
 800149e:	bf00      	nop
 80014a0:	23ed      	movs	r3, #237	; 0xed
 80014a2:	817b      	strh	r3, [r7, #10]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80014a4:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80014a8:	897b      	ldrh	r3, [r7, #10]
 80014aa:	8013      	strh	r3, [r2, #0]
 80014ac:	bf00      	nop
 80014ae:	2364      	movs	r3, #100	; 0x64
 80014b0:	81bb      	strh	r3, [r7, #12]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80014b2:	4aa8      	ldr	r2, [pc, #672]	; (8001754 <LCD_REG_Config+0x2ec>)
 80014b4:	89bb      	ldrh	r3, [r7, #12]
 80014b6:	8013      	strh	r3, [r2, #0]
 80014b8:	bf00      	nop
 80014ba:	2303      	movs	r3, #3
 80014bc:	81fb      	strh	r3, [r7, #14]
 80014be:	4aa5      	ldr	r2, [pc, #660]	; (8001754 <LCD_REG_Config+0x2ec>)
 80014c0:	89fb      	ldrh	r3, [r7, #14]
 80014c2:	8013      	strh	r3, [r2, #0]
 80014c4:	bf00      	nop
 80014c6:	2312      	movs	r3, #18
 80014c8:	823b      	strh	r3, [r7, #16]
 80014ca:	4aa2      	ldr	r2, [pc, #648]	; (8001754 <LCD_REG_Config+0x2ec>)
 80014cc:	8a3b      	ldrh	r3, [r7, #16]
 80014ce:	8013      	strh	r3, [r2, #0]
 80014d0:	bf00      	nop
 80014d2:	2381      	movs	r3, #129	; 0x81
 80014d4:	827b      	strh	r3, [r7, #18]
 80014d6:	4a9f      	ldr	r2, [pc, #636]	; (8001754 <LCD_REG_Config+0x2ec>)
 80014d8:	8a7b      	ldrh	r3, [r7, #18]
 80014da:	8013      	strh	r3, [r2, #0]
 80014dc:	bf00      	nop
 80014de:	23e8      	movs	r3, #232	; 0xe8
 80014e0:	82bb      	strh	r3, [r7, #20]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80014e2:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80014e6:	8abb      	ldrh	r3, [r7, #20]
 80014e8:	8013      	strh	r3, [r2, #0]
 80014ea:	bf00      	nop
 80014ec:	2385      	movs	r3, #133	; 0x85
 80014ee:	82fb      	strh	r3, [r7, #22]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80014f0:	4a98      	ldr	r2, [pc, #608]	; (8001754 <LCD_REG_Config+0x2ec>)
 80014f2:	8afb      	ldrh	r3, [r7, #22]
 80014f4:	8013      	strh	r3, [r2, #0]
 80014f6:	bf00      	nop
 80014f8:	2310      	movs	r3, #16
 80014fa:	833b      	strh	r3, [r7, #24]
 80014fc:	4a95      	ldr	r2, [pc, #596]	; (8001754 <LCD_REG_Config+0x2ec>)
 80014fe:	8b3b      	ldrh	r3, [r7, #24]
 8001500:	8013      	strh	r3, [r2, #0]
 8001502:	bf00      	nop
 8001504:	2378      	movs	r3, #120	; 0x78
 8001506:	837b      	strh	r3, [r7, #26]
 8001508:	4a92      	ldr	r2, [pc, #584]	; (8001754 <LCD_REG_Config+0x2ec>)
 800150a:	8b7b      	ldrh	r3, [r7, #26]
 800150c:	8013      	strh	r3, [r2, #0]
 800150e:	bf00      	nop
 8001510:	23cb      	movs	r3, #203	; 0xcb
 8001512:	83bb      	strh	r3, [r7, #28]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001514:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001518:	8bbb      	ldrh	r3, [r7, #28]
 800151a:	8013      	strh	r3, [r2, #0]
 800151c:	bf00      	nop
 800151e:	2339      	movs	r3, #57	; 0x39
 8001520:	83fb      	strh	r3, [r7, #30]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001522:	4a8c      	ldr	r2, [pc, #560]	; (8001754 <LCD_REG_Config+0x2ec>)
 8001524:	8bfb      	ldrh	r3, [r7, #30]
 8001526:	8013      	strh	r3, [r2, #0]
 8001528:	bf00      	nop
 800152a:	232c      	movs	r3, #44	; 0x2c
 800152c:	843b      	strh	r3, [r7, #32]
 800152e:	4a89      	ldr	r2, [pc, #548]	; (8001754 <LCD_REG_Config+0x2ec>)
 8001530:	8c3b      	ldrh	r3, [r7, #32]
 8001532:	8013      	strh	r3, [r2, #0]
 8001534:	bf00      	nop
 8001536:	2300      	movs	r3, #0
 8001538:	847b      	strh	r3, [r7, #34]	; 0x22
 800153a:	4a86      	ldr	r2, [pc, #536]	; (8001754 <LCD_REG_Config+0x2ec>)
 800153c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800153e:	8013      	strh	r3, [r2, #0]
 8001540:	bf00      	nop
 8001542:	2334      	movs	r3, #52	; 0x34
 8001544:	84bb      	strh	r3, [r7, #36]	; 0x24
 8001546:	4a83      	ldr	r2, [pc, #524]	; (8001754 <LCD_REG_Config+0x2ec>)
 8001548:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800154a:	8013      	strh	r3, [r2, #0]
 800154c:	bf00      	nop
 800154e:	2302      	movs	r3, #2
 8001550:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001552:	4a80      	ldr	r2, [pc, #512]	; (8001754 <LCD_REG_Config+0x2ec>)
 8001554:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001556:	8013      	strh	r3, [r2, #0]
 8001558:	bf00      	nop
 800155a:	23f7      	movs	r3, #247	; 0xf7
 800155c:	853b      	strh	r3, [r7, #40]	; 0x28
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 800155e:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001562:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001564:	8013      	strh	r3, [r2, #0]
 8001566:	bf00      	nop
 8001568:	2320      	movs	r3, #32
 800156a:	857b      	strh	r3, [r7, #42]	; 0x2a
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 800156c:	4a79      	ldr	r2, [pc, #484]	; (8001754 <LCD_REG_Config+0x2ec>)
 800156e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001570:	8013      	strh	r3, [r2, #0]
 8001572:	bf00      	nop
 8001574:	23ea      	movs	r3, #234	; 0xea
 8001576:	85bb      	strh	r3, [r7, #44]	; 0x2c
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001578:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 800157c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800157e:	8013      	strh	r3, [r2, #0]
 8001580:	bf00      	nop
 8001582:	2300      	movs	r3, #0
 8001584:	85fb      	strh	r3, [r7, #46]	; 0x2e
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001586:	4a73      	ldr	r2, [pc, #460]	; (8001754 <LCD_REG_Config+0x2ec>)
 8001588:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800158a:	8013      	strh	r3, [r2, #0]
 800158c:	bf00      	nop
 800158e:	2300      	movs	r3, #0
 8001590:	863b      	strh	r3, [r7, #48]	; 0x30
 8001592:	4a70      	ldr	r2, [pc, #448]	; (8001754 <LCD_REG_Config+0x2ec>)
 8001594:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001596:	8013      	strh	r3, [r2, #0]
 8001598:	bf00      	nop
 800159a:	23b1      	movs	r3, #177	; 0xb1
 800159c:	867b      	strh	r3, [r7, #50]	; 0x32
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 800159e:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80015a2:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80015a4:	8013      	strh	r3, [r2, #0]
 80015a6:	bf00      	nop
 80015a8:	2300      	movs	r3, #0
 80015aa:	86bb      	strh	r3, [r7, #52]	; 0x34
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80015ac:	4a69      	ldr	r2, [pc, #420]	; (8001754 <LCD_REG_Config+0x2ec>)
 80015ae:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80015b0:	8013      	strh	r3, [r2, #0]
 80015b2:	bf00      	nop
 80015b4:	231b      	movs	r3, #27
 80015b6:	86fb      	strh	r3, [r7, #54]	; 0x36
 80015b8:	4a66      	ldr	r2, [pc, #408]	; (8001754 <LCD_REG_Config+0x2ec>)
 80015ba:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80015bc:	8013      	strh	r3, [r2, #0]
 80015be:	bf00      	nop
 80015c0:	23b6      	movs	r3, #182	; 0xb6
 80015c2:	873b      	strh	r3, [r7, #56]	; 0x38
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80015c4:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80015c8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80015ca:	8013      	strh	r3, [r2, #0]
 80015cc:	bf00      	nop
 80015ce:	230a      	movs	r3, #10
 80015d0:	877b      	strh	r3, [r7, #58]	; 0x3a
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80015d2:	4a60      	ldr	r2, [pc, #384]	; (8001754 <LCD_REG_Config+0x2ec>)
 80015d4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80015d6:	8013      	strh	r3, [r2, #0]
 80015d8:	bf00      	nop
 80015da:	23a2      	movs	r3, #162	; 0xa2
 80015dc:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80015de:	4a5d      	ldr	r2, [pc, #372]	; (8001754 <LCD_REG_Config+0x2ec>)
 80015e0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80015e2:	8013      	strh	r3, [r2, #0]
 80015e4:	bf00      	nop
 80015e6:	23c0      	movs	r3, #192	; 0xc0
 80015e8:	87fb      	strh	r3, [r7, #62]	; 0x3e
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80015ea:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80015ee:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80015f0:	8013      	strh	r3, [r2, #0]
 80015f2:	bf00      	nop
 80015f4:	2335      	movs	r3, #53	; 0x35
 80015f6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80015fa:	4a56      	ldr	r2, [pc, #344]	; (8001754 <LCD_REG_Config+0x2ec>)
 80015fc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001600:	8013      	strh	r3, [r2, #0]
 8001602:	bf00      	nop
 8001604:	23c1      	movs	r3, #193	; 0xc1
 8001606:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 800160a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 800160e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8001612:	8013      	strh	r3, [r2, #0]
 8001614:	bf00      	nop
 8001616:	2311      	movs	r3, #17
 8001618:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 800161c:	4a4d      	ldr	r2, [pc, #308]	; (8001754 <LCD_REG_Config+0x2ec>)
 800161e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8001622:	8013      	strh	r3, [r2, #0]
 8001624:	bf00      	nop
 8001626:	23c5      	movs	r3, #197	; 0xc5
 8001628:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 800162c:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001630:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001634:	8013      	strh	r3, [r2, #0]
 8001636:	bf00      	nop
 8001638:	2345      	movs	r3, #69	; 0x45
 800163a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 800163e:	4a45      	ldr	r2, [pc, #276]	; (8001754 <LCD_REG_Config+0x2ec>)
 8001640:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001644:	8013      	strh	r3, [r2, #0]
 8001646:	bf00      	nop
 8001648:	2345      	movs	r3, #69	; 0x45
 800164a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800164e:	4a41      	ldr	r2, [pc, #260]	; (8001754 <LCD_REG_Config+0x2ec>)
 8001650:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001654:	8013      	strh	r3, [r2, #0]
 8001656:	bf00      	nop
 8001658:	23c7      	movs	r3, #199	; 0xc7
 800165a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 800165e:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001662:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8001666:	8013      	strh	r3, [r2, #0]
 8001668:	bf00      	nop
 800166a:	23a2      	movs	r3, #162	; 0xa2
 800166c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001670:	4a38      	ldr	r2, [pc, #224]	; (8001754 <LCD_REG_Config+0x2ec>)
 8001672:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001676:	8013      	strh	r3, [r2, #0]
 8001678:	bf00      	nop
 800167a:	23f2      	movs	r3, #242	; 0xf2
 800167c:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001680:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001684:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001688:	8013      	strh	r3, [r2, #0]
 800168a:	bf00      	nop
 800168c:	2300      	movs	r3, #0
 800168e:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001692:	4a30      	ldr	r2, [pc, #192]	; (8001754 <LCD_REG_Config+0x2ec>)
 8001694:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8001698:	8013      	strh	r3, [r2, #0]
 800169a:	bf00      	nop
 800169c:	2326      	movs	r3, #38	; 0x26
 800169e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80016a2:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80016a6:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80016aa:	8013      	strh	r3, [r2, #0]
 80016ac:	bf00      	nop
 80016ae:	2301      	movs	r3, #1
 80016b0:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80016b4:	4a27      	ldr	r2, [pc, #156]	; (8001754 <LCD_REG_Config+0x2ec>)
 80016b6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80016ba:	8013      	strh	r3, [r2, #0]
 80016bc:	bf00      	nop
 80016be:	23e0      	movs	r3, #224	; 0xe0
 80016c0:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80016c4:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80016c8:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 80016cc:	8013      	strh	r3, [r2, #0]
 80016ce:	bf00      	nop
 80016d0:	230f      	movs	r3, #15
 80016d2:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80016d6:	4a1f      	ldr	r2, [pc, #124]	; (8001754 <LCD_REG_Config+0x2ec>)
 80016d8:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 80016dc:	8013      	strh	r3, [r2, #0]
 80016de:	bf00      	nop
 80016e0:	2326      	movs	r3, #38	; 0x26
 80016e2:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 80016e6:	4a1b      	ldr	r2, [pc, #108]	; (8001754 <LCD_REG_Config+0x2ec>)
 80016e8:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80016ec:	8013      	strh	r3, [r2, #0]
 80016ee:	bf00      	nop
 80016f0:	2324      	movs	r3, #36	; 0x24
 80016f2:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 80016f6:	4a17      	ldr	r2, [pc, #92]	; (8001754 <LCD_REG_Config+0x2ec>)
 80016f8:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80016fc:	8013      	strh	r3, [r2, #0]
 80016fe:	bf00      	nop
 8001700:	230b      	movs	r3, #11
 8001702:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
 8001706:	4a13      	ldr	r2, [pc, #76]	; (8001754 <LCD_REG_Config+0x2ec>)
 8001708:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800170c:	8013      	strh	r3, [r2, #0]
 800170e:	bf00      	nop
 8001710:	230e      	movs	r3, #14
 8001712:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8001716:	4a0f      	ldr	r2, [pc, #60]	; (8001754 <LCD_REG_Config+0x2ec>)
 8001718:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800171c:	8013      	strh	r3, [r2, #0]
 800171e:	bf00      	nop
 8001720:	2309      	movs	r3, #9
 8001722:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8001726:	4a0b      	ldr	r2, [pc, #44]	; (8001754 <LCD_REG_Config+0x2ec>)
 8001728:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800172c:	8013      	strh	r3, [r2, #0]
 800172e:	bf00      	nop
 8001730:	2354      	movs	r3, #84	; 0x54
 8001732:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8001736:	4a07      	ldr	r2, [pc, #28]	; (8001754 <LCD_REG_Config+0x2ec>)
 8001738:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800173c:	8013      	strh	r3, [r2, #0]
 800173e:	bf00      	nop
 8001740:	23a8      	movs	r3, #168	; 0xa8
 8001742:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 8001746:	4a03      	ldr	r2, [pc, #12]	; (8001754 <LCD_REG_Config+0x2ec>)
 8001748:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 800174c:	8013      	strh	r3, [r2, #0]
 800174e:	bf00      	nop
 8001750:	2346      	movs	r3, #70	; 0x46
 8001752:	e001      	b.n	8001758 <LCD_REG_Config+0x2f0>
 8001754:	60020000 	.word	0x60020000
 8001758:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 800175c:	4aa1      	ldr	r2, [pc, #644]	; (80019e4 <LCD_REG_Config+0x57c>)
 800175e:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8001762:	8013      	strh	r3, [r2, #0]
 8001764:	bf00      	nop
 8001766:	230c      	movs	r3, #12
 8001768:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 800176c:	4a9d      	ldr	r2, [pc, #628]	; (80019e4 <LCD_REG_Config+0x57c>)
 800176e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8001772:	8013      	strh	r3, [r2, #0]
 8001774:	bf00      	nop
 8001776:	2317      	movs	r3, #23
 8001778:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
 800177c:	4a99      	ldr	r2, [pc, #612]	; (80019e4 <LCD_REG_Config+0x57c>)
 800177e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8001782:	8013      	strh	r3, [r2, #0]
 8001784:	bf00      	nop
 8001786:	2309      	movs	r3, #9
 8001788:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
 800178c:	4a95      	ldr	r2, [pc, #596]	; (80019e4 <LCD_REG_Config+0x57c>)
 800178e:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8001792:	8013      	strh	r3, [r2, #0]
 8001794:	bf00      	nop
 8001796:	230f      	movs	r3, #15
 8001798:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
 800179c:	4a91      	ldr	r2, [pc, #580]	; (80019e4 <LCD_REG_Config+0x57c>)
 800179e:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 80017a2:	8013      	strh	r3, [r2, #0]
 80017a4:	bf00      	nop
 80017a6:	2307      	movs	r3, #7
 80017a8:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
 80017ac:	4a8d      	ldr	r2, [pc, #564]	; (80019e4 <LCD_REG_Config+0x57c>)
 80017ae:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 80017b2:	8013      	strh	r3, [r2, #0]
 80017b4:	bf00      	nop
 80017b6:	2300      	movs	r3, #0
 80017b8:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
 80017bc:	4a89      	ldr	r2, [pc, #548]	; (80019e4 <LCD_REG_Config+0x57c>)
 80017be:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 80017c2:	8013      	strh	r3, [r2, #0]
 80017c4:	bf00      	nop
 80017c6:	23e1      	movs	r3, #225	; 0xe1
 80017c8:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80017cc:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80017d0:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80017d4:	8013      	strh	r3, [r2, #0]
 80017d6:	bf00      	nop
 80017d8:	2300      	movs	r3, #0
 80017da:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80017de:	4a81      	ldr	r2, [pc, #516]	; (80019e4 <LCD_REG_Config+0x57c>)
 80017e0:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80017e4:	8013      	strh	r3, [r2, #0]
 80017e6:	bf00      	nop
 80017e8:	2319      	movs	r3, #25
 80017ea:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 80017ee:	4a7d      	ldr	r2, [pc, #500]	; (80019e4 <LCD_REG_Config+0x57c>)
 80017f0:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80017f4:	8013      	strh	r3, [r2, #0]
 80017f6:	bf00      	nop
 80017f8:	231b      	movs	r3, #27
 80017fa:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 80017fe:	4a79      	ldr	r2, [pc, #484]	; (80019e4 <LCD_REG_Config+0x57c>)
 8001800:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8001804:	8013      	strh	r3, [r2, #0]
 8001806:	bf00      	nop
 8001808:	2304      	movs	r3, #4
 800180a:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
 800180e:	4a75      	ldr	r2, [pc, #468]	; (80019e4 <LCD_REG_Config+0x57c>)
 8001810:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 8001814:	8013      	strh	r3, [r2, #0]
 8001816:	bf00      	nop
 8001818:	2310      	movs	r3, #16
 800181a:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
 800181e:	4a71      	ldr	r2, [pc, #452]	; (80019e4 <LCD_REG_Config+0x57c>)
 8001820:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8001824:	8013      	strh	r3, [r2, #0]
 8001826:	bf00      	nop
 8001828:	2307      	movs	r3, #7
 800182a:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
 800182e:	4a6d      	ldr	r2, [pc, #436]	; (80019e4 <LCD_REG_Config+0x57c>)
 8001830:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8001834:	8013      	strh	r3, [r2, #0]
 8001836:	bf00      	nop
 8001838:	232a      	movs	r3, #42	; 0x2a
 800183a:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
 800183e:	4a69      	ldr	r2, [pc, #420]	; (80019e4 <LCD_REG_Config+0x57c>)
 8001840:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8001844:	8013      	strh	r3, [r2, #0]
 8001846:	bf00      	nop
 8001848:	2347      	movs	r3, #71	; 0x47
 800184a:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 800184e:	4a65      	ldr	r2, [pc, #404]	; (80019e4 <LCD_REG_Config+0x57c>)
 8001850:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8001854:	8013      	strh	r3, [r2, #0]
 8001856:	bf00      	nop
 8001858:	2339      	movs	r3, #57	; 0x39
 800185a:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800185e:	4a61      	ldr	r2, [pc, #388]	; (80019e4 <LCD_REG_Config+0x57c>)
 8001860:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8001864:	8013      	strh	r3, [r2, #0]
 8001866:	bf00      	nop
 8001868:	2303      	movs	r3, #3
 800186a:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
 800186e:	4a5d      	ldr	r2, [pc, #372]	; (80019e4 <LCD_REG_Config+0x57c>)
 8001870:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 8001874:	8013      	strh	r3, [r2, #0]
 8001876:	bf00      	nop
 8001878:	2306      	movs	r3, #6
 800187a:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 800187e:	4a59      	ldr	r2, [pc, #356]	; (80019e4 <LCD_REG_Config+0x57c>)
 8001880:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8001884:	8013      	strh	r3, [r2, #0]
 8001886:	bf00      	nop
 8001888:	2306      	movs	r3, #6
 800188a:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
 800188e:	4a55      	ldr	r2, [pc, #340]	; (80019e4 <LCD_REG_Config+0x57c>)
 8001890:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 8001894:	8013      	strh	r3, [r2, #0]
 8001896:	bf00      	nop
 8001898:	2330      	movs	r3, #48	; 0x30
 800189a:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
 800189e:	4a51      	ldr	r2, [pc, #324]	; (80019e4 <LCD_REG_Config+0x57c>)
 80018a0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 80018a4:	8013      	strh	r3, [r2, #0]
 80018a6:	bf00      	nop
 80018a8:	2338      	movs	r3, #56	; 0x38
 80018aa:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 80018ae:	4a4d      	ldr	r2, [pc, #308]	; (80019e4 <LCD_REG_Config+0x57c>)
 80018b0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 80018b4:	8013      	strh	r3, [r2, #0]
 80018b6:	bf00      	nop
 80018b8:	230f      	movs	r3, #15
 80018ba:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
 80018be:	4a49      	ldr	r2, [pc, #292]	; (80019e4 <LCD_REG_Config+0x57c>)
 80018c0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80018c4:	8013      	strh	r3, [r2, #0]
 80018c6:	bf00      	nop
 80018c8:	2336      	movs	r3, #54	; 0x36
 80018ca:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80018ce:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80018d2:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 80018d6:	8013      	strh	r3, [r2, #0]
 80018d8:	bf00      	nop
 80018da:	23c8      	movs	r3, #200	; 0xc8
 80018dc:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80018e0:	4a40      	ldr	r2, [pc, #256]	; (80019e4 <LCD_REG_Config+0x57c>)
 80018e2:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80018e6:	8013      	strh	r3, [r2, #0]
 80018e8:	bf00      	nop
 80018ea:	232a      	movs	r3, #42	; 0x2a
 80018ec:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80018f0:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80018f4:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80018f8:	8013      	strh	r3, [r2, #0]
 80018fa:	bf00      	nop
 80018fc:	2300      	movs	r3, #0
 80018fe:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001902:	4a38      	ldr	r2, [pc, #224]	; (80019e4 <LCD_REG_Config+0x57c>)
 8001904:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8001908:	8013      	strh	r3, [r2, #0]
 800190a:	bf00      	nop
 800190c:	2300      	movs	r3, #0
 800190e:	f8a7 30a0 	strh.w	r3, [r7, #160]	; 0xa0
 8001912:	4a34      	ldr	r2, [pc, #208]	; (80019e4 <LCD_REG_Config+0x57c>)
 8001914:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 8001918:	8013      	strh	r3, [r2, #0]
 800191a:	bf00      	nop
 800191c:	2300      	movs	r3, #0
 800191e:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2
 8001922:	4a30      	ldr	r2, [pc, #192]	; (80019e4 <LCD_REG_Config+0x57c>)
 8001924:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8001928:	8013      	strh	r3, [r2, #0]
 800192a:	bf00      	nop
 800192c:	23ef      	movs	r3, #239	; 0xef
 800192e:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
 8001932:	4a2c      	ldr	r2, [pc, #176]	; (80019e4 <LCD_REG_Config+0x57c>)
 8001934:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8001938:	8013      	strh	r3, [r2, #0]
 800193a:	bf00      	nop
 800193c:	232b      	movs	r3, #43	; 0x2b
 800193e:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001942:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001946:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 800194a:	8013      	strh	r3, [r2, #0]
 800194c:	bf00      	nop
 800194e:	2300      	movs	r3, #0
 8001950:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001954:	4a23      	ldr	r2, [pc, #140]	; (80019e4 <LCD_REG_Config+0x57c>)
 8001956:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 800195a:	8013      	strh	r3, [r2, #0]
 800195c:	bf00      	nop
 800195e:	2300      	movs	r3, #0
 8001960:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8001964:	4a1f      	ldr	r2, [pc, #124]	; (80019e4 <LCD_REG_Config+0x57c>)
 8001966:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800196a:	8013      	strh	r3, [r2, #0]
 800196c:	bf00      	nop
 800196e:	2301      	movs	r3, #1
 8001970:	f8a7 30ac 	strh.w	r3, [r7, #172]	; 0xac
 8001974:	4a1b      	ldr	r2, [pc, #108]	; (80019e4 <LCD_REG_Config+0x57c>)
 8001976:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 800197a:	8013      	strh	r3, [r2, #0]
 800197c:	bf00      	nop
 800197e:	233f      	movs	r3, #63	; 0x3f
 8001980:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
 8001984:	4a17      	ldr	r2, [pc, #92]	; (80019e4 <LCD_REG_Config+0x57c>)
 8001986:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 800198a:	8013      	strh	r3, [r2, #0]
 800198c:	bf00      	nop
 800198e:	233a      	movs	r3, #58	; 0x3a
 8001990:	f8a7 30b0 	strh.w	r3, [r7, #176]	; 0xb0
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001994:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001998:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	; 0xb0
 800199c:	8013      	strh	r3, [r2, #0]
 800199e:	bf00      	nop
 80019a0:	2355      	movs	r3, #85	; 0x55
 80019a2:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 80019a6:	4a0f      	ldr	r2, [pc, #60]	; (80019e4 <LCD_REG_Config+0x57c>)
 80019a8:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 80019ac:	8013      	strh	r3, [r2, #0]
 80019ae:	bf00      	nop
 80019b0:	2311      	movs	r3, #17
 80019b2:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80019b6:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80019ba:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 80019be:	8013      	strh	r3, [r2, #0]
 80019c0:	bf00      	nop
	LCD_Write_Cmd(0x3a);
	LCD_Write_Data(0x55);

	/* Sleep Out (11h)  */
	LCD_Write_Cmd(0x11);
	Delay(0xAFFf << 2);
 80019c2:	4809      	ldr	r0, [pc, #36]	; (80019e8 <LCD_REG_Config+0x580>)
 80019c4:	f7ff fcfd 	bl	80013c2 <Delay>
 80019c8:	2329      	movs	r3, #41	; 0x29
 80019ca:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 80019ce:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80019d2:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 80019d6:	8013      	strh	r3, [r2, #0]
 80019d8:	bf00      	nop
	DEBUG_DELAY();

	/* Display ON (29h) */
	LCD_Write_Cmd(0x29);
}
 80019da:	bf00      	nop
 80019dc:	37b8      	adds	r7, #184	; 0xb8
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	60020000 	.word	0x60020000
 80019e8:	0002bffc 	.word	0x0002bffc

080019ec <LCD_OpenWindow>:


void LCD_OpenWindow(uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight) {
 80019ec:	b490      	push	{r4, r7}
 80019ee:	b088      	sub	sp, #32
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	4604      	mov	r4, r0
 80019f4:	4608      	mov	r0, r1
 80019f6:	4611      	mov	r1, r2
 80019f8:	461a      	mov	r2, r3
 80019fa:	4623      	mov	r3, r4
 80019fc:	80fb      	strh	r3, [r7, #6]
 80019fe:	4603      	mov	r3, r0
 8001a00:	80bb      	strh	r3, [r7, #4]
 8001a02:	460b      	mov	r3, r1
 8001a04:	807b      	strh	r3, [r7, #2]
 8001a06:	4613      	mov	r3, r2
 8001a08:	803b      	strh	r3, [r7, #0]
 8001a0a:	232a      	movs	r3, #42	; 0x2a
 8001a0c:	81bb      	strh	r3, [r7, #12]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001a0e:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001a12:	89bb      	ldrh	r3, [r7, #12]
 8001a14:	8013      	strh	r3, [r2, #0]
 8001a16:	bf00      	nop
	LCD_Write_Cmd(CMD_Set_COLUMN);
	LCD_Write_Data(usCOLUMN >> 8);
 8001a18:	88fb      	ldrh	r3, [r7, #6]
 8001a1a:	0a1b      	lsrs	r3, r3, #8
 8001a1c:	b29b      	uxth	r3, r3
 8001a1e:	81fb      	strh	r3, [r7, #14]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001a20:	4a2b      	ldr	r2, [pc, #172]	; (8001ad0 <LCD_OpenWindow+0xe4>)
 8001a22:	89fb      	ldrh	r3, [r7, #14]
 8001a24:	8013      	strh	r3, [r2, #0]
 8001a26:	bf00      	nop
	LCD_Write_Data(usCOLUMN & 0xff);
 8001a28:	88fb      	ldrh	r3, [r7, #6]
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	b29b      	uxth	r3, r3
 8001a2e:	823b      	strh	r3, [r7, #16]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001a30:	4a27      	ldr	r2, [pc, #156]	; (8001ad0 <LCD_OpenWindow+0xe4>)
 8001a32:	8a3b      	ldrh	r3, [r7, #16]
 8001a34:	8013      	strh	r3, [r2, #0]
 8001a36:	bf00      	nop
	LCD_Write_Data((usCOLUMN + usWidth - 1) >> 8);
 8001a38:	88fa      	ldrh	r2, [r7, #6]
 8001a3a:	887b      	ldrh	r3, [r7, #2]
 8001a3c:	4413      	add	r3, r2
 8001a3e:	3b01      	subs	r3, #1
 8001a40:	121b      	asrs	r3, r3, #8
 8001a42:	b29b      	uxth	r3, r3
 8001a44:	827b      	strh	r3, [r7, #18]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001a46:	4a22      	ldr	r2, [pc, #136]	; (8001ad0 <LCD_OpenWindow+0xe4>)
 8001a48:	8a7b      	ldrh	r3, [r7, #18]
 8001a4a:	8013      	strh	r3, [r2, #0]
 8001a4c:	bf00      	nop
	LCD_Write_Data((usCOLUMN + usWidth - 1) & 0xff);
 8001a4e:	88fa      	ldrh	r2, [r7, #6]
 8001a50:	887b      	ldrh	r3, [r7, #2]
 8001a52:	4413      	add	r3, r2
 8001a54:	b29b      	uxth	r3, r3
 8001a56:	3b01      	subs	r3, #1
 8001a58:	b29b      	uxth	r3, r3
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	b29b      	uxth	r3, r3
 8001a5e:	82bb      	strh	r3, [r7, #20]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001a60:	4a1b      	ldr	r2, [pc, #108]	; (8001ad0 <LCD_OpenWindow+0xe4>)
 8001a62:	8abb      	ldrh	r3, [r7, #20]
 8001a64:	8013      	strh	r3, [r2, #0]
 8001a66:	bf00      	nop
 8001a68:	232b      	movs	r3, #43	; 0x2b
 8001a6a:	82fb      	strh	r3, [r7, #22]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001a6c:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001a70:	8afb      	ldrh	r3, [r7, #22]
 8001a72:	8013      	strh	r3, [r2, #0]
 8001a74:	bf00      	nop

	LCD_Write_Cmd(CMD_Set_PAGE);
	LCD_Write_Data(usPAGE >> 8);
 8001a76:	88bb      	ldrh	r3, [r7, #4]
 8001a78:	0a1b      	lsrs	r3, r3, #8
 8001a7a:	b29b      	uxth	r3, r3
 8001a7c:	833b      	strh	r3, [r7, #24]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001a7e:	4a14      	ldr	r2, [pc, #80]	; (8001ad0 <LCD_OpenWindow+0xe4>)
 8001a80:	8b3b      	ldrh	r3, [r7, #24]
 8001a82:	8013      	strh	r3, [r2, #0]
 8001a84:	bf00      	nop
	LCD_Write_Data(usPAGE & 0xff);
 8001a86:	88bb      	ldrh	r3, [r7, #4]
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	837b      	strh	r3, [r7, #26]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001a8e:	4a10      	ldr	r2, [pc, #64]	; (8001ad0 <LCD_OpenWindow+0xe4>)
 8001a90:	8b7b      	ldrh	r3, [r7, #26]
 8001a92:	8013      	strh	r3, [r2, #0]
 8001a94:	bf00      	nop
	LCD_Write_Data((usPAGE + usHeight - 1) >> 8);
 8001a96:	88ba      	ldrh	r2, [r7, #4]
 8001a98:	883b      	ldrh	r3, [r7, #0]
 8001a9a:	4413      	add	r3, r2
 8001a9c:	3b01      	subs	r3, #1
 8001a9e:	121b      	asrs	r3, r3, #8
 8001aa0:	b29b      	uxth	r3, r3
 8001aa2:	83bb      	strh	r3, [r7, #28]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001aa4:	4a0a      	ldr	r2, [pc, #40]	; (8001ad0 <LCD_OpenWindow+0xe4>)
 8001aa6:	8bbb      	ldrh	r3, [r7, #28]
 8001aa8:	8013      	strh	r3, [r2, #0]
 8001aaa:	bf00      	nop
	LCD_Write_Data((usPAGE + usHeight - 1) & 0xff);
 8001aac:	88ba      	ldrh	r2, [r7, #4]
 8001aae:	883b      	ldrh	r3, [r7, #0]
 8001ab0:	4413      	add	r3, r2
 8001ab2:	b29b      	uxth	r3, r3
 8001ab4:	3b01      	subs	r3, #1
 8001ab6:	b29b      	uxth	r3, r3
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	b29b      	uxth	r3, r3
 8001abc:	83fb      	strh	r3, [r7, #30]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001abe:	4a04      	ldr	r2, [pc, #16]	; (8001ad0 <LCD_OpenWindow+0xe4>)
 8001ac0:	8bfb      	ldrh	r3, [r7, #30]
 8001ac2:	8013      	strh	r3, [r2, #0]
 8001ac4:	bf00      	nop
}
 8001ac6:	bf00      	nop
 8001ac8:	3720      	adds	r7, #32
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bc90      	pop	{r4, r7}
 8001ace:	4770      	bx	lr
 8001ad0:	60020000 	.word	0x60020000

08001ad4 <LCD_FillColor>:


void LCD_FillColor(uint32_t usPoint, uint16_t usColor) {
 8001ad4:	b480      	push	{r7}
 8001ad6:	b085      	sub	sp, #20
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	460b      	mov	r3, r1
 8001ade:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60fb      	str	r3, [r7, #12]
 8001ae4:	232c      	movs	r3, #44	; 0x2c
 8001ae6:	817b      	strh	r3, [r7, #10]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001ae8:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001aec:	897b      	ldrh	r3, [r7, #10]
 8001aee:	8013      	strh	r3, [r2, #0]
 8001af0:	bf00      	nop

	/* memory write */
	LCD_Write_Cmd(CMD_SetPixel);

	for (i = 0; i < usPoint; i++)
 8001af2:	2300      	movs	r3, #0
 8001af4:	60fb      	str	r3, [r7, #12]
 8001af6:	e008      	b.n	8001b0a <LCD_FillColor+0x36>
 8001af8:	887b      	ldrh	r3, [r7, #2]
 8001afa:	813b      	strh	r3, [r7, #8]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001afc:	4a08      	ldr	r2, [pc, #32]	; (8001b20 <LCD_FillColor+0x4c>)
 8001afe:	893b      	ldrh	r3, [r7, #8]
 8001b00:	8013      	strh	r3, [r2, #0]
 8001b02:	bf00      	nop
	for (i = 0; i < usPoint; i++)
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	3301      	adds	r3, #1
 8001b08:	60fb      	str	r3, [r7, #12]
 8001b0a:	68fa      	ldr	r2, [r7, #12]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	429a      	cmp	r2, r3
 8001b10:	d3f2      	bcc.n	8001af8 <LCD_FillColor+0x24>
		LCD_Write_Data(usColor);
}
 8001b12:	bf00      	nop
 8001b14:	bf00      	nop
 8001b16:	3714      	adds	r7, #20
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bc80      	pop	{r7}
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	60020000 	.word	0x60020000

08001b24 <LCD_Clear>:


void LCD_Clear(uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor) {
 8001b24:	b590      	push	{r4, r7, lr}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	4604      	mov	r4, r0
 8001b2c:	4608      	mov	r0, r1
 8001b2e:	4611      	mov	r1, r2
 8001b30:	461a      	mov	r2, r3
 8001b32:	4623      	mov	r3, r4
 8001b34:	80fb      	strh	r3, [r7, #6]
 8001b36:	4603      	mov	r3, r0
 8001b38:	80bb      	strh	r3, [r7, #4]
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	807b      	strh	r3, [r7, #2]
 8001b3e:	4613      	mov	r3, r2
 8001b40:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow(usCOLUMN, usPAGE, usWidth, usHeight);
 8001b42:	883b      	ldrh	r3, [r7, #0]
 8001b44:	887a      	ldrh	r2, [r7, #2]
 8001b46:	88b9      	ldrh	r1, [r7, #4]
 8001b48:	88f8      	ldrh	r0, [r7, #6]
 8001b4a:	f7ff ff4f 	bl	80019ec <LCD_OpenWindow>
	LCD_FillColor(usWidth * usHeight, usColor);
 8001b4e:	887b      	ldrh	r3, [r7, #2]
 8001b50:	883a      	ldrh	r2, [r7, #0]
 8001b52:	fb02 f303 	mul.w	r3, r2, r3
 8001b56:	461a      	mov	r2, r3
 8001b58:	8b3b      	ldrh	r3, [r7, #24]
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4610      	mov	r0, r2
 8001b5e:	f7ff ffb9 	bl	8001ad4 <LCD_FillColor>
}
 8001b62:	bf00      	nop
 8001b64:	370c      	adds	r7, #12
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd90      	pop	{r4, r7, pc}
	...

08001b6c <LCD_DrawChar>:
		}
	}
}


void LCD_DrawChar(uint16_t usC, uint16_t usP, const char cChar) {
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b086      	sub	sp, #24
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	4603      	mov	r3, r0
 8001b74:	80fb      	strh	r3, [r7, #6]
 8001b76:	460b      	mov	r3, r1
 8001b78:	80bb      	strh	r3, [r7, #4]
 8001b7a:	4613      	mov	r3, r2
 8001b7c:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;


	ucRelativePositon = cChar - ' ';
 8001b7e:	78fb      	ldrb	r3, [r7, #3]
 8001b80:	3b20      	subs	r3, #32
 8001b82:	753b      	strb	r3, [r7, #20]

	LCD_OpenWindow(usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR);
 8001b84:	88b9      	ldrh	r1, [r7, #4]
 8001b86:	88f8      	ldrh	r0, [r7, #6]
 8001b88:	2310      	movs	r3, #16
 8001b8a:	2208      	movs	r2, #8
 8001b8c:	f7ff ff2e 	bl	80019ec <LCD_OpenWindow>
 8001b90:	232c      	movs	r3, #44	; 0x2c
 8001b92:	827b      	strh	r3, [r7, #18]
__forceinline void LCD_Write_Cmd(uint16_t usCmd) { *(__IO uint16_t*)(FSMC_Addr_LCD_CMD) = usCmd; }
 8001b94:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001b98:	8a7b      	ldrh	r3, [r7, #18]
 8001b9a:	8013      	strh	r3, [r2, #0]
 8001b9c:	bf00      	nop

	LCD_Write_Cmd(CMD_SetPixel);

	for (ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage++) {
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	75bb      	strb	r3, [r7, #22]
 8001ba2:	e028      	b.n	8001bf6 <LCD_DrawChar+0x8a>
		ucTemp = ucAscii_1608[ucRelativePositon][ucPage];
 8001ba4:	7d3a      	ldrb	r2, [r7, #20]
 8001ba6:	7dbb      	ldrb	r3, [r7, #22]
 8001ba8:	4917      	ldr	r1, [pc, #92]	; (8001c08 <LCD_DrawChar+0x9c>)
 8001baa:	0112      	lsls	r2, r2, #4
 8001bac:	440a      	add	r2, r1
 8001bae:	4413      	add	r3, r2
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	75fb      	strb	r3, [r7, #23]

		for (ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn++) {
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	757b      	strb	r3, [r7, #21]
 8001bb8:	e017      	b.n	8001bea <LCD_DrawChar+0x7e>
			if (ucTemp & 0x01)
 8001bba:	7dfb      	ldrb	r3, [r7, #23]
 8001bbc:	f003 0301 	and.w	r3, r3, #1
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d005      	beq.n	8001bd0 <LCD_DrawChar+0x64>
 8001bc4:	231f      	movs	r3, #31
 8001bc6:	823b      	strh	r3, [r7, #16]
__forceinline void LCD_Write_Data(uint16_t usData) { *(__IO uint16_t*)(FSMC_Addr_LCD_DATA) = usData; }
 8001bc8:	4a10      	ldr	r2, [pc, #64]	; (8001c0c <LCD_DrawChar+0xa0>)
 8001bca:	8a3b      	ldrh	r3, [r7, #16]
 8001bcc:	8013      	strh	r3, [r2, #0]
 8001bce:	e006      	b.n	8001bde <LCD_DrawChar+0x72>
 8001bd0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bd4:	81fb      	strh	r3, [r7, #14]
 8001bd6:	4a0d      	ldr	r2, [pc, #52]	; (8001c0c <LCD_DrawChar+0xa0>)
 8001bd8:	89fb      	ldrh	r3, [r7, #14]
 8001bda:	8013      	strh	r3, [r2, #0]
 8001bdc:	bf00      	nop
				LCD_Write_Data(0x001F);

			else
				LCD_Write_Data(0xFFFF);

			ucTemp >>= 1;
 8001bde:	7dfb      	ldrb	r3, [r7, #23]
 8001be0:	085b      	lsrs	r3, r3, #1
 8001be2:	75fb      	strb	r3, [r7, #23]
		for (ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn++) {
 8001be4:	7d7b      	ldrb	r3, [r7, #21]
 8001be6:	3301      	adds	r3, #1
 8001be8:	757b      	strb	r3, [r7, #21]
 8001bea:	7d7b      	ldrb	r3, [r7, #21]
 8001bec:	2b07      	cmp	r3, #7
 8001bee:	d9e4      	bls.n	8001bba <LCD_DrawChar+0x4e>
	for (ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage++) {
 8001bf0:	7dbb      	ldrb	r3, [r7, #22]
 8001bf2:	3301      	adds	r3, #1
 8001bf4:	75bb      	strb	r3, [r7, #22]
 8001bf6:	7dbb      	ldrb	r3, [r7, #22]
 8001bf8:	2b0f      	cmp	r3, #15
 8001bfa:	d9d3      	bls.n	8001ba4 <LCD_DrawChar+0x38>
		}
	}
}
 8001bfc:	bf00      	nop
 8001bfe:	bf00      	nop
 8001c00:	3718      	adds	r7, #24
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	08008d80 	.word	0x08008d80
 8001c0c:	60020000 	.word	0x60020000

08001c10 <rh_controller_page>:

// ============================================ //
// =============== Display Page =============== //
// ============================================ //

u8 rh_controller_page(u8 r) {
 8001c10:	b5b0      	push	{r4, r5, r7, lr}
 8001c12:	b086      	sub	sp, #24
 8001c14:	af04      	add	r7, sp, #16
 8001c16:	4603      	mov	r3, r0
 8001c18:	71fb      	strb	r3, [r7, #7]
	disp_print(0, r++, "State: %d", rh.state);
 8001c1a:	79fb      	ldrb	r3, [r7, #7]
 8001c1c:	1c5a      	adds	r2, r3, #1
 8001c1e:	71fa      	strb	r2, [r7, #7]
 8001c20:	4619      	mov	r1, r3
 8001c22:	2000      	movs	r0, #0
 8001c24:	f7ff fa94 	bl	8001150 <disp_get_buf_addr>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	4a18      	ldr	r2, [pc, #96]	; (8001c8c <rh_controller_page+0x7c>)
 8001c2c:	7812      	ldrb	r2, [r2, #0]
 8001c2e:	4918      	ldr	r1, [pc, #96]	; (8001c90 <rh_controller_page+0x80>)
 8001c30:	4618      	mov	r0, r3
 8001c32:	f004 fea9 	bl	8006988 <siprintf>
	disp_print(0, r++, "Pos: %d, %d, %d, %d, %d", rh.finger[0].pos, rh.finger[1].pos, rh.finger[2].pos,
 8001c36:	79fb      	ldrb	r3, [r7, #7]
 8001c38:	1c5a      	adds	r2, r3, #1
 8001c3a:	71fa      	strb	r2, [r7, #7]
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	2000      	movs	r0, #0
 8001c40:	f7ff fa86 	bl	8001150 <disp_get_buf_addr>
 8001c44:	4b11      	ldr	r3, [pc, #68]	; (8001c8c <rh_controller_page+0x7c>)
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	785b      	ldrb	r3, [r3, #1]
 8001c4a:	461c      	mov	r4, r3
 8001c4c:	4b0f      	ldr	r3, [pc, #60]	; (8001c8c <rh_controller_page+0x7c>)
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	3308      	adds	r3, #8
 8001c52:	785b      	ldrb	r3, [r3, #1]
 8001c54:	461d      	mov	r5, r3
 8001c56:	4b0d      	ldr	r3, [pc, #52]	; (8001c8c <rh_controller_page+0x7c>)
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	3310      	adds	r3, #16
 8001c5c:	785b      	ldrb	r3, [r3, #1]
 8001c5e:	461a      	mov	r2, r3
 8001c60:	4b0a      	ldr	r3, [pc, #40]	; (8001c8c <rh_controller_page+0x7c>)
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	3318      	adds	r3, #24
 8001c66:	785b      	ldrb	r3, [r3, #1]
 8001c68:	4619      	mov	r1, r3
 8001c6a:	4b08      	ldr	r3, [pc, #32]	; (8001c8c <rh_controller_page+0x7c>)
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	3320      	adds	r3, #32
 8001c70:	785b      	ldrb	r3, [r3, #1]
 8001c72:	9302      	str	r3, [sp, #8]
 8001c74:	9101      	str	r1, [sp, #4]
 8001c76:	9200      	str	r2, [sp, #0]
 8001c78:	462b      	mov	r3, r5
 8001c7a:	4622      	mov	r2, r4
 8001c7c:	4905      	ldr	r1, [pc, #20]	; (8001c94 <rh_controller_page+0x84>)
 8001c7e:	f004 fe83 	bl	8006988 <siprintf>
			   rh.finger[3].pos, rh.finger[4].pos);
	return r;
 8001c82:	79fb      	ldrb	r3, [r7, #7]
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	3708      	adds	r7, #8
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bdb0      	pop	{r4, r5, r7, pc}
 8001c8c:	20000000 	.word	0x20000000
 8001c90:	08008cdc 	.word	0x08008cdc
 8001c94:	08008ce8 	.word	0x08008ce8

08001c98 <clamp>:
	};
	u16 val;
} Short_Bytes_t;


static inline float clamp(float val, float lower, float upper) {
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b084      	sub	sp, #16
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	60f8      	str	r0, [r7, #12]
 8001ca0:	60b9      	str	r1, [r7, #8]
 8001ca2:	607a      	str	r2, [r7, #4]
	if (val < lower)
 8001ca4:	68b9      	ldr	r1, [r7, #8]
 8001ca6:	68f8      	ldr	r0, [r7, #12]
 8001ca8:	f7ff fa0a 	bl	80010c0 <__aeabi_fcmplt>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <clamp+0x1e>
		return lower;
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	e009      	b.n	8001cca <clamp+0x32>
	else if (val > upper)
 8001cb6:	6879      	ldr	r1, [r7, #4]
 8001cb8:	68f8      	ldr	r0, [r7, #12]
 8001cba:	f7ff fa1f 	bl	80010fc <__aeabi_fcmpgt>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d001      	beq.n	8001cc8 <clamp+0x30>
		return upper;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	e000      	b.n	8001cca <clamp+0x32>
	else
		return val;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3710      	adds	r7, #16
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
	...

08001cd4 <servo_init>:
		},
};

// ====================================================================================================================

void servo_init(void) {
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
	for (u8 servo_id = 0; servo_id < NUM_SERVOS; ++servo_id) {
 8001cda:	2300      	movs	r3, #0
 8001cdc:	71fb      	strb	r3, [r7, #7]
 8001cde:	e002      	b.n	8001ce6 <servo_init+0x12>
 8001ce0:	79fb      	ldrb	r3, [r7, #7]
 8001ce2:	3301      	adds	r3, #1
 8001ce4:	71fb      	strb	r3, [r7, #7]
 8001ce6:	79fb      	ldrb	r3, [r7, #7]
 8001ce8:	2b04      	cmp	r3, #4
 8001cea:	d9f9      	bls.n	8001ce0 <servo_init+0xc>
		//				servo[servo_id].init = true;
	}

	TIM2->PSC = SERVO_PSC;
 8001cec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001cf0:	22ff      	movs	r2, #255	; 0xff
 8001cf2:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = SERVO_ARR;
 8001cf4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001cf8:	f241 52f8 	movw	r2, #5624	; 0x15f8
 8001cfc:	62da      	str	r2, [r3, #44]	; 0x2c
	//	TIM3->PSC = SERVO_PSC;
	//	TIM3->ARR = SERVO_ARR;

	//	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
	//	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001cfe:	2108      	movs	r1, #8
 8001d00:	4805      	ldr	r0, [pc, #20]	; (8001d18 <servo_init+0x44>)
 8001d02:	f001 fe9d 	bl	8003a40 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001d06:	210c      	movs	r1, #12
 8001d08:	4803      	ldr	r0, [pc, #12]	; (8001d18 <servo_init+0x44>)
 8001d0a:	f001 fe99 	bl	8003a40 <HAL_TIM_PWM_Start>
	//	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
}
 8001d0e:	bf00      	nop
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	2000093c 	.word	0x2000093c

08001d1c <servo_apply>:
	//	servo[servo_id].last_set_pos_tick = get_tick();
}

inline i8 servo_get_pos(u8 servo_id) { return servo[servo_id].pos; }

inline void servo_apply(void) {
 8001d1c:	b590      	push	{r4, r7, lr}
 8001d1e:	b087      	sub	sp, #28
 8001d20:	af00      	add	r7, sp, #0
	u32 tick = get_tick();
 8001d22:	f000 fe53 	bl	80029cc <HAL_GetTick>
 8001d26:	6138      	str	r0, [r7, #16]
	TIM_TypeDef* tim;
	u32 ccr;

	for (u8 servo_id = 0; servo_id < NUM_SERVOS; ++servo_id) {
 8001d28:	2300      	movs	r3, #0
 8001d2a:	75fb      	strb	r3, [r7, #23]
 8001d2c:	e084      	b.n	8001e38 <servo_apply+0x11c>
		if (!_s.init)
 8001d2e:	7dfb      	ldrb	r3, [r7, #23]
 8001d30:	4a46      	ldr	r2, [pc, #280]	; (8001e4c <servo_apply+0x130>)
 8001d32:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8001d36:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d077      	beq.n	8001e30 <servo_apply+0x114>
			continue;

		tim = servo_get_tim(servo[servo_id].htim);
 8001d40:	7dfb      	ldrb	r3, [r7, #23]
 8001d42:	4a42      	ldr	r2, [pc, #264]	; (8001e4c <servo_apply+0x130>)
 8001d44:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8001d48:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	71fb      	strb	r3, [r7, #7]
__forceinline TIM_TypeDef* servo_get_tim(u8 tid) { return (tid == 2) ? TIM2 : TIM3; }
 8001d50:	79fb      	ldrb	r3, [r7, #7]
 8001d52:	2b02      	cmp	r3, #2
 8001d54:	d102      	bne.n	8001d5c <servo_apply+0x40>
 8001d56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001d5a:	e000      	b.n	8001d5e <servo_apply+0x42>
 8001d5c:	4b3c      	ldr	r3, [pc, #240]	; (8001e50 <servo_apply+0x134>)
		tim = servo_get_tim(servo[servo_id].htim);
 8001d5e:	60fb      	str	r3, [r7, #12]
		ccr = servo_pos_to_ccr(servo[servo_id].tar_pos);
 8001d60:	7dfb      	ldrb	r3, [r7, #23]
 8001d62:	4a3a      	ldr	r2, [pc, #232]	; (8001e4c <servo_apply+0x130>)
 8001d64:	00db      	lsls	r3, r3, #3
 8001d66:	4413      	add	r3, r2
 8001d68:	78db      	ldrb	r3, [r3, #3]
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7fe ffb2 	bl	8000cd4 <__aeabi_ui2f>
 8001d70:	4603      	mov	r3, r0
 8001d72:	4938      	ldr	r1, [pc, #224]	; (8001e54 <servo_apply+0x138>)
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7ff f8b9 	bl	8000eec <__aeabi_fdiv>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	4936      	ldr	r1, [pc, #216]	; (8001e58 <servo_apply+0x13c>)
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f7ff f800 	bl	8000d84 <__aeabi_fmul>
 8001d84:	4603      	mov	r3, r0
 8001d86:	4934      	ldr	r1, [pc, #208]	; (8001e58 <servo_apply+0x13c>)
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7fe fef3 	bl	8000b74 <__addsf3>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	461c      	mov	r4, r3
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d96:	4618      	mov	r0, r3
 8001d98:	f7fe ff9c 	bl	8000cd4 <__aeabi_ui2f>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	4619      	mov	r1, r3
 8001da0:	4620      	mov	r0, r4
 8001da2:	f7fe ffef 	bl	8000d84 <__aeabi_fmul>
 8001da6:	4603      	mov	r3, r0
 8001da8:	4618      	mov	r0, r3
 8001daa:	f7ff f9b1 	bl	8001110 <__aeabi_f2uiz>
 8001dae:	4603      	mov	r3, r0
 8001db0:	60bb      	str	r3, [r7, #8]

		switch (servo[servo_id].ch) {
 8001db2:	7dfb      	ldrb	r3, [r7, #23]
 8001db4:	4a25      	ldr	r2, [pc, #148]	; (8001e4c <servo_apply+0x130>)
 8001db6:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8001dba:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	2b03      	cmp	r3, #3
 8001dc2:	d81b      	bhi.n	8001dfc <servo_apply+0xe0>
 8001dc4:	a201      	add	r2, pc, #4	; (adr r2, 8001dcc <servo_apply+0xb0>)
 8001dc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dca:	bf00      	nop
 8001dcc:	08001df5 	.word	0x08001df5
 8001dd0:	08001ddd 	.word	0x08001ddd
 8001dd4:	08001de5 	.word	0x08001de5
 8001dd8:	08001ded 	.word	0x08001ded
			case 1: tim->CCR1 = ccr; break;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	68ba      	ldr	r2, [r7, #8]
 8001de0:	635a      	str	r2, [r3, #52]	; 0x34
 8001de2:	e00c      	b.n	8001dfe <servo_apply+0xe2>
			case 2: tim->CCR2 = ccr; break;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	68ba      	ldr	r2, [r7, #8]
 8001de8:	639a      	str	r2, [r3, #56]	; 0x38
 8001dea:	e008      	b.n	8001dfe <servo_apply+0xe2>
			case 3: tim->CCR3 = ccr; break;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	68ba      	ldr	r2, [r7, #8]
 8001df0:	63da      	str	r2, [r3, #60]	; 0x3c
 8001df2:	e004      	b.n	8001dfe <servo_apply+0xe2>
			case 0: tim->CCR4 = ccr; break;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	68ba      	ldr	r2, [r7, #8]
 8001df8:	641a      	str	r2, [r3, #64]	; 0x40
 8001dfa:	e000      	b.n	8001dfe <servo_apply+0xe2>
			default: break;
 8001dfc:	bf00      	nop
		}
		TIM2->CCR4 = servo_pos_to_ccr(255);
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e02:	4618      	mov	r0, r3
 8001e04:	f7fe ff66 	bl	8000cd4 <__aeabi_ui2f>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	4914      	ldr	r1, [pc, #80]	; (8001e5c <servo_apply+0x140>)
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7fe ffb9 	bl	8000d84 <__aeabi_fmul>
 8001e12:	4603      	mov	r3, r0
 8001e14:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7ff f979 	bl	8001110 <__aeabi_f2uiz>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	6423      	str	r3, [r4, #64]	; 0x40

		_s.last_apply_tick = tick;
 8001e22:	7dfb      	ldrb	r3, [r7, #23]
 8001e24:	4a09      	ldr	r2, [pc, #36]	; (8001e4c <servo_apply+0x130>)
 8001e26:	00db      	lsls	r3, r3, #3
 8001e28:	4413      	add	r3, r2
 8001e2a:	693a      	ldr	r2, [r7, #16]
 8001e2c:	605a      	str	r2, [r3, #4]
 8001e2e:	e000      	b.n	8001e32 <servo_apply+0x116>
			continue;
 8001e30:	bf00      	nop
	for (u8 servo_id = 0; servo_id < NUM_SERVOS; ++servo_id) {
 8001e32:	7dfb      	ldrb	r3, [r7, #23]
 8001e34:	3301      	adds	r3, #1
 8001e36:	75fb      	strb	r3, [r7, #23]
 8001e38:	7dfb      	ldrb	r3, [r7, #23]
 8001e3a:	2b04      	cmp	r3, #4
 8001e3c:	f67f af77 	bls.w	8001d2e <servo_apply+0x12>
	}
}
 8001e40:	bf00      	nop
 8001e42:	bf00      	nop
 8001e44:	371c      	adds	r7, #28
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd90      	pop	{r4, r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	20000008 	.word	0x20000008
 8001e50:	40000400 	.word	0x40000400
 8001e54:	437f0000 	.word	0x437f0000
 8001e58:	3d4ccccd 	.word	0x3d4ccccd
 8001e5c:	3dcccccd 	.word	0x3dcccccd

08001e60 <servo_update>:

void servo_update(u32 tick) {
 8001e60:	b5b0      	push	{r4, r5, r7, lr}
 8001e62:	b084      	sub	sp, #16
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
	u32 dt;
	for (u8 servo_id; servo_id < NUM_SERVOS; ++servo_id) {
 8001e68:	e066      	b.n	8001f38 <servo_update+0xd8>
		dt = tick - _s.last_apply_tick;
 8001e6a:	7bfb      	ldrb	r3, [r7, #15]
 8001e6c:	4a36      	ldr	r2, [pc, #216]	; (8001f48 <servo_update+0xe8>)
 8001e6e:	00db      	lsls	r3, r3, #3
 8001e70:	4413      	add	r3, r2
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	687a      	ldr	r2, [r7, #4]
 8001e76:	1ad3      	subs	r3, r2, r3
 8001e78:	60bb      	str	r3, [r7, #8]

		_s.prev = _s.pos;
 8001e7a:	7bfb      	ldrb	r3, [r7, #15]
 8001e7c:	7bfa      	ldrb	r2, [r7, #15]
 8001e7e:	4932      	ldr	r1, [pc, #200]	; (8001f48 <servo_update+0xe8>)
 8001e80:	00db      	lsls	r3, r3, #3
 8001e82:	440b      	add	r3, r1
 8001e84:	7858      	ldrb	r0, [r3, #1]
 8001e86:	4930      	ldr	r1, [pc, #192]	; (8001f48 <servo_update+0xe8>)
 8001e88:	00d3      	lsls	r3, r2, #3
 8001e8a:	440b      	add	r3, r1
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	709a      	strb	r2, [r3, #2]
		_s.pos = clamp((float)_s.pos + dt * SERVO_SPEED * ((_s.tar_pos > _s.pos) ? 1 : -1), _s.pos, _s.tar_pos);
 8001e90:	7bfb      	ldrb	r3, [r7, #15]
 8001e92:	4a2d      	ldr	r2, [pc, #180]	; (8001f48 <servo_update+0xe8>)
 8001e94:	00db      	lsls	r3, r3, #3
 8001e96:	4413      	add	r3, r2
 8001e98:	785b      	ldrb	r3, [r3, #1]
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f7fe ff1a 	bl	8000cd4 <__aeabi_ui2f>
 8001ea0:	4604      	mov	r4, r0
 8001ea2:	68b8      	ldr	r0, [r7, #8]
 8001ea4:	f7fe ff16 	bl	8000cd4 <__aeabi_ui2f>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	4928      	ldr	r1, [pc, #160]	; (8001f4c <servo_update+0xec>)
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7fe ff69 	bl	8000d84 <__aeabi_fmul>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	7bfb      	ldrb	r3, [r7, #15]
 8001eb8:	4a23      	ldr	r2, [pc, #140]	; (8001f48 <servo_update+0xe8>)
 8001eba:	00db      	lsls	r3, r3, #3
 8001ebc:	4413      	add	r3, r2
 8001ebe:	78da      	ldrb	r2, [r3, #3]
 8001ec0:	7bfb      	ldrb	r3, [r7, #15]
 8001ec2:	4921      	ldr	r1, [pc, #132]	; (8001f48 <servo_update+0xe8>)
 8001ec4:	00db      	lsls	r3, r3, #3
 8001ec6:	440b      	add	r3, r1
 8001ec8:	785b      	ldrb	r3, [r3, #1]
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	d902      	bls.n	8001ed4 <servo_update+0x74>
 8001ece:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001ed2:	e000      	b.n	8001ed6 <servo_update+0x76>
 8001ed4:	4b1e      	ldr	r3, [pc, #120]	; (8001f50 <servo_update+0xf0>)
 8001ed6:	4601      	mov	r1, r0
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7fe ff53 	bl	8000d84 <__aeabi_fmul>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	4620      	mov	r0, r4
 8001ee4:	f7fe fe46 	bl	8000b74 <__addsf3>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	461d      	mov	r5, r3
 8001eec:	7bfb      	ldrb	r3, [r7, #15]
 8001eee:	4a16      	ldr	r2, [pc, #88]	; (8001f48 <servo_update+0xe8>)
 8001ef0:	00db      	lsls	r3, r3, #3
 8001ef2:	4413      	add	r3, r2
 8001ef4:	785b      	ldrb	r3, [r3, #1]
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f7fe feec 	bl	8000cd4 <__aeabi_ui2f>
 8001efc:	4604      	mov	r4, r0
 8001efe:	7bfb      	ldrb	r3, [r7, #15]
 8001f00:	4a11      	ldr	r2, [pc, #68]	; (8001f48 <servo_update+0xe8>)
 8001f02:	00db      	lsls	r3, r3, #3
 8001f04:	4413      	add	r3, r2
 8001f06:	78db      	ldrb	r3, [r3, #3]
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7fe fee3 	bl	8000cd4 <__aeabi_ui2f>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	461a      	mov	r2, r3
 8001f12:	4621      	mov	r1, r4
 8001f14:	4628      	mov	r0, r5
 8001f16:	f7ff febf 	bl	8001c98 <clamp>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	7bfc      	ldrb	r4, [r7, #15]
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f7ff f8f6 	bl	8001110 <__aeabi_f2uiz>
 8001f24:	4603      	mov	r3, r0
 8001f26:	b2d9      	uxtb	r1, r3
 8001f28:	4a07      	ldr	r2, [pc, #28]	; (8001f48 <servo_update+0xe8>)
 8001f2a:	00e3      	lsls	r3, r4, #3
 8001f2c:	4413      	add	r3, r2
 8001f2e:	460a      	mov	r2, r1
 8001f30:	705a      	strb	r2, [r3, #1]
	for (u8 servo_id; servo_id < NUM_SERVOS; ++servo_id) {
 8001f32:	7bfb      	ldrb	r3, [r7, #15]
 8001f34:	3301      	adds	r3, #1
 8001f36:	73fb      	strb	r3, [r7, #15]
 8001f38:	7bfb      	ldrb	r3, [r7, #15]
 8001f3a:	2b04      	cmp	r3, #4
 8001f3c:	d995      	bls.n	8001e6a <servo_update+0xa>
		//	servo[servo_id].pos = (float)servo[servo_id].prev * (dt) + (float)servo[servo_id].tar_pos * (dt);
	}
}
 8001f3e:	bf00      	nop
 8001f40:	bf00      	nop
 8001f42:	3710      	adds	r7, #16
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bdb0      	pop	{r4, r5, r7, pc}
 8001f48:	20000008 	.word	0x20000008
 8001f4c:	41200000 	.word	0x41200000
 8001f50:	bf800000 	.word	0xbf800000

08001f54 <servo_task>:
	servo_set_target_pos(2, (get_tick() % 2000 < 1000) ? 255 : 0);
	servo_set_target_pos(3, (get_tick() % 2000 < 1000) ? 255 : 0);
}


void servo_task(void* const args) {
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b084      	sub	sp, #16
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
	servo_init();
 8001f5c:	f7ff feba 	bl	8001cd4 <servo_init>

	u32 tick = get_tick();
 8001f60:	f000 fd34 	bl	80029cc <HAL_GetTick>
 8001f64:	60f8      	str	r0, [r7, #12]
	while (1) {
		// servo_test();
		servo_apply();
 8001f66:	f7ff fed9 	bl	8001d1c <servo_apply>
		servo_update(tick);
 8001f6a:	68f8      	ldr	r0, [r7, #12]
 8001f6c:	f7ff ff78 	bl	8001e60 <servo_update>
		osDelay(4);
 8001f70:	2004      	movs	r0, #4
 8001f72:	f002 fd61 	bl	8004a38 <osDelay>
		servo_apply();
 8001f76:	e7f6      	b.n	8001f66 <servo_task+0x12>

08001f78 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b085      	sub	sp, #20
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	4a06      	ldr	r2, [pc, #24]	; (8001fa0 <vApplicationGetIdleTaskMemory+0x28>)
 8001f88:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001f8a:	68bb      	ldr	r3, [r7, #8]
 8001f8c:	4a05      	ldr	r2, [pc, #20]	; (8001fa4 <vApplicationGetIdleTaskMemory+0x2c>)
 8001f8e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2280      	movs	r2, #128	; 0x80
 8001f94:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001f96:	bf00      	nop
 8001f98:	3714      	adds	r7, #20
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bc80      	pop	{r7}
 8001f9e:	4770      	bx	lr
 8001fa0:	200006e8 	.word	0x200006e8
 8001fa4:	2000073c 	.word	0x2000073c

08001fa8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001fa8:	b5b0      	push	{r4, r5, r7, lr}
 8001faa:	b096      	sub	sp, #88	; 0x58
 8001fac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001fae:	f000 fce5 	bl	800297c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001fb2:	f000 f84f 	bl	8002054 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001fb6:	f000 f913 	bl	80021e0 <MX_GPIO_Init>
  MX_FSMC_Init();
 8001fba:	f000 f9a7 	bl	800230c <MX_FSMC_Init>
  MX_TIM2_Init();
 8001fbe:	f000 f88f 	bl	80020e0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	HAL_Delay(100);
 8001fc2:	2064      	movs	r0, #100	; 0x64
 8001fc4:	f000 fd0c 	bl	80029e0 <HAL_Delay>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001fc8:	4b1c      	ldr	r3, [pc, #112]	; (800203c <main+0x94>)
 8001fca:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8001fce:	461d      	mov	r5, r3
 8001fd0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fd2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fd4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001fd8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001fdc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001fe0:	2100      	movs	r1, #0
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f002 fcdc 	bl	80049a0 <osThreadCreate>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	4a15      	ldr	r2, [pc, #84]	; (8002040 <main+0x98>)
 8001fec:	6013      	str	r3, [r2, #0]

  /* definition and creation of displayTask */
  osThreadDef(displayTask, display_task, osPriorityLow, 0, 128);
 8001fee:	4b15      	ldr	r3, [pc, #84]	; (8002044 <main+0x9c>)
 8001ff0:	f107 0420 	add.w	r4, r7, #32
 8001ff4:	461d      	mov	r5, r3
 8001ff6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ff8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ffa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001ffe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  displayTaskHandle = osThreadCreate(osThread(displayTask), NULL);
 8002002:	f107 0320 	add.w	r3, r7, #32
 8002006:	2100      	movs	r1, #0
 8002008:	4618      	mov	r0, r3
 800200a:	f002 fcc9 	bl	80049a0 <osThreadCreate>
 800200e:	4603      	mov	r3, r0
 8002010:	4a0d      	ldr	r2, [pc, #52]	; (8002048 <main+0xa0>)
 8002012:	6013      	str	r3, [r2, #0]

  /* definition and creation of ServoTask */
  osThreadDef(ServoTask, servo_task, osPriorityAboveNormal, 0, 128);
 8002014:	4b0d      	ldr	r3, [pc, #52]	; (800204c <main+0xa4>)
 8002016:	1d3c      	adds	r4, r7, #4
 8002018:	461d      	mov	r5, r3
 800201a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800201c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800201e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002022:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ServoTaskHandle = osThreadCreate(osThread(ServoTask), NULL);
 8002026:	1d3b      	adds	r3, r7, #4
 8002028:	2100      	movs	r1, #0
 800202a:	4618      	mov	r0, r3
 800202c:	f002 fcb8 	bl	80049a0 <osThreadCreate>
 8002030:	4603      	mov	r3, r0
 8002032:	4a07      	ldr	r2, [pc, #28]	; (8002050 <main+0xa8>)
 8002034:	6013      	str	r3, [r2, #0]
	// rhControllerTaskHandle = osThreadCreate(osThread(rhControllerTask), NULL);

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8002036:	f002 fcac 	bl	8004992 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 800203a:	e7fe      	b.n	800203a <main+0x92>
 800203c:	08008d24 	.word	0x08008d24
 8002040:	200009cc 	.word	0x200009cc
 8002044:	08008d40 	.word	0x08008d40
 8002048:	200009d0 	.word	0x200009d0
 800204c:	08008d5c 	.word	0x08008d5c
 8002050:	200009d4 	.word	0x200009d4

08002054 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b090      	sub	sp, #64	; 0x40
 8002058:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800205a:	f107 0318 	add.w	r3, r7, #24
 800205e:	2228      	movs	r2, #40	; 0x28
 8002060:	2100      	movs	r1, #0
 8002062:	4618      	mov	r0, r3
 8002064:	f003 ff3c 	bl	8005ee0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002068:	1d3b      	adds	r3, r7, #4
 800206a:	2200      	movs	r2, #0
 800206c:	601a      	str	r2, [r3, #0]
 800206e:	605a      	str	r2, [r3, #4]
 8002070:	609a      	str	r2, [r3, #8]
 8002072:	60da      	str	r2, [r3, #12]
 8002074:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002076:	2301      	movs	r3, #1
 8002078:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800207a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800207e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002080:	2300      	movs	r3, #0
 8002082:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002084:	2301      	movs	r3, #1
 8002086:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002088:	2302      	movs	r3, #2
 800208a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800208c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002090:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002092:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002096:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002098:	f107 0318 	add.w	r3, r7, #24
 800209c:	4618      	mov	r0, r3
 800209e:	f000 ff4f 	bl	8002f40 <HAL_RCC_OscConfig>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d001      	beq.n	80020ac <SystemClock_Config+0x58>
  {
    Error_Handler();
 80020a8:	f000 f9b0 	bl	800240c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020ac:	230f      	movs	r3, #15
 80020ae:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020b0:	2302      	movs	r3, #2
 80020b2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020b4:	2300      	movs	r3, #0
 80020b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80020b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80020be:	2300      	movs	r3, #0
 80020c0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80020c2:	1d3b      	adds	r3, r7, #4
 80020c4:	2102      	movs	r1, #2
 80020c6:	4618      	mov	r0, r3
 80020c8:	f001 f9bc 	bl	8003444 <HAL_RCC_ClockConfig>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d001      	beq.n	80020d6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80020d2:	f000 f99b 	bl	800240c <Error_Handler>
  }
}
 80020d6:	bf00      	nop
 80020d8:	3740      	adds	r7, #64	; 0x40
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
	...

080020e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b08e      	sub	sp, #56	; 0x38
 80020e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80020ea:	2200      	movs	r2, #0
 80020ec:	601a      	str	r2, [r3, #0]
 80020ee:	605a      	str	r2, [r3, #4]
 80020f0:	609a      	str	r2, [r3, #8]
 80020f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020f4:	f107 0320 	add.w	r3, r7, #32
 80020f8:	2200      	movs	r2, #0
 80020fa:	601a      	str	r2, [r3, #0]
 80020fc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020fe:	1d3b      	adds	r3, r7, #4
 8002100:	2200      	movs	r2, #0
 8002102:	601a      	str	r2, [r3, #0]
 8002104:	605a      	str	r2, [r3, #4]
 8002106:	609a      	str	r2, [r3, #8]
 8002108:	60da      	str	r2, [r3, #12]
 800210a:	611a      	str	r2, [r3, #16]
 800210c:	615a      	str	r2, [r3, #20]
 800210e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002110:	4b32      	ldr	r3, [pc, #200]	; (80021dc <MX_TIM2_Init+0xfc>)
 8002112:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002116:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002118:	4b30      	ldr	r3, [pc, #192]	; (80021dc <MX_TIM2_Init+0xfc>)
 800211a:	2200      	movs	r2, #0
 800211c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800211e:	4b2f      	ldr	r3, [pc, #188]	; (80021dc <MX_TIM2_Init+0xfc>)
 8002120:	2200      	movs	r2, #0
 8002122:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002124:	4b2d      	ldr	r3, [pc, #180]	; (80021dc <MX_TIM2_Init+0xfc>)
 8002126:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800212a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800212c:	4b2b      	ldr	r3, [pc, #172]	; (80021dc <MX_TIM2_Init+0xfc>)
 800212e:	2200      	movs	r2, #0
 8002130:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002132:	4b2a      	ldr	r3, [pc, #168]	; (80021dc <MX_TIM2_Init+0xfc>)
 8002134:	2200      	movs	r2, #0
 8002136:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002138:	4828      	ldr	r0, [pc, #160]	; (80021dc <MX_TIM2_Init+0xfc>)
 800213a:	f001 fb7a 	bl	8003832 <HAL_TIM_Base_Init>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d001      	beq.n	8002148 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002144:	f000 f962 	bl	800240c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002148:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800214c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800214e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002152:	4619      	mov	r1, r3
 8002154:	4821      	ldr	r0, [pc, #132]	; (80021dc <MX_TIM2_Init+0xfc>)
 8002156:	f001 fedf 	bl	8003f18 <HAL_TIM_ConfigClockSource>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d001      	beq.n	8002164 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002160:	f000 f954 	bl	800240c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002164:	481d      	ldr	r0, [pc, #116]	; (80021dc <MX_TIM2_Init+0xfc>)
 8002166:	f001 fc13 	bl	8003990 <HAL_TIM_PWM_Init>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d001      	beq.n	8002174 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002170:	f000 f94c 	bl	800240c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002174:	2300      	movs	r3, #0
 8002176:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002178:	2300      	movs	r3, #0
 800217a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800217c:	f107 0320 	add.w	r3, r7, #32
 8002180:	4619      	mov	r1, r3
 8002182:	4816      	ldr	r0, [pc, #88]	; (80021dc <MX_TIM2_Init+0xfc>)
 8002184:	f002 faa0 	bl	80046c8 <HAL_TIMEx_MasterConfigSynchronization>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800218e:	f000 f93d 	bl	800240c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002192:	2360      	movs	r3, #96	; 0x60
 8002194:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002196:	2300      	movs	r3, #0
 8002198:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800219a:	2300      	movs	r3, #0
 800219c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800219e:	2300      	movs	r3, #0
 80021a0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80021a2:	1d3b      	adds	r3, r7, #4
 80021a4:	2208      	movs	r2, #8
 80021a6:	4619      	mov	r1, r3
 80021a8:	480c      	ldr	r0, [pc, #48]	; (80021dc <MX_TIM2_Init+0xfc>)
 80021aa:	f001 fdf3 	bl	8003d94 <HAL_TIM_PWM_ConfigChannel>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80021b4:	f000 f92a 	bl	800240c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80021b8:	1d3b      	adds	r3, r7, #4
 80021ba:	220c      	movs	r2, #12
 80021bc:	4619      	mov	r1, r3
 80021be:	4807      	ldr	r0, [pc, #28]	; (80021dc <MX_TIM2_Init+0xfc>)
 80021c0:	f001 fde8 	bl	8003d94 <HAL_TIM_PWM_ConfigChannel>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80021ca:	f000 f91f 	bl	800240c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80021ce:	4803      	ldr	r0, [pc, #12]	; (80021dc <MX_TIM2_Init+0xfc>)
 80021d0:	f000 f976 	bl	80024c0 <HAL_TIM_MspPostInit>

}
 80021d4:	bf00      	nop
 80021d6:	3738      	adds	r7, #56	; 0x38
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	2000093c 	.word	0x2000093c

080021e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b08a      	sub	sp, #40	; 0x28
 80021e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e6:	f107 0318 	add.w	r3, r7, #24
 80021ea:	2200      	movs	r2, #0
 80021ec:	601a      	str	r2, [r3, #0]
 80021ee:	605a      	str	r2, [r3, #4]
 80021f0:	609a      	str	r2, [r3, #8]
 80021f2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021f4:	4b40      	ldr	r3, [pc, #256]	; (80022f8 <MX_GPIO_Init+0x118>)
 80021f6:	699b      	ldr	r3, [r3, #24]
 80021f8:	4a3f      	ldr	r2, [pc, #252]	; (80022f8 <MX_GPIO_Init+0x118>)
 80021fa:	f043 0310 	orr.w	r3, r3, #16
 80021fe:	6193      	str	r3, [r2, #24]
 8002200:	4b3d      	ldr	r3, [pc, #244]	; (80022f8 <MX_GPIO_Init+0x118>)
 8002202:	699b      	ldr	r3, [r3, #24]
 8002204:	f003 0310 	and.w	r3, r3, #16
 8002208:	617b      	str	r3, [r7, #20]
 800220a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800220c:	4b3a      	ldr	r3, [pc, #232]	; (80022f8 <MX_GPIO_Init+0x118>)
 800220e:	699b      	ldr	r3, [r3, #24]
 8002210:	4a39      	ldr	r2, [pc, #228]	; (80022f8 <MX_GPIO_Init+0x118>)
 8002212:	f043 0304 	orr.w	r3, r3, #4
 8002216:	6193      	str	r3, [r2, #24]
 8002218:	4b37      	ldr	r3, [pc, #220]	; (80022f8 <MX_GPIO_Init+0x118>)
 800221a:	699b      	ldr	r3, [r3, #24]
 800221c:	f003 0304 	and.w	r3, r3, #4
 8002220:	613b      	str	r3, [r7, #16]
 8002222:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002224:	4b34      	ldr	r3, [pc, #208]	; (80022f8 <MX_GPIO_Init+0x118>)
 8002226:	699b      	ldr	r3, [r3, #24]
 8002228:	4a33      	ldr	r2, [pc, #204]	; (80022f8 <MX_GPIO_Init+0x118>)
 800222a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800222e:	6193      	str	r3, [r2, #24]
 8002230:	4b31      	ldr	r3, [pc, #196]	; (80022f8 <MX_GPIO_Init+0x118>)
 8002232:	699b      	ldr	r3, [r3, #24]
 8002234:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002238:	60fb      	str	r3, [r7, #12]
 800223a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800223c:	4b2e      	ldr	r3, [pc, #184]	; (80022f8 <MX_GPIO_Init+0x118>)
 800223e:	699b      	ldr	r3, [r3, #24]
 8002240:	4a2d      	ldr	r2, [pc, #180]	; (80022f8 <MX_GPIO_Init+0x118>)
 8002242:	f043 0308 	orr.w	r3, r3, #8
 8002246:	6193      	str	r3, [r2, #24]
 8002248:	4b2b      	ldr	r3, [pc, #172]	; (80022f8 <MX_GPIO_Init+0x118>)
 800224a:	699b      	ldr	r3, [r3, #24]
 800224c:	f003 0308 	and.w	r3, r3, #8
 8002250:	60bb      	str	r3, [r7, #8]
 8002252:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002254:	4b28      	ldr	r3, [pc, #160]	; (80022f8 <MX_GPIO_Init+0x118>)
 8002256:	699b      	ldr	r3, [r3, #24]
 8002258:	4a27      	ldr	r2, [pc, #156]	; (80022f8 <MX_GPIO_Init+0x118>)
 800225a:	f043 0320 	orr.w	r3, r3, #32
 800225e:	6193      	str	r3, [r2, #24]
 8002260:	4b25      	ldr	r3, [pc, #148]	; (80022f8 <MX_GPIO_Init+0x118>)
 8002262:	699b      	ldr	r3, [r3, #24]
 8002264:	f003 0320 	and.w	r3, r3, #32
 8002268:	607b      	str	r3, [r7, #4]
 800226a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 800226c:	2200      	movs	r2, #0
 800226e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002272:	4822      	ldr	r0, [pc, #136]	; (80022fc <MX_GPIO_Init+0x11c>)
 8002274:	f000 fe4c 	bl	8002f10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 8002278:	2200      	movs	r2, #0
 800227a:	2102      	movs	r1, #2
 800227c:	4820      	ldr	r0, [pc, #128]	; (8002300 <MX_GPIO_Init+0x120>)
 800227e:	f000 fe47 	bl	8002f10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KEY2_Pin */
  GPIO_InitStruct.Pin = KEY2_Pin;
 8002282:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002286:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002288:	2300      	movs	r3, #0
 800228a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800228c:	2302      	movs	r3, #2
 800228e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(KEY2_GPIO_Port, &GPIO_InitStruct);
 8002290:	f107 0318 	add.w	r3, r7, #24
 8002294:	4619      	mov	r1, r3
 8002296:	481b      	ldr	r0, [pc, #108]	; (8002304 <MX_GPIO_Init+0x124>)
 8002298:	f000 fca6 	bl	8002be8 <HAL_GPIO_Init>

  /*Configure GPIO pin : KEY1_Pin */
  GPIO_InitStruct.Pin = KEY1_Pin;
 800229c:	2301      	movs	r3, #1
 800229e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022a0:	2300      	movs	r3, #0
 80022a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a4:	2300      	movs	r3, #0
 80022a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(KEY1_GPIO_Port, &GPIO_InitStruct);
 80022a8:	f107 0318 	add.w	r3, r7, #24
 80022ac:	4619      	mov	r1, r3
 80022ae:	4816      	ldr	r0, [pc, #88]	; (8002308 <MX_GPIO_Init+0x128>)
 80022b0:	f000 fc9a 	bl	8002be8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80022b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022ba:	2301      	movs	r3, #1
 80022bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022be:	2300      	movs	r3, #0
 80022c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022c2:	2303      	movs	r3, #3
 80022c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022c6:	f107 0318 	add.w	r3, r7, #24
 80022ca:	4619      	mov	r1, r3
 80022cc:	480b      	ldr	r0, [pc, #44]	; (80022fc <MX_GPIO_Init+0x11c>)
 80022ce:	f000 fc8b 	bl	8002be8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80022d2:	2302      	movs	r3, #2
 80022d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022d6:	2301      	movs	r3, #1
 80022d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022da:	2300      	movs	r3, #0
 80022dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022de:	2303      	movs	r3, #3
 80022e0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022e2:	f107 0318 	add.w	r3, r7, #24
 80022e6:	4619      	mov	r1, r3
 80022e8:	4805      	ldr	r0, [pc, #20]	; (8002300 <MX_GPIO_Init+0x120>)
 80022ea:	f000 fc7d 	bl	8002be8 <HAL_GPIO_Init>

}
 80022ee:	bf00      	nop
 80022f0:	3728      	adds	r7, #40	; 0x28
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	40021000 	.word	0x40021000
 80022fc:	40011400 	.word	0x40011400
 8002300:	40011800 	.word	0x40011800
 8002304:	40011000 	.word	0x40011000
 8002308:	40010800 	.word	0x40010800

0800230c <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b088      	sub	sp, #32
 8002310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8002312:	1d3b      	adds	r3, r7, #4
 8002314:	2200      	movs	r2, #0
 8002316:	601a      	str	r2, [r3, #0]
 8002318:	605a      	str	r2, [r3, #4]
 800231a:	609a      	str	r2, [r3, #8]
 800231c:	60da      	str	r2, [r3, #12]
 800231e:	611a      	str	r2, [r3, #16]
 8002320:	615a      	str	r2, [r3, #20]
 8002322:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8002324:	4b28      	ldr	r3, [pc, #160]	; (80023c8 <MX_FSMC_Init+0xbc>)
 8002326:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800232a:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 800232c:	4b26      	ldr	r3, [pc, #152]	; (80023c8 <MX_FSMC_Init+0xbc>)
 800232e:	4a27      	ldr	r2, [pc, #156]	; (80023cc <MX_FSMC_Init+0xc0>)
 8002330:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8002332:	4b25      	ldr	r3, [pc, #148]	; (80023c8 <MX_FSMC_Init+0xbc>)
 8002334:	2200      	movs	r2, #0
 8002336:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8002338:	4b23      	ldr	r3, [pc, #140]	; (80023c8 <MX_FSMC_Init+0xbc>)
 800233a:	2200      	movs	r2, #0
 800233c:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800233e:	4b22      	ldr	r3, [pc, #136]	; (80023c8 <MX_FSMC_Init+0xbc>)
 8002340:	2200      	movs	r2, #0
 8002342:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8002344:	4b20      	ldr	r3, [pc, #128]	; (80023c8 <MX_FSMC_Init+0xbc>)
 8002346:	2210      	movs	r2, #16
 8002348:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800234a:	4b1f      	ldr	r3, [pc, #124]	; (80023c8 <MX_FSMC_Init+0xbc>)
 800234c:	2200      	movs	r2, #0
 800234e:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8002350:	4b1d      	ldr	r3, [pc, #116]	; (80023c8 <MX_FSMC_Init+0xbc>)
 8002352:	2200      	movs	r2, #0
 8002354:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8002356:	4b1c      	ldr	r3, [pc, #112]	; (80023c8 <MX_FSMC_Init+0xbc>)
 8002358:	2200      	movs	r2, #0
 800235a:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 800235c:	4b1a      	ldr	r3, [pc, #104]	; (80023c8 <MX_FSMC_Init+0xbc>)
 800235e:	2200      	movs	r2, #0
 8002360:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8002362:	4b19      	ldr	r3, [pc, #100]	; (80023c8 <MX_FSMC_Init+0xbc>)
 8002364:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002368:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800236a:	4b17      	ldr	r3, [pc, #92]	; (80023c8 <MX_FSMC_Init+0xbc>)
 800236c:	2200      	movs	r2, #0
 800236e:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8002370:	4b15      	ldr	r3, [pc, #84]	; (80023c8 <MX_FSMC_Init+0xbc>)
 8002372:	2200      	movs	r2, #0
 8002374:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8002376:	4b14      	ldr	r3, [pc, #80]	; (80023c8 <MX_FSMC_Init+0xbc>)
 8002378:	2200      	movs	r2, #0
 800237a:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800237c:	4b12      	ldr	r3, [pc, #72]	; (80023c8 <MX_FSMC_Init+0xbc>)
 800237e:	2200      	movs	r2, #0
 8002380:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 8002382:	230f      	movs	r3, #15
 8002384:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8002386:	230f      	movs	r3, #15
 8002388:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 800238a:	23ff      	movs	r3, #255	; 0xff
 800238c:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 800238e:	230f      	movs	r3, #15
 8002390:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8002392:	2310      	movs	r3, #16
 8002394:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8002396:	2311      	movs	r3, #17
 8002398:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800239a:	2300      	movs	r3, #0
 800239c:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 800239e:	1d3b      	adds	r3, r7, #4
 80023a0:	2200      	movs	r2, #0
 80023a2:	4619      	mov	r1, r3
 80023a4:	4808      	ldr	r0, [pc, #32]	; (80023c8 <MX_FSMC_Init+0xbc>)
 80023a6:	f001 f9f7 	bl	8003798 <HAL_SRAM_Init>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d001      	beq.n	80023b4 <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 80023b0:	f000 f82c 	bl	800240c <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 80023b4:	4b06      	ldr	r3, [pc, #24]	; (80023d0 <MX_FSMC_Init+0xc4>)
 80023b6:	69db      	ldr	r3, [r3, #28]
 80023b8:	4a05      	ldr	r2, [pc, #20]	; (80023d0 <MX_FSMC_Init+0xc4>)
 80023ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023be:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80023c0:	bf00      	nop
 80023c2:	3720      	adds	r7, #32
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	20000984 	.word	0x20000984
 80023cc:	a0000104 	.word	0xa0000104
 80023d0:	40010000 	.word	0x40010000

080023d4 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	/* Infinite loop */
	for (;;) {
		osDelay(1000);
 80023dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80023e0:	f002 fb2a 	bl	8004a38 <osDelay>
 80023e4:	e7fa      	b.n	80023dc <StartDefaultTask+0x8>
	...

080023e8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a04      	ldr	r2, [pc, #16]	; (8002408 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d101      	bne.n	80023fe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80023fa:	f000 fad5 	bl	80029a8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80023fe:	bf00      	nop
 8002400:	3708      	adds	r7, #8
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	40012c00 	.word	0x40012c00

0800240c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002410:	b672      	cpsid	i
}
 8002412:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {}
 8002414:	e7fe      	b.n	8002414 <Error_Handler+0x8>
	...

08002418 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800241e:	4b18      	ldr	r3, [pc, #96]	; (8002480 <HAL_MspInit+0x68>)
 8002420:	699b      	ldr	r3, [r3, #24]
 8002422:	4a17      	ldr	r2, [pc, #92]	; (8002480 <HAL_MspInit+0x68>)
 8002424:	f043 0301 	orr.w	r3, r3, #1
 8002428:	6193      	str	r3, [r2, #24]
 800242a:	4b15      	ldr	r3, [pc, #84]	; (8002480 <HAL_MspInit+0x68>)
 800242c:	699b      	ldr	r3, [r3, #24]
 800242e:	f003 0301 	and.w	r3, r3, #1
 8002432:	60bb      	str	r3, [r7, #8]
 8002434:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002436:	4b12      	ldr	r3, [pc, #72]	; (8002480 <HAL_MspInit+0x68>)
 8002438:	69db      	ldr	r3, [r3, #28]
 800243a:	4a11      	ldr	r2, [pc, #68]	; (8002480 <HAL_MspInit+0x68>)
 800243c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002440:	61d3      	str	r3, [r2, #28]
 8002442:	4b0f      	ldr	r3, [pc, #60]	; (8002480 <HAL_MspInit+0x68>)
 8002444:	69db      	ldr	r3, [r3, #28]
 8002446:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800244a:	607b      	str	r3, [r7, #4]
 800244c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800244e:	2200      	movs	r2, #0
 8002450:	210f      	movs	r1, #15
 8002452:	f06f 0001 	mvn.w	r0, #1
 8002456:	f000 fb9c 	bl	8002b92 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800245a:	4b0a      	ldr	r3, [pc, #40]	; (8002484 <HAL_MspInit+0x6c>)
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	60fb      	str	r3, [r7, #12]
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002466:	60fb      	str	r3, [r7, #12]
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800246e:	60fb      	str	r3, [r7, #12]
 8002470:	4a04      	ldr	r2, [pc, #16]	; (8002484 <HAL_MspInit+0x6c>)
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002476:	bf00      	nop
 8002478:	3710      	adds	r7, #16
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	40021000 	.word	0x40021000
 8002484:	40010000 	.word	0x40010000

08002488 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002488:	b480      	push	{r7}
 800248a:	b085      	sub	sp, #20
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002498:	d10b      	bne.n	80024b2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800249a:	4b08      	ldr	r3, [pc, #32]	; (80024bc <HAL_TIM_Base_MspInit+0x34>)
 800249c:	69db      	ldr	r3, [r3, #28]
 800249e:	4a07      	ldr	r2, [pc, #28]	; (80024bc <HAL_TIM_Base_MspInit+0x34>)
 80024a0:	f043 0301 	orr.w	r3, r3, #1
 80024a4:	61d3      	str	r3, [r2, #28]
 80024a6:	4b05      	ldr	r3, [pc, #20]	; (80024bc <HAL_TIM_Base_MspInit+0x34>)
 80024a8:	69db      	ldr	r3, [r3, #28]
 80024aa:	f003 0301 	and.w	r3, r3, #1
 80024ae:	60fb      	str	r3, [r7, #12]
 80024b0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80024b2:	bf00      	nop
 80024b4:	3714      	adds	r7, #20
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bc80      	pop	{r7}
 80024ba:	4770      	bx	lr
 80024bc:	40021000 	.word	0x40021000

080024c0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b088      	sub	sp, #32
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024c8:	f107 030c 	add.w	r3, r7, #12
 80024cc:	2200      	movs	r2, #0
 80024ce:	601a      	str	r2, [r3, #0]
 80024d0:	605a      	str	r2, [r3, #4]
 80024d2:	609a      	str	r2, [r3, #8]
 80024d4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024de:	d12a      	bne.n	8002536 <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024e0:	4b17      	ldr	r3, [pc, #92]	; (8002540 <HAL_TIM_MspPostInit+0x80>)
 80024e2:	699b      	ldr	r3, [r3, #24]
 80024e4:	4a16      	ldr	r2, [pc, #88]	; (8002540 <HAL_TIM_MspPostInit+0x80>)
 80024e6:	f043 0308 	orr.w	r3, r3, #8
 80024ea:	6193      	str	r3, [r2, #24]
 80024ec:	4b14      	ldr	r3, [pc, #80]	; (8002540 <HAL_TIM_MspPostInit+0x80>)
 80024ee:	699b      	ldr	r3, [r3, #24]
 80024f0:	f003 0308 	and.w	r3, r3, #8
 80024f4:	60bb      	str	r3, [r7, #8]
 80024f6:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80024f8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80024fc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024fe:	2302      	movs	r3, #2
 8002500:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002502:	2302      	movs	r3, #2
 8002504:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002506:	f107 030c 	add.w	r3, r7, #12
 800250a:	4619      	mov	r1, r3
 800250c:	480d      	ldr	r0, [pc, #52]	; (8002544 <HAL_TIM_MspPostInit+0x84>)
 800250e:	f000 fb6b 	bl	8002be8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8002512:	4b0d      	ldr	r3, [pc, #52]	; (8002548 <HAL_TIM_MspPostInit+0x88>)
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	61fb      	str	r3, [r7, #28]
 8002518:	69fb      	ldr	r3, [r7, #28]
 800251a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800251e:	61fb      	str	r3, [r7, #28]
 8002520:	69fb      	ldr	r3, [r7, #28]
 8002522:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002526:	61fb      	str	r3, [r7, #28]
 8002528:	69fb      	ldr	r3, [r7, #28]
 800252a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800252e:	61fb      	str	r3, [r7, #28]
 8002530:	4a05      	ldr	r2, [pc, #20]	; (8002548 <HAL_TIM_MspPostInit+0x88>)
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002536:	bf00      	nop
 8002538:	3720      	adds	r7, #32
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	40021000 	.word	0x40021000
 8002544:	40010c00 	.word	0x40010c00
 8002548:	40010000 	.word	0x40010000

0800254c <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 800254c:	b580      	push	{r7, lr}
 800254e:	b086      	sub	sp, #24
 8002550:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002552:	f107 0308 	add.w	r3, r7, #8
 8002556:	2200      	movs	r2, #0
 8002558:	601a      	str	r2, [r3, #0]
 800255a:	605a      	str	r2, [r3, #4]
 800255c:	609a      	str	r2, [r3, #8]
 800255e:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8002560:	4b18      	ldr	r3, [pc, #96]	; (80025c4 <HAL_FSMC_MspInit+0x78>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d129      	bne.n	80025bc <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 8002568:	4b16      	ldr	r3, [pc, #88]	; (80025c4 <HAL_FSMC_MspInit+0x78>)
 800256a:	2201      	movs	r2, #1
 800256c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800256e:	4b16      	ldr	r3, [pc, #88]	; (80025c8 <HAL_FSMC_MspInit+0x7c>)
 8002570:	695b      	ldr	r3, [r3, #20]
 8002572:	4a15      	ldr	r2, [pc, #84]	; (80025c8 <HAL_FSMC_MspInit+0x7c>)
 8002574:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002578:	6153      	str	r3, [r2, #20]
 800257a:	4b13      	ldr	r3, [pc, #76]	; (80025c8 <HAL_FSMC_MspInit+0x7c>)
 800257c:	695b      	ldr	r3, [r3, #20]
 800257e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002582:	607b      	str	r3, [r7, #4]
 8002584:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8002586:	f64f 7380 	movw	r3, #65408	; 0xff80
 800258a:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800258c:	2302      	movs	r3, #2
 800258e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002590:	2303      	movs	r3, #3
 8002592:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002594:	f107 0308 	add.w	r3, r7, #8
 8002598:	4619      	mov	r1, r3
 800259a:	480c      	ldr	r0, [pc, #48]	; (80025cc <HAL_FSMC_MspInit+0x80>)
 800259c:	f000 fb24 	bl	8002be8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80025a0:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 80025a4:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025a6:	2302      	movs	r3, #2
 80025a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025aa:	2303      	movs	r3, #3
 80025ac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025ae:	f107 0308 	add.w	r3, r7, #8
 80025b2:	4619      	mov	r1, r3
 80025b4:	4806      	ldr	r0, [pc, #24]	; (80025d0 <HAL_FSMC_MspInit+0x84>)
 80025b6:	f000 fb17 	bl	8002be8 <HAL_GPIO_Init>
 80025ba:	e000      	b.n	80025be <HAL_FSMC_MspInit+0x72>
    return;
 80025bc:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80025be:	3718      	adds	r7, #24
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	200009d8 	.word	0x200009d8
 80025c8:	40021000 	.word	0x40021000
 80025cc:	40011800 	.word	0x40011800
 80025d0:	40011400 	.word	0x40011400

080025d4 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80025dc:	f7ff ffb6 	bl	800254c <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80025e0:	bf00      	nop
 80025e2:	3708      	adds	r7, #8
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}

080025e8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b08c      	sub	sp, #48	; 0x30
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80025f0:	2300      	movs	r3, #0
 80025f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80025f4:	2300      	movs	r3, #0
 80025f6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 80025f8:	2200      	movs	r2, #0
 80025fa:	6879      	ldr	r1, [r7, #4]
 80025fc:	2019      	movs	r0, #25
 80025fe:	f000 fac8 	bl	8002b92 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002602:	2019      	movs	r0, #25
 8002604:	f000 fae1 	bl	8002bca <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002608:	4b1e      	ldr	r3, [pc, #120]	; (8002684 <HAL_InitTick+0x9c>)
 800260a:	699b      	ldr	r3, [r3, #24]
 800260c:	4a1d      	ldr	r2, [pc, #116]	; (8002684 <HAL_InitTick+0x9c>)
 800260e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002612:	6193      	str	r3, [r2, #24]
 8002614:	4b1b      	ldr	r3, [pc, #108]	; (8002684 <HAL_InitTick+0x9c>)
 8002616:	699b      	ldr	r3, [r3, #24]
 8002618:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800261c:	60fb      	str	r3, [r7, #12]
 800261e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002620:	f107 0210 	add.w	r2, r7, #16
 8002624:	f107 0314 	add.w	r3, r7, #20
 8002628:	4611      	mov	r1, r2
 800262a:	4618      	mov	r0, r3
 800262c:	f001 f866 	bl	80036fc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002630:	f001 f850 	bl	80036d4 <HAL_RCC_GetPCLK2Freq>
 8002634:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002638:	4a13      	ldr	r2, [pc, #76]	; (8002688 <HAL_InitTick+0xa0>)
 800263a:	fba2 2303 	umull	r2, r3, r2, r3
 800263e:	0c9b      	lsrs	r3, r3, #18
 8002640:	3b01      	subs	r3, #1
 8002642:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002644:	4b11      	ldr	r3, [pc, #68]	; (800268c <HAL_InitTick+0xa4>)
 8002646:	4a12      	ldr	r2, [pc, #72]	; (8002690 <HAL_InitTick+0xa8>)
 8002648:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800264a:	4b10      	ldr	r3, [pc, #64]	; (800268c <HAL_InitTick+0xa4>)
 800264c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002650:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002652:	4a0e      	ldr	r2, [pc, #56]	; (800268c <HAL_InitTick+0xa4>)
 8002654:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002656:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002658:	4b0c      	ldr	r3, [pc, #48]	; (800268c <HAL_InitTick+0xa4>)
 800265a:	2200      	movs	r2, #0
 800265c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800265e:	4b0b      	ldr	r3, [pc, #44]	; (800268c <HAL_InitTick+0xa4>)
 8002660:	2200      	movs	r2, #0
 8002662:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002664:	4809      	ldr	r0, [pc, #36]	; (800268c <HAL_InitTick+0xa4>)
 8002666:	f001 f8e4 	bl	8003832 <HAL_TIM_Base_Init>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d104      	bne.n	800267a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8002670:	4806      	ldr	r0, [pc, #24]	; (800268c <HAL_InitTick+0xa4>)
 8002672:	f001 f92d 	bl	80038d0 <HAL_TIM_Base_Start_IT>
 8002676:	4603      	mov	r3, r0
 8002678:	e000      	b.n	800267c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
}
 800267c:	4618      	mov	r0, r3
 800267e:	3730      	adds	r7, #48	; 0x30
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}
 8002684:	40021000 	.word	0x40021000
 8002688:	431bde83 	.word	0x431bde83
 800268c:	200009dc 	.word	0x200009dc
 8002690:	40012c00 	.word	0x40012c00

08002694 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002698:	e7fe      	b.n	8002698 <NMI_Handler+0x4>

0800269a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800269a:	b480      	push	{r7}
 800269c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800269e:	e7fe      	b.n	800269e <HardFault_Handler+0x4>

080026a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026a4:	e7fe      	b.n	80026a4 <MemManage_Handler+0x4>

080026a6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026a6:	b480      	push	{r7}
 80026a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026aa:	e7fe      	b.n	80026aa <BusFault_Handler+0x4>

080026ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026b0:	e7fe      	b.n	80026b0 <UsageFault_Handler+0x4>

080026b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026b2:	b480      	push	{r7}
 80026b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026b6:	bf00      	nop
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bc80      	pop	{r7}
 80026bc:	4770      	bx	lr
	...

080026c0 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80026c4:	4802      	ldr	r0, [pc, #8]	; (80026d0 <TIM1_UP_IRQHandler+0x10>)
 80026c6:	f001 fa75 	bl	8003bb4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80026ca:	bf00      	nop
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	200009dc 	.word	0x200009dc

080026d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
	return 1;
 80026d8:	2301      	movs	r3, #1
}
 80026da:	4618      	mov	r0, r3
 80026dc:	46bd      	mov	sp, r7
 80026de:	bc80      	pop	{r7}
 80026e0:	4770      	bx	lr

080026e2 <_kill>:

int _kill(int pid, int sig)
{
 80026e2:	b580      	push	{r7, lr}
 80026e4:	b082      	sub	sp, #8
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	6078      	str	r0, [r7, #4]
 80026ea:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80026ec:	f003 fbb8 	bl	8005e60 <__errno>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2216      	movs	r2, #22
 80026f4:	601a      	str	r2, [r3, #0]
	return -1;
 80026f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3708      	adds	r7, #8
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}

08002702 <_exit>:

void _exit (int status)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	b082      	sub	sp, #8
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800270a:	f04f 31ff 	mov.w	r1, #4294967295
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	f7ff ffe7 	bl	80026e2 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002714:	e7fe      	b.n	8002714 <_exit+0x12>

08002716 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002716:	b580      	push	{r7, lr}
 8002718:	b086      	sub	sp, #24
 800271a:	af00      	add	r7, sp, #0
 800271c:	60f8      	str	r0, [r7, #12]
 800271e:	60b9      	str	r1, [r7, #8]
 8002720:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002722:	2300      	movs	r3, #0
 8002724:	617b      	str	r3, [r7, #20]
 8002726:	e00a      	b.n	800273e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002728:	f3af 8000 	nop.w
 800272c:	4601      	mov	r1, r0
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	1c5a      	adds	r2, r3, #1
 8002732:	60ba      	str	r2, [r7, #8]
 8002734:	b2ca      	uxtb	r2, r1
 8002736:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	3301      	adds	r3, #1
 800273c:	617b      	str	r3, [r7, #20]
 800273e:	697a      	ldr	r2, [r7, #20]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	429a      	cmp	r2, r3
 8002744:	dbf0      	blt.n	8002728 <_read+0x12>
	}

return len;
 8002746:	687b      	ldr	r3, [r7, #4]
}
 8002748:	4618      	mov	r0, r3
 800274a:	3718      	adds	r7, #24
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}

08002750 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b086      	sub	sp, #24
 8002754:	af00      	add	r7, sp, #0
 8002756:	60f8      	str	r0, [r7, #12]
 8002758:	60b9      	str	r1, [r7, #8]
 800275a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800275c:	2300      	movs	r3, #0
 800275e:	617b      	str	r3, [r7, #20]
 8002760:	e009      	b.n	8002776 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	1c5a      	adds	r2, r3, #1
 8002766:	60ba      	str	r2, [r7, #8]
 8002768:	781b      	ldrb	r3, [r3, #0]
 800276a:	4618      	mov	r0, r3
 800276c:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	3301      	adds	r3, #1
 8002774:	617b      	str	r3, [r7, #20]
 8002776:	697a      	ldr	r2, [r7, #20]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	429a      	cmp	r2, r3
 800277c:	dbf1      	blt.n	8002762 <_write+0x12>
	}
	return len;
 800277e:	687b      	ldr	r3, [r7, #4]
}
 8002780:	4618      	mov	r0, r3
 8002782:	3718      	adds	r7, #24
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}

08002788 <_close>:

int _close(int file)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
	return -1;
 8002790:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002794:	4618      	mov	r0, r3
 8002796:	370c      	adds	r7, #12
 8002798:	46bd      	mov	sp, r7
 800279a:	bc80      	pop	{r7}
 800279c:	4770      	bx	lr

0800279e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800279e:	b480      	push	{r7}
 80027a0:	b083      	sub	sp, #12
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	6078      	str	r0, [r7, #4]
 80027a6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80027ae:	605a      	str	r2, [r3, #4]
	return 0;
 80027b0:	2300      	movs	r3, #0
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	370c      	adds	r7, #12
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bc80      	pop	{r7}
 80027ba:	4770      	bx	lr

080027bc <_isatty>:

int _isatty(int file)
{
 80027bc:	b480      	push	{r7}
 80027be:	b083      	sub	sp, #12
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
	return 1;
 80027c4:	2301      	movs	r3, #1
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	370c      	adds	r7, #12
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bc80      	pop	{r7}
 80027ce:	4770      	bx	lr

080027d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b085      	sub	sp, #20
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	60f8      	str	r0, [r7, #12]
 80027d8:	60b9      	str	r1, [r7, #8]
 80027da:	607a      	str	r2, [r7, #4]
	return 0;
 80027dc:	2300      	movs	r3, #0
}
 80027de:	4618      	mov	r0, r3
 80027e0:	3714      	adds	r7, #20
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bc80      	pop	{r7}
 80027e6:	4770      	bx	lr

080027e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b086      	sub	sp, #24
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027f0:	4a14      	ldr	r2, [pc, #80]	; (8002844 <_sbrk+0x5c>)
 80027f2:	4b15      	ldr	r3, [pc, #84]	; (8002848 <_sbrk+0x60>)
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027fc:	4b13      	ldr	r3, [pc, #76]	; (800284c <_sbrk+0x64>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d102      	bne.n	800280a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002804:	4b11      	ldr	r3, [pc, #68]	; (800284c <_sbrk+0x64>)
 8002806:	4a12      	ldr	r2, [pc, #72]	; (8002850 <_sbrk+0x68>)
 8002808:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800280a:	4b10      	ldr	r3, [pc, #64]	; (800284c <_sbrk+0x64>)
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4413      	add	r3, r2
 8002812:	693a      	ldr	r2, [r7, #16]
 8002814:	429a      	cmp	r2, r3
 8002816:	d207      	bcs.n	8002828 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002818:	f003 fb22 	bl	8005e60 <__errno>
 800281c:	4603      	mov	r3, r0
 800281e:	220c      	movs	r2, #12
 8002820:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002822:	f04f 33ff 	mov.w	r3, #4294967295
 8002826:	e009      	b.n	800283c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002828:	4b08      	ldr	r3, [pc, #32]	; (800284c <_sbrk+0x64>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800282e:	4b07      	ldr	r3, [pc, #28]	; (800284c <_sbrk+0x64>)
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4413      	add	r3, r2
 8002836:	4a05      	ldr	r2, [pc, #20]	; (800284c <_sbrk+0x64>)
 8002838:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800283a:	68fb      	ldr	r3, [r7, #12]
}
 800283c:	4618      	mov	r0, r3
 800283e:	3718      	adds	r7, #24
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}
 8002844:	20010000 	.word	0x20010000
 8002848:	00000400 	.word	0x00000400
 800284c:	20000a24 	.word	0x20000a24
 8002850:	20001790 	.word	0x20001790

08002854 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002854:	b480      	push	{r7}
 8002856:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002858:	bf00      	nop
 800285a:	46bd      	mov	sp, r7
 800285c:	bc80      	pop	{r7}
 800285e:	4770      	bx	lr

08002860 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002860:	f7ff fff8 	bl	8002854 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002864:	480b      	ldr	r0, [pc, #44]	; (8002894 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002866:	490c      	ldr	r1, [pc, #48]	; (8002898 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002868:	4a0c      	ldr	r2, [pc, #48]	; (800289c <LoopFillZerobss+0x16>)
  movs r3, #0
 800286a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800286c:	e002      	b.n	8002874 <LoopCopyDataInit>

0800286e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800286e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002870:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002872:	3304      	adds	r3, #4

08002874 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002874:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002876:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002878:	d3f9      	bcc.n	800286e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800287a:	4a09      	ldr	r2, [pc, #36]	; (80028a0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800287c:	4c09      	ldr	r4, [pc, #36]	; (80028a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800287e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002880:	e001      	b.n	8002886 <LoopFillZerobss>

08002882 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002882:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002884:	3204      	adds	r2, #4

08002886 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002886:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002888:	d3fb      	bcc.n	8002882 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800288a:	f003 faef 	bl	8005e6c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800288e:	f7ff fb8b 	bl	8001fa8 <main>
  bx lr
 8002892:	4770      	bx	lr
  ldr r0, =_sdata
 8002894:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002898:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 800289c:	0800977c 	.word	0x0800977c
  ldr r2, =_sbss
 80028a0:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 80028a4:	2000178c 	.word	0x2000178c

080028a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80028a8:	e7fe      	b.n	80028a8 <ADC1_2_IRQHandler>

080028aa <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 80028aa:	b480      	push	{r7}
 80028ac:	b083      	sub	sp, #12
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	6078      	str	r0, [r7, #4]
  /* Replace with your implementation */
}
 80028b2:	bf00      	nop
 80028b4:	370c      	adds	r7, #12
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bc80      	pop	{r7}
 80028ba:	4770      	bx	lr

080028bc <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  /* Replace with your implementation */
}
 80028c4:	bf00      	nop
 80028c6:	370c      	adds	r7, #12
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bc80      	pop	{r7}
 80028cc:	4770      	bx	lr

080028ce <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 80028ce:	b480      	push	{r7}
 80028d0:	b083      	sub	sp, #12
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	6078      	str	r0, [r7, #4]
  /* Replace with your implementation */
}
 80028d6:	bf00      	nop
 80028d8:	370c      	adds	r7, #12
 80028da:	46bd      	mov	sp, r7
 80028dc:	bc80      	pop	{r7}
 80028de:	4770      	bx	lr

080028e0 <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d105      	bne.n	80028fa <__retarget_lock_init_recursive+0x1a>
  {
    errno = EINVAL;
 80028ee:	f003 fab7 	bl	8005e60 <__errno>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2216      	movs	r2, #22
 80028f6:	601a      	str	r2, [r3, #0]
    return;
 80028f8:	e015      	b.n	8002926 <__retarget_lock_init_recursive+0x46>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 80028fa:	2000      	movs	r0, #0
 80028fc:	f003 fada 	bl	8005eb4 <malloc>
 8002900:	4603      	mov	r3, r0
 8002902:	461a      	mov	r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d005      	beq.n	800291c <__retarget_lock_init_recursive+0x3c>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4618      	mov	r0, r3
 8002916:	f7ff ffc8 	bl	80028aa <stm32_lock_init>
    return;
 800291a:	e004      	b.n	8002926 <__retarget_lock_init_recursive+0x46>
  __ASM volatile ("cpsid i" : : : "memory");
 800291c:	b672      	cpsid	i
}
 800291e:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 8002920:	f7ff fd74 	bl	800240c <Error_Handler>
 8002924:	e7fe      	b.n	8002924 <__retarget_lock_init_recursive+0x44>
}
 8002926:	3708      	adds	r7, #8
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}

0800292c <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d104      	bne.n	8002944 <__retarget_lock_acquire_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 800293a:	b672      	cpsid	i
}
 800293c:	bf00      	nop
 800293e:	f7ff fd65 	bl	800240c <Error_Handler>
 8002942:	e7fe      	b.n	8002942 <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	4618      	mov	r0, r3
 8002948:	f7ff ffb8 	bl	80028bc <stm32_lock_acquire>
}
 800294c:	bf00      	nop
 800294e:	3708      	adds	r7, #8
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}

08002954 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d104      	bne.n	800296c <__retarget_lock_release_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8002962:	b672      	cpsid	i
}
 8002964:	bf00      	nop
 8002966:	f7ff fd51 	bl	800240c <Error_Handler>
 800296a:	e7fe      	b.n	800296a <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	4618      	mov	r0, r3
 8002970:	f7ff ffad 	bl	80028ce <stm32_lock_release>
}
 8002974:	bf00      	nop
 8002976:	3708      	adds	r7, #8
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}

0800297c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002980:	4b08      	ldr	r3, [pc, #32]	; (80029a4 <HAL_Init+0x28>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a07      	ldr	r2, [pc, #28]	; (80029a4 <HAL_Init+0x28>)
 8002986:	f043 0310 	orr.w	r3, r3, #16
 800298a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800298c:	2003      	movs	r0, #3
 800298e:	f000 f8f5 	bl	8002b7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002992:	200f      	movs	r0, #15
 8002994:	f7ff fe28 	bl	80025e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002998:	f7ff fd3e 	bl	8002418 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800299c:	2300      	movs	r3, #0
}
 800299e:	4618      	mov	r0, r3
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	40022000 	.word	0x40022000

080029a8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029a8:	b480      	push	{r7}
 80029aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029ac:	4b05      	ldr	r3, [pc, #20]	; (80029c4 <HAL_IncTick+0x1c>)
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	461a      	mov	r2, r3
 80029b2:	4b05      	ldr	r3, [pc, #20]	; (80029c8 <HAL_IncTick+0x20>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4413      	add	r3, r2
 80029b8:	4a03      	ldr	r2, [pc, #12]	; (80029c8 <HAL_IncTick+0x20>)
 80029ba:	6013      	str	r3, [r2, #0]
}
 80029bc:	bf00      	nop
 80029be:	46bd      	mov	sp, r7
 80029c0:	bc80      	pop	{r7}
 80029c2:	4770      	bx	lr
 80029c4:	20000038 	.word	0x20000038
 80029c8:	20000a28 	.word	0x20000a28

080029cc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029cc:	b480      	push	{r7}
 80029ce:	af00      	add	r7, sp, #0
  return uwTick;
 80029d0:	4b02      	ldr	r3, [pc, #8]	; (80029dc <HAL_GetTick+0x10>)
 80029d2:	681b      	ldr	r3, [r3, #0]
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bc80      	pop	{r7}
 80029da:	4770      	bx	lr
 80029dc:	20000a28 	.word	0x20000a28

080029e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b084      	sub	sp, #16
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029e8:	f7ff fff0 	bl	80029cc <HAL_GetTick>
 80029ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029f8:	d005      	beq.n	8002a06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029fa:	4b0a      	ldr	r3, [pc, #40]	; (8002a24 <HAL_Delay+0x44>)
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	461a      	mov	r2, r3
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	4413      	add	r3, r2
 8002a04:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002a06:	bf00      	nop
 8002a08:	f7ff ffe0 	bl	80029cc <HAL_GetTick>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	1ad3      	subs	r3, r2, r3
 8002a12:	68fa      	ldr	r2, [r7, #12]
 8002a14:	429a      	cmp	r2, r3
 8002a16:	d8f7      	bhi.n	8002a08 <HAL_Delay+0x28>
  {
  }
}
 8002a18:	bf00      	nop
 8002a1a:	bf00      	nop
 8002a1c:	3710      	adds	r7, #16
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	20000038 	.word	0x20000038

08002a28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b085      	sub	sp, #20
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	f003 0307 	and.w	r3, r3, #7
 8002a36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a38:	4b0c      	ldr	r3, [pc, #48]	; (8002a6c <__NVIC_SetPriorityGrouping+0x44>)
 8002a3a:	68db      	ldr	r3, [r3, #12]
 8002a3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a3e:	68ba      	ldr	r2, [r7, #8]
 8002a40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a44:	4013      	ands	r3, r2
 8002a46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a5a:	4a04      	ldr	r2, [pc, #16]	; (8002a6c <__NVIC_SetPriorityGrouping+0x44>)
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	60d3      	str	r3, [r2, #12]
}
 8002a60:	bf00      	nop
 8002a62:	3714      	adds	r7, #20
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bc80      	pop	{r7}
 8002a68:	4770      	bx	lr
 8002a6a:	bf00      	nop
 8002a6c:	e000ed00 	.word	0xe000ed00

08002a70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a70:	b480      	push	{r7}
 8002a72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a74:	4b04      	ldr	r3, [pc, #16]	; (8002a88 <__NVIC_GetPriorityGrouping+0x18>)
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	0a1b      	lsrs	r3, r3, #8
 8002a7a:	f003 0307 	and.w	r3, r3, #7
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bc80      	pop	{r7}
 8002a84:	4770      	bx	lr
 8002a86:	bf00      	nop
 8002a88:	e000ed00 	.word	0xe000ed00

08002a8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b083      	sub	sp, #12
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	4603      	mov	r3, r0
 8002a94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	db0b      	blt.n	8002ab6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a9e:	79fb      	ldrb	r3, [r7, #7]
 8002aa0:	f003 021f 	and.w	r2, r3, #31
 8002aa4:	4906      	ldr	r1, [pc, #24]	; (8002ac0 <__NVIC_EnableIRQ+0x34>)
 8002aa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aaa:	095b      	lsrs	r3, r3, #5
 8002aac:	2001      	movs	r0, #1
 8002aae:	fa00 f202 	lsl.w	r2, r0, r2
 8002ab2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ab6:	bf00      	nop
 8002ab8:	370c      	adds	r7, #12
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bc80      	pop	{r7}
 8002abe:	4770      	bx	lr
 8002ac0:	e000e100 	.word	0xe000e100

08002ac4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	4603      	mov	r3, r0
 8002acc:	6039      	str	r1, [r7, #0]
 8002ace:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ad0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	db0a      	blt.n	8002aee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	b2da      	uxtb	r2, r3
 8002adc:	490c      	ldr	r1, [pc, #48]	; (8002b10 <__NVIC_SetPriority+0x4c>)
 8002ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae2:	0112      	lsls	r2, r2, #4
 8002ae4:	b2d2      	uxtb	r2, r2
 8002ae6:	440b      	add	r3, r1
 8002ae8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002aec:	e00a      	b.n	8002b04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	b2da      	uxtb	r2, r3
 8002af2:	4908      	ldr	r1, [pc, #32]	; (8002b14 <__NVIC_SetPriority+0x50>)
 8002af4:	79fb      	ldrb	r3, [r7, #7]
 8002af6:	f003 030f 	and.w	r3, r3, #15
 8002afa:	3b04      	subs	r3, #4
 8002afc:	0112      	lsls	r2, r2, #4
 8002afe:	b2d2      	uxtb	r2, r2
 8002b00:	440b      	add	r3, r1
 8002b02:	761a      	strb	r2, [r3, #24]
}
 8002b04:	bf00      	nop
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bc80      	pop	{r7}
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	e000e100 	.word	0xe000e100
 8002b14:	e000ed00 	.word	0xe000ed00

08002b18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b089      	sub	sp, #36	; 0x24
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	60f8      	str	r0, [r7, #12]
 8002b20:	60b9      	str	r1, [r7, #8]
 8002b22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	f003 0307 	and.w	r3, r3, #7
 8002b2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b2c:	69fb      	ldr	r3, [r7, #28]
 8002b2e:	f1c3 0307 	rsb	r3, r3, #7
 8002b32:	2b04      	cmp	r3, #4
 8002b34:	bf28      	it	cs
 8002b36:	2304      	movcs	r3, #4
 8002b38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	3304      	adds	r3, #4
 8002b3e:	2b06      	cmp	r3, #6
 8002b40:	d902      	bls.n	8002b48 <NVIC_EncodePriority+0x30>
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	3b03      	subs	r3, #3
 8002b46:	e000      	b.n	8002b4a <NVIC_EncodePriority+0x32>
 8002b48:	2300      	movs	r3, #0
 8002b4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b4c:	f04f 32ff 	mov.w	r2, #4294967295
 8002b50:	69bb      	ldr	r3, [r7, #24]
 8002b52:	fa02 f303 	lsl.w	r3, r2, r3
 8002b56:	43da      	mvns	r2, r3
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	401a      	ands	r2, r3
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b60:	f04f 31ff 	mov.w	r1, #4294967295
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	fa01 f303 	lsl.w	r3, r1, r3
 8002b6a:	43d9      	mvns	r1, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b70:	4313      	orrs	r3, r2
         );
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3724      	adds	r7, #36	; 0x24
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bc80      	pop	{r7}
 8002b7a:	4770      	bx	lr

08002b7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b082      	sub	sp, #8
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b84:	6878      	ldr	r0, [r7, #4]
 8002b86:	f7ff ff4f 	bl	8002a28 <__NVIC_SetPriorityGrouping>
}
 8002b8a:	bf00      	nop
 8002b8c:	3708      	adds	r7, #8
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}

08002b92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b92:	b580      	push	{r7, lr}
 8002b94:	b086      	sub	sp, #24
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	4603      	mov	r3, r0
 8002b9a:	60b9      	str	r1, [r7, #8]
 8002b9c:	607a      	str	r2, [r7, #4]
 8002b9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ba4:	f7ff ff64 	bl	8002a70 <__NVIC_GetPriorityGrouping>
 8002ba8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002baa:	687a      	ldr	r2, [r7, #4]
 8002bac:	68b9      	ldr	r1, [r7, #8]
 8002bae:	6978      	ldr	r0, [r7, #20]
 8002bb0:	f7ff ffb2 	bl	8002b18 <NVIC_EncodePriority>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bba:	4611      	mov	r1, r2
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7ff ff81 	bl	8002ac4 <__NVIC_SetPriority>
}
 8002bc2:	bf00      	nop
 8002bc4:	3718      	adds	r7, #24
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}

08002bca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bca:	b580      	push	{r7, lr}
 8002bcc:	b082      	sub	sp, #8
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f7ff ff57 	bl	8002a8c <__NVIC_EnableIRQ>
}
 8002bde:	bf00      	nop
 8002be0:	3708      	adds	r7, #8
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
	...

08002be8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b08b      	sub	sp, #44	; 0x2c
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bfa:	e179      	b.n	8002ef0 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c00:	fa02 f303 	lsl.w	r3, r2, r3
 8002c04:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	69fa      	ldr	r2, [r7, #28]
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002c10:	69ba      	ldr	r2, [r7, #24]
 8002c12:	69fb      	ldr	r3, [r7, #28]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	f040 8168 	bne.w	8002eea <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	4a96      	ldr	r2, [pc, #600]	; (8002e78 <HAL_GPIO_Init+0x290>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d05e      	beq.n	8002ce2 <HAL_GPIO_Init+0xfa>
 8002c24:	4a94      	ldr	r2, [pc, #592]	; (8002e78 <HAL_GPIO_Init+0x290>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d875      	bhi.n	8002d16 <HAL_GPIO_Init+0x12e>
 8002c2a:	4a94      	ldr	r2, [pc, #592]	; (8002e7c <HAL_GPIO_Init+0x294>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d058      	beq.n	8002ce2 <HAL_GPIO_Init+0xfa>
 8002c30:	4a92      	ldr	r2, [pc, #584]	; (8002e7c <HAL_GPIO_Init+0x294>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d86f      	bhi.n	8002d16 <HAL_GPIO_Init+0x12e>
 8002c36:	4a92      	ldr	r2, [pc, #584]	; (8002e80 <HAL_GPIO_Init+0x298>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d052      	beq.n	8002ce2 <HAL_GPIO_Init+0xfa>
 8002c3c:	4a90      	ldr	r2, [pc, #576]	; (8002e80 <HAL_GPIO_Init+0x298>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d869      	bhi.n	8002d16 <HAL_GPIO_Init+0x12e>
 8002c42:	4a90      	ldr	r2, [pc, #576]	; (8002e84 <HAL_GPIO_Init+0x29c>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d04c      	beq.n	8002ce2 <HAL_GPIO_Init+0xfa>
 8002c48:	4a8e      	ldr	r2, [pc, #568]	; (8002e84 <HAL_GPIO_Init+0x29c>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d863      	bhi.n	8002d16 <HAL_GPIO_Init+0x12e>
 8002c4e:	4a8e      	ldr	r2, [pc, #568]	; (8002e88 <HAL_GPIO_Init+0x2a0>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d046      	beq.n	8002ce2 <HAL_GPIO_Init+0xfa>
 8002c54:	4a8c      	ldr	r2, [pc, #560]	; (8002e88 <HAL_GPIO_Init+0x2a0>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d85d      	bhi.n	8002d16 <HAL_GPIO_Init+0x12e>
 8002c5a:	2b12      	cmp	r3, #18
 8002c5c:	d82a      	bhi.n	8002cb4 <HAL_GPIO_Init+0xcc>
 8002c5e:	2b12      	cmp	r3, #18
 8002c60:	d859      	bhi.n	8002d16 <HAL_GPIO_Init+0x12e>
 8002c62:	a201      	add	r2, pc, #4	; (adr r2, 8002c68 <HAL_GPIO_Init+0x80>)
 8002c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c68:	08002ce3 	.word	0x08002ce3
 8002c6c:	08002cbd 	.word	0x08002cbd
 8002c70:	08002ccf 	.word	0x08002ccf
 8002c74:	08002d11 	.word	0x08002d11
 8002c78:	08002d17 	.word	0x08002d17
 8002c7c:	08002d17 	.word	0x08002d17
 8002c80:	08002d17 	.word	0x08002d17
 8002c84:	08002d17 	.word	0x08002d17
 8002c88:	08002d17 	.word	0x08002d17
 8002c8c:	08002d17 	.word	0x08002d17
 8002c90:	08002d17 	.word	0x08002d17
 8002c94:	08002d17 	.word	0x08002d17
 8002c98:	08002d17 	.word	0x08002d17
 8002c9c:	08002d17 	.word	0x08002d17
 8002ca0:	08002d17 	.word	0x08002d17
 8002ca4:	08002d17 	.word	0x08002d17
 8002ca8:	08002d17 	.word	0x08002d17
 8002cac:	08002cc5 	.word	0x08002cc5
 8002cb0:	08002cd9 	.word	0x08002cd9
 8002cb4:	4a75      	ldr	r2, [pc, #468]	; (8002e8c <HAL_GPIO_Init+0x2a4>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d013      	beq.n	8002ce2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002cba:	e02c      	b.n	8002d16 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	623b      	str	r3, [r7, #32]
          break;
 8002cc2:	e029      	b.n	8002d18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	68db      	ldr	r3, [r3, #12]
 8002cc8:	3304      	adds	r3, #4
 8002cca:	623b      	str	r3, [r7, #32]
          break;
 8002ccc:	e024      	b.n	8002d18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	3308      	adds	r3, #8
 8002cd4:	623b      	str	r3, [r7, #32]
          break;
 8002cd6:	e01f      	b.n	8002d18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	330c      	adds	r3, #12
 8002cde:	623b      	str	r3, [r7, #32]
          break;
 8002ce0:	e01a      	b.n	8002d18 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d102      	bne.n	8002cf0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002cea:	2304      	movs	r3, #4
 8002cec:	623b      	str	r3, [r7, #32]
          break;
 8002cee:	e013      	b.n	8002d18 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d105      	bne.n	8002d04 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002cf8:	2308      	movs	r3, #8
 8002cfa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	69fa      	ldr	r2, [r7, #28]
 8002d00:	611a      	str	r2, [r3, #16]
          break;
 8002d02:	e009      	b.n	8002d18 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d04:	2308      	movs	r3, #8
 8002d06:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	69fa      	ldr	r2, [r7, #28]
 8002d0c:	615a      	str	r2, [r3, #20]
          break;
 8002d0e:	e003      	b.n	8002d18 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002d10:	2300      	movs	r3, #0
 8002d12:	623b      	str	r3, [r7, #32]
          break;
 8002d14:	e000      	b.n	8002d18 <HAL_GPIO_Init+0x130>
          break;
 8002d16:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002d18:	69bb      	ldr	r3, [r7, #24]
 8002d1a:	2bff      	cmp	r3, #255	; 0xff
 8002d1c:	d801      	bhi.n	8002d22 <HAL_GPIO_Init+0x13a>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	e001      	b.n	8002d26 <HAL_GPIO_Init+0x13e>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	3304      	adds	r3, #4
 8002d26:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002d28:	69bb      	ldr	r3, [r7, #24]
 8002d2a:	2bff      	cmp	r3, #255	; 0xff
 8002d2c:	d802      	bhi.n	8002d34 <HAL_GPIO_Init+0x14c>
 8002d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d30:	009b      	lsls	r3, r3, #2
 8002d32:	e002      	b.n	8002d3a <HAL_GPIO_Init+0x152>
 8002d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d36:	3b08      	subs	r3, #8
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	210f      	movs	r1, #15
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	fa01 f303 	lsl.w	r3, r1, r3
 8002d48:	43db      	mvns	r3, r3
 8002d4a:	401a      	ands	r2, r3
 8002d4c:	6a39      	ldr	r1, [r7, #32]
 8002d4e:	693b      	ldr	r3, [r7, #16]
 8002d50:	fa01 f303 	lsl.w	r3, r1, r3
 8002d54:	431a      	orrs	r2, r3
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	f000 80c1 	beq.w	8002eea <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002d68:	4b49      	ldr	r3, [pc, #292]	; (8002e90 <HAL_GPIO_Init+0x2a8>)
 8002d6a:	699b      	ldr	r3, [r3, #24]
 8002d6c:	4a48      	ldr	r2, [pc, #288]	; (8002e90 <HAL_GPIO_Init+0x2a8>)
 8002d6e:	f043 0301 	orr.w	r3, r3, #1
 8002d72:	6193      	str	r3, [r2, #24]
 8002d74:	4b46      	ldr	r3, [pc, #280]	; (8002e90 <HAL_GPIO_Init+0x2a8>)
 8002d76:	699b      	ldr	r3, [r3, #24]
 8002d78:	f003 0301 	and.w	r3, r3, #1
 8002d7c:	60bb      	str	r3, [r7, #8]
 8002d7e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002d80:	4a44      	ldr	r2, [pc, #272]	; (8002e94 <HAL_GPIO_Init+0x2ac>)
 8002d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d84:	089b      	lsrs	r3, r3, #2
 8002d86:	3302      	adds	r3, #2
 8002d88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d8c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d90:	f003 0303 	and.w	r3, r3, #3
 8002d94:	009b      	lsls	r3, r3, #2
 8002d96:	220f      	movs	r2, #15
 8002d98:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9c:	43db      	mvns	r3, r3
 8002d9e:	68fa      	ldr	r2, [r7, #12]
 8002da0:	4013      	ands	r3, r2
 8002da2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	4a3c      	ldr	r2, [pc, #240]	; (8002e98 <HAL_GPIO_Init+0x2b0>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d01f      	beq.n	8002dec <HAL_GPIO_Init+0x204>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	4a3b      	ldr	r2, [pc, #236]	; (8002e9c <HAL_GPIO_Init+0x2b4>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d019      	beq.n	8002de8 <HAL_GPIO_Init+0x200>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	4a3a      	ldr	r2, [pc, #232]	; (8002ea0 <HAL_GPIO_Init+0x2b8>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d013      	beq.n	8002de4 <HAL_GPIO_Init+0x1fc>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	4a39      	ldr	r2, [pc, #228]	; (8002ea4 <HAL_GPIO_Init+0x2bc>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d00d      	beq.n	8002de0 <HAL_GPIO_Init+0x1f8>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	4a38      	ldr	r2, [pc, #224]	; (8002ea8 <HAL_GPIO_Init+0x2c0>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d007      	beq.n	8002ddc <HAL_GPIO_Init+0x1f4>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	4a37      	ldr	r2, [pc, #220]	; (8002eac <HAL_GPIO_Init+0x2c4>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d101      	bne.n	8002dd8 <HAL_GPIO_Init+0x1f0>
 8002dd4:	2305      	movs	r3, #5
 8002dd6:	e00a      	b.n	8002dee <HAL_GPIO_Init+0x206>
 8002dd8:	2306      	movs	r3, #6
 8002dda:	e008      	b.n	8002dee <HAL_GPIO_Init+0x206>
 8002ddc:	2304      	movs	r3, #4
 8002dde:	e006      	b.n	8002dee <HAL_GPIO_Init+0x206>
 8002de0:	2303      	movs	r3, #3
 8002de2:	e004      	b.n	8002dee <HAL_GPIO_Init+0x206>
 8002de4:	2302      	movs	r3, #2
 8002de6:	e002      	b.n	8002dee <HAL_GPIO_Init+0x206>
 8002de8:	2301      	movs	r3, #1
 8002dea:	e000      	b.n	8002dee <HAL_GPIO_Init+0x206>
 8002dec:	2300      	movs	r3, #0
 8002dee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002df0:	f002 0203 	and.w	r2, r2, #3
 8002df4:	0092      	lsls	r2, r2, #2
 8002df6:	4093      	lsls	r3, r2
 8002df8:	68fa      	ldr	r2, [r7, #12]
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002dfe:	4925      	ldr	r1, [pc, #148]	; (8002e94 <HAL_GPIO_Init+0x2ac>)
 8002e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e02:	089b      	lsrs	r3, r3, #2
 8002e04:	3302      	adds	r3, #2
 8002e06:	68fa      	ldr	r2, [r7, #12]
 8002e08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d006      	beq.n	8002e26 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002e18:	4b25      	ldr	r3, [pc, #148]	; (8002eb0 <HAL_GPIO_Init+0x2c8>)
 8002e1a:	689a      	ldr	r2, [r3, #8]
 8002e1c:	4924      	ldr	r1, [pc, #144]	; (8002eb0 <HAL_GPIO_Init+0x2c8>)
 8002e1e:	69bb      	ldr	r3, [r7, #24]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	608b      	str	r3, [r1, #8]
 8002e24:	e006      	b.n	8002e34 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002e26:	4b22      	ldr	r3, [pc, #136]	; (8002eb0 <HAL_GPIO_Init+0x2c8>)
 8002e28:	689a      	ldr	r2, [r3, #8]
 8002e2a:	69bb      	ldr	r3, [r7, #24]
 8002e2c:	43db      	mvns	r3, r3
 8002e2e:	4920      	ldr	r1, [pc, #128]	; (8002eb0 <HAL_GPIO_Init+0x2c8>)
 8002e30:	4013      	ands	r3, r2
 8002e32:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d006      	beq.n	8002e4e <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002e40:	4b1b      	ldr	r3, [pc, #108]	; (8002eb0 <HAL_GPIO_Init+0x2c8>)
 8002e42:	68da      	ldr	r2, [r3, #12]
 8002e44:	491a      	ldr	r1, [pc, #104]	; (8002eb0 <HAL_GPIO_Init+0x2c8>)
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	60cb      	str	r3, [r1, #12]
 8002e4c:	e006      	b.n	8002e5c <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002e4e:	4b18      	ldr	r3, [pc, #96]	; (8002eb0 <HAL_GPIO_Init+0x2c8>)
 8002e50:	68da      	ldr	r2, [r3, #12]
 8002e52:	69bb      	ldr	r3, [r7, #24]
 8002e54:	43db      	mvns	r3, r3
 8002e56:	4916      	ldr	r1, [pc, #88]	; (8002eb0 <HAL_GPIO_Init+0x2c8>)
 8002e58:	4013      	ands	r3, r2
 8002e5a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d025      	beq.n	8002eb4 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002e68:	4b11      	ldr	r3, [pc, #68]	; (8002eb0 <HAL_GPIO_Init+0x2c8>)
 8002e6a:	685a      	ldr	r2, [r3, #4]
 8002e6c:	4910      	ldr	r1, [pc, #64]	; (8002eb0 <HAL_GPIO_Init+0x2c8>)
 8002e6e:	69bb      	ldr	r3, [r7, #24]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	604b      	str	r3, [r1, #4]
 8002e74:	e025      	b.n	8002ec2 <HAL_GPIO_Init+0x2da>
 8002e76:	bf00      	nop
 8002e78:	10320000 	.word	0x10320000
 8002e7c:	10310000 	.word	0x10310000
 8002e80:	10220000 	.word	0x10220000
 8002e84:	10210000 	.word	0x10210000
 8002e88:	10120000 	.word	0x10120000
 8002e8c:	10110000 	.word	0x10110000
 8002e90:	40021000 	.word	0x40021000
 8002e94:	40010000 	.word	0x40010000
 8002e98:	40010800 	.word	0x40010800
 8002e9c:	40010c00 	.word	0x40010c00
 8002ea0:	40011000 	.word	0x40011000
 8002ea4:	40011400 	.word	0x40011400
 8002ea8:	40011800 	.word	0x40011800
 8002eac:	40011c00 	.word	0x40011c00
 8002eb0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002eb4:	4b15      	ldr	r3, [pc, #84]	; (8002f0c <HAL_GPIO_Init+0x324>)
 8002eb6:	685a      	ldr	r2, [r3, #4]
 8002eb8:	69bb      	ldr	r3, [r7, #24]
 8002eba:	43db      	mvns	r3, r3
 8002ebc:	4913      	ldr	r1, [pc, #76]	; (8002f0c <HAL_GPIO_Init+0x324>)
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d006      	beq.n	8002edc <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002ece:	4b0f      	ldr	r3, [pc, #60]	; (8002f0c <HAL_GPIO_Init+0x324>)
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	490e      	ldr	r1, [pc, #56]	; (8002f0c <HAL_GPIO_Init+0x324>)
 8002ed4:	69bb      	ldr	r3, [r7, #24]
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	600b      	str	r3, [r1, #0]
 8002eda:	e006      	b.n	8002eea <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002edc:	4b0b      	ldr	r3, [pc, #44]	; (8002f0c <HAL_GPIO_Init+0x324>)
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	69bb      	ldr	r3, [r7, #24]
 8002ee2:	43db      	mvns	r3, r3
 8002ee4:	4909      	ldr	r1, [pc, #36]	; (8002f0c <HAL_GPIO_Init+0x324>)
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eec:	3301      	adds	r3, #1
 8002eee:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ef6:	fa22 f303 	lsr.w	r3, r2, r3
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	f47f ae7e 	bne.w	8002bfc <HAL_GPIO_Init+0x14>
  }
}
 8002f00:	bf00      	nop
 8002f02:	bf00      	nop
 8002f04:	372c      	adds	r7, #44	; 0x2c
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bc80      	pop	{r7}
 8002f0a:	4770      	bx	lr
 8002f0c:	40010400 	.word	0x40010400

08002f10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b083      	sub	sp, #12
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
 8002f18:	460b      	mov	r3, r1
 8002f1a:	807b      	strh	r3, [r7, #2]
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f20:	787b      	ldrb	r3, [r7, #1]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d003      	beq.n	8002f2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f26:	887a      	ldrh	r2, [r7, #2]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002f2c:	e003      	b.n	8002f36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002f2e:	887b      	ldrh	r3, [r7, #2]
 8002f30:	041a      	lsls	r2, r3, #16
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	611a      	str	r2, [r3, #16]
}
 8002f36:	bf00      	nop
 8002f38:	370c      	adds	r7, #12
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bc80      	pop	{r7}
 8002f3e:	4770      	bx	lr

08002f40 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b086      	sub	sp, #24
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d101      	bne.n	8002f52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e272      	b.n	8003438 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 0301 	and.w	r3, r3, #1
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	f000 8087 	beq.w	800306e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f60:	4b92      	ldr	r3, [pc, #584]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f003 030c 	and.w	r3, r3, #12
 8002f68:	2b04      	cmp	r3, #4
 8002f6a:	d00c      	beq.n	8002f86 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f6c:	4b8f      	ldr	r3, [pc, #572]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	f003 030c 	and.w	r3, r3, #12
 8002f74:	2b08      	cmp	r3, #8
 8002f76:	d112      	bne.n	8002f9e <HAL_RCC_OscConfig+0x5e>
 8002f78:	4b8c      	ldr	r3, [pc, #560]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f84:	d10b      	bne.n	8002f9e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f86:	4b89      	ldr	r3, [pc, #548]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d06c      	beq.n	800306c <HAL_RCC_OscConfig+0x12c>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d168      	bne.n	800306c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e24c      	b.n	8003438 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fa6:	d106      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x76>
 8002fa8:	4b80      	ldr	r3, [pc, #512]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a7f      	ldr	r2, [pc, #508]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 8002fae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fb2:	6013      	str	r3, [r2, #0]
 8002fb4:	e02e      	b.n	8003014 <HAL_RCC_OscConfig+0xd4>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d10c      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x98>
 8002fbe:	4b7b      	ldr	r3, [pc, #492]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a7a      	ldr	r2, [pc, #488]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 8002fc4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fc8:	6013      	str	r3, [r2, #0]
 8002fca:	4b78      	ldr	r3, [pc, #480]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a77      	ldr	r2, [pc, #476]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 8002fd0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fd4:	6013      	str	r3, [r2, #0]
 8002fd6:	e01d      	b.n	8003014 <HAL_RCC_OscConfig+0xd4>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002fe0:	d10c      	bne.n	8002ffc <HAL_RCC_OscConfig+0xbc>
 8002fe2:	4b72      	ldr	r3, [pc, #456]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a71      	ldr	r2, [pc, #452]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 8002fe8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002fec:	6013      	str	r3, [r2, #0]
 8002fee:	4b6f      	ldr	r3, [pc, #444]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a6e      	ldr	r2, [pc, #440]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 8002ff4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ff8:	6013      	str	r3, [r2, #0]
 8002ffa:	e00b      	b.n	8003014 <HAL_RCC_OscConfig+0xd4>
 8002ffc:	4b6b      	ldr	r3, [pc, #428]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a6a      	ldr	r2, [pc, #424]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 8003002:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003006:	6013      	str	r3, [r2, #0]
 8003008:	4b68      	ldr	r3, [pc, #416]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a67      	ldr	r2, [pc, #412]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 800300e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003012:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d013      	beq.n	8003044 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800301c:	f7ff fcd6 	bl	80029cc <HAL_GetTick>
 8003020:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003022:	e008      	b.n	8003036 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003024:	f7ff fcd2 	bl	80029cc <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	2b64      	cmp	r3, #100	; 0x64
 8003030:	d901      	bls.n	8003036 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e200      	b.n	8003438 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003036:	4b5d      	ldr	r3, [pc, #372]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800303e:	2b00      	cmp	r3, #0
 8003040:	d0f0      	beq.n	8003024 <HAL_RCC_OscConfig+0xe4>
 8003042:	e014      	b.n	800306e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003044:	f7ff fcc2 	bl	80029cc <HAL_GetTick>
 8003048:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800304a:	e008      	b.n	800305e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800304c:	f7ff fcbe 	bl	80029cc <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	2b64      	cmp	r3, #100	; 0x64
 8003058:	d901      	bls.n	800305e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e1ec      	b.n	8003438 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800305e:	4b53      	ldr	r3, [pc, #332]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003066:	2b00      	cmp	r3, #0
 8003068:	d1f0      	bne.n	800304c <HAL_RCC_OscConfig+0x10c>
 800306a:	e000      	b.n	800306e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800306c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 0302 	and.w	r3, r3, #2
 8003076:	2b00      	cmp	r3, #0
 8003078:	d063      	beq.n	8003142 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800307a:	4b4c      	ldr	r3, [pc, #304]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	f003 030c 	and.w	r3, r3, #12
 8003082:	2b00      	cmp	r3, #0
 8003084:	d00b      	beq.n	800309e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003086:	4b49      	ldr	r3, [pc, #292]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	f003 030c 	and.w	r3, r3, #12
 800308e:	2b08      	cmp	r3, #8
 8003090:	d11c      	bne.n	80030cc <HAL_RCC_OscConfig+0x18c>
 8003092:	4b46      	ldr	r3, [pc, #280]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d116      	bne.n	80030cc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800309e:	4b43      	ldr	r3, [pc, #268]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0302 	and.w	r3, r3, #2
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d005      	beq.n	80030b6 <HAL_RCC_OscConfig+0x176>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	691b      	ldr	r3, [r3, #16]
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d001      	beq.n	80030b6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e1c0      	b.n	8003438 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030b6:	4b3d      	ldr	r3, [pc, #244]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	695b      	ldr	r3, [r3, #20]
 80030c2:	00db      	lsls	r3, r3, #3
 80030c4:	4939      	ldr	r1, [pc, #228]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 80030c6:	4313      	orrs	r3, r2
 80030c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030ca:	e03a      	b.n	8003142 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	691b      	ldr	r3, [r3, #16]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d020      	beq.n	8003116 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030d4:	4b36      	ldr	r3, [pc, #216]	; (80031b0 <HAL_RCC_OscConfig+0x270>)
 80030d6:	2201      	movs	r2, #1
 80030d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030da:	f7ff fc77 	bl	80029cc <HAL_GetTick>
 80030de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030e0:	e008      	b.n	80030f4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030e2:	f7ff fc73 	bl	80029cc <HAL_GetTick>
 80030e6:	4602      	mov	r2, r0
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	1ad3      	subs	r3, r2, r3
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	d901      	bls.n	80030f4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80030f0:	2303      	movs	r3, #3
 80030f2:	e1a1      	b.n	8003438 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030f4:	4b2d      	ldr	r3, [pc, #180]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0302 	and.w	r3, r3, #2
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d0f0      	beq.n	80030e2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003100:	4b2a      	ldr	r3, [pc, #168]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	695b      	ldr	r3, [r3, #20]
 800310c:	00db      	lsls	r3, r3, #3
 800310e:	4927      	ldr	r1, [pc, #156]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 8003110:	4313      	orrs	r3, r2
 8003112:	600b      	str	r3, [r1, #0]
 8003114:	e015      	b.n	8003142 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003116:	4b26      	ldr	r3, [pc, #152]	; (80031b0 <HAL_RCC_OscConfig+0x270>)
 8003118:	2200      	movs	r2, #0
 800311a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800311c:	f7ff fc56 	bl	80029cc <HAL_GetTick>
 8003120:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003122:	e008      	b.n	8003136 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003124:	f7ff fc52 	bl	80029cc <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	2b02      	cmp	r3, #2
 8003130:	d901      	bls.n	8003136 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e180      	b.n	8003438 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003136:	4b1d      	ldr	r3, [pc, #116]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 0302 	and.w	r3, r3, #2
 800313e:	2b00      	cmp	r3, #0
 8003140:	d1f0      	bne.n	8003124 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0308 	and.w	r3, r3, #8
 800314a:	2b00      	cmp	r3, #0
 800314c:	d03a      	beq.n	80031c4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	699b      	ldr	r3, [r3, #24]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d019      	beq.n	800318a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003156:	4b17      	ldr	r3, [pc, #92]	; (80031b4 <HAL_RCC_OscConfig+0x274>)
 8003158:	2201      	movs	r2, #1
 800315a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800315c:	f7ff fc36 	bl	80029cc <HAL_GetTick>
 8003160:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003162:	e008      	b.n	8003176 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003164:	f7ff fc32 	bl	80029cc <HAL_GetTick>
 8003168:	4602      	mov	r2, r0
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	1ad3      	subs	r3, r2, r3
 800316e:	2b02      	cmp	r3, #2
 8003170:	d901      	bls.n	8003176 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003172:	2303      	movs	r3, #3
 8003174:	e160      	b.n	8003438 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003176:	4b0d      	ldr	r3, [pc, #52]	; (80031ac <HAL_RCC_OscConfig+0x26c>)
 8003178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800317a:	f003 0302 	and.w	r3, r3, #2
 800317e:	2b00      	cmp	r3, #0
 8003180:	d0f0      	beq.n	8003164 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003182:	2001      	movs	r0, #1
 8003184:	f000 faea 	bl	800375c <RCC_Delay>
 8003188:	e01c      	b.n	80031c4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800318a:	4b0a      	ldr	r3, [pc, #40]	; (80031b4 <HAL_RCC_OscConfig+0x274>)
 800318c:	2200      	movs	r2, #0
 800318e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003190:	f7ff fc1c 	bl	80029cc <HAL_GetTick>
 8003194:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003196:	e00f      	b.n	80031b8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003198:	f7ff fc18 	bl	80029cc <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d908      	bls.n	80031b8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e146      	b.n	8003438 <HAL_RCC_OscConfig+0x4f8>
 80031aa:	bf00      	nop
 80031ac:	40021000 	.word	0x40021000
 80031b0:	42420000 	.word	0x42420000
 80031b4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031b8:	4b92      	ldr	r3, [pc, #584]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 80031ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031bc:	f003 0302 	and.w	r3, r3, #2
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d1e9      	bne.n	8003198 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 0304 	and.w	r3, r3, #4
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	f000 80a6 	beq.w	800331e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031d2:	2300      	movs	r3, #0
 80031d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031d6:	4b8b      	ldr	r3, [pc, #556]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 80031d8:	69db      	ldr	r3, [r3, #28]
 80031da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d10d      	bne.n	80031fe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031e2:	4b88      	ldr	r3, [pc, #544]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 80031e4:	69db      	ldr	r3, [r3, #28]
 80031e6:	4a87      	ldr	r2, [pc, #540]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 80031e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031ec:	61d3      	str	r3, [r2, #28]
 80031ee:	4b85      	ldr	r3, [pc, #532]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 80031f0:	69db      	ldr	r3, [r3, #28]
 80031f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031f6:	60bb      	str	r3, [r7, #8]
 80031f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031fa:	2301      	movs	r3, #1
 80031fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031fe:	4b82      	ldr	r3, [pc, #520]	; (8003408 <HAL_RCC_OscConfig+0x4c8>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003206:	2b00      	cmp	r3, #0
 8003208:	d118      	bne.n	800323c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800320a:	4b7f      	ldr	r3, [pc, #508]	; (8003408 <HAL_RCC_OscConfig+0x4c8>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a7e      	ldr	r2, [pc, #504]	; (8003408 <HAL_RCC_OscConfig+0x4c8>)
 8003210:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003214:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003216:	f7ff fbd9 	bl	80029cc <HAL_GetTick>
 800321a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800321c:	e008      	b.n	8003230 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800321e:	f7ff fbd5 	bl	80029cc <HAL_GetTick>
 8003222:	4602      	mov	r2, r0
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	1ad3      	subs	r3, r2, r3
 8003228:	2b64      	cmp	r3, #100	; 0x64
 800322a:	d901      	bls.n	8003230 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800322c:	2303      	movs	r3, #3
 800322e:	e103      	b.n	8003438 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003230:	4b75      	ldr	r3, [pc, #468]	; (8003408 <HAL_RCC_OscConfig+0x4c8>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003238:	2b00      	cmp	r3, #0
 800323a:	d0f0      	beq.n	800321e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	68db      	ldr	r3, [r3, #12]
 8003240:	2b01      	cmp	r3, #1
 8003242:	d106      	bne.n	8003252 <HAL_RCC_OscConfig+0x312>
 8003244:	4b6f      	ldr	r3, [pc, #444]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 8003246:	6a1b      	ldr	r3, [r3, #32]
 8003248:	4a6e      	ldr	r2, [pc, #440]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 800324a:	f043 0301 	orr.w	r3, r3, #1
 800324e:	6213      	str	r3, [r2, #32]
 8003250:	e02d      	b.n	80032ae <HAL_RCC_OscConfig+0x36e>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	68db      	ldr	r3, [r3, #12]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d10c      	bne.n	8003274 <HAL_RCC_OscConfig+0x334>
 800325a:	4b6a      	ldr	r3, [pc, #424]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 800325c:	6a1b      	ldr	r3, [r3, #32]
 800325e:	4a69      	ldr	r2, [pc, #420]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 8003260:	f023 0301 	bic.w	r3, r3, #1
 8003264:	6213      	str	r3, [r2, #32]
 8003266:	4b67      	ldr	r3, [pc, #412]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 8003268:	6a1b      	ldr	r3, [r3, #32]
 800326a:	4a66      	ldr	r2, [pc, #408]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 800326c:	f023 0304 	bic.w	r3, r3, #4
 8003270:	6213      	str	r3, [r2, #32]
 8003272:	e01c      	b.n	80032ae <HAL_RCC_OscConfig+0x36e>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	2b05      	cmp	r3, #5
 800327a:	d10c      	bne.n	8003296 <HAL_RCC_OscConfig+0x356>
 800327c:	4b61      	ldr	r3, [pc, #388]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 800327e:	6a1b      	ldr	r3, [r3, #32]
 8003280:	4a60      	ldr	r2, [pc, #384]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 8003282:	f043 0304 	orr.w	r3, r3, #4
 8003286:	6213      	str	r3, [r2, #32]
 8003288:	4b5e      	ldr	r3, [pc, #376]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 800328a:	6a1b      	ldr	r3, [r3, #32]
 800328c:	4a5d      	ldr	r2, [pc, #372]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 800328e:	f043 0301 	orr.w	r3, r3, #1
 8003292:	6213      	str	r3, [r2, #32]
 8003294:	e00b      	b.n	80032ae <HAL_RCC_OscConfig+0x36e>
 8003296:	4b5b      	ldr	r3, [pc, #364]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 8003298:	6a1b      	ldr	r3, [r3, #32]
 800329a:	4a5a      	ldr	r2, [pc, #360]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 800329c:	f023 0301 	bic.w	r3, r3, #1
 80032a0:	6213      	str	r3, [r2, #32]
 80032a2:	4b58      	ldr	r3, [pc, #352]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 80032a4:	6a1b      	ldr	r3, [r3, #32]
 80032a6:	4a57      	ldr	r2, [pc, #348]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 80032a8:	f023 0304 	bic.w	r3, r3, #4
 80032ac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d015      	beq.n	80032e2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032b6:	f7ff fb89 	bl	80029cc <HAL_GetTick>
 80032ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032bc:	e00a      	b.n	80032d4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032be:	f7ff fb85 	bl	80029cc <HAL_GetTick>
 80032c2:	4602      	mov	r2, r0
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	1ad3      	subs	r3, r2, r3
 80032c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d901      	bls.n	80032d4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80032d0:	2303      	movs	r3, #3
 80032d2:	e0b1      	b.n	8003438 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032d4:	4b4b      	ldr	r3, [pc, #300]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 80032d6:	6a1b      	ldr	r3, [r3, #32]
 80032d8:	f003 0302 	and.w	r3, r3, #2
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d0ee      	beq.n	80032be <HAL_RCC_OscConfig+0x37e>
 80032e0:	e014      	b.n	800330c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032e2:	f7ff fb73 	bl	80029cc <HAL_GetTick>
 80032e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032e8:	e00a      	b.n	8003300 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032ea:	f7ff fb6f 	bl	80029cc <HAL_GetTick>
 80032ee:	4602      	mov	r2, r0
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	1ad3      	subs	r3, r2, r3
 80032f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d901      	bls.n	8003300 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80032fc:	2303      	movs	r3, #3
 80032fe:	e09b      	b.n	8003438 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003300:	4b40      	ldr	r3, [pc, #256]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 8003302:	6a1b      	ldr	r3, [r3, #32]
 8003304:	f003 0302 	and.w	r3, r3, #2
 8003308:	2b00      	cmp	r3, #0
 800330a:	d1ee      	bne.n	80032ea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800330c:	7dfb      	ldrb	r3, [r7, #23]
 800330e:	2b01      	cmp	r3, #1
 8003310:	d105      	bne.n	800331e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003312:	4b3c      	ldr	r3, [pc, #240]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 8003314:	69db      	ldr	r3, [r3, #28]
 8003316:	4a3b      	ldr	r2, [pc, #236]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 8003318:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800331c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	69db      	ldr	r3, [r3, #28]
 8003322:	2b00      	cmp	r3, #0
 8003324:	f000 8087 	beq.w	8003436 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003328:	4b36      	ldr	r3, [pc, #216]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	f003 030c 	and.w	r3, r3, #12
 8003330:	2b08      	cmp	r3, #8
 8003332:	d061      	beq.n	80033f8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	69db      	ldr	r3, [r3, #28]
 8003338:	2b02      	cmp	r3, #2
 800333a:	d146      	bne.n	80033ca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800333c:	4b33      	ldr	r3, [pc, #204]	; (800340c <HAL_RCC_OscConfig+0x4cc>)
 800333e:	2200      	movs	r2, #0
 8003340:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003342:	f7ff fb43 	bl	80029cc <HAL_GetTick>
 8003346:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003348:	e008      	b.n	800335c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800334a:	f7ff fb3f 	bl	80029cc <HAL_GetTick>
 800334e:	4602      	mov	r2, r0
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	1ad3      	subs	r3, r2, r3
 8003354:	2b02      	cmp	r3, #2
 8003356:	d901      	bls.n	800335c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003358:	2303      	movs	r3, #3
 800335a:	e06d      	b.n	8003438 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800335c:	4b29      	ldr	r3, [pc, #164]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003364:	2b00      	cmp	r3, #0
 8003366:	d1f0      	bne.n	800334a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6a1b      	ldr	r3, [r3, #32]
 800336c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003370:	d108      	bne.n	8003384 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003372:	4b24      	ldr	r3, [pc, #144]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	4921      	ldr	r1, [pc, #132]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 8003380:	4313      	orrs	r3, r2
 8003382:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003384:	4b1f      	ldr	r3, [pc, #124]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6a19      	ldr	r1, [r3, #32]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003394:	430b      	orrs	r3, r1
 8003396:	491b      	ldr	r1, [pc, #108]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 8003398:	4313      	orrs	r3, r2
 800339a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800339c:	4b1b      	ldr	r3, [pc, #108]	; (800340c <HAL_RCC_OscConfig+0x4cc>)
 800339e:	2201      	movs	r2, #1
 80033a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033a2:	f7ff fb13 	bl	80029cc <HAL_GetTick>
 80033a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80033a8:	e008      	b.n	80033bc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033aa:	f7ff fb0f 	bl	80029cc <HAL_GetTick>
 80033ae:	4602      	mov	r2, r0
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	1ad3      	subs	r3, r2, r3
 80033b4:	2b02      	cmp	r3, #2
 80033b6:	d901      	bls.n	80033bc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80033b8:	2303      	movs	r3, #3
 80033ba:	e03d      	b.n	8003438 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80033bc:	4b11      	ldr	r3, [pc, #68]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d0f0      	beq.n	80033aa <HAL_RCC_OscConfig+0x46a>
 80033c8:	e035      	b.n	8003436 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033ca:	4b10      	ldr	r3, [pc, #64]	; (800340c <HAL_RCC_OscConfig+0x4cc>)
 80033cc:	2200      	movs	r2, #0
 80033ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033d0:	f7ff fafc 	bl	80029cc <HAL_GetTick>
 80033d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033d6:	e008      	b.n	80033ea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033d8:	f7ff faf8 	bl	80029cc <HAL_GetTick>
 80033dc:	4602      	mov	r2, r0
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	2b02      	cmp	r3, #2
 80033e4:	d901      	bls.n	80033ea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80033e6:	2303      	movs	r3, #3
 80033e8:	e026      	b.n	8003438 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033ea:	4b06      	ldr	r3, [pc, #24]	; (8003404 <HAL_RCC_OscConfig+0x4c4>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d1f0      	bne.n	80033d8 <HAL_RCC_OscConfig+0x498>
 80033f6:	e01e      	b.n	8003436 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	69db      	ldr	r3, [r3, #28]
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d107      	bne.n	8003410 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e019      	b.n	8003438 <HAL_RCC_OscConfig+0x4f8>
 8003404:	40021000 	.word	0x40021000
 8003408:	40007000 	.word	0x40007000
 800340c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003410:	4b0b      	ldr	r3, [pc, #44]	; (8003440 <HAL_RCC_OscConfig+0x500>)
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6a1b      	ldr	r3, [r3, #32]
 8003420:	429a      	cmp	r2, r3
 8003422:	d106      	bne.n	8003432 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800342e:	429a      	cmp	r2, r3
 8003430:	d001      	beq.n	8003436 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e000      	b.n	8003438 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003436:	2300      	movs	r3, #0
}
 8003438:	4618      	mov	r0, r3
 800343a:	3718      	adds	r7, #24
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}
 8003440:	40021000 	.word	0x40021000

08003444 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b084      	sub	sp, #16
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
 800344c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d101      	bne.n	8003458 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003454:	2301      	movs	r3, #1
 8003456:	e0d0      	b.n	80035fa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003458:	4b6a      	ldr	r3, [pc, #424]	; (8003604 <HAL_RCC_ClockConfig+0x1c0>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 0307 	and.w	r3, r3, #7
 8003460:	683a      	ldr	r2, [r7, #0]
 8003462:	429a      	cmp	r2, r3
 8003464:	d910      	bls.n	8003488 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003466:	4b67      	ldr	r3, [pc, #412]	; (8003604 <HAL_RCC_ClockConfig+0x1c0>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f023 0207 	bic.w	r2, r3, #7
 800346e:	4965      	ldr	r1, [pc, #404]	; (8003604 <HAL_RCC_ClockConfig+0x1c0>)
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	4313      	orrs	r3, r2
 8003474:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003476:	4b63      	ldr	r3, [pc, #396]	; (8003604 <HAL_RCC_ClockConfig+0x1c0>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 0307 	and.w	r3, r3, #7
 800347e:	683a      	ldr	r2, [r7, #0]
 8003480:	429a      	cmp	r2, r3
 8003482:	d001      	beq.n	8003488 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	e0b8      	b.n	80035fa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f003 0302 	and.w	r3, r3, #2
 8003490:	2b00      	cmp	r3, #0
 8003492:	d020      	beq.n	80034d6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 0304 	and.w	r3, r3, #4
 800349c:	2b00      	cmp	r3, #0
 800349e:	d005      	beq.n	80034ac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034a0:	4b59      	ldr	r3, [pc, #356]	; (8003608 <HAL_RCC_ClockConfig+0x1c4>)
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	4a58      	ldr	r2, [pc, #352]	; (8003608 <HAL_RCC_ClockConfig+0x1c4>)
 80034a6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80034aa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0308 	and.w	r3, r3, #8
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d005      	beq.n	80034c4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034b8:	4b53      	ldr	r3, [pc, #332]	; (8003608 <HAL_RCC_ClockConfig+0x1c4>)
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	4a52      	ldr	r2, [pc, #328]	; (8003608 <HAL_RCC_ClockConfig+0x1c4>)
 80034be:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80034c2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034c4:	4b50      	ldr	r3, [pc, #320]	; (8003608 <HAL_RCC_ClockConfig+0x1c4>)
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	494d      	ldr	r1, [pc, #308]	; (8003608 <HAL_RCC_ClockConfig+0x1c4>)
 80034d2:	4313      	orrs	r3, r2
 80034d4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 0301 	and.w	r3, r3, #1
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d040      	beq.n	8003564 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	2b01      	cmp	r3, #1
 80034e8:	d107      	bne.n	80034fa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034ea:	4b47      	ldr	r3, [pc, #284]	; (8003608 <HAL_RCC_ClockConfig+0x1c4>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d115      	bne.n	8003522 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e07f      	b.n	80035fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	2b02      	cmp	r3, #2
 8003500:	d107      	bne.n	8003512 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003502:	4b41      	ldr	r3, [pc, #260]	; (8003608 <HAL_RCC_ClockConfig+0x1c4>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d109      	bne.n	8003522 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	e073      	b.n	80035fa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003512:	4b3d      	ldr	r3, [pc, #244]	; (8003608 <HAL_RCC_ClockConfig+0x1c4>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 0302 	and.w	r3, r3, #2
 800351a:	2b00      	cmp	r3, #0
 800351c:	d101      	bne.n	8003522 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	e06b      	b.n	80035fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003522:	4b39      	ldr	r3, [pc, #228]	; (8003608 <HAL_RCC_ClockConfig+0x1c4>)
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	f023 0203 	bic.w	r2, r3, #3
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	4936      	ldr	r1, [pc, #216]	; (8003608 <HAL_RCC_ClockConfig+0x1c4>)
 8003530:	4313      	orrs	r3, r2
 8003532:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003534:	f7ff fa4a 	bl	80029cc <HAL_GetTick>
 8003538:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800353a:	e00a      	b.n	8003552 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800353c:	f7ff fa46 	bl	80029cc <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	f241 3288 	movw	r2, #5000	; 0x1388
 800354a:	4293      	cmp	r3, r2
 800354c:	d901      	bls.n	8003552 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800354e:	2303      	movs	r3, #3
 8003550:	e053      	b.n	80035fa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003552:	4b2d      	ldr	r3, [pc, #180]	; (8003608 <HAL_RCC_ClockConfig+0x1c4>)
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	f003 020c 	and.w	r2, r3, #12
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	429a      	cmp	r2, r3
 8003562:	d1eb      	bne.n	800353c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003564:	4b27      	ldr	r3, [pc, #156]	; (8003604 <HAL_RCC_ClockConfig+0x1c0>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 0307 	and.w	r3, r3, #7
 800356c:	683a      	ldr	r2, [r7, #0]
 800356e:	429a      	cmp	r2, r3
 8003570:	d210      	bcs.n	8003594 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003572:	4b24      	ldr	r3, [pc, #144]	; (8003604 <HAL_RCC_ClockConfig+0x1c0>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f023 0207 	bic.w	r2, r3, #7
 800357a:	4922      	ldr	r1, [pc, #136]	; (8003604 <HAL_RCC_ClockConfig+0x1c0>)
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	4313      	orrs	r3, r2
 8003580:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003582:	4b20      	ldr	r3, [pc, #128]	; (8003604 <HAL_RCC_ClockConfig+0x1c0>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0307 	and.w	r3, r3, #7
 800358a:	683a      	ldr	r2, [r7, #0]
 800358c:	429a      	cmp	r2, r3
 800358e:	d001      	beq.n	8003594 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e032      	b.n	80035fa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 0304 	and.w	r3, r3, #4
 800359c:	2b00      	cmp	r3, #0
 800359e:	d008      	beq.n	80035b2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035a0:	4b19      	ldr	r3, [pc, #100]	; (8003608 <HAL_RCC_ClockConfig+0x1c4>)
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	68db      	ldr	r3, [r3, #12]
 80035ac:	4916      	ldr	r1, [pc, #88]	; (8003608 <HAL_RCC_ClockConfig+0x1c4>)
 80035ae:	4313      	orrs	r3, r2
 80035b0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 0308 	and.w	r3, r3, #8
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d009      	beq.n	80035d2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80035be:	4b12      	ldr	r3, [pc, #72]	; (8003608 <HAL_RCC_ClockConfig+0x1c4>)
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	691b      	ldr	r3, [r3, #16]
 80035ca:	00db      	lsls	r3, r3, #3
 80035cc:	490e      	ldr	r1, [pc, #56]	; (8003608 <HAL_RCC_ClockConfig+0x1c4>)
 80035ce:	4313      	orrs	r3, r2
 80035d0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80035d2:	f000 f821 	bl	8003618 <HAL_RCC_GetSysClockFreq>
 80035d6:	4602      	mov	r2, r0
 80035d8:	4b0b      	ldr	r3, [pc, #44]	; (8003608 <HAL_RCC_ClockConfig+0x1c4>)
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	091b      	lsrs	r3, r3, #4
 80035de:	f003 030f 	and.w	r3, r3, #15
 80035e2:	490a      	ldr	r1, [pc, #40]	; (800360c <HAL_RCC_ClockConfig+0x1c8>)
 80035e4:	5ccb      	ldrb	r3, [r1, r3]
 80035e6:	fa22 f303 	lsr.w	r3, r2, r3
 80035ea:	4a09      	ldr	r2, [pc, #36]	; (8003610 <HAL_RCC_ClockConfig+0x1cc>)
 80035ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80035ee:	4b09      	ldr	r3, [pc, #36]	; (8003614 <HAL_RCC_ClockConfig+0x1d0>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4618      	mov	r0, r3
 80035f4:	f7fe fff8 	bl	80025e8 <HAL_InitTick>

  return HAL_OK;
 80035f8:	2300      	movs	r3, #0
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3710      	adds	r7, #16
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}
 8003602:	bf00      	nop
 8003604:	40022000 	.word	0x40022000
 8003608:	40021000 	.word	0x40021000
 800360c:	08009370 	.word	0x08009370
 8003610:	20000030 	.word	0x20000030
 8003614:	20000034 	.word	0x20000034

08003618 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003618:	b480      	push	{r7}
 800361a:	b087      	sub	sp, #28
 800361c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800361e:	2300      	movs	r3, #0
 8003620:	60fb      	str	r3, [r7, #12]
 8003622:	2300      	movs	r3, #0
 8003624:	60bb      	str	r3, [r7, #8]
 8003626:	2300      	movs	r3, #0
 8003628:	617b      	str	r3, [r7, #20]
 800362a:	2300      	movs	r3, #0
 800362c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800362e:	2300      	movs	r3, #0
 8003630:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003632:	4b1e      	ldr	r3, [pc, #120]	; (80036ac <HAL_RCC_GetSysClockFreq+0x94>)
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f003 030c 	and.w	r3, r3, #12
 800363e:	2b04      	cmp	r3, #4
 8003640:	d002      	beq.n	8003648 <HAL_RCC_GetSysClockFreq+0x30>
 8003642:	2b08      	cmp	r3, #8
 8003644:	d003      	beq.n	800364e <HAL_RCC_GetSysClockFreq+0x36>
 8003646:	e027      	b.n	8003698 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003648:	4b19      	ldr	r3, [pc, #100]	; (80036b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800364a:	613b      	str	r3, [r7, #16]
      break;
 800364c:	e027      	b.n	800369e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	0c9b      	lsrs	r3, r3, #18
 8003652:	f003 030f 	and.w	r3, r3, #15
 8003656:	4a17      	ldr	r2, [pc, #92]	; (80036b4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003658:	5cd3      	ldrb	r3, [r2, r3]
 800365a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003662:	2b00      	cmp	r3, #0
 8003664:	d010      	beq.n	8003688 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003666:	4b11      	ldr	r3, [pc, #68]	; (80036ac <HAL_RCC_GetSysClockFreq+0x94>)
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	0c5b      	lsrs	r3, r3, #17
 800366c:	f003 0301 	and.w	r3, r3, #1
 8003670:	4a11      	ldr	r2, [pc, #68]	; (80036b8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003672:	5cd3      	ldrb	r3, [r2, r3]
 8003674:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	4a0d      	ldr	r2, [pc, #52]	; (80036b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800367a:	fb03 f202 	mul.w	r2, r3, r2
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	fbb2 f3f3 	udiv	r3, r2, r3
 8003684:	617b      	str	r3, [r7, #20]
 8003686:	e004      	b.n	8003692 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	4a0c      	ldr	r2, [pc, #48]	; (80036bc <HAL_RCC_GetSysClockFreq+0xa4>)
 800368c:	fb02 f303 	mul.w	r3, r2, r3
 8003690:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	613b      	str	r3, [r7, #16]
      break;
 8003696:	e002      	b.n	800369e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003698:	4b05      	ldr	r3, [pc, #20]	; (80036b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800369a:	613b      	str	r3, [r7, #16]
      break;
 800369c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800369e:	693b      	ldr	r3, [r7, #16]
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	371c      	adds	r7, #28
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bc80      	pop	{r7}
 80036a8:	4770      	bx	lr
 80036aa:	bf00      	nop
 80036ac:	40021000 	.word	0x40021000
 80036b0:	007a1200 	.word	0x007a1200
 80036b4:	08009388 	.word	0x08009388
 80036b8:	08009398 	.word	0x08009398
 80036bc:	003d0900 	.word	0x003d0900

080036c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036c0:	b480      	push	{r7}
 80036c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036c4:	4b02      	ldr	r3, [pc, #8]	; (80036d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80036c6:	681b      	ldr	r3, [r3, #0]
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bc80      	pop	{r7}
 80036ce:	4770      	bx	lr
 80036d0:	20000030 	.word	0x20000030

080036d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80036d8:	f7ff fff2 	bl	80036c0 <HAL_RCC_GetHCLKFreq>
 80036dc:	4602      	mov	r2, r0
 80036de:	4b05      	ldr	r3, [pc, #20]	; (80036f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	0adb      	lsrs	r3, r3, #11
 80036e4:	f003 0307 	and.w	r3, r3, #7
 80036e8:	4903      	ldr	r1, [pc, #12]	; (80036f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80036ea:	5ccb      	ldrb	r3, [r1, r3]
 80036ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	bd80      	pop	{r7, pc}
 80036f4:	40021000 	.word	0x40021000
 80036f8:	08009380 	.word	0x08009380

080036fc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	220f      	movs	r2, #15
 800370a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800370c:	4b11      	ldr	r3, [pc, #68]	; (8003754 <HAL_RCC_GetClockConfig+0x58>)
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	f003 0203 	and.w	r2, r3, #3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003718:	4b0e      	ldr	r3, [pc, #56]	; (8003754 <HAL_RCC_GetClockConfig+0x58>)
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003724:	4b0b      	ldr	r3, [pc, #44]	; (8003754 <HAL_RCC_GetClockConfig+0x58>)
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003730:	4b08      	ldr	r3, [pc, #32]	; (8003754 <HAL_RCC_GetClockConfig+0x58>)
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	08db      	lsrs	r3, r3, #3
 8003736:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800373e:	4b06      	ldr	r3, [pc, #24]	; (8003758 <HAL_RCC_GetClockConfig+0x5c>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 0207 	and.w	r2, r3, #7
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800374a:	bf00      	nop
 800374c:	370c      	adds	r7, #12
 800374e:	46bd      	mov	sp, r7
 8003750:	bc80      	pop	{r7}
 8003752:	4770      	bx	lr
 8003754:	40021000 	.word	0x40021000
 8003758:	40022000 	.word	0x40022000

0800375c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800375c:	b480      	push	{r7}
 800375e:	b085      	sub	sp, #20
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003764:	4b0a      	ldr	r3, [pc, #40]	; (8003790 <RCC_Delay+0x34>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a0a      	ldr	r2, [pc, #40]	; (8003794 <RCC_Delay+0x38>)
 800376a:	fba2 2303 	umull	r2, r3, r2, r3
 800376e:	0a5b      	lsrs	r3, r3, #9
 8003770:	687a      	ldr	r2, [r7, #4]
 8003772:	fb02 f303 	mul.w	r3, r2, r3
 8003776:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003778:	bf00      	nop
  }
  while (Delay --);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	1e5a      	subs	r2, r3, #1
 800377e:	60fa      	str	r2, [r7, #12]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d1f9      	bne.n	8003778 <RCC_Delay+0x1c>
}
 8003784:	bf00      	nop
 8003786:	bf00      	nop
 8003788:	3714      	adds	r7, #20
 800378a:	46bd      	mov	sp, r7
 800378c:	bc80      	pop	{r7}
 800378e:	4770      	bx	lr
 8003790:	20000030 	.word	0x20000030
 8003794:	10624dd3 	.word	0x10624dd3

08003798 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b084      	sub	sp, #16
 800379c:	af00      	add	r7, sp, #0
 800379e:	60f8      	str	r0, [r7, #12]
 80037a0:	60b9      	str	r1, [r7, #8]
 80037a2:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d004      	beq.n	80037b4 <HAL_SRAM_Init+0x1c>
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	699b      	ldr	r3, [r3, #24]
 80037ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037b2:	d101      	bne.n	80037b8 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	e038      	b.n	800382a <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d106      	bne.n	80037d2 <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80037cc:	68f8      	ldr	r0, [r7, #12]
 80037ce:	f7fe ff01 	bl	80025d4 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	3308      	adds	r3, #8
 80037da:	4619      	mov	r1, r3
 80037dc:	4610      	mov	r0, r2
 80037de:	f000 fff1 	bl	80047c4 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6818      	ldr	r0, [r3, #0]
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	461a      	mov	r2, r3
 80037ec:	68b9      	ldr	r1, [r7, #8]
 80037ee:	f001 f853 	bl	8004898 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	6858      	ldr	r0, [r3, #4]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	689a      	ldr	r2, [r3, #8]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037fe:	6879      	ldr	r1, [r7, #4]
 8003800:	f001 f878 	bl	80048f4 <FSMC_NORSRAM_Extended_Timing_Init>
                                          hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	68fa      	ldr	r2, [r7, #12]
 800380a:	6892      	ldr	r2, [r2, #8]
 800380c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	68fa      	ldr	r2, [r7, #12]
 8003816:	6892      	ldr	r2, [r2, #8]
 8003818:	f041 0101 	orr.w	r1, r1, #1
 800381c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8003828:	2300      	movs	r3, #0
}
 800382a:	4618      	mov	r0, r3
 800382c:	3710      	adds	r7, #16
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}

08003832 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003832:	b580      	push	{r7, lr}
 8003834:	b082      	sub	sp, #8
 8003836:	af00      	add	r7, sp, #0
 8003838:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d101      	bne.n	8003844 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	e041      	b.n	80038c8 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800384a:	b2db      	uxtb	r3, r3
 800384c:	2b00      	cmp	r3, #0
 800384e:	d106      	bne.n	800385e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2200      	movs	r2, #0
 8003854:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003858:	6878      	ldr	r0, [r7, #4]
 800385a:	f7fe fe15 	bl	8002488 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2202      	movs	r2, #2
 8003862:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	3304      	adds	r3, #4
 800386e:	4619      	mov	r1, r3
 8003870:	4610      	mov	r0, r2
 8003872:	f000 fc3d 	bl	80040f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2201      	movs	r2, #1
 800387a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2201      	movs	r2, #1
 8003882:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2201      	movs	r2, #1
 800388a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2201      	movs	r2, #1
 8003892:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2201      	movs	r2, #1
 800389a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2201      	movs	r2, #1
 80038a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2201      	movs	r2, #1
 80038aa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2201      	movs	r2, #1
 80038b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2201      	movs	r2, #1
 80038ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2201      	movs	r2, #1
 80038c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80038c6:	2300      	movs	r3, #0
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	3708      	adds	r7, #8
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}

080038d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b085      	sub	sp, #20
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d001      	beq.n	80038e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e044      	b.n	8003972 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2202      	movs	r2, #2
 80038ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	68da      	ldr	r2, [r3, #12]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f042 0201 	orr.w	r2, r2, #1
 80038fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a1d      	ldr	r2, [pc, #116]	; (800397c <HAL_TIM_Base_Start_IT+0xac>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d018      	beq.n	800393c <HAL_TIM_Base_Start_IT+0x6c>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a1c      	ldr	r2, [pc, #112]	; (8003980 <HAL_TIM_Base_Start_IT+0xb0>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d013      	beq.n	800393c <HAL_TIM_Base_Start_IT+0x6c>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800391c:	d00e      	beq.n	800393c <HAL_TIM_Base_Start_IT+0x6c>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a18      	ldr	r2, [pc, #96]	; (8003984 <HAL_TIM_Base_Start_IT+0xb4>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d009      	beq.n	800393c <HAL_TIM_Base_Start_IT+0x6c>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a16      	ldr	r2, [pc, #88]	; (8003988 <HAL_TIM_Base_Start_IT+0xb8>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d004      	beq.n	800393c <HAL_TIM_Base_Start_IT+0x6c>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a15      	ldr	r2, [pc, #84]	; (800398c <HAL_TIM_Base_Start_IT+0xbc>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d111      	bne.n	8003960 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	f003 0307 	and.w	r3, r3, #7
 8003946:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2b06      	cmp	r3, #6
 800394c:	d010      	beq.n	8003970 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f042 0201 	orr.w	r2, r2, #1
 800395c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800395e:	e007      	b.n	8003970 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f042 0201 	orr.w	r2, r2, #1
 800396e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003970:	2300      	movs	r3, #0
}
 8003972:	4618      	mov	r0, r3
 8003974:	3714      	adds	r7, #20
 8003976:	46bd      	mov	sp, r7
 8003978:	bc80      	pop	{r7}
 800397a:	4770      	bx	lr
 800397c:	40012c00 	.word	0x40012c00
 8003980:	40013400 	.word	0x40013400
 8003984:	40000400 	.word	0x40000400
 8003988:	40000800 	.word	0x40000800
 800398c:	40000c00 	.word	0x40000c00

08003990 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b082      	sub	sp, #8
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d101      	bne.n	80039a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e041      	b.n	8003a26 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d106      	bne.n	80039bc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2200      	movs	r2, #0
 80039b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	f000 f839 	bl	8003a2e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2202      	movs	r2, #2
 80039c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	3304      	adds	r3, #4
 80039cc:	4619      	mov	r1, r3
 80039ce:	4610      	mov	r0, r2
 80039d0:	f000 fb8e 	bl	80040f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2201      	movs	r2, #1
 80039d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2201      	movs	r2, #1
 80039e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2201      	movs	r2, #1
 80039e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2201      	movs	r2, #1
 80039f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2201      	movs	r2, #1
 80039f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2201      	movs	r2, #1
 8003a00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2201      	movs	r2, #1
 8003a08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2201      	movs	r2, #1
 8003a10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2201      	movs	r2, #1
 8003a18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2201      	movs	r2, #1
 8003a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003a24:	2300      	movs	r3, #0
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3708      	adds	r7, #8
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}

08003a2e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003a2e:	b480      	push	{r7}
 8003a30:	b083      	sub	sp, #12
 8003a32:	af00      	add	r7, sp, #0
 8003a34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003a36:	bf00      	nop
 8003a38:	370c      	adds	r7, #12
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bc80      	pop	{r7}
 8003a3e:	4770      	bx	lr

08003a40 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b084      	sub	sp, #16
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d109      	bne.n	8003a64 <HAL_TIM_PWM_Start+0x24>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003a56:	b2db      	uxtb	r3, r3
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	bf14      	ite	ne
 8003a5c:	2301      	movne	r3, #1
 8003a5e:	2300      	moveq	r3, #0
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	e022      	b.n	8003aaa <HAL_TIM_PWM_Start+0x6a>
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	2b04      	cmp	r3, #4
 8003a68:	d109      	bne.n	8003a7e <HAL_TIM_PWM_Start+0x3e>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003a70:	b2db      	uxtb	r3, r3
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	bf14      	ite	ne
 8003a76:	2301      	movne	r3, #1
 8003a78:	2300      	moveq	r3, #0
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	e015      	b.n	8003aaa <HAL_TIM_PWM_Start+0x6a>
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	2b08      	cmp	r3, #8
 8003a82:	d109      	bne.n	8003a98 <HAL_TIM_PWM_Start+0x58>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a8a:	b2db      	uxtb	r3, r3
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	bf14      	ite	ne
 8003a90:	2301      	movne	r3, #1
 8003a92:	2300      	moveq	r3, #0
 8003a94:	b2db      	uxtb	r3, r3
 8003a96:	e008      	b.n	8003aaa <HAL_TIM_PWM_Start+0x6a>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	2b01      	cmp	r3, #1
 8003aa2:	bf14      	ite	ne
 8003aa4:	2301      	movne	r3, #1
 8003aa6:	2300      	moveq	r3, #0
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d001      	beq.n	8003ab2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e072      	b.n	8003b98 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d104      	bne.n	8003ac2 <HAL_TIM_PWM_Start+0x82>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2202      	movs	r2, #2
 8003abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ac0:	e013      	b.n	8003aea <HAL_TIM_PWM_Start+0xaa>
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	2b04      	cmp	r3, #4
 8003ac6:	d104      	bne.n	8003ad2 <HAL_TIM_PWM_Start+0x92>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2202      	movs	r2, #2
 8003acc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ad0:	e00b      	b.n	8003aea <HAL_TIM_PWM_Start+0xaa>
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	2b08      	cmp	r3, #8
 8003ad6:	d104      	bne.n	8003ae2 <HAL_TIM_PWM_Start+0xa2>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2202      	movs	r2, #2
 8003adc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ae0:	e003      	b.n	8003aea <HAL_TIM_PWM_Start+0xaa>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2202      	movs	r2, #2
 8003ae6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	2201      	movs	r2, #1
 8003af0:	6839      	ldr	r1, [r7, #0]
 8003af2:	4618      	mov	r0, r3
 8003af4:	f000 fdc4 	bl	8004680 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a28      	ldr	r2, [pc, #160]	; (8003ba0 <HAL_TIM_PWM_Start+0x160>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d004      	beq.n	8003b0c <HAL_TIM_PWM_Start+0xcc>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a27      	ldr	r2, [pc, #156]	; (8003ba4 <HAL_TIM_PWM_Start+0x164>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d101      	bne.n	8003b10 <HAL_TIM_PWM_Start+0xd0>
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	e000      	b.n	8003b12 <HAL_TIM_PWM_Start+0xd2>
 8003b10:	2300      	movs	r3, #0
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d007      	beq.n	8003b26 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b24:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a1d      	ldr	r2, [pc, #116]	; (8003ba0 <HAL_TIM_PWM_Start+0x160>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d018      	beq.n	8003b62 <HAL_TIM_PWM_Start+0x122>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a1b      	ldr	r2, [pc, #108]	; (8003ba4 <HAL_TIM_PWM_Start+0x164>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d013      	beq.n	8003b62 <HAL_TIM_PWM_Start+0x122>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b42:	d00e      	beq.n	8003b62 <HAL_TIM_PWM_Start+0x122>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a17      	ldr	r2, [pc, #92]	; (8003ba8 <HAL_TIM_PWM_Start+0x168>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d009      	beq.n	8003b62 <HAL_TIM_PWM_Start+0x122>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a16      	ldr	r2, [pc, #88]	; (8003bac <HAL_TIM_PWM_Start+0x16c>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d004      	beq.n	8003b62 <HAL_TIM_PWM_Start+0x122>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a14      	ldr	r2, [pc, #80]	; (8003bb0 <HAL_TIM_PWM_Start+0x170>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d111      	bne.n	8003b86 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	f003 0307 	and.w	r3, r3, #7
 8003b6c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2b06      	cmp	r3, #6
 8003b72:	d010      	beq.n	8003b96 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f042 0201 	orr.w	r2, r2, #1
 8003b82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b84:	e007      	b.n	8003b96 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f042 0201 	orr.w	r2, r2, #1
 8003b94:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b96:	2300      	movs	r3, #0
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3710      	adds	r7, #16
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}
 8003ba0:	40012c00 	.word	0x40012c00
 8003ba4:	40013400 	.word	0x40013400
 8003ba8:	40000400 	.word	0x40000400
 8003bac:	40000800 	.word	0x40000800
 8003bb0:	40000c00 	.word	0x40000c00

08003bb4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b084      	sub	sp, #16
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	68db      	ldr	r3, [r3, #12]
 8003bc2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	691b      	ldr	r3, [r3, #16]
 8003bca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	f003 0302 	and.w	r3, r3, #2
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d020      	beq.n	8003c18 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	f003 0302 	and.w	r3, r3, #2
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d01b      	beq.n	8003c18 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f06f 0202 	mvn.w	r2, #2
 8003be8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2201      	movs	r2, #1
 8003bee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	699b      	ldr	r3, [r3, #24]
 8003bf6:	f003 0303 	and.w	r3, r3, #3
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d003      	beq.n	8003c06 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f000 fa5a 	bl	80040b8 <HAL_TIM_IC_CaptureCallback>
 8003c04:	e005      	b.n	8003c12 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c06:	6878      	ldr	r0, [r7, #4]
 8003c08:	f000 fa4d 	bl	80040a6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c0c:	6878      	ldr	r0, [r7, #4]
 8003c0e:	f000 fa5c 	bl	80040ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2200      	movs	r2, #0
 8003c16:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	f003 0304 	and.w	r3, r3, #4
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d020      	beq.n	8003c64 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	f003 0304 	and.w	r3, r3, #4
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d01b      	beq.n	8003c64 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f06f 0204 	mvn.w	r2, #4
 8003c34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2202      	movs	r2, #2
 8003c3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	699b      	ldr	r3, [r3, #24]
 8003c42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d003      	beq.n	8003c52 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f000 fa34 	bl	80040b8 <HAL_TIM_IC_CaptureCallback>
 8003c50:	e005      	b.n	8003c5e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f000 fa27 	bl	80040a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c58:	6878      	ldr	r0, [r7, #4]
 8003c5a:	f000 fa36 	bl	80040ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2200      	movs	r2, #0
 8003c62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	f003 0308 	and.w	r3, r3, #8
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d020      	beq.n	8003cb0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	f003 0308 	and.w	r3, r3, #8
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d01b      	beq.n	8003cb0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f06f 0208 	mvn.w	r2, #8
 8003c80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2204      	movs	r2, #4
 8003c86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	69db      	ldr	r3, [r3, #28]
 8003c8e:	f003 0303 	and.w	r3, r3, #3
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d003      	beq.n	8003c9e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f000 fa0e 	bl	80040b8 <HAL_TIM_IC_CaptureCallback>
 8003c9c:	e005      	b.n	8003caa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f000 fa01 	bl	80040a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ca4:	6878      	ldr	r0, [r7, #4]
 8003ca6:	f000 fa10 	bl	80040ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2200      	movs	r2, #0
 8003cae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	f003 0310 	and.w	r3, r3, #16
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d020      	beq.n	8003cfc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	f003 0310 	and.w	r3, r3, #16
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d01b      	beq.n	8003cfc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f06f 0210 	mvn.w	r2, #16
 8003ccc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2208      	movs	r2, #8
 8003cd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	69db      	ldr	r3, [r3, #28]
 8003cda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d003      	beq.n	8003cea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f000 f9e8 	bl	80040b8 <HAL_TIM_IC_CaptureCallback>
 8003ce8:	e005      	b.n	8003cf6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	f000 f9db 	bl	80040a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cf0:	6878      	ldr	r0, [r7, #4]
 8003cf2:	f000 f9ea 	bl	80040ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	f003 0301 	and.w	r3, r3, #1
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d00c      	beq.n	8003d20 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	f003 0301 	and.w	r3, r3, #1
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d007      	beq.n	8003d20 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f06f 0201 	mvn.w	r2, #1
 8003d18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f7fe fb64 	bl	80023e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d00c      	beq.n	8003d44 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d007      	beq.n	8003d44 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003d3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f000 fd37 	bl	80047b2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d00c      	beq.n	8003d68 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d007      	beq.n	8003d68 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003d60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003d62:	6878      	ldr	r0, [r7, #4]
 8003d64:	f000 f9ba 	bl	80040dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	f003 0320 	and.w	r3, r3, #32
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d00c      	beq.n	8003d8c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	f003 0320 	and.w	r3, r3, #32
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d007      	beq.n	8003d8c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f06f 0220 	mvn.w	r2, #32
 8003d84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003d86:	6878      	ldr	r0, [r7, #4]
 8003d88:	f000 fd0a 	bl	80047a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003d8c:	bf00      	nop
 8003d8e:	3710      	adds	r7, #16
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}

08003d94 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b086      	sub	sp, #24
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	60b9      	str	r1, [r7, #8]
 8003d9e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003da0:	2300      	movs	r3, #0
 8003da2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d101      	bne.n	8003db2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003dae:	2302      	movs	r3, #2
 8003db0:	e0ae      	b.n	8003f10 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	2201      	movs	r2, #1
 8003db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2b0c      	cmp	r3, #12
 8003dbe:	f200 809f 	bhi.w	8003f00 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003dc2:	a201      	add	r2, pc, #4	; (adr r2, 8003dc8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003dc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dc8:	08003dfd 	.word	0x08003dfd
 8003dcc:	08003f01 	.word	0x08003f01
 8003dd0:	08003f01 	.word	0x08003f01
 8003dd4:	08003f01 	.word	0x08003f01
 8003dd8:	08003e3d 	.word	0x08003e3d
 8003ddc:	08003f01 	.word	0x08003f01
 8003de0:	08003f01 	.word	0x08003f01
 8003de4:	08003f01 	.word	0x08003f01
 8003de8:	08003e7f 	.word	0x08003e7f
 8003dec:	08003f01 	.word	0x08003f01
 8003df0:	08003f01 	.word	0x08003f01
 8003df4:	08003f01 	.word	0x08003f01
 8003df8:	08003ebf 	.word	0x08003ebf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	68b9      	ldr	r1, [r7, #8]
 8003e02:	4618      	mov	r0, r3
 8003e04:	f000 f9fa 	bl	80041fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	699a      	ldr	r2, [r3, #24]
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f042 0208 	orr.w	r2, r2, #8
 8003e16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	699a      	ldr	r2, [r3, #24]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f022 0204 	bic.w	r2, r2, #4
 8003e26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	6999      	ldr	r1, [r3, #24]
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	691a      	ldr	r2, [r3, #16]
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	430a      	orrs	r2, r1
 8003e38:	619a      	str	r2, [r3, #24]
      break;
 8003e3a:	e064      	b.n	8003f06 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	68b9      	ldr	r1, [r7, #8]
 8003e42:	4618      	mov	r0, r3
 8003e44:	f000 fa4a 	bl	80042dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	699a      	ldr	r2, [r3, #24]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	699a      	ldr	r2, [r3, #24]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	6999      	ldr	r1, [r3, #24]
 8003e6e:	68bb      	ldr	r3, [r7, #8]
 8003e70:	691b      	ldr	r3, [r3, #16]
 8003e72:	021a      	lsls	r2, r3, #8
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	430a      	orrs	r2, r1
 8003e7a:	619a      	str	r2, [r3, #24]
      break;
 8003e7c:	e043      	b.n	8003f06 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	68b9      	ldr	r1, [r7, #8]
 8003e84:	4618      	mov	r0, r3
 8003e86:	f000 fa9d 	bl	80043c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	69da      	ldr	r2, [r3, #28]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f042 0208 	orr.w	r2, r2, #8
 8003e98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	69da      	ldr	r2, [r3, #28]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f022 0204 	bic.w	r2, r2, #4
 8003ea8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	69d9      	ldr	r1, [r3, #28]
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	691a      	ldr	r2, [r3, #16]
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	430a      	orrs	r2, r1
 8003eba:	61da      	str	r2, [r3, #28]
      break;
 8003ebc:	e023      	b.n	8003f06 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	68b9      	ldr	r1, [r7, #8]
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f000 faf1 	bl	80044ac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	69da      	ldr	r2, [r3, #28]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ed8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	69da      	ldr	r2, [r3, #28]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ee8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	69d9      	ldr	r1, [r3, #28]
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	691b      	ldr	r3, [r3, #16]
 8003ef4:	021a      	lsls	r2, r3, #8
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	430a      	orrs	r2, r1
 8003efc:	61da      	str	r2, [r3, #28]
      break;
 8003efe:	e002      	b.n	8003f06 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	75fb      	strb	r3, [r7, #23]
      break;
 8003f04:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003f0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3718      	adds	r7, #24
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}

08003f18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
 8003f20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f22:	2300      	movs	r3, #0
 8003f24:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	d101      	bne.n	8003f34 <HAL_TIM_ConfigClockSource+0x1c>
 8003f30:	2302      	movs	r3, #2
 8003f32:	e0b4      	b.n	800409e <HAL_TIM_ConfigClockSource+0x186>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2201      	movs	r2, #1
 8003f38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2202      	movs	r2, #2
 8003f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003f52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f5a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	68ba      	ldr	r2, [r7, #8]
 8003f62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f6c:	d03e      	beq.n	8003fec <HAL_TIM_ConfigClockSource+0xd4>
 8003f6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f72:	f200 8087 	bhi.w	8004084 <HAL_TIM_ConfigClockSource+0x16c>
 8003f76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f7a:	f000 8086 	beq.w	800408a <HAL_TIM_ConfigClockSource+0x172>
 8003f7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f82:	d87f      	bhi.n	8004084 <HAL_TIM_ConfigClockSource+0x16c>
 8003f84:	2b70      	cmp	r3, #112	; 0x70
 8003f86:	d01a      	beq.n	8003fbe <HAL_TIM_ConfigClockSource+0xa6>
 8003f88:	2b70      	cmp	r3, #112	; 0x70
 8003f8a:	d87b      	bhi.n	8004084 <HAL_TIM_ConfigClockSource+0x16c>
 8003f8c:	2b60      	cmp	r3, #96	; 0x60
 8003f8e:	d050      	beq.n	8004032 <HAL_TIM_ConfigClockSource+0x11a>
 8003f90:	2b60      	cmp	r3, #96	; 0x60
 8003f92:	d877      	bhi.n	8004084 <HAL_TIM_ConfigClockSource+0x16c>
 8003f94:	2b50      	cmp	r3, #80	; 0x50
 8003f96:	d03c      	beq.n	8004012 <HAL_TIM_ConfigClockSource+0xfa>
 8003f98:	2b50      	cmp	r3, #80	; 0x50
 8003f9a:	d873      	bhi.n	8004084 <HAL_TIM_ConfigClockSource+0x16c>
 8003f9c:	2b40      	cmp	r3, #64	; 0x40
 8003f9e:	d058      	beq.n	8004052 <HAL_TIM_ConfigClockSource+0x13a>
 8003fa0:	2b40      	cmp	r3, #64	; 0x40
 8003fa2:	d86f      	bhi.n	8004084 <HAL_TIM_ConfigClockSource+0x16c>
 8003fa4:	2b30      	cmp	r3, #48	; 0x30
 8003fa6:	d064      	beq.n	8004072 <HAL_TIM_ConfigClockSource+0x15a>
 8003fa8:	2b30      	cmp	r3, #48	; 0x30
 8003faa:	d86b      	bhi.n	8004084 <HAL_TIM_ConfigClockSource+0x16c>
 8003fac:	2b20      	cmp	r3, #32
 8003fae:	d060      	beq.n	8004072 <HAL_TIM_ConfigClockSource+0x15a>
 8003fb0:	2b20      	cmp	r3, #32
 8003fb2:	d867      	bhi.n	8004084 <HAL_TIM_ConfigClockSource+0x16c>
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d05c      	beq.n	8004072 <HAL_TIM_ConfigClockSource+0x15a>
 8003fb8:	2b10      	cmp	r3, #16
 8003fba:	d05a      	beq.n	8004072 <HAL_TIM_ConfigClockSource+0x15a>
 8003fbc:	e062      	b.n	8004084 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6818      	ldr	r0, [r3, #0]
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	6899      	ldr	r1, [r3, #8]
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	685a      	ldr	r2, [r3, #4]
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	f000 fb38 	bl	8004642 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003fe0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	68ba      	ldr	r2, [r7, #8]
 8003fe8:	609a      	str	r2, [r3, #8]
      break;
 8003fea:	e04f      	b.n	800408c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6818      	ldr	r0, [r3, #0]
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	6899      	ldr	r1, [r3, #8]
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	685a      	ldr	r2, [r3, #4]
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	68db      	ldr	r3, [r3, #12]
 8003ffc:	f000 fb21 	bl	8004642 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	689a      	ldr	r2, [r3, #8]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800400e:	609a      	str	r2, [r3, #8]
      break;
 8004010:	e03c      	b.n	800408c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6818      	ldr	r0, [r3, #0]
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	6859      	ldr	r1, [r3, #4]
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	68db      	ldr	r3, [r3, #12]
 800401e:	461a      	mov	r2, r3
 8004020:	f000 fa98 	bl	8004554 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	2150      	movs	r1, #80	; 0x50
 800402a:	4618      	mov	r0, r3
 800402c:	f000 faef 	bl	800460e <TIM_ITRx_SetConfig>
      break;
 8004030:	e02c      	b.n	800408c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6818      	ldr	r0, [r3, #0]
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	6859      	ldr	r1, [r3, #4]
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	68db      	ldr	r3, [r3, #12]
 800403e:	461a      	mov	r2, r3
 8004040:	f000 fab6 	bl	80045b0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	2160      	movs	r1, #96	; 0x60
 800404a:	4618      	mov	r0, r3
 800404c:	f000 fadf 	bl	800460e <TIM_ITRx_SetConfig>
      break;
 8004050:	e01c      	b.n	800408c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6818      	ldr	r0, [r3, #0]
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	6859      	ldr	r1, [r3, #4]
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	68db      	ldr	r3, [r3, #12]
 800405e:	461a      	mov	r2, r3
 8004060:	f000 fa78 	bl	8004554 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	2140      	movs	r1, #64	; 0x40
 800406a:	4618      	mov	r0, r3
 800406c:	f000 facf 	bl	800460e <TIM_ITRx_SetConfig>
      break;
 8004070:	e00c      	b.n	800408c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4619      	mov	r1, r3
 800407c:	4610      	mov	r0, r2
 800407e:	f000 fac6 	bl	800460e <TIM_ITRx_SetConfig>
      break;
 8004082:	e003      	b.n	800408c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	73fb      	strb	r3, [r7, #15]
      break;
 8004088:	e000      	b.n	800408c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800408a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2201      	movs	r2, #1
 8004090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2200      	movs	r2, #0
 8004098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800409c:	7bfb      	ldrb	r3, [r7, #15]
}
 800409e:	4618      	mov	r0, r3
 80040a0:	3710      	adds	r7, #16
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}

080040a6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80040a6:	b480      	push	{r7}
 80040a8:	b083      	sub	sp, #12
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80040ae:	bf00      	nop
 80040b0:	370c      	adds	r7, #12
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bc80      	pop	{r7}
 80040b6:	4770      	bx	lr

080040b8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b083      	sub	sp, #12
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80040c0:	bf00      	nop
 80040c2:	370c      	adds	r7, #12
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bc80      	pop	{r7}
 80040c8:	4770      	bx	lr

080040ca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80040ca:	b480      	push	{r7}
 80040cc:	b083      	sub	sp, #12
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80040d2:	bf00      	nop
 80040d4:	370c      	adds	r7, #12
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bc80      	pop	{r7}
 80040da:	4770      	bx	lr

080040dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80040dc:	b480      	push	{r7}
 80040de:	b083      	sub	sp, #12
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80040e4:	bf00      	nop
 80040e6:	370c      	adds	r7, #12
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bc80      	pop	{r7}
 80040ec:	4770      	bx	lr
	...

080040f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b085      	sub	sp, #20
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
 80040f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	4a39      	ldr	r2, [pc, #228]	; (80041e8 <TIM_Base_SetConfig+0xf8>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d013      	beq.n	8004130 <TIM_Base_SetConfig+0x40>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	4a38      	ldr	r2, [pc, #224]	; (80041ec <TIM_Base_SetConfig+0xfc>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d00f      	beq.n	8004130 <TIM_Base_SetConfig+0x40>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004116:	d00b      	beq.n	8004130 <TIM_Base_SetConfig+0x40>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	4a35      	ldr	r2, [pc, #212]	; (80041f0 <TIM_Base_SetConfig+0x100>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d007      	beq.n	8004130 <TIM_Base_SetConfig+0x40>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	4a34      	ldr	r2, [pc, #208]	; (80041f4 <TIM_Base_SetConfig+0x104>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d003      	beq.n	8004130 <TIM_Base_SetConfig+0x40>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	4a33      	ldr	r2, [pc, #204]	; (80041f8 <TIM_Base_SetConfig+0x108>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d108      	bne.n	8004142 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004136:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	68fa      	ldr	r2, [r7, #12]
 800413e:	4313      	orrs	r3, r2
 8004140:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	4a28      	ldr	r2, [pc, #160]	; (80041e8 <TIM_Base_SetConfig+0xf8>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d013      	beq.n	8004172 <TIM_Base_SetConfig+0x82>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	4a27      	ldr	r2, [pc, #156]	; (80041ec <TIM_Base_SetConfig+0xfc>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d00f      	beq.n	8004172 <TIM_Base_SetConfig+0x82>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004158:	d00b      	beq.n	8004172 <TIM_Base_SetConfig+0x82>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	4a24      	ldr	r2, [pc, #144]	; (80041f0 <TIM_Base_SetConfig+0x100>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d007      	beq.n	8004172 <TIM_Base_SetConfig+0x82>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	4a23      	ldr	r2, [pc, #140]	; (80041f4 <TIM_Base_SetConfig+0x104>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d003      	beq.n	8004172 <TIM_Base_SetConfig+0x82>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	4a22      	ldr	r2, [pc, #136]	; (80041f8 <TIM_Base_SetConfig+0x108>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d108      	bne.n	8004184 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004178:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	68db      	ldr	r3, [r3, #12]
 800417e:	68fa      	ldr	r2, [r7, #12]
 8004180:	4313      	orrs	r3, r2
 8004182:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	695b      	ldr	r3, [r3, #20]
 800418e:	4313      	orrs	r3, r2
 8004190:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	68fa      	ldr	r2, [r7, #12]
 8004196:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	689a      	ldr	r2, [r3, #8]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	4a0f      	ldr	r2, [pc, #60]	; (80041e8 <TIM_Base_SetConfig+0xf8>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d003      	beq.n	80041b8 <TIM_Base_SetConfig+0xc8>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	4a0e      	ldr	r2, [pc, #56]	; (80041ec <TIM_Base_SetConfig+0xfc>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d103      	bne.n	80041c0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	691a      	ldr	r2, [r3, #16]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	691b      	ldr	r3, [r3, #16]
 80041ca:	f003 0301 	and.w	r3, r3, #1
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d005      	beq.n	80041de <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	691b      	ldr	r3, [r3, #16]
 80041d6:	f023 0201 	bic.w	r2, r3, #1
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	611a      	str	r2, [r3, #16]
  }
}
 80041de:	bf00      	nop
 80041e0:	3714      	adds	r7, #20
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bc80      	pop	{r7}
 80041e6:	4770      	bx	lr
 80041e8:	40012c00 	.word	0x40012c00
 80041ec:	40013400 	.word	0x40013400
 80041f0:	40000400 	.word	0x40000400
 80041f4:	40000800 	.word	0x40000800
 80041f8:	40000c00 	.word	0x40000c00

080041fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b087      	sub	sp, #28
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
 8004204:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6a1b      	ldr	r3, [r3, #32]
 800420a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6a1b      	ldr	r3, [r3, #32]
 8004210:	f023 0201 	bic.w	r2, r3, #1
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	699b      	ldr	r3, [r3, #24]
 8004222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800422a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	f023 0303 	bic.w	r3, r3, #3
 8004232:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	68fa      	ldr	r2, [r7, #12]
 800423a:	4313      	orrs	r3, r2
 800423c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	f023 0302 	bic.w	r3, r3, #2
 8004244:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	697a      	ldr	r2, [r7, #20]
 800424c:	4313      	orrs	r3, r2
 800424e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	4a20      	ldr	r2, [pc, #128]	; (80042d4 <TIM_OC1_SetConfig+0xd8>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d003      	beq.n	8004260 <TIM_OC1_SetConfig+0x64>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	4a1f      	ldr	r2, [pc, #124]	; (80042d8 <TIM_OC1_SetConfig+0xdc>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d10c      	bne.n	800427a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	f023 0308 	bic.w	r3, r3, #8
 8004266:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	68db      	ldr	r3, [r3, #12]
 800426c:	697a      	ldr	r2, [r7, #20]
 800426e:	4313      	orrs	r3, r2
 8004270:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	f023 0304 	bic.w	r3, r3, #4
 8004278:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	4a15      	ldr	r2, [pc, #84]	; (80042d4 <TIM_OC1_SetConfig+0xd8>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d003      	beq.n	800428a <TIM_OC1_SetConfig+0x8e>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	4a14      	ldr	r2, [pc, #80]	; (80042d8 <TIM_OC1_SetConfig+0xdc>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d111      	bne.n	80042ae <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004290:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004298:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	695b      	ldr	r3, [r3, #20]
 800429e:	693a      	ldr	r2, [r7, #16]
 80042a0:	4313      	orrs	r3, r2
 80042a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	699b      	ldr	r3, [r3, #24]
 80042a8:	693a      	ldr	r2, [r7, #16]
 80042aa:	4313      	orrs	r3, r2
 80042ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	693a      	ldr	r2, [r7, #16]
 80042b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	68fa      	ldr	r2, [r7, #12]
 80042b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	685a      	ldr	r2, [r3, #4]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	697a      	ldr	r2, [r7, #20]
 80042c6:	621a      	str	r2, [r3, #32]
}
 80042c8:	bf00      	nop
 80042ca:	371c      	adds	r7, #28
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bc80      	pop	{r7}
 80042d0:	4770      	bx	lr
 80042d2:	bf00      	nop
 80042d4:	40012c00 	.word	0x40012c00
 80042d8:	40013400 	.word	0x40013400

080042dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80042dc:	b480      	push	{r7}
 80042de:	b087      	sub	sp, #28
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a1b      	ldr	r3, [r3, #32]
 80042ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6a1b      	ldr	r3, [r3, #32]
 80042f0:	f023 0210 	bic.w	r2, r3, #16
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	699b      	ldr	r3, [r3, #24]
 8004302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800430a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004312:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	021b      	lsls	r3, r3, #8
 800431a:	68fa      	ldr	r2, [r7, #12]
 800431c:	4313      	orrs	r3, r2
 800431e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	f023 0320 	bic.w	r3, r3, #32
 8004326:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	011b      	lsls	r3, r3, #4
 800432e:	697a      	ldr	r2, [r7, #20]
 8004330:	4313      	orrs	r3, r2
 8004332:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	4a21      	ldr	r2, [pc, #132]	; (80043bc <TIM_OC2_SetConfig+0xe0>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d003      	beq.n	8004344 <TIM_OC2_SetConfig+0x68>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	4a20      	ldr	r2, [pc, #128]	; (80043c0 <TIM_OC2_SetConfig+0xe4>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d10d      	bne.n	8004360 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800434a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	011b      	lsls	r3, r3, #4
 8004352:	697a      	ldr	r2, [r7, #20]
 8004354:	4313      	orrs	r3, r2
 8004356:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800435e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	4a16      	ldr	r2, [pc, #88]	; (80043bc <TIM_OC2_SetConfig+0xe0>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d003      	beq.n	8004370 <TIM_OC2_SetConfig+0x94>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	4a15      	ldr	r2, [pc, #84]	; (80043c0 <TIM_OC2_SetConfig+0xe4>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d113      	bne.n	8004398 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004376:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800437e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	695b      	ldr	r3, [r3, #20]
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	693a      	ldr	r2, [r7, #16]
 8004388:	4313      	orrs	r3, r2
 800438a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	699b      	ldr	r3, [r3, #24]
 8004390:	009b      	lsls	r3, r3, #2
 8004392:	693a      	ldr	r2, [r7, #16]
 8004394:	4313      	orrs	r3, r2
 8004396:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	693a      	ldr	r2, [r7, #16]
 800439c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	68fa      	ldr	r2, [r7, #12]
 80043a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	685a      	ldr	r2, [r3, #4]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	697a      	ldr	r2, [r7, #20]
 80043b0:	621a      	str	r2, [r3, #32]
}
 80043b2:	bf00      	nop
 80043b4:	371c      	adds	r7, #28
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bc80      	pop	{r7}
 80043ba:	4770      	bx	lr
 80043bc:	40012c00 	.word	0x40012c00
 80043c0:	40013400 	.word	0x40013400

080043c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b087      	sub	sp, #28
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
 80043cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6a1b      	ldr	r3, [r3, #32]
 80043d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6a1b      	ldr	r3, [r3, #32]
 80043d8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	69db      	ldr	r3, [r3, #28]
 80043ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f023 0303 	bic.w	r3, r3, #3
 80043fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	68fa      	ldr	r2, [r7, #12]
 8004402:	4313      	orrs	r3, r2
 8004404:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004406:	697b      	ldr	r3, [r7, #20]
 8004408:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800440c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	021b      	lsls	r3, r3, #8
 8004414:	697a      	ldr	r2, [r7, #20]
 8004416:	4313      	orrs	r3, r2
 8004418:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	4a21      	ldr	r2, [pc, #132]	; (80044a4 <TIM_OC3_SetConfig+0xe0>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d003      	beq.n	800442a <TIM_OC3_SetConfig+0x66>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	4a20      	ldr	r2, [pc, #128]	; (80044a8 <TIM_OC3_SetConfig+0xe4>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d10d      	bne.n	8004446 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004430:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	68db      	ldr	r3, [r3, #12]
 8004436:	021b      	lsls	r3, r3, #8
 8004438:	697a      	ldr	r2, [r7, #20]
 800443a:	4313      	orrs	r3, r2
 800443c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004444:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	4a16      	ldr	r2, [pc, #88]	; (80044a4 <TIM_OC3_SetConfig+0xe0>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d003      	beq.n	8004456 <TIM_OC3_SetConfig+0x92>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	4a15      	ldr	r2, [pc, #84]	; (80044a8 <TIM_OC3_SetConfig+0xe4>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d113      	bne.n	800447e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800445c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004464:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	695b      	ldr	r3, [r3, #20]
 800446a:	011b      	lsls	r3, r3, #4
 800446c:	693a      	ldr	r2, [r7, #16]
 800446e:	4313      	orrs	r3, r2
 8004470:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	699b      	ldr	r3, [r3, #24]
 8004476:	011b      	lsls	r3, r3, #4
 8004478:	693a      	ldr	r2, [r7, #16]
 800447a:	4313      	orrs	r3, r2
 800447c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	693a      	ldr	r2, [r7, #16]
 8004482:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	68fa      	ldr	r2, [r7, #12]
 8004488:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	685a      	ldr	r2, [r3, #4]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	697a      	ldr	r2, [r7, #20]
 8004496:	621a      	str	r2, [r3, #32]
}
 8004498:	bf00      	nop
 800449a:	371c      	adds	r7, #28
 800449c:	46bd      	mov	sp, r7
 800449e:	bc80      	pop	{r7}
 80044a0:	4770      	bx	lr
 80044a2:	bf00      	nop
 80044a4:	40012c00 	.word	0x40012c00
 80044a8:	40013400 	.word	0x40013400

080044ac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b087      	sub	sp, #28
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
 80044b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a1b      	ldr	r3, [r3, #32]
 80044ba:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6a1b      	ldr	r3, [r3, #32]
 80044c0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	69db      	ldr	r3, [r3, #28]
 80044d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	021b      	lsls	r3, r3, #8
 80044ea:	68fa      	ldr	r2, [r7, #12]
 80044ec:	4313      	orrs	r3, r2
 80044ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80044f0:	693b      	ldr	r3, [r7, #16]
 80044f2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80044f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	031b      	lsls	r3, r3, #12
 80044fe:	693a      	ldr	r2, [r7, #16]
 8004500:	4313      	orrs	r3, r2
 8004502:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	4a11      	ldr	r2, [pc, #68]	; (800454c <TIM_OC4_SetConfig+0xa0>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d003      	beq.n	8004514 <TIM_OC4_SetConfig+0x68>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	4a10      	ldr	r2, [pc, #64]	; (8004550 <TIM_OC4_SetConfig+0xa4>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d109      	bne.n	8004528 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800451a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	695b      	ldr	r3, [r3, #20]
 8004520:	019b      	lsls	r3, r3, #6
 8004522:	697a      	ldr	r2, [r7, #20]
 8004524:	4313      	orrs	r3, r2
 8004526:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	697a      	ldr	r2, [r7, #20]
 800452c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	68fa      	ldr	r2, [r7, #12]
 8004532:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	685a      	ldr	r2, [r3, #4]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	693a      	ldr	r2, [r7, #16]
 8004540:	621a      	str	r2, [r3, #32]
}
 8004542:	bf00      	nop
 8004544:	371c      	adds	r7, #28
 8004546:	46bd      	mov	sp, r7
 8004548:	bc80      	pop	{r7}
 800454a:	4770      	bx	lr
 800454c:	40012c00 	.word	0x40012c00
 8004550:	40013400 	.word	0x40013400

08004554 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004554:	b480      	push	{r7}
 8004556:	b087      	sub	sp, #28
 8004558:	af00      	add	r7, sp, #0
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	60b9      	str	r1, [r7, #8]
 800455e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6a1b      	ldr	r3, [r3, #32]
 8004564:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	6a1b      	ldr	r3, [r3, #32]
 800456a:	f023 0201 	bic.w	r2, r3, #1
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800457e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	011b      	lsls	r3, r3, #4
 8004584:	693a      	ldr	r2, [r7, #16]
 8004586:	4313      	orrs	r3, r2
 8004588:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	f023 030a 	bic.w	r3, r3, #10
 8004590:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004592:	697a      	ldr	r2, [r7, #20]
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	4313      	orrs	r3, r2
 8004598:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	693a      	ldr	r2, [r7, #16]
 800459e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	697a      	ldr	r2, [r7, #20]
 80045a4:	621a      	str	r2, [r3, #32]
}
 80045a6:	bf00      	nop
 80045a8:	371c      	adds	r7, #28
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bc80      	pop	{r7}
 80045ae:	4770      	bx	lr

080045b0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b087      	sub	sp, #28
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	60f8      	str	r0, [r7, #12]
 80045b8:	60b9      	str	r1, [r7, #8]
 80045ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6a1b      	ldr	r3, [r3, #32]
 80045c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	6a1b      	ldr	r3, [r3, #32]
 80045c6:	f023 0210 	bic.w	r2, r3, #16
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	699b      	ldr	r3, [r3, #24]
 80045d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80045da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	031b      	lsls	r3, r3, #12
 80045e0:	693a      	ldr	r2, [r7, #16]
 80045e2:	4313      	orrs	r3, r2
 80045e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80045ec:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	011b      	lsls	r3, r3, #4
 80045f2:	697a      	ldr	r2, [r7, #20]
 80045f4:	4313      	orrs	r3, r2
 80045f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	693a      	ldr	r2, [r7, #16]
 80045fc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	697a      	ldr	r2, [r7, #20]
 8004602:	621a      	str	r2, [r3, #32]
}
 8004604:	bf00      	nop
 8004606:	371c      	adds	r7, #28
 8004608:	46bd      	mov	sp, r7
 800460a:	bc80      	pop	{r7}
 800460c:	4770      	bx	lr

0800460e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800460e:	b480      	push	{r7}
 8004610:	b085      	sub	sp, #20
 8004612:	af00      	add	r7, sp, #0
 8004614:	6078      	str	r0, [r7, #4]
 8004616:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004624:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004626:	683a      	ldr	r2, [r7, #0]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	4313      	orrs	r3, r2
 800462c:	f043 0307 	orr.w	r3, r3, #7
 8004630:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	68fa      	ldr	r2, [r7, #12]
 8004636:	609a      	str	r2, [r3, #8]
}
 8004638:	bf00      	nop
 800463a:	3714      	adds	r7, #20
 800463c:	46bd      	mov	sp, r7
 800463e:	bc80      	pop	{r7}
 8004640:	4770      	bx	lr

08004642 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004642:	b480      	push	{r7}
 8004644:	b087      	sub	sp, #28
 8004646:	af00      	add	r7, sp, #0
 8004648:	60f8      	str	r0, [r7, #12]
 800464a:	60b9      	str	r1, [r7, #8]
 800464c:	607a      	str	r2, [r7, #4]
 800464e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800465c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	021a      	lsls	r2, r3, #8
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	431a      	orrs	r2, r3
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	4313      	orrs	r3, r2
 800466a:	697a      	ldr	r2, [r7, #20]
 800466c:	4313      	orrs	r3, r2
 800466e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	697a      	ldr	r2, [r7, #20]
 8004674:	609a      	str	r2, [r3, #8]
}
 8004676:	bf00      	nop
 8004678:	371c      	adds	r7, #28
 800467a:	46bd      	mov	sp, r7
 800467c:	bc80      	pop	{r7}
 800467e:	4770      	bx	lr

08004680 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004680:	b480      	push	{r7}
 8004682:	b087      	sub	sp, #28
 8004684:	af00      	add	r7, sp, #0
 8004686:	60f8      	str	r0, [r7, #12]
 8004688:	60b9      	str	r1, [r7, #8]
 800468a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	f003 031f 	and.w	r3, r3, #31
 8004692:	2201      	movs	r2, #1
 8004694:	fa02 f303 	lsl.w	r3, r2, r3
 8004698:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6a1a      	ldr	r2, [r3, #32]
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	43db      	mvns	r3, r3
 80046a2:	401a      	ands	r2, r3
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6a1a      	ldr	r2, [r3, #32]
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	f003 031f 	and.w	r3, r3, #31
 80046b2:	6879      	ldr	r1, [r7, #4]
 80046b4:	fa01 f303 	lsl.w	r3, r1, r3
 80046b8:	431a      	orrs	r2, r3
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	621a      	str	r2, [r3, #32]
}
 80046be:	bf00      	nop
 80046c0:	371c      	adds	r7, #28
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bc80      	pop	{r7}
 80046c6:	4770      	bx	lr

080046c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b085      	sub	sp, #20
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d101      	bne.n	80046e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80046dc:	2302      	movs	r3, #2
 80046de:	e050      	b.n	8004782 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2202      	movs	r2, #2
 80046ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004706:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	68fa      	ldr	r2, [r7, #12]
 800470e:	4313      	orrs	r3, r2
 8004710:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	68fa      	ldr	r2, [r7, #12]
 8004718:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a1b      	ldr	r2, [pc, #108]	; (800478c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d018      	beq.n	8004756 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a19      	ldr	r2, [pc, #100]	; (8004790 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d013      	beq.n	8004756 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004736:	d00e      	beq.n	8004756 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a15      	ldr	r2, [pc, #84]	; (8004794 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d009      	beq.n	8004756 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a14      	ldr	r2, [pc, #80]	; (8004798 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d004      	beq.n	8004756 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a12      	ldr	r2, [pc, #72]	; (800479c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d10c      	bne.n	8004770 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800475c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	68ba      	ldr	r2, [r7, #8]
 8004764:	4313      	orrs	r3, r2
 8004766:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	68ba      	ldr	r2, [r7, #8]
 800476e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2200      	movs	r2, #0
 800477c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004780:	2300      	movs	r3, #0
}
 8004782:	4618      	mov	r0, r3
 8004784:	3714      	adds	r7, #20
 8004786:	46bd      	mov	sp, r7
 8004788:	bc80      	pop	{r7}
 800478a:	4770      	bx	lr
 800478c:	40012c00 	.word	0x40012c00
 8004790:	40013400 	.word	0x40013400
 8004794:	40000400 	.word	0x40000400
 8004798:	40000800 	.word	0x40000800
 800479c:	40000c00 	.word	0x40000c00

080047a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b083      	sub	sp, #12
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80047a8:	bf00      	nop
 80047aa:	370c      	adds	r7, #12
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bc80      	pop	{r7}
 80047b0:	4770      	bx	lr

080047b2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80047b2:	b480      	push	{r7}
 80047b4:	b083      	sub	sp, #12
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80047ba:	bf00      	nop
 80047bc:	370c      	adds	r7, #12
 80047be:	46bd      	mov	sp, r7
 80047c0:	bc80      	pop	{r7}
 80047c2:	4770      	bx	lr

080047c4 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                     const FSMC_NORSRAM_InitTypeDef *Init)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b087      	sub	sp, #28
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
 80047cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047d8:	683a      	ldr	r2, [r7, #0]
 80047da:	6812      	ldr	r2, [r2, #0]
 80047dc:	f023 0101 	bic.w	r1, r3, #1
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	2b08      	cmp	r3, #8
 80047ec:	d102      	bne.n	80047f4 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80047ee:	2340      	movs	r3, #64	; 0x40
 80047f0:	617b      	str	r3, [r7, #20]
 80047f2:	e001      	b.n	80047f8 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 80047f4:	2300      	movs	r3, #0
 80047f6:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8004804:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800480a:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8004810:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8004816:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 800481c:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8004822:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 8004828:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 800482e:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 8004834:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 800483a:	4313      	orrs	r3, r2
 800483c:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	699b      	ldr	r3, [r3, #24]
 8004842:	693a      	ldr	r2, [r7, #16]
 8004844:	4313      	orrs	r3, r2
 8004846:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800484c:	693a      	ldr	r2, [r7, #16]
 800484e:	4313      	orrs	r3, r2
 8004850:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 8004852:	4b10      	ldr	r3, [pc, #64]	; (8004894 <FSMC_NORSRAM_Init+0xd0>)
 8004854:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800485c:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8004864:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	681a      	ldr	r2, [r3, #0]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	43db      	mvns	r3, r3
 8004874:	ea02 0103 	and.w	r1, r2, r3
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	4319      	orrs	r1, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 8004886:	2300      	movs	r3, #0
}
 8004888:	4618      	mov	r0, r3
 800488a:	371c      	adds	r7, #28
 800488c:	46bd      	mov	sp, r7
 800488e:	bc80      	pop	{r7}
 8004890:	4770      	bx	lr
 8004892:	bf00      	nop
 8004894:	0008fb7f 	.word	0x0008fb7f

08004898 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                           const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8004898:	b480      	push	{r7}
 800489a:	b085      	sub	sp, #20
 800489c:	af00      	add	r7, sp, #0
 800489e:	60f8      	str	r0, [r7, #12]
 80048a0:	60b9      	str	r1, [r7, #8]
 80048a2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FSMC_BTRx_ADDSET_Pos) |
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FSMC_BTRx_ADDHLD_Pos) |
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FSMC_BTRx_ADDSET_Pos) |
 80048ae:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FSMC_BTRx_DATAST_Pos) |
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FSMC_BTRx_ADDHLD_Pos) |
 80048b6:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FSMC_BTRx_BUSTURN_Pos) |
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FSMC_BTRx_DATAST_Pos) |
 80048be:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FSMC_BTRx_CLKDIV_Pos) |
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	691b      	ldr	r3, [r3, #16]
 80048c4:	3b01      	subs	r3, #1
 80048c6:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FSMC_BTRx_BUSTURN_Pos) |
 80048c8:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FSMC_BTRx_DATLAT_Pos) |
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	695b      	ldr	r3, [r3, #20]
 80048ce:	3b02      	subs	r3, #2
 80048d0:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FSMC_BTRx_CLKDIV_Pos) |
 80048d2:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 80048da:	687a      	ldr	r2, [r7, #4]
 80048dc:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FSMC_BTRx_DATLAT_Pos) |
 80048de:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  return HAL_OK;
 80048e6:	2300      	movs	r3, #0
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	3714      	adds	r7, #20
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bc80      	pop	{r7}
 80048f0:	4770      	bx	lr
	...

080048f4 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                    const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                    uint32_t ExtendedMode)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b085      	sub	sp, #20
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	60f8      	str	r0, [r7, #12]
 80048fc:	60b9      	str	r1, [r7, #8]
 80048fe:	607a      	str	r2, [r7, #4]
 8004900:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004908:	d11d      	bne.n	8004946 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	687a      	ldr	r2, [r7, #4]
 800490e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004912:	4b13      	ldr	r3, [pc, #76]	; (8004960 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8004914:	4013      	ands	r3, r2
 8004916:	68ba      	ldr	r2, [r7, #8]
 8004918:	6811      	ldr	r1, [r2, #0]
 800491a:	68ba      	ldr	r2, [r7, #8]
 800491c:	6852      	ldr	r2, [r2, #4]
 800491e:	0112      	lsls	r2, r2, #4
 8004920:	4311      	orrs	r1, r2
 8004922:	68ba      	ldr	r2, [r7, #8]
 8004924:	6892      	ldr	r2, [r2, #8]
 8004926:	0212      	lsls	r2, r2, #8
 8004928:	4311      	orrs	r1, r2
 800492a:	68ba      	ldr	r2, [r7, #8]
 800492c:	6992      	ldr	r2, [r2, #24]
 800492e:	4311      	orrs	r1, r2
 8004930:	68ba      	ldr	r2, [r7, #8]
 8004932:	68d2      	ldr	r2, [r2, #12]
 8004934:	0412      	lsls	r2, r2, #16
 8004936:	430a      	orrs	r2, r1
 8004938:	ea43 0102 	orr.w	r1, r3, r2
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	687a      	ldr	r2, [r7, #4]
 8004940:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004944:	e005      	b.n	8004952 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	687a      	ldr	r2, [r7, #4]
 800494a:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800494e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8004952:	2300      	movs	r3, #0
}
 8004954:	4618      	mov	r0, r3
 8004956:	3714      	adds	r7, #20
 8004958:	46bd      	mov	sp, r7
 800495a:	bc80      	pop	{r7}
 800495c:	4770      	bx	lr
 800495e:	bf00      	nop
 8004960:	cff00000 	.word	0xcff00000

08004964 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004964:	b480      	push	{r7}
 8004966:	b085      	sub	sp, #20
 8004968:	af00      	add	r7, sp, #0
 800496a:	4603      	mov	r3, r0
 800496c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800496e:	2300      	movs	r3, #0
 8004970:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004972:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004976:	2b84      	cmp	r3, #132	; 0x84
 8004978:	d005      	beq.n	8004986 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800497a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	4413      	add	r3, r2
 8004982:	3303      	adds	r3, #3
 8004984:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004986:	68fb      	ldr	r3, [r7, #12]
}
 8004988:	4618      	mov	r0, r3
 800498a:	3714      	adds	r7, #20
 800498c:	46bd      	mov	sp, r7
 800498e:	bc80      	pop	{r7}
 8004990:	4770      	bx	lr

08004992 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004992:	b580      	push	{r7, lr}
 8004994:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004996:	f000 fb6d 	bl	8005074 <vTaskStartScheduler>
  
  return osOK;
 800499a:	2300      	movs	r3, #0
}
 800499c:	4618      	mov	r0, r3
 800499e:	bd80      	pop	{r7, pc}

080049a0 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80049a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049a2:	b089      	sub	sp, #36	; 0x24
 80049a4:	af04      	add	r7, sp, #16
 80049a6:	6078      	str	r0, [r7, #4]
 80049a8:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	695b      	ldr	r3, [r3, #20]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d020      	beq.n	80049f4 <osThreadCreate+0x54>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	699b      	ldr	r3, [r3, #24]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d01c      	beq.n	80049f4 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	685c      	ldr	r4, [r3, #4]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681d      	ldr	r5, [r3, #0]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	691e      	ldr	r6, [r3, #16]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80049cc:	4618      	mov	r0, r3
 80049ce:	f7ff ffc9 	bl	8004964 <makeFreeRtosPriority>
 80049d2:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	695b      	ldr	r3, [r3, #20]
 80049d8:	687a      	ldr	r2, [r7, #4]
 80049da:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80049dc:	9202      	str	r2, [sp, #8]
 80049de:	9301      	str	r3, [sp, #4]
 80049e0:	9100      	str	r1, [sp, #0]
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	4632      	mov	r2, r6
 80049e6:	4629      	mov	r1, r5
 80049e8:	4620      	mov	r0, r4
 80049ea:	f000 f8fe 	bl	8004bea <xTaskCreateStatic>
 80049ee:	4603      	mov	r3, r0
 80049f0:	60fb      	str	r3, [r7, #12]
 80049f2:	e01c      	b.n	8004a2e <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	685c      	ldr	r4, [r3, #4]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a00:	b29e      	uxth	r6, r3
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004a08:	4618      	mov	r0, r3
 8004a0a:	f7ff ffab 	bl	8004964 <makeFreeRtosPriority>
 8004a0e:	4602      	mov	r2, r0
 8004a10:	f107 030c 	add.w	r3, r7, #12
 8004a14:	9301      	str	r3, [sp, #4]
 8004a16:	9200      	str	r2, [sp, #0]
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	4632      	mov	r2, r6
 8004a1c:	4629      	mov	r1, r5
 8004a1e:	4620      	mov	r0, r4
 8004a20:	f000 f940 	bl	8004ca4 <xTaskCreate>
 8004a24:	4603      	mov	r3, r0
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d001      	beq.n	8004a2e <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	e000      	b.n	8004a30 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	3714      	adds	r7, #20
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004a38 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b084      	sub	sp, #16
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d001      	beq.n	8004a4e <osDelay+0x16>
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	e000      	b.n	8004a50 <osDelay+0x18>
 8004a4e:	2301      	movs	r3, #1
 8004a50:	4618      	mov	r0, r3
 8004a52:	f000 fadb 	bl	800500c <vTaskDelay>
  
  return osOK;
 8004a56:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004a58:	4618      	mov	r0, r3
 8004a5a:	3710      	adds	r7, #16
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bd80      	pop	{r7, pc}

08004a60 <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b084      	sub	sp, #16
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
 8004a68:	6039      	str	r1, [r7, #0]
#if INCLUDE_vTaskDelayUntil
  TickType_t ticks = (millisec / portTICK_PERIOD_MS);
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	60fb      	str	r3, [r7, #12]
  vTaskDelayUntil((TickType_t *) PreviousWakeTime, ticks ? ticks : 1);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d001      	beq.n	8004a78 <osDelayUntil+0x18>
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	e000      	b.n	8004a7a <osDelayUntil+0x1a>
 8004a78:	2301      	movs	r3, #1
 8004a7a:	4619      	mov	r1, r3
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f000 fa47 	bl	8004f10 <vTaskDelayUntil>
  
  return osOK;
 8004a82:	2300      	movs	r3, #0
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
#endif
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	3710      	adds	r7, #16
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}

08004a8c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b083      	sub	sp, #12
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f103 0208 	add.w	r2, r3, #8
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	f04f 32ff 	mov.w	r2, #4294967295
 8004aa4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f103 0208 	add.w	r2, r3, #8
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	f103 0208 	add.w	r2, r3, #8
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004ac0:	bf00      	nop
 8004ac2:	370c      	adds	r7, #12
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bc80      	pop	{r7}
 8004ac8:	4770      	bx	lr

08004aca <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004aca:	b480      	push	{r7}
 8004acc:	b083      	sub	sp, #12
 8004ace:	af00      	add	r7, sp, #0
 8004ad0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004ad8:	bf00      	nop
 8004ada:	370c      	adds	r7, #12
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bc80      	pop	{r7}
 8004ae0:	4770      	bx	lr

08004ae2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004ae2:	b480      	push	{r7}
 8004ae4:	b085      	sub	sp, #20
 8004ae6:	af00      	add	r7, sp, #0
 8004ae8:	6078      	str	r0, [r7, #4]
 8004aea:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	68fa      	ldr	r2, [r7, #12]
 8004af6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	689a      	ldr	r2, [r3, #8]
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	683a      	ldr	r2, [r7, #0]
 8004b06:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	683a      	ldr	r2, [r7, #0]
 8004b0c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	687a      	ldr	r2, [r7, #4]
 8004b12:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	1c5a      	adds	r2, r3, #1
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	601a      	str	r2, [r3, #0]
}
 8004b1e:	bf00      	nop
 8004b20:	3714      	adds	r7, #20
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bc80      	pop	{r7}
 8004b26:	4770      	bx	lr

08004b28 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b085      	sub	sp, #20
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
 8004b30:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b3e:	d103      	bne.n	8004b48 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	691b      	ldr	r3, [r3, #16]
 8004b44:	60fb      	str	r3, [r7, #12]
 8004b46:	e00c      	b.n	8004b62 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	3308      	adds	r3, #8
 8004b4c:	60fb      	str	r3, [r7, #12]
 8004b4e:	e002      	b.n	8004b56 <vListInsert+0x2e>
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	60fb      	str	r3, [r7, #12]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	68ba      	ldr	r2, [r7, #8]
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	d2f6      	bcs.n	8004b50 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	685a      	ldr	r2, [r3, #4]
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	683a      	ldr	r2, [r7, #0]
 8004b70:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	68fa      	ldr	r2, [r7, #12]
 8004b76:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	683a      	ldr	r2, [r7, #0]
 8004b7c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	687a      	ldr	r2, [r7, #4]
 8004b82:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	1c5a      	adds	r2, r3, #1
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	601a      	str	r2, [r3, #0]
}
 8004b8e:	bf00      	nop
 8004b90:	3714      	adds	r7, #20
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bc80      	pop	{r7}
 8004b96:	4770      	bx	lr

08004b98 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b085      	sub	sp, #20
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	691b      	ldr	r3, [r3, #16]
 8004ba4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	687a      	ldr	r2, [r7, #4]
 8004bac:	6892      	ldr	r2, [r2, #8]
 8004bae:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	6852      	ldr	r2, [r2, #4]
 8004bb8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d103      	bne.n	8004bcc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	689a      	ldr	r2, [r3, #8]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	1e5a      	subs	r2, r3, #1
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	3714      	adds	r7, #20
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bc80      	pop	{r7}
 8004be8:	4770      	bx	lr

08004bea <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004bea:	b580      	push	{r7, lr}
 8004bec:	b08e      	sub	sp, #56	; 0x38
 8004bee:	af04      	add	r7, sp, #16
 8004bf0:	60f8      	str	r0, [r7, #12]
 8004bf2:	60b9      	str	r1, [r7, #8]
 8004bf4:	607a      	str	r2, [r7, #4]
 8004bf6:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004bf8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d10a      	bne.n	8004c14 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004bfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c02:	f383 8811 	msr	BASEPRI, r3
 8004c06:	f3bf 8f6f 	isb	sy
 8004c0a:	f3bf 8f4f 	dsb	sy
 8004c0e:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004c10:	bf00      	nop
 8004c12:	e7fe      	b.n	8004c12 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004c14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d10a      	bne.n	8004c30 <xTaskCreateStatic+0x46>
	__asm volatile
 8004c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c1e:	f383 8811 	msr	BASEPRI, r3
 8004c22:	f3bf 8f6f 	isb	sy
 8004c26:	f3bf 8f4f 	dsb	sy
 8004c2a:	61fb      	str	r3, [r7, #28]
}
 8004c2c:	bf00      	nop
 8004c2e:	e7fe      	b.n	8004c2e <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004c30:	2354      	movs	r3, #84	; 0x54
 8004c32:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	2b54      	cmp	r3, #84	; 0x54
 8004c38:	d00a      	beq.n	8004c50 <xTaskCreateStatic+0x66>
	__asm volatile
 8004c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c3e:	f383 8811 	msr	BASEPRI, r3
 8004c42:	f3bf 8f6f 	isb	sy
 8004c46:	f3bf 8f4f 	dsb	sy
 8004c4a:	61bb      	str	r3, [r7, #24]
}
 8004c4c:	bf00      	nop
 8004c4e:	e7fe      	b.n	8004c4e <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004c50:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004c52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d01e      	beq.n	8004c96 <xTaskCreateStatic+0xac>
 8004c58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d01b      	beq.n	8004c96 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c60:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c64:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004c66:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c6a:	2202      	movs	r2, #2
 8004c6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004c70:	2300      	movs	r3, #0
 8004c72:	9303      	str	r3, [sp, #12]
 8004c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c76:	9302      	str	r3, [sp, #8]
 8004c78:	f107 0314 	add.w	r3, r7, #20
 8004c7c:	9301      	str	r3, [sp, #4]
 8004c7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c80:	9300      	str	r3, [sp, #0]
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	687a      	ldr	r2, [r7, #4]
 8004c86:	68b9      	ldr	r1, [r7, #8]
 8004c88:	68f8      	ldr	r0, [r7, #12]
 8004c8a:	f000 f850 	bl	8004d2e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004c8e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004c90:	f000 f8d4 	bl	8004e3c <prvAddNewTaskToReadyList>
 8004c94:	e001      	b.n	8004c9a <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004c96:	2300      	movs	r3, #0
 8004c98:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004c9a:	697b      	ldr	r3, [r7, #20]
	}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3728      	adds	r7, #40	; 0x28
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b08c      	sub	sp, #48	; 0x30
 8004ca8:	af04      	add	r7, sp, #16
 8004caa:	60f8      	str	r0, [r7, #12]
 8004cac:	60b9      	str	r1, [r7, #8]
 8004cae:	603b      	str	r3, [r7, #0]
 8004cb0:	4613      	mov	r3, r2
 8004cb2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004cb4:	88fb      	ldrh	r3, [r7, #6]
 8004cb6:	009b      	lsls	r3, r3, #2
 8004cb8:	4618      	mov	r0, r3
 8004cba:	f000 fee9 	bl	8005a90 <pvPortMalloc>
 8004cbe:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d00e      	beq.n	8004ce4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004cc6:	2054      	movs	r0, #84	; 0x54
 8004cc8:	f000 fee2 	bl	8005a90 <pvPortMalloc>
 8004ccc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004cce:	69fb      	ldr	r3, [r7, #28]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d003      	beq.n	8004cdc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004cd4:	69fb      	ldr	r3, [r7, #28]
 8004cd6:	697a      	ldr	r2, [r7, #20]
 8004cd8:	631a      	str	r2, [r3, #48]	; 0x30
 8004cda:	e005      	b.n	8004ce8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004cdc:	6978      	ldr	r0, [r7, #20]
 8004cde:	f000 ffa3 	bl	8005c28 <vPortFree>
 8004ce2:	e001      	b.n	8004ce8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004ce8:	69fb      	ldr	r3, [r7, #28]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d017      	beq.n	8004d1e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004cee:	69fb      	ldr	r3, [r7, #28]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004cf6:	88fa      	ldrh	r2, [r7, #6]
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	9303      	str	r3, [sp, #12]
 8004cfc:	69fb      	ldr	r3, [r7, #28]
 8004cfe:	9302      	str	r3, [sp, #8]
 8004d00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d02:	9301      	str	r3, [sp, #4]
 8004d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d06:	9300      	str	r3, [sp, #0]
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	68b9      	ldr	r1, [r7, #8]
 8004d0c:	68f8      	ldr	r0, [r7, #12]
 8004d0e:	f000 f80e 	bl	8004d2e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004d12:	69f8      	ldr	r0, [r7, #28]
 8004d14:	f000 f892 	bl	8004e3c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	61bb      	str	r3, [r7, #24]
 8004d1c:	e002      	b.n	8004d24 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004d1e:	f04f 33ff 	mov.w	r3, #4294967295
 8004d22:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004d24:	69bb      	ldr	r3, [r7, #24]
	}
 8004d26:	4618      	mov	r0, r3
 8004d28:	3720      	adds	r7, #32
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bd80      	pop	{r7, pc}

08004d2e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004d2e:	b580      	push	{r7, lr}
 8004d30:	b088      	sub	sp, #32
 8004d32:	af00      	add	r7, sp, #0
 8004d34:	60f8      	str	r0, [r7, #12]
 8004d36:	60b9      	str	r1, [r7, #8]
 8004d38:	607a      	str	r2, [r7, #4]
 8004d3a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004d3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004d46:	3b01      	subs	r3, #1
 8004d48:	009b      	lsls	r3, r3, #2
 8004d4a:	4413      	add	r3, r2
 8004d4c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004d4e:	69bb      	ldr	r3, [r7, #24]
 8004d50:	f023 0307 	bic.w	r3, r3, #7
 8004d54:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004d56:	69bb      	ldr	r3, [r7, #24]
 8004d58:	f003 0307 	and.w	r3, r3, #7
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d00a      	beq.n	8004d76 <prvInitialiseNewTask+0x48>
	__asm volatile
 8004d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d64:	f383 8811 	msr	BASEPRI, r3
 8004d68:	f3bf 8f6f 	isb	sy
 8004d6c:	f3bf 8f4f 	dsb	sy
 8004d70:	617b      	str	r3, [r7, #20]
}
 8004d72:	bf00      	nop
 8004d74:	e7fe      	b.n	8004d74 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004d76:	68bb      	ldr	r3, [r7, #8]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d01f      	beq.n	8004dbc <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	61fb      	str	r3, [r7, #28]
 8004d80:	e012      	b.n	8004da8 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004d82:	68ba      	ldr	r2, [r7, #8]
 8004d84:	69fb      	ldr	r3, [r7, #28]
 8004d86:	4413      	add	r3, r2
 8004d88:	7819      	ldrb	r1, [r3, #0]
 8004d8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d8c:	69fb      	ldr	r3, [r7, #28]
 8004d8e:	4413      	add	r3, r2
 8004d90:	3334      	adds	r3, #52	; 0x34
 8004d92:	460a      	mov	r2, r1
 8004d94:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004d96:	68ba      	ldr	r2, [r7, #8]
 8004d98:	69fb      	ldr	r3, [r7, #28]
 8004d9a:	4413      	add	r3, r2
 8004d9c:	781b      	ldrb	r3, [r3, #0]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d006      	beq.n	8004db0 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004da2:	69fb      	ldr	r3, [r7, #28]
 8004da4:	3301      	adds	r3, #1
 8004da6:	61fb      	str	r3, [r7, #28]
 8004da8:	69fb      	ldr	r3, [r7, #28]
 8004daa:	2b0f      	cmp	r3, #15
 8004dac:	d9e9      	bls.n	8004d82 <prvInitialiseNewTask+0x54>
 8004dae:	e000      	b.n	8004db2 <prvInitialiseNewTask+0x84>
			{
				break;
 8004db0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004db4:	2200      	movs	r2, #0
 8004db6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004dba:	e003      	b.n	8004dc4 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004dbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004dc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dc6:	2b06      	cmp	r3, #6
 8004dc8:	d901      	bls.n	8004dce <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004dca:	2306      	movs	r3, #6
 8004dcc:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004dce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dd0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004dd2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dd6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004dd8:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ddc:	2200      	movs	r2, #0
 8004dde:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004de2:	3304      	adds	r3, #4
 8004de4:	4618      	mov	r0, r3
 8004de6:	f7ff fe70 	bl	8004aca <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004dea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dec:	3318      	adds	r3, #24
 8004dee:	4618      	mov	r0, r3
 8004df0:	f7ff fe6b 	bl	8004aca <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004df6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004df8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004dfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dfc:	f1c3 0207 	rsb	r2, r3, #7
 8004e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e02:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e08:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e12:	2200      	movs	r2, #0
 8004e14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004e18:	683a      	ldr	r2, [r7, #0]
 8004e1a:	68f9      	ldr	r1, [r7, #12]
 8004e1c:	69b8      	ldr	r0, [r7, #24]
 8004e1e:	f000 fc81 	bl	8005724 <pxPortInitialiseStack>
 8004e22:	4602      	mov	r2, r0
 8004e24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e26:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004e28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d002      	beq.n	8004e34 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004e2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e32:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004e34:	bf00      	nop
 8004e36:	3720      	adds	r7, #32
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}

08004e3c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b082      	sub	sp, #8
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004e44:	f000 fd62 	bl	800590c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004e48:	4b2a      	ldr	r3, [pc, #168]	; (8004ef4 <prvAddNewTaskToReadyList+0xb8>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	3301      	adds	r3, #1
 8004e4e:	4a29      	ldr	r2, [pc, #164]	; (8004ef4 <prvAddNewTaskToReadyList+0xb8>)
 8004e50:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004e52:	4b29      	ldr	r3, [pc, #164]	; (8004ef8 <prvAddNewTaskToReadyList+0xbc>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d109      	bne.n	8004e6e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004e5a:	4a27      	ldr	r2, [pc, #156]	; (8004ef8 <prvAddNewTaskToReadyList+0xbc>)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004e60:	4b24      	ldr	r3, [pc, #144]	; (8004ef4 <prvAddNewTaskToReadyList+0xb8>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d110      	bne.n	8004e8a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004e68:	f000 fb38 	bl	80054dc <prvInitialiseTaskLists>
 8004e6c:	e00d      	b.n	8004e8a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004e6e:	4b23      	ldr	r3, [pc, #140]	; (8004efc <prvAddNewTaskToReadyList+0xc0>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d109      	bne.n	8004e8a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004e76:	4b20      	ldr	r3, [pc, #128]	; (8004ef8 <prvAddNewTaskToReadyList+0xbc>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e80:	429a      	cmp	r2, r3
 8004e82:	d802      	bhi.n	8004e8a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004e84:	4a1c      	ldr	r2, [pc, #112]	; (8004ef8 <prvAddNewTaskToReadyList+0xbc>)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004e8a:	4b1d      	ldr	r3, [pc, #116]	; (8004f00 <prvAddNewTaskToReadyList+0xc4>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	3301      	adds	r3, #1
 8004e90:	4a1b      	ldr	r2, [pc, #108]	; (8004f00 <prvAddNewTaskToReadyList+0xc4>)
 8004e92:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e98:	2201      	movs	r2, #1
 8004e9a:	409a      	lsls	r2, r3
 8004e9c:	4b19      	ldr	r3, [pc, #100]	; (8004f04 <prvAddNewTaskToReadyList+0xc8>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	4a18      	ldr	r2, [pc, #96]	; (8004f04 <prvAddNewTaskToReadyList+0xc8>)
 8004ea4:	6013      	str	r3, [r2, #0]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004eaa:	4613      	mov	r3, r2
 8004eac:	009b      	lsls	r3, r3, #2
 8004eae:	4413      	add	r3, r2
 8004eb0:	009b      	lsls	r3, r3, #2
 8004eb2:	4a15      	ldr	r2, [pc, #84]	; (8004f08 <prvAddNewTaskToReadyList+0xcc>)
 8004eb4:	441a      	add	r2, r3
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	3304      	adds	r3, #4
 8004eba:	4619      	mov	r1, r3
 8004ebc:	4610      	mov	r0, r2
 8004ebe:	f7ff fe10 	bl	8004ae2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004ec2:	f000 fd53 	bl	800596c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004ec6:	4b0d      	ldr	r3, [pc, #52]	; (8004efc <prvAddNewTaskToReadyList+0xc0>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d00e      	beq.n	8004eec <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004ece:	4b0a      	ldr	r3, [pc, #40]	; (8004ef8 <prvAddNewTaskToReadyList+0xbc>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	d207      	bcs.n	8004eec <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004edc:	4b0b      	ldr	r3, [pc, #44]	; (8004f0c <prvAddNewTaskToReadyList+0xd0>)
 8004ede:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ee2:	601a      	str	r2, [r3, #0]
 8004ee4:	f3bf 8f4f 	dsb	sy
 8004ee8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004eec:	bf00      	nop
 8004eee:	3708      	adds	r7, #8
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}
 8004ef4:	20000b2c 	.word	0x20000b2c
 8004ef8:	20000a2c 	.word	0x20000a2c
 8004efc:	20000b38 	.word	0x20000b38
 8004f00:	20000b48 	.word	0x20000b48
 8004f04:	20000b34 	.word	0x20000b34
 8004f08:	20000a30 	.word	0x20000a30
 8004f0c:	e000ed04 	.word	0xe000ed04

08004f10 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b08a      	sub	sp, #40	; 0x28
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
 8004f18:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d10a      	bne.n	8004f3a <vTaskDelayUntil+0x2a>
	__asm volatile
 8004f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f28:	f383 8811 	msr	BASEPRI, r3
 8004f2c:	f3bf 8f6f 	isb	sy
 8004f30:	f3bf 8f4f 	dsb	sy
 8004f34:	617b      	str	r3, [r7, #20]
}
 8004f36:	bf00      	nop
 8004f38:	e7fe      	b.n	8004f38 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d10a      	bne.n	8004f56 <vTaskDelayUntil+0x46>
	__asm volatile
 8004f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f44:	f383 8811 	msr	BASEPRI, r3
 8004f48:	f3bf 8f6f 	isb	sy
 8004f4c:	f3bf 8f4f 	dsb	sy
 8004f50:	613b      	str	r3, [r7, #16]
}
 8004f52:	bf00      	nop
 8004f54:	e7fe      	b.n	8004f54 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 8004f56:	4b2a      	ldr	r3, [pc, #168]	; (8005000 <vTaskDelayUntil+0xf0>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d00a      	beq.n	8004f74 <vTaskDelayUntil+0x64>
	__asm volatile
 8004f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f62:	f383 8811 	msr	BASEPRI, r3
 8004f66:	f3bf 8f6f 	isb	sy
 8004f6a:	f3bf 8f4f 	dsb	sy
 8004f6e:	60fb      	str	r3, [r7, #12]
}
 8004f70:	bf00      	nop
 8004f72:	e7fe      	b.n	8004f72 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 8004f74:	f000 f8de 	bl	8005134 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8004f78:	4b22      	ldr	r3, [pc, #136]	; (8005004 <vTaskDelayUntil+0xf4>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	683a      	ldr	r2, [r7, #0]
 8004f84:	4413      	add	r3, r2
 8004f86:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	6a3a      	ldr	r2, [r7, #32]
 8004f8e:	429a      	cmp	r2, r3
 8004f90:	d20b      	bcs.n	8004faa <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	69fa      	ldr	r2, [r7, #28]
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d211      	bcs.n	8004fc0 <vTaskDelayUntil+0xb0>
 8004f9c:	69fa      	ldr	r2, [r7, #28]
 8004f9e:	6a3b      	ldr	r3, [r7, #32]
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d90d      	bls.n	8004fc0 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	627b      	str	r3, [r7, #36]	; 0x24
 8004fa8:	e00a      	b.n	8004fc0 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	69fa      	ldr	r2, [r7, #28]
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d303      	bcc.n	8004fbc <vTaskDelayUntil+0xac>
 8004fb4:	69fa      	ldr	r2, [r7, #28]
 8004fb6:	6a3b      	ldr	r3, [r7, #32]
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d901      	bls.n	8004fc0 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	69fa      	ldr	r2, [r7, #28]
 8004fc4:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8004fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d006      	beq.n	8004fda <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8004fcc:	69fa      	ldr	r2, [r7, #28]
 8004fce:	6a3b      	ldr	r3, [r7, #32]
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	2100      	movs	r1, #0
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f000 fb3f 	bl	8005658 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8004fda:	f000 f8b9 	bl	8005150 <xTaskResumeAll>
 8004fde:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004fe0:	69bb      	ldr	r3, [r7, #24]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d107      	bne.n	8004ff6 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 8004fe6:	4b08      	ldr	r3, [pc, #32]	; (8005008 <vTaskDelayUntil+0xf8>)
 8004fe8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004fec:	601a      	str	r2, [r3, #0]
 8004fee:	f3bf 8f4f 	dsb	sy
 8004ff2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004ff6:	bf00      	nop
 8004ff8:	3728      	adds	r7, #40	; 0x28
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}
 8004ffe:	bf00      	nop
 8005000:	20000b54 	.word	0x20000b54
 8005004:	20000b30 	.word	0x20000b30
 8005008:	e000ed04 	.word	0xe000ed04

0800500c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800500c:	b580      	push	{r7, lr}
 800500e:	b084      	sub	sp, #16
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005014:	2300      	movs	r3, #0
 8005016:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d017      	beq.n	800504e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800501e:	4b13      	ldr	r3, [pc, #76]	; (800506c <vTaskDelay+0x60>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d00a      	beq.n	800503c <vTaskDelay+0x30>
	__asm volatile
 8005026:	f04f 0350 	mov.w	r3, #80	; 0x50
 800502a:	f383 8811 	msr	BASEPRI, r3
 800502e:	f3bf 8f6f 	isb	sy
 8005032:	f3bf 8f4f 	dsb	sy
 8005036:	60bb      	str	r3, [r7, #8]
}
 8005038:	bf00      	nop
 800503a:	e7fe      	b.n	800503a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800503c:	f000 f87a 	bl	8005134 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005040:	2100      	movs	r1, #0
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f000 fb08 	bl	8005658 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005048:	f000 f882 	bl	8005150 <xTaskResumeAll>
 800504c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d107      	bne.n	8005064 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005054:	4b06      	ldr	r3, [pc, #24]	; (8005070 <vTaskDelay+0x64>)
 8005056:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800505a:	601a      	str	r2, [r3, #0]
 800505c:	f3bf 8f4f 	dsb	sy
 8005060:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005064:	bf00      	nop
 8005066:	3710      	adds	r7, #16
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}
 800506c:	20000b54 	.word	0x20000b54
 8005070:	e000ed04 	.word	0xe000ed04

08005074 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b08a      	sub	sp, #40	; 0x28
 8005078:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800507a:	2300      	movs	r3, #0
 800507c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800507e:	2300      	movs	r3, #0
 8005080:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005082:	463a      	mov	r2, r7
 8005084:	1d39      	adds	r1, r7, #4
 8005086:	f107 0308 	add.w	r3, r7, #8
 800508a:	4618      	mov	r0, r3
 800508c:	f7fc ff74 	bl	8001f78 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005090:	6839      	ldr	r1, [r7, #0]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	68ba      	ldr	r2, [r7, #8]
 8005096:	9202      	str	r2, [sp, #8]
 8005098:	9301      	str	r3, [sp, #4]
 800509a:	2300      	movs	r3, #0
 800509c:	9300      	str	r3, [sp, #0]
 800509e:	2300      	movs	r3, #0
 80050a0:	460a      	mov	r2, r1
 80050a2:	491e      	ldr	r1, [pc, #120]	; (800511c <vTaskStartScheduler+0xa8>)
 80050a4:	481e      	ldr	r0, [pc, #120]	; (8005120 <vTaskStartScheduler+0xac>)
 80050a6:	f7ff fda0 	bl	8004bea <xTaskCreateStatic>
 80050aa:	4603      	mov	r3, r0
 80050ac:	4a1d      	ldr	r2, [pc, #116]	; (8005124 <vTaskStartScheduler+0xb0>)
 80050ae:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80050b0:	4b1c      	ldr	r3, [pc, #112]	; (8005124 <vTaskStartScheduler+0xb0>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d002      	beq.n	80050be <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80050b8:	2301      	movs	r3, #1
 80050ba:	617b      	str	r3, [r7, #20]
 80050bc:	e001      	b.n	80050c2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80050be:	2300      	movs	r3, #0
 80050c0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d116      	bne.n	80050f6 <vTaskStartScheduler+0x82>
	__asm volatile
 80050c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050cc:	f383 8811 	msr	BASEPRI, r3
 80050d0:	f3bf 8f6f 	isb	sy
 80050d4:	f3bf 8f4f 	dsb	sy
 80050d8:	613b      	str	r3, [r7, #16]
}
 80050da:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80050dc:	4b12      	ldr	r3, [pc, #72]	; (8005128 <vTaskStartScheduler+0xb4>)
 80050de:	f04f 32ff 	mov.w	r2, #4294967295
 80050e2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80050e4:	4b11      	ldr	r3, [pc, #68]	; (800512c <vTaskStartScheduler+0xb8>)
 80050e6:	2201      	movs	r2, #1
 80050e8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80050ea:	4b11      	ldr	r3, [pc, #68]	; (8005130 <vTaskStartScheduler+0xbc>)
 80050ec:	2200      	movs	r2, #0
 80050ee:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80050f0:	f000 fb9a 	bl	8005828 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80050f4:	e00e      	b.n	8005114 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050fc:	d10a      	bne.n	8005114 <vTaskStartScheduler+0xa0>
	__asm volatile
 80050fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005102:	f383 8811 	msr	BASEPRI, r3
 8005106:	f3bf 8f6f 	isb	sy
 800510a:	f3bf 8f4f 	dsb	sy
 800510e:	60fb      	str	r3, [r7, #12]
}
 8005110:	bf00      	nop
 8005112:	e7fe      	b.n	8005112 <vTaskStartScheduler+0x9e>
}
 8005114:	bf00      	nop
 8005116:	3718      	adds	r7, #24
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}
 800511c:	08008d78 	.word	0x08008d78
 8005120:	080054ad 	.word	0x080054ad
 8005124:	20000b50 	.word	0x20000b50
 8005128:	20000b4c 	.word	0x20000b4c
 800512c:	20000b38 	.word	0x20000b38
 8005130:	20000b30 	.word	0x20000b30

08005134 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005134:	b480      	push	{r7}
 8005136:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005138:	4b04      	ldr	r3, [pc, #16]	; (800514c <vTaskSuspendAll+0x18>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	3301      	adds	r3, #1
 800513e:	4a03      	ldr	r2, [pc, #12]	; (800514c <vTaskSuspendAll+0x18>)
 8005140:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005142:	bf00      	nop
 8005144:	46bd      	mov	sp, r7
 8005146:	bc80      	pop	{r7}
 8005148:	4770      	bx	lr
 800514a:	bf00      	nop
 800514c:	20000b54 	.word	0x20000b54

08005150 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b084      	sub	sp, #16
 8005154:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005156:	2300      	movs	r3, #0
 8005158:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800515a:	2300      	movs	r3, #0
 800515c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800515e:	4b41      	ldr	r3, [pc, #260]	; (8005264 <xTaskResumeAll+0x114>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d10a      	bne.n	800517c <xTaskResumeAll+0x2c>
	__asm volatile
 8005166:	f04f 0350 	mov.w	r3, #80	; 0x50
 800516a:	f383 8811 	msr	BASEPRI, r3
 800516e:	f3bf 8f6f 	isb	sy
 8005172:	f3bf 8f4f 	dsb	sy
 8005176:	603b      	str	r3, [r7, #0]
}
 8005178:	bf00      	nop
 800517a:	e7fe      	b.n	800517a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800517c:	f000 fbc6 	bl	800590c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005180:	4b38      	ldr	r3, [pc, #224]	; (8005264 <xTaskResumeAll+0x114>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	3b01      	subs	r3, #1
 8005186:	4a37      	ldr	r2, [pc, #220]	; (8005264 <xTaskResumeAll+0x114>)
 8005188:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800518a:	4b36      	ldr	r3, [pc, #216]	; (8005264 <xTaskResumeAll+0x114>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d161      	bne.n	8005256 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005192:	4b35      	ldr	r3, [pc, #212]	; (8005268 <xTaskResumeAll+0x118>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d05d      	beq.n	8005256 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800519a:	e02e      	b.n	80051fa <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800519c:	4b33      	ldr	r3, [pc, #204]	; (800526c <xTaskResumeAll+0x11c>)
 800519e:	68db      	ldr	r3, [r3, #12]
 80051a0:	68db      	ldr	r3, [r3, #12]
 80051a2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	3318      	adds	r3, #24
 80051a8:	4618      	mov	r0, r3
 80051aa:	f7ff fcf5 	bl	8004b98 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	3304      	adds	r3, #4
 80051b2:	4618      	mov	r0, r3
 80051b4:	f7ff fcf0 	bl	8004b98 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051bc:	2201      	movs	r2, #1
 80051be:	409a      	lsls	r2, r3
 80051c0:	4b2b      	ldr	r3, [pc, #172]	; (8005270 <xTaskResumeAll+0x120>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4313      	orrs	r3, r2
 80051c6:	4a2a      	ldr	r2, [pc, #168]	; (8005270 <xTaskResumeAll+0x120>)
 80051c8:	6013      	str	r3, [r2, #0]
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051ce:	4613      	mov	r3, r2
 80051d0:	009b      	lsls	r3, r3, #2
 80051d2:	4413      	add	r3, r2
 80051d4:	009b      	lsls	r3, r3, #2
 80051d6:	4a27      	ldr	r2, [pc, #156]	; (8005274 <xTaskResumeAll+0x124>)
 80051d8:	441a      	add	r2, r3
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	3304      	adds	r3, #4
 80051de:	4619      	mov	r1, r3
 80051e0:	4610      	mov	r0, r2
 80051e2:	f7ff fc7e 	bl	8004ae2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051ea:	4b23      	ldr	r3, [pc, #140]	; (8005278 <xTaskResumeAll+0x128>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d302      	bcc.n	80051fa <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80051f4:	4b21      	ldr	r3, [pc, #132]	; (800527c <xTaskResumeAll+0x12c>)
 80051f6:	2201      	movs	r2, #1
 80051f8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80051fa:	4b1c      	ldr	r3, [pc, #112]	; (800526c <xTaskResumeAll+0x11c>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d1cc      	bne.n	800519c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d001      	beq.n	800520c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005208:	f000 fa06 	bl	8005618 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800520c:	4b1c      	ldr	r3, [pc, #112]	; (8005280 <xTaskResumeAll+0x130>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d010      	beq.n	800523a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005218:	f000 f836 	bl	8005288 <xTaskIncrementTick>
 800521c:	4603      	mov	r3, r0
 800521e:	2b00      	cmp	r3, #0
 8005220:	d002      	beq.n	8005228 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8005222:	4b16      	ldr	r3, [pc, #88]	; (800527c <xTaskResumeAll+0x12c>)
 8005224:	2201      	movs	r2, #1
 8005226:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	3b01      	subs	r3, #1
 800522c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d1f1      	bne.n	8005218 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8005234:	4b12      	ldr	r3, [pc, #72]	; (8005280 <xTaskResumeAll+0x130>)
 8005236:	2200      	movs	r2, #0
 8005238:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800523a:	4b10      	ldr	r3, [pc, #64]	; (800527c <xTaskResumeAll+0x12c>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d009      	beq.n	8005256 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005242:	2301      	movs	r3, #1
 8005244:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005246:	4b0f      	ldr	r3, [pc, #60]	; (8005284 <xTaskResumeAll+0x134>)
 8005248:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800524c:	601a      	str	r2, [r3, #0]
 800524e:	f3bf 8f4f 	dsb	sy
 8005252:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005256:	f000 fb89 	bl	800596c <vPortExitCritical>

	return xAlreadyYielded;
 800525a:	68bb      	ldr	r3, [r7, #8]
}
 800525c:	4618      	mov	r0, r3
 800525e:	3710      	adds	r7, #16
 8005260:	46bd      	mov	sp, r7
 8005262:	bd80      	pop	{r7, pc}
 8005264:	20000b54 	.word	0x20000b54
 8005268:	20000b2c 	.word	0x20000b2c
 800526c:	20000aec 	.word	0x20000aec
 8005270:	20000b34 	.word	0x20000b34
 8005274:	20000a30 	.word	0x20000a30
 8005278:	20000a2c 	.word	0x20000a2c
 800527c:	20000b40 	.word	0x20000b40
 8005280:	20000b3c 	.word	0x20000b3c
 8005284:	e000ed04 	.word	0xe000ed04

08005288 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b086      	sub	sp, #24
 800528c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800528e:	2300      	movs	r3, #0
 8005290:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005292:	4b4e      	ldr	r3, [pc, #312]	; (80053cc <xTaskIncrementTick+0x144>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	2b00      	cmp	r3, #0
 8005298:	f040 808e 	bne.w	80053b8 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800529c:	4b4c      	ldr	r3, [pc, #304]	; (80053d0 <xTaskIncrementTick+0x148>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	3301      	adds	r3, #1
 80052a2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80052a4:	4a4a      	ldr	r2, [pc, #296]	; (80053d0 <xTaskIncrementTick+0x148>)
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d120      	bne.n	80052f2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80052b0:	4b48      	ldr	r3, [pc, #288]	; (80053d4 <xTaskIncrementTick+0x14c>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d00a      	beq.n	80052d0 <xTaskIncrementTick+0x48>
	__asm volatile
 80052ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052be:	f383 8811 	msr	BASEPRI, r3
 80052c2:	f3bf 8f6f 	isb	sy
 80052c6:	f3bf 8f4f 	dsb	sy
 80052ca:	603b      	str	r3, [r7, #0]
}
 80052cc:	bf00      	nop
 80052ce:	e7fe      	b.n	80052ce <xTaskIncrementTick+0x46>
 80052d0:	4b40      	ldr	r3, [pc, #256]	; (80053d4 <xTaskIncrementTick+0x14c>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	60fb      	str	r3, [r7, #12]
 80052d6:	4b40      	ldr	r3, [pc, #256]	; (80053d8 <xTaskIncrementTick+0x150>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a3e      	ldr	r2, [pc, #248]	; (80053d4 <xTaskIncrementTick+0x14c>)
 80052dc:	6013      	str	r3, [r2, #0]
 80052de:	4a3e      	ldr	r2, [pc, #248]	; (80053d8 <xTaskIncrementTick+0x150>)
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	6013      	str	r3, [r2, #0]
 80052e4:	4b3d      	ldr	r3, [pc, #244]	; (80053dc <xTaskIncrementTick+0x154>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	3301      	adds	r3, #1
 80052ea:	4a3c      	ldr	r2, [pc, #240]	; (80053dc <xTaskIncrementTick+0x154>)
 80052ec:	6013      	str	r3, [r2, #0]
 80052ee:	f000 f993 	bl	8005618 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80052f2:	4b3b      	ldr	r3, [pc, #236]	; (80053e0 <xTaskIncrementTick+0x158>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	693a      	ldr	r2, [r7, #16]
 80052f8:	429a      	cmp	r2, r3
 80052fa:	d348      	bcc.n	800538e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80052fc:	4b35      	ldr	r3, [pc, #212]	; (80053d4 <xTaskIncrementTick+0x14c>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d104      	bne.n	8005310 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005306:	4b36      	ldr	r3, [pc, #216]	; (80053e0 <xTaskIncrementTick+0x158>)
 8005308:	f04f 32ff 	mov.w	r2, #4294967295
 800530c:	601a      	str	r2, [r3, #0]
					break;
 800530e:	e03e      	b.n	800538e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005310:	4b30      	ldr	r3, [pc, #192]	; (80053d4 <xTaskIncrementTick+0x14c>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	68db      	ldr	r3, [r3, #12]
 8005316:	68db      	ldr	r3, [r3, #12]
 8005318:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005320:	693a      	ldr	r2, [r7, #16]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	429a      	cmp	r2, r3
 8005326:	d203      	bcs.n	8005330 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005328:	4a2d      	ldr	r2, [pc, #180]	; (80053e0 <xTaskIncrementTick+0x158>)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800532e:	e02e      	b.n	800538e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	3304      	adds	r3, #4
 8005334:	4618      	mov	r0, r3
 8005336:	f7ff fc2f 	bl	8004b98 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800533e:	2b00      	cmp	r3, #0
 8005340:	d004      	beq.n	800534c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	3318      	adds	r3, #24
 8005346:	4618      	mov	r0, r3
 8005348:	f7ff fc26 	bl	8004b98 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005350:	2201      	movs	r2, #1
 8005352:	409a      	lsls	r2, r3
 8005354:	4b23      	ldr	r3, [pc, #140]	; (80053e4 <xTaskIncrementTick+0x15c>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4313      	orrs	r3, r2
 800535a:	4a22      	ldr	r2, [pc, #136]	; (80053e4 <xTaskIncrementTick+0x15c>)
 800535c:	6013      	str	r3, [r2, #0]
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005362:	4613      	mov	r3, r2
 8005364:	009b      	lsls	r3, r3, #2
 8005366:	4413      	add	r3, r2
 8005368:	009b      	lsls	r3, r3, #2
 800536a:	4a1f      	ldr	r2, [pc, #124]	; (80053e8 <xTaskIncrementTick+0x160>)
 800536c:	441a      	add	r2, r3
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	3304      	adds	r3, #4
 8005372:	4619      	mov	r1, r3
 8005374:	4610      	mov	r0, r2
 8005376:	f7ff fbb4 	bl	8004ae2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800537e:	4b1b      	ldr	r3, [pc, #108]	; (80053ec <xTaskIncrementTick+0x164>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005384:	429a      	cmp	r2, r3
 8005386:	d3b9      	bcc.n	80052fc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005388:	2301      	movs	r3, #1
 800538a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800538c:	e7b6      	b.n	80052fc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800538e:	4b17      	ldr	r3, [pc, #92]	; (80053ec <xTaskIncrementTick+0x164>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005394:	4914      	ldr	r1, [pc, #80]	; (80053e8 <xTaskIncrementTick+0x160>)
 8005396:	4613      	mov	r3, r2
 8005398:	009b      	lsls	r3, r3, #2
 800539a:	4413      	add	r3, r2
 800539c:	009b      	lsls	r3, r3, #2
 800539e:	440b      	add	r3, r1
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d901      	bls.n	80053aa <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80053a6:	2301      	movs	r3, #1
 80053a8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80053aa:	4b11      	ldr	r3, [pc, #68]	; (80053f0 <xTaskIncrementTick+0x168>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d007      	beq.n	80053c2 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80053b2:	2301      	movs	r3, #1
 80053b4:	617b      	str	r3, [r7, #20]
 80053b6:	e004      	b.n	80053c2 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80053b8:	4b0e      	ldr	r3, [pc, #56]	; (80053f4 <xTaskIncrementTick+0x16c>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	3301      	adds	r3, #1
 80053be:	4a0d      	ldr	r2, [pc, #52]	; (80053f4 <xTaskIncrementTick+0x16c>)
 80053c0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80053c2:	697b      	ldr	r3, [r7, #20]
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	3718      	adds	r7, #24
 80053c8:	46bd      	mov	sp, r7
 80053ca:	bd80      	pop	{r7, pc}
 80053cc:	20000b54 	.word	0x20000b54
 80053d0:	20000b30 	.word	0x20000b30
 80053d4:	20000ae4 	.word	0x20000ae4
 80053d8:	20000ae8 	.word	0x20000ae8
 80053dc:	20000b44 	.word	0x20000b44
 80053e0:	20000b4c 	.word	0x20000b4c
 80053e4:	20000b34 	.word	0x20000b34
 80053e8:	20000a30 	.word	0x20000a30
 80053ec:	20000a2c 	.word	0x20000a2c
 80053f0:	20000b40 	.word	0x20000b40
 80053f4:	20000b3c 	.word	0x20000b3c

080053f8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80053f8:	b480      	push	{r7}
 80053fa:	b087      	sub	sp, #28
 80053fc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80053fe:	4b26      	ldr	r3, [pc, #152]	; (8005498 <vTaskSwitchContext+0xa0>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d003      	beq.n	800540e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005406:	4b25      	ldr	r3, [pc, #148]	; (800549c <vTaskSwitchContext+0xa4>)
 8005408:	2201      	movs	r2, #1
 800540a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800540c:	e03f      	b.n	800548e <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800540e:	4b23      	ldr	r3, [pc, #140]	; (800549c <vTaskSwitchContext+0xa4>)
 8005410:	2200      	movs	r2, #0
 8005412:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005414:	4b22      	ldr	r3, [pc, #136]	; (80054a0 <vTaskSwitchContext+0xa8>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	fab3 f383 	clz	r3, r3
 8005420:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005422:	7afb      	ldrb	r3, [r7, #11]
 8005424:	f1c3 031f 	rsb	r3, r3, #31
 8005428:	617b      	str	r3, [r7, #20]
 800542a:	491e      	ldr	r1, [pc, #120]	; (80054a4 <vTaskSwitchContext+0xac>)
 800542c:	697a      	ldr	r2, [r7, #20]
 800542e:	4613      	mov	r3, r2
 8005430:	009b      	lsls	r3, r3, #2
 8005432:	4413      	add	r3, r2
 8005434:	009b      	lsls	r3, r3, #2
 8005436:	440b      	add	r3, r1
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d10a      	bne.n	8005454 <vTaskSwitchContext+0x5c>
	__asm volatile
 800543e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005442:	f383 8811 	msr	BASEPRI, r3
 8005446:	f3bf 8f6f 	isb	sy
 800544a:	f3bf 8f4f 	dsb	sy
 800544e:	607b      	str	r3, [r7, #4]
}
 8005450:	bf00      	nop
 8005452:	e7fe      	b.n	8005452 <vTaskSwitchContext+0x5a>
 8005454:	697a      	ldr	r2, [r7, #20]
 8005456:	4613      	mov	r3, r2
 8005458:	009b      	lsls	r3, r3, #2
 800545a:	4413      	add	r3, r2
 800545c:	009b      	lsls	r3, r3, #2
 800545e:	4a11      	ldr	r2, [pc, #68]	; (80054a4 <vTaskSwitchContext+0xac>)
 8005460:	4413      	add	r3, r2
 8005462:	613b      	str	r3, [r7, #16]
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	685a      	ldr	r2, [r3, #4]
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	605a      	str	r2, [r3, #4]
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	685a      	ldr	r2, [r3, #4]
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	3308      	adds	r3, #8
 8005476:	429a      	cmp	r2, r3
 8005478:	d104      	bne.n	8005484 <vTaskSwitchContext+0x8c>
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	685a      	ldr	r2, [r3, #4]
 8005480:	693b      	ldr	r3, [r7, #16]
 8005482:	605a      	str	r2, [r3, #4]
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	68db      	ldr	r3, [r3, #12]
 800548a:	4a07      	ldr	r2, [pc, #28]	; (80054a8 <vTaskSwitchContext+0xb0>)
 800548c:	6013      	str	r3, [r2, #0]
}
 800548e:	bf00      	nop
 8005490:	371c      	adds	r7, #28
 8005492:	46bd      	mov	sp, r7
 8005494:	bc80      	pop	{r7}
 8005496:	4770      	bx	lr
 8005498:	20000b54 	.word	0x20000b54
 800549c:	20000b40 	.word	0x20000b40
 80054a0:	20000b34 	.word	0x20000b34
 80054a4:	20000a30 	.word	0x20000a30
 80054a8:	20000a2c 	.word	0x20000a2c

080054ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b082      	sub	sp, #8
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80054b4:	f000 f852 	bl	800555c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80054b8:	4b06      	ldr	r3, [pc, #24]	; (80054d4 <prvIdleTask+0x28>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d9f9      	bls.n	80054b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80054c0:	4b05      	ldr	r3, [pc, #20]	; (80054d8 <prvIdleTask+0x2c>)
 80054c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054c6:	601a      	str	r2, [r3, #0]
 80054c8:	f3bf 8f4f 	dsb	sy
 80054cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80054d0:	e7f0      	b.n	80054b4 <prvIdleTask+0x8>
 80054d2:	bf00      	nop
 80054d4:	20000a30 	.word	0x20000a30
 80054d8:	e000ed04 	.word	0xe000ed04

080054dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b082      	sub	sp, #8
 80054e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80054e2:	2300      	movs	r3, #0
 80054e4:	607b      	str	r3, [r7, #4]
 80054e6:	e00c      	b.n	8005502 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80054e8:	687a      	ldr	r2, [r7, #4]
 80054ea:	4613      	mov	r3, r2
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	4413      	add	r3, r2
 80054f0:	009b      	lsls	r3, r3, #2
 80054f2:	4a12      	ldr	r2, [pc, #72]	; (800553c <prvInitialiseTaskLists+0x60>)
 80054f4:	4413      	add	r3, r2
 80054f6:	4618      	mov	r0, r3
 80054f8:	f7ff fac8 	bl	8004a8c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	3301      	adds	r3, #1
 8005500:	607b      	str	r3, [r7, #4]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2b06      	cmp	r3, #6
 8005506:	d9ef      	bls.n	80054e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005508:	480d      	ldr	r0, [pc, #52]	; (8005540 <prvInitialiseTaskLists+0x64>)
 800550a:	f7ff fabf 	bl	8004a8c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800550e:	480d      	ldr	r0, [pc, #52]	; (8005544 <prvInitialiseTaskLists+0x68>)
 8005510:	f7ff fabc 	bl	8004a8c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005514:	480c      	ldr	r0, [pc, #48]	; (8005548 <prvInitialiseTaskLists+0x6c>)
 8005516:	f7ff fab9 	bl	8004a8c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800551a:	480c      	ldr	r0, [pc, #48]	; (800554c <prvInitialiseTaskLists+0x70>)
 800551c:	f7ff fab6 	bl	8004a8c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005520:	480b      	ldr	r0, [pc, #44]	; (8005550 <prvInitialiseTaskLists+0x74>)
 8005522:	f7ff fab3 	bl	8004a8c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005526:	4b0b      	ldr	r3, [pc, #44]	; (8005554 <prvInitialiseTaskLists+0x78>)
 8005528:	4a05      	ldr	r2, [pc, #20]	; (8005540 <prvInitialiseTaskLists+0x64>)
 800552a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800552c:	4b0a      	ldr	r3, [pc, #40]	; (8005558 <prvInitialiseTaskLists+0x7c>)
 800552e:	4a05      	ldr	r2, [pc, #20]	; (8005544 <prvInitialiseTaskLists+0x68>)
 8005530:	601a      	str	r2, [r3, #0]
}
 8005532:	bf00      	nop
 8005534:	3708      	adds	r7, #8
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
 800553a:	bf00      	nop
 800553c:	20000a30 	.word	0x20000a30
 8005540:	20000abc 	.word	0x20000abc
 8005544:	20000ad0 	.word	0x20000ad0
 8005548:	20000aec 	.word	0x20000aec
 800554c:	20000b00 	.word	0x20000b00
 8005550:	20000b18 	.word	0x20000b18
 8005554:	20000ae4 	.word	0x20000ae4
 8005558:	20000ae8 	.word	0x20000ae8

0800555c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b082      	sub	sp, #8
 8005560:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005562:	e019      	b.n	8005598 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005564:	f000 f9d2 	bl	800590c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005568:	4b10      	ldr	r3, [pc, #64]	; (80055ac <prvCheckTasksWaitingTermination+0x50>)
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	68db      	ldr	r3, [r3, #12]
 800556e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	3304      	adds	r3, #4
 8005574:	4618      	mov	r0, r3
 8005576:	f7ff fb0f 	bl	8004b98 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800557a:	4b0d      	ldr	r3, [pc, #52]	; (80055b0 <prvCheckTasksWaitingTermination+0x54>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	3b01      	subs	r3, #1
 8005580:	4a0b      	ldr	r2, [pc, #44]	; (80055b0 <prvCheckTasksWaitingTermination+0x54>)
 8005582:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005584:	4b0b      	ldr	r3, [pc, #44]	; (80055b4 <prvCheckTasksWaitingTermination+0x58>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	3b01      	subs	r3, #1
 800558a:	4a0a      	ldr	r2, [pc, #40]	; (80055b4 <prvCheckTasksWaitingTermination+0x58>)
 800558c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800558e:	f000 f9ed 	bl	800596c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f000 f810 	bl	80055b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005598:	4b06      	ldr	r3, [pc, #24]	; (80055b4 <prvCheckTasksWaitingTermination+0x58>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d1e1      	bne.n	8005564 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80055a0:	bf00      	nop
 80055a2:	bf00      	nop
 80055a4:	3708      	adds	r7, #8
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}
 80055aa:	bf00      	nop
 80055ac:	20000b00 	.word	0x20000b00
 80055b0:	20000b2c 	.word	0x20000b2c
 80055b4:	20000b14 	.word	0x20000b14

080055b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b084      	sub	sp, #16
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d108      	bne.n	80055dc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ce:	4618      	mov	r0, r3
 80055d0:	f000 fb2a 	bl	8005c28 <vPortFree>
				vPortFree( pxTCB );
 80055d4:	6878      	ldr	r0, [r7, #4]
 80055d6:	f000 fb27 	bl	8005c28 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80055da:	e018      	b.n	800560e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80055e2:	2b01      	cmp	r3, #1
 80055e4:	d103      	bne.n	80055ee <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f000 fb1e 	bl	8005c28 <vPortFree>
	}
 80055ec:	e00f      	b.n	800560e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80055f4:	2b02      	cmp	r3, #2
 80055f6:	d00a      	beq.n	800560e <prvDeleteTCB+0x56>
	__asm volatile
 80055f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055fc:	f383 8811 	msr	BASEPRI, r3
 8005600:	f3bf 8f6f 	isb	sy
 8005604:	f3bf 8f4f 	dsb	sy
 8005608:	60fb      	str	r3, [r7, #12]
}
 800560a:	bf00      	nop
 800560c:	e7fe      	b.n	800560c <prvDeleteTCB+0x54>
	}
 800560e:	bf00      	nop
 8005610:	3710      	adds	r7, #16
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}
	...

08005618 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005618:	b480      	push	{r7}
 800561a:	b083      	sub	sp, #12
 800561c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800561e:	4b0c      	ldr	r3, [pc, #48]	; (8005650 <prvResetNextTaskUnblockTime+0x38>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d104      	bne.n	8005632 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005628:	4b0a      	ldr	r3, [pc, #40]	; (8005654 <prvResetNextTaskUnblockTime+0x3c>)
 800562a:	f04f 32ff 	mov.w	r2, #4294967295
 800562e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005630:	e008      	b.n	8005644 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005632:	4b07      	ldr	r3, [pc, #28]	; (8005650 <prvResetNextTaskUnblockTime+0x38>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	68db      	ldr	r3, [r3, #12]
 8005638:	68db      	ldr	r3, [r3, #12]
 800563a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	4a04      	ldr	r2, [pc, #16]	; (8005654 <prvResetNextTaskUnblockTime+0x3c>)
 8005642:	6013      	str	r3, [r2, #0]
}
 8005644:	bf00      	nop
 8005646:	370c      	adds	r7, #12
 8005648:	46bd      	mov	sp, r7
 800564a:	bc80      	pop	{r7}
 800564c:	4770      	bx	lr
 800564e:	bf00      	nop
 8005650:	20000ae4 	.word	0x20000ae4
 8005654:	20000b4c 	.word	0x20000b4c

08005658 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b084      	sub	sp, #16
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
 8005660:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005662:	4b29      	ldr	r3, [pc, #164]	; (8005708 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005668:	4b28      	ldr	r3, [pc, #160]	; (800570c <prvAddCurrentTaskToDelayedList+0xb4>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	3304      	adds	r3, #4
 800566e:	4618      	mov	r0, r3
 8005670:	f7ff fa92 	bl	8004b98 <uxListRemove>
 8005674:	4603      	mov	r3, r0
 8005676:	2b00      	cmp	r3, #0
 8005678:	d10b      	bne.n	8005692 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800567a:	4b24      	ldr	r3, [pc, #144]	; (800570c <prvAddCurrentTaskToDelayedList+0xb4>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005680:	2201      	movs	r2, #1
 8005682:	fa02 f303 	lsl.w	r3, r2, r3
 8005686:	43da      	mvns	r2, r3
 8005688:	4b21      	ldr	r3, [pc, #132]	; (8005710 <prvAddCurrentTaskToDelayedList+0xb8>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4013      	ands	r3, r2
 800568e:	4a20      	ldr	r2, [pc, #128]	; (8005710 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005690:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005698:	d10a      	bne.n	80056b0 <prvAddCurrentTaskToDelayedList+0x58>
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d007      	beq.n	80056b0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80056a0:	4b1a      	ldr	r3, [pc, #104]	; (800570c <prvAddCurrentTaskToDelayedList+0xb4>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	3304      	adds	r3, #4
 80056a6:	4619      	mov	r1, r3
 80056a8:	481a      	ldr	r0, [pc, #104]	; (8005714 <prvAddCurrentTaskToDelayedList+0xbc>)
 80056aa:	f7ff fa1a 	bl	8004ae2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80056ae:	e026      	b.n	80056fe <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80056b0:	68fa      	ldr	r2, [r7, #12]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	4413      	add	r3, r2
 80056b6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80056b8:	4b14      	ldr	r3, [pc, #80]	; (800570c <prvAddCurrentTaskToDelayedList+0xb4>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	68ba      	ldr	r2, [r7, #8]
 80056be:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80056c0:	68ba      	ldr	r2, [r7, #8]
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	429a      	cmp	r2, r3
 80056c6:	d209      	bcs.n	80056dc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80056c8:	4b13      	ldr	r3, [pc, #76]	; (8005718 <prvAddCurrentTaskToDelayedList+0xc0>)
 80056ca:	681a      	ldr	r2, [r3, #0]
 80056cc:	4b0f      	ldr	r3, [pc, #60]	; (800570c <prvAddCurrentTaskToDelayedList+0xb4>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	3304      	adds	r3, #4
 80056d2:	4619      	mov	r1, r3
 80056d4:	4610      	mov	r0, r2
 80056d6:	f7ff fa27 	bl	8004b28 <vListInsert>
}
 80056da:	e010      	b.n	80056fe <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80056dc:	4b0f      	ldr	r3, [pc, #60]	; (800571c <prvAddCurrentTaskToDelayedList+0xc4>)
 80056de:	681a      	ldr	r2, [r3, #0]
 80056e0:	4b0a      	ldr	r3, [pc, #40]	; (800570c <prvAddCurrentTaskToDelayedList+0xb4>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	3304      	adds	r3, #4
 80056e6:	4619      	mov	r1, r3
 80056e8:	4610      	mov	r0, r2
 80056ea:	f7ff fa1d 	bl	8004b28 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80056ee:	4b0c      	ldr	r3, [pc, #48]	; (8005720 <prvAddCurrentTaskToDelayedList+0xc8>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	68ba      	ldr	r2, [r7, #8]
 80056f4:	429a      	cmp	r2, r3
 80056f6:	d202      	bcs.n	80056fe <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80056f8:	4a09      	ldr	r2, [pc, #36]	; (8005720 <prvAddCurrentTaskToDelayedList+0xc8>)
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	6013      	str	r3, [r2, #0]
}
 80056fe:	bf00      	nop
 8005700:	3710      	adds	r7, #16
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}
 8005706:	bf00      	nop
 8005708:	20000b30 	.word	0x20000b30
 800570c:	20000a2c 	.word	0x20000a2c
 8005710:	20000b34 	.word	0x20000b34
 8005714:	20000b18 	.word	0x20000b18
 8005718:	20000ae8 	.word	0x20000ae8
 800571c:	20000ae4 	.word	0x20000ae4
 8005720:	20000b4c 	.word	0x20000b4c

08005724 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005724:	b480      	push	{r7}
 8005726:	b085      	sub	sp, #20
 8005728:	af00      	add	r7, sp, #0
 800572a:	60f8      	str	r0, [r7, #12]
 800572c:	60b9      	str	r1, [r7, #8]
 800572e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	3b04      	subs	r3, #4
 8005734:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800573c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	3b04      	subs	r3, #4
 8005742:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	f023 0201 	bic.w	r2, r3, #1
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	3b04      	subs	r3, #4
 8005752:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005754:	4a08      	ldr	r2, [pc, #32]	; (8005778 <pxPortInitialiseStack+0x54>)
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	3b14      	subs	r3, #20
 800575e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005760:	687a      	ldr	r2, [r7, #4]
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	3b20      	subs	r3, #32
 800576a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800576c:	68fb      	ldr	r3, [r7, #12]
}
 800576e:	4618      	mov	r0, r3
 8005770:	3714      	adds	r7, #20
 8005772:	46bd      	mov	sp, r7
 8005774:	bc80      	pop	{r7}
 8005776:	4770      	bx	lr
 8005778:	0800577d 	.word	0x0800577d

0800577c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800577c:	b480      	push	{r7}
 800577e:	b085      	sub	sp, #20
 8005780:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8005782:	2300      	movs	r3, #0
 8005784:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005786:	4b12      	ldr	r3, [pc, #72]	; (80057d0 <prvTaskExitError+0x54>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800578e:	d00a      	beq.n	80057a6 <prvTaskExitError+0x2a>
	__asm volatile
 8005790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005794:	f383 8811 	msr	BASEPRI, r3
 8005798:	f3bf 8f6f 	isb	sy
 800579c:	f3bf 8f4f 	dsb	sy
 80057a0:	60fb      	str	r3, [r7, #12]
}
 80057a2:	bf00      	nop
 80057a4:	e7fe      	b.n	80057a4 <prvTaskExitError+0x28>
	__asm volatile
 80057a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057aa:	f383 8811 	msr	BASEPRI, r3
 80057ae:	f3bf 8f6f 	isb	sy
 80057b2:	f3bf 8f4f 	dsb	sy
 80057b6:	60bb      	str	r3, [r7, #8]
}
 80057b8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80057ba:	bf00      	nop
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d0fc      	beq.n	80057bc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80057c2:	bf00      	nop
 80057c4:	bf00      	nop
 80057c6:	3714      	adds	r7, #20
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bc80      	pop	{r7}
 80057cc:	4770      	bx	lr
 80057ce:	bf00      	nop
 80057d0:	2000003c 	.word	0x2000003c
	...

080057e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80057e0:	4b07      	ldr	r3, [pc, #28]	; (8005800 <pxCurrentTCBConst2>)
 80057e2:	6819      	ldr	r1, [r3, #0]
 80057e4:	6808      	ldr	r0, [r1, #0]
 80057e6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80057ea:	f380 8809 	msr	PSP, r0
 80057ee:	f3bf 8f6f 	isb	sy
 80057f2:	f04f 0000 	mov.w	r0, #0
 80057f6:	f380 8811 	msr	BASEPRI, r0
 80057fa:	f04e 0e0d 	orr.w	lr, lr, #13
 80057fe:	4770      	bx	lr

08005800 <pxCurrentTCBConst2>:
 8005800:	20000a2c 	.word	0x20000a2c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005804:	bf00      	nop
 8005806:	bf00      	nop

08005808 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8005808:	4806      	ldr	r0, [pc, #24]	; (8005824 <prvPortStartFirstTask+0x1c>)
 800580a:	6800      	ldr	r0, [r0, #0]
 800580c:	6800      	ldr	r0, [r0, #0]
 800580e:	f380 8808 	msr	MSP, r0
 8005812:	b662      	cpsie	i
 8005814:	b661      	cpsie	f
 8005816:	f3bf 8f4f 	dsb	sy
 800581a:	f3bf 8f6f 	isb	sy
 800581e:	df00      	svc	0
 8005820:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005822:	bf00      	nop
 8005824:	e000ed08 	.word	0xe000ed08

08005828 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b084      	sub	sp, #16
 800582c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800582e:	4b32      	ldr	r3, [pc, #200]	; (80058f8 <xPortStartScheduler+0xd0>)
 8005830:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	781b      	ldrb	r3, [r3, #0]
 8005836:	b2db      	uxtb	r3, r3
 8005838:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	22ff      	movs	r2, #255	; 0xff
 800583e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	781b      	ldrb	r3, [r3, #0]
 8005844:	b2db      	uxtb	r3, r3
 8005846:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005848:	78fb      	ldrb	r3, [r7, #3]
 800584a:	b2db      	uxtb	r3, r3
 800584c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005850:	b2da      	uxtb	r2, r3
 8005852:	4b2a      	ldr	r3, [pc, #168]	; (80058fc <xPortStartScheduler+0xd4>)
 8005854:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005856:	4b2a      	ldr	r3, [pc, #168]	; (8005900 <xPortStartScheduler+0xd8>)
 8005858:	2207      	movs	r2, #7
 800585a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800585c:	e009      	b.n	8005872 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800585e:	4b28      	ldr	r3, [pc, #160]	; (8005900 <xPortStartScheduler+0xd8>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	3b01      	subs	r3, #1
 8005864:	4a26      	ldr	r2, [pc, #152]	; (8005900 <xPortStartScheduler+0xd8>)
 8005866:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005868:	78fb      	ldrb	r3, [r7, #3]
 800586a:	b2db      	uxtb	r3, r3
 800586c:	005b      	lsls	r3, r3, #1
 800586e:	b2db      	uxtb	r3, r3
 8005870:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005872:	78fb      	ldrb	r3, [r7, #3]
 8005874:	b2db      	uxtb	r3, r3
 8005876:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800587a:	2b80      	cmp	r3, #128	; 0x80
 800587c:	d0ef      	beq.n	800585e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800587e:	4b20      	ldr	r3, [pc, #128]	; (8005900 <xPortStartScheduler+0xd8>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f1c3 0307 	rsb	r3, r3, #7
 8005886:	2b04      	cmp	r3, #4
 8005888:	d00a      	beq.n	80058a0 <xPortStartScheduler+0x78>
	__asm volatile
 800588a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800588e:	f383 8811 	msr	BASEPRI, r3
 8005892:	f3bf 8f6f 	isb	sy
 8005896:	f3bf 8f4f 	dsb	sy
 800589a:	60bb      	str	r3, [r7, #8]
}
 800589c:	bf00      	nop
 800589e:	e7fe      	b.n	800589e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80058a0:	4b17      	ldr	r3, [pc, #92]	; (8005900 <xPortStartScheduler+0xd8>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	021b      	lsls	r3, r3, #8
 80058a6:	4a16      	ldr	r2, [pc, #88]	; (8005900 <xPortStartScheduler+0xd8>)
 80058a8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80058aa:	4b15      	ldr	r3, [pc, #84]	; (8005900 <xPortStartScheduler+0xd8>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80058b2:	4a13      	ldr	r2, [pc, #76]	; (8005900 <xPortStartScheduler+0xd8>)
 80058b4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	b2da      	uxtb	r2, r3
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80058be:	4b11      	ldr	r3, [pc, #68]	; (8005904 <xPortStartScheduler+0xdc>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a10      	ldr	r2, [pc, #64]	; (8005904 <xPortStartScheduler+0xdc>)
 80058c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80058c8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80058ca:	4b0e      	ldr	r3, [pc, #56]	; (8005904 <xPortStartScheduler+0xdc>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a0d      	ldr	r2, [pc, #52]	; (8005904 <xPortStartScheduler+0xdc>)
 80058d0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80058d4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80058d6:	f000 f8b9 	bl	8005a4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80058da:	4b0b      	ldr	r3, [pc, #44]	; (8005908 <xPortStartScheduler+0xe0>)
 80058dc:	2200      	movs	r2, #0
 80058de:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80058e0:	f7ff ff92 	bl	8005808 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80058e4:	f7ff fd88 	bl	80053f8 <vTaskSwitchContext>
	prvTaskExitError();
 80058e8:	f7ff ff48 	bl	800577c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80058ec:	2300      	movs	r3, #0
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3710      	adds	r7, #16
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop
 80058f8:	e000e400 	.word	0xe000e400
 80058fc:	20000b58 	.word	0x20000b58
 8005900:	20000b5c 	.word	0x20000b5c
 8005904:	e000ed20 	.word	0xe000ed20
 8005908:	2000003c 	.word	0x2000003c

0800590c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800590c:	b480      	push	{r7}
 800590e:	b083      	sub	sp, #12
 8005910:	af00      	add	r7, sp, #0
	__asm volatile
 8005912:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005916:	f383 8811 	msr	BASEPRI, r3
 800591a:	f3bf 8f6f 	isb	sy
 800591e:	f3bf 8f4f 	dsb	sy
 8005922:	607b      	str	r3, [r7, #4]
}
 8005924:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005926:	4b0f      	ldr	r3, [pc, #60]	; (8005964 <vPortEnterCritical+0x58>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	3301      	adds	r3, #1
 800592c:	4a0d      	ldr	r2, [pc, #52]	; (8005964 <vPortEnterCritical+0x58>)
 800592e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005930:	4b0c      	ldr	r3, [pc, #48]	; (8005964 <vPortEnterCritical+0x58>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	2b01      	cmp	r3, #1
 8005936:	d10f      	bne.n	8005958 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005938:	4b0b      	ldr	r3, [pc, #44]	; (8005968 <vPortEnterCritical+0x5c>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	b2db      	uxtb	r3, r3
 800593e:	2b00      	cmp	r3, #0
 8005940:	d00a      	beq.n	8005958 <vPortEnterCritical+0x4c>
	__asm volatile
 8005942:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005946:	f383 8811 	msr	BASEPRI, r3
 800594a:	f3bf 8f6f 	isb	sy
 800594e:	f3bf 8f4f 	dsb	sy
 8005952:	603b      	str	r3, [r7, #0]
}
 8005954:	bf00      	nop
 8005956:	e7fe      	b.n	8005956 <vPortEnterCritical+0x4a>
	}
}
 8005958:	bf00      	nop
 800595a:	370c      	adds	r7, #12
 800595c:	46bd      	mov	sp, r7
 800595e:	bc80      	pop	{r7}
 8005960:	4770      	bx	lr
 8005962:	bf00      	nop
 8005964:	2000003c 	.word	0x2000003c
 8005968:	e000ed04 	.word	0xe000ed04

0800596c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800596c:	b480      	push	{r7}
 800596e:	b083      	sub	sp, #12
 8005970:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005972:	4b11      	ldr	r3, [pc, #68]	; (80059b8 <vPortExitCritical+0x4c>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d10a      	bne.n	8005990 <vPortExitCritical+0x24>
	__asm volatile
 800597a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800597e:	f383 8811 	msr	BASEPRI, r3
 8005982:	f3bf 8f6f 	isb	sy
 8005986:	f3bf 8f4f 	dsb	sy
 800598a:	607b      	str	r3, [r7, #4]
}
 800598c:	bf00      	nop
 800598e:	e7fe      	b.n	800598e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005990:	4b09      	ldr	r3, [pc, #36]	; (80059b8 <vPortExitCritical+0x4c>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	3b01      	subs	r3, #1
 8005996:	4a08      	ldr	r2, [pc, #32]	; (80059b8 <vPortExitCritical+0x4c>)
 8005998:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800599a:	4b07      	ldr	r3, [pc, #28]	; (80059b8 <vPortExitCritical+0x4c>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d105      	bne.n	80059ae <vPortExitCritical+0x42>
 80059a2:	2300      	movs	r3, #0
 80059a4:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80059ac:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80059ae:	bf00      	nop
 80059b0:	370c      	adds	r7, #12
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bc80      	pop	{r7}
 80059b6:	4770      	bx	lr
 80059b8:	2000003c 	.word	0x2000003c
 80059bc:	00000000 	.word	0x00000000

080059c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80059c0:	f3ef 8009 	mrs	r0, PSP
 80059c4:	f3bf 8f6f 	isb	sy
 80059c8:	4b0d      	ldr	r3, [pc, #52]	; (8005a00 <pxCurrentTCBConst>)
 80059ca:	681a      	ldr	r2, [r3, #0]
 80059cc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80059d0:	6010      	str	r0, [r2, #0]
 80059d2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80059d6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80059da:	f380 8811 	msr	BASEPRI, r0
 80059de:	f7ff fd0b 	bl	80053f8 <vTaskSwitchContext>
 80059e2:	f04f 0000 	mov.w	r0, #0
 80059e6:	f380 8811 	msr	BASEPRI, r0
 80059ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80059ee:	6819      	ldr	r1, [r3, #0]
 80059f0:	6808      	ldr	r0, [r1, #0]
 80059f2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80059f6:	f380 8809 	msr	PSP, r0
 80059fa:	f3bf 8f6f 	isb	sy
 80059fe:	4770      	bx	lr

08005a00 <pxCurrentTCBConst>:
 8005a00:	20000a2c 	.word	0x20000a2c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005a04:	bf00      	nop
 8005a06:	bf00      	nop

08005a08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b082      	sub	sp, #8
 8005a0c:	af00      	add	r7, sp, #0
	__asm volatile
 8005a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a12:	f383 8811 	msr	BASEPRI, r3
 8005a16:	f3bf 8f6f 	isb	sy
 8005a1a:	f3bf 8f4f 	dsb	sy
 8005a1e:	607b      	str	r3, [r7, #4]
}
 8005a20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005a22:	f7ff fc31 	bl	8005288 <xTaskIncrementTick>
 8005a26:	4603      	mov	r3, r0
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d003      	beq.n	8005a34 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005a2c:	4b06      	ldr	r3, [pc, #24]	; (8005a48 <SysTick_Handler+0x40>)
 8005a2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a32:	601a      	str	r2, [r3, #0]
 8005a34:	2300      	movs	r3, #0
 8005a36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	f383 8811 	msr	BASEPRI, r3
}
 8005a3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005a40:	bf00      	nop
 8005a42:	3708      	adds	r7, #8
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bd80      	pop	{r7, pc}
 8005a48:	e000ed04 	.word	0xe000ed04

08005a4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005a50:	4b0a      	ldr	r3, [pc, #40]	; (8005a7c <vPortSetupTimerInterrupt+0x30>)
 8005a52:	2200      	movs	r2, #0
 8005a54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005a56:	4b0a      	ldr	r3, [pc, #40]	; (8005a80 <vPortSetupTimerInterrupt+0x34>)
 8005a58:	2200      	movs	r2, #0
 8005a5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005a5c:	4b09      	ldr	r3, [pc, #36]	; (8005a84 <vPortSetupTimerInterrupt+0x38>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a09      	ldr	r2, [pc, #36]	; (8005a88 <vPortSetupTimerInterrupt+0x3c>)
 8005a62:	fba2 2303 	umull	r2, r3, r2, r3
 8005a66:	099b      	lsrs	r3, r3, #6
 8005a68:	4a08      	ldr	r2, [pc, #32]	; (8005a8c <vPortSetupTimerInterrupt+0x40>)
 8005a6a:	3b01      	subs	r3, #1
 8005a6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005a6e:	4b03      	ldr	r3, [pc, #12]	; (8005a7c <vPortSetupTimerInterrupt+0x30>)
 8005a70:	2207      	movs	r2, #7
 8005a72:	601a      	str	r2, [r3, #0]
}
 8005a74:	bf00      	nop
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bc80      	pop	{r7}
 8005a7a:	4770      	bx	lr
 8005a7c:	e000e010 	.word	0xe000e010
 8005a80:	e000e018 	.word	0xe000e018
 8005a84:	20000030 	.word	0x20000030
 8005a88:	10624dd3 	.word	0x10624dd3
 8005a8c:	e000e014 	.word	0xe000e014

08005a90 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b08a      	sub	sp, #40	; 0x28
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005a98:	2300      	movs	r3, #0
 8005a9a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005a9c:	f7ff fb4a 	bl	8005134 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005aa0:	4b5b      	ldr	r3, [pc, #364]	; (8005c10 <pvPortMalloc+0x180>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d101      	bne.n	8005aac <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005aa8:	f000 f920 	bl	8005cec <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005aac:	4b59      	ldr	r3, [pc, #356]	; (8005c14 <pvPortMalloc+0x184>)
 8005aae:	681a      	ldr	r2, [r3, #0]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	4013      	ands	r3, r2
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	f040 8093 	bne.w	8005be0 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d01d      	beq.n	8005afc <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005ac0:	2208      	movs	r2, #8
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	4413      	add	r3, r2
 8005ac6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	f003 0307 	and.w	r3, r3, #7
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d014      	beq.n	8005afc <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	f023 0307 	bic.w	r3, r3, #7
 8005ad8:	3308      	adds	r3, #8
 8005ada:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	f003 0307 	and.w	r3, r3, #7
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d00a      	beq.n	8005afc <pvPortMalloc+0x6c>
	__asm volatile
 8005ae6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005aea:	f383 8811 	msr	BASEPRI, r3
 8005aee:	f3bf 8f6f 	isb	sy
 8005af2:	f3bf 8f4f 	dsb	sy
 8005af6:	617b      	str	r3, [r7, #20]
}
 8005af8:	bf00      	nop
 8005afa:	e7fe      	b.n	8005afa <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d06e      	beq.n	8005be0 <pvPortMalloc+0x150>
 8005b02:	4b45      	ldr	r3, [pc, #276]	; (8005c18 <pvPortMalloc+0x188>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	687a      	ldr	r2, [r7, #4]
 8005b08:	429a      	cmp	r2, r3
 8005b0a:	d869      	bhi.n	8005be0 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005b0c:	4b43      	ldr	r3, [pc, #268]	; (8005c1c <pvPortMalloc+0x18c>)
 8005b0e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005b10:	4b42      	ldr	r3, [pc, #264]	; (8005c1c <pvPortMalloc+0x18c>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005b16:	e004      	b.n	8005b22 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b1a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	687a      	ldr	r2, [r7, #4]
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	d903      	bls.n	8005b34 <pvPortMalloc+0xa4>
 8005b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d1f1      	bne.n	8005b18 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005b34:	4b36      	ldr	r3, [pc, #216]	; (8005c10 <pvPortMalloc+0x180>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	d050      	beq.n	8005be0 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005b3e:	6a3b      	ldr	r3, [r7, #32]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	2208      	movs	r2, #8
 8005b44:	4413      	add	r3, r2
 8005b46:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	6a3b      	ldr	r3, [r7, #32]
 8005b4e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b52:	685a      	ldr	r2, [r3, #4]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	1ad2      	subs	r2, r2, r3
 8005b58:	2308      	movs	r3, #8
 8005b5a:	005b      	lsls	r3, r3, #1
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	d91f      	bls.n	8005ba0 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005b60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	4413      	add	r3, r2
 8005b66:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005b68:	69bb      	ldr	r3, [r7, #24]
 8005b6a:	f003 0307 	and.w	r3, r3, #7
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d00a      	beq.n	8005b88 <pvPortMalloc+0xf8>
	__asm volatile
 8005b72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b76:	f383 8811 	msr	BASEPRI, r3
 8005b7a:	f3bf 8f6f 	isb	sy
 8005b7e:	f3bf 8f4f 	dsb	sy
 8005b82:	613b      	str	r3, [r7, #16]
}
 8005b84:	bf00      	nop
 8005b86:	e7fe      	b.n	8005b86 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b8a:	685a      	ldr	r2, [r3, #4]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	1ad2      	subs	r2, r2, r3
 8005b90:	69bb      	ldr	r3, [r7, #24]
 8005b92:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b96:	687a      	ldr	r2, [r7, #4]
 8005b98:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005b9a:	69b8      	ldr	r0, [r7, #24]
 8005b9c:	f000 f908 	bl	8005db0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005ba0:	4b1d      	ldr	r3, [pc, #116]	; (8005c18 <pvPortMalloc+0x188>)
 8005ba2:	681a      	ldr	r2, [r3, #0]
 8005ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	1ad3      	subs	r3, r2, r3
 8005baa:	4a1b      	ldr	r2, [pc, #108]	; (8005c18 <pvPortMalloc+0x188>)
 8005bac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005bae:	4b1a      	ldr	r3, [pc, #104]	; (8005c18 <pvPortMalloc+0x188>)
 8005bb0:	681a      	ldr	r2, [r3, #0]
 8005bb2:	4b1b      	ldr	r3, [pc, #108]	; (8005c20 <pvPortMalloc+0x190>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	429a      	cmp	r2, r3
 8005bb8:	d203      	bcs.n	8005bc2 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005bba:	4b17      	ldr	r3, [pc, #92]	; (8005c18 <pvPortMalloc+0x188>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a18      	ldr	r2, [pc, #96]	; (8005c20 <pvPortMalloc+0x190>)
 8005bc0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bc4:	685a      	ldr	r2, [r3, #4]
 8005bc6:	4b13      	ldr	r3, [pc, #76]	; (8005c14 <pvPortMalloc+0x184>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	431a      	orrs	r2, r3
 8005bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005bd6:	4b13      	ldr	r3, [pc, #76]	; (8005c24 <pvPortMalloc+0x194>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	3301      	adds	r3, #1
 8005bdc:	4a11      	ldr	r2, [pc, #68]	; (8005c24 <pvPortMalloc+0x194>)
 8005bde:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005be0:	f7ff fab6 	bl	8005150 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005be4:	69fb      	ldr	r3, [r7, #28]
 8005be6:	f003 0307 	and.w	r3, r3, #7
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d00a      	beq.n	8005c04 <pvPortMalloc+0x174>
	__asm volatile
 8005bee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bf2:	f383 8811 	msr	BASEPRI, r3
 8005bf6:	f3bf 8f6f 	isb	sy
 8005bfa:	f3bf 8f4f 	dsb	sy
 8005bfe:	60fb      	str	r3, [r7, #12]
}
 8005c00:	bf00      	nop
 8005c02:	e7fe      	b.n	8005c02 <pvPortMalloc+0x172>
	return pvReturn;
 8005c04:	69fb      	ldr	r3, [r7, #28]
}
 8005c06:	4618      	mov	r0, r3
 8005c08:	3728      	adds	r7, #40	; 0x28
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}
 8005c0e:	bf00      	nop
 8005c10:	20001768 	.word	0x20001768
 8005c14:	2000177c 	.word	0x2000177c
 8005c18:	2000176c 	.word	0x2000176c
 8005c1c:	20001760 	.word	0x20001760
 8005c20:	20001770 	.word	0x20001770
 8005c24:	20001774 	.word	0x20001774

08005c28 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b086      	sub	sp, #24
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d04d      	beq.n	8005cd6 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005c3a:	2308      	movs	r3, #8
 8005c3c:	425b      	negs	r3, r3
 8005c3e:	697a      	ldr	r2, [r7, #20]
 8005c40:	4413      	add	r3, r2
 8005c42:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005c48:	693b      	ldr	r3, [r7, #16]
 8005c4a:	685a      	ldr	r2, [r3, #4]
 8005c4c:	4b24      	ldr	r3, [pc, #144]	; (8005ce0 <vPortFree+0xb8>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4013      	ands	r3, r2
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d10a      	bne.n	8005c6c <vPortFree+0x44>
	__asm volatile
 8005c56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c5a:	f383 8811 	msr	BASEPRI, r3
 8005c5e:	f3bf 8f6f 	isb	sy
 8005c62:	f3bf 8f4f 	dsb	sy
 8005c66:	60fb      	str	r3, [r7, #12]
}
 8005c68:	bf00      	nop
 8005c6a:	e7fe      	b.n	8005c6a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d00a      	beq.n	8005c8a <vPortFree+0x62>
	__asm volatile
 8005c74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c78:	f383 8811 	msr	BASEPRI, r3
 8005c7c:	f3bf 8f6f 	isb	sy
 8005c80:	f3bf 8f4f 	dsb	sy
 8005c84:	60bb      	str	r3, [r7, #8]
}
 8005c86:	bf00      	nop
 8005c88:	e7fe      	b.n	8005c88 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005c8a:	693b      	ldr	r3, [r7, #16]
 8005c8c:	685a      	ldr	r2, [r3, #4]
 8005c8e:	4b14      	ldr	r3, [pc, #80]	; (8005ce0 <vPortFree+0xb8>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4013      	ands	r3, r2
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d01e      	beq.n	8005cd6 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005c98:	693b      	ldr	r3, [r7, #16]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d11a      	bne.n	8005cd6 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005ca0:	693b      	ldr	r3, [r7, #16]
 8005ca2:	685a      	ldr	r2, [r3, #4]
 8005ca4:	4b0e      	ldr	r3, [pc, #56]	; (8005ce0 <vPortFree+0xb8>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	43db      	mvns	r3, r3
 8005caa:	401a      	ands	r2, r3
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005cb0:	f7ff fa40 	bl	8005134 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005cb4:	693b      	ldr	r3, [r7, #16]
 8005cb6:	685a      	ldr	r2, [r3, #4]
 8005cb8:	4b0a      	ldr	r3, [pc, #40]	; (8005ce4 <vPortFree+0xbc>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4413      	add	r3, r2
 8005cbe:	4a09      	ldr	r2, [pc, #36]	; (8005ce4 <vPortFree+0xbc>)
 8005cc0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005cc2:	6938      	ldr	r0, [r7, #16]
 8005cc4:	f000 f874 	bl	8005db0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005cc8:	4b07      	ldr	r3, [pc, #28]	; (8005ce8 <vPortFree+0xc0>)
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	3301      	adds	r3, #1
 8005cce:	4a06      	ldr	r2, [pc, #24]	; (8005ce8 <vPortFree+0xc0>)
 8005cd0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005cd2:	f7ff fa3d 	bl	8005150 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005cd6:	bf00      	nop
 8005cd8:	3718      	adds	r7, #24
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	bd80      	pop	{r7, pc}
 8005cde:	bf00      	nop
 8005ce0:	2000177c 	.word	0x2000177c
 8005ce4:	2000176c 	.word	0x2000176c
 8005ce8:	20001778 	.word	0x20001778

08005cec <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005cec:	b480      	push	{r7}
 8005cee:	b085      	sub	sp, #20
 8005cf0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005cf2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005cf6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005cf8:	4b27      	ldr	r3, [pc, #156]	; (8005d98 <prvHeapInit+0xac>)
 8005cfa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	f003 0307 	and.w	r3, r3, #7
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d00c      	beq.n	8005d20 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	3307      	adds	r3, #7
 8005d0a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f023 0307 	bic.w	r3, r3, #7
 8005d12:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005d14:	68ba      	ldr	r2, [r7, #8]
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	1ad3      	subs	r3, r2, r3
 8005d1a:	4a1f      	ldr	r2, [pc, #124]	; (8005d98 <prvHeapInit+0xac>)
 8005d1c:	4413      	add	r3, r2
 8005d1e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005d24:	4a1d      	ldr	r2, [pc, #116]	; (8005d9c <prvHeapInit+0xb0>)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005d2a:	4b1c      	ldr	r3, [pc, #112]	; (8005d9c <prvHeapInit+0xb0>)
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	68ba      	ldr	r2, [r7, #8]
 8005d34:	4413      	add	r3, r2
 8005d36:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005d38:	2208      	movs	r2, #8
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	1a9b      	subs	r3, r3, r2
 8005d3e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	f023 0307 	bic.w	r3, r3, #7
 8005d46:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	4a15      	ldr	r2, [pc, #84]	; (8005da0 <prvHeapInit+0xb4>)
 8005d4c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005d4e:	4b14      	ldr	r3, [pc, #80]	; (8005da0 <prvHeapInit+0xb4>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	2200      	movs	r2, #0
 8005d54:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005d56:	4b12      	ldr	r3, [pc, #72]	; (8005da0 <prvHeapInit+0xb4>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	68fa      	ldr	r2, [r7, #12]
 8005d66:	1ad2      	subs	r2, r2, r3
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005d6c:	4b0c      	ldr	r3, [pc, #48]	; (8005da0 <prvHeapInit+0xb4>)
 8005d6e:	681a      	ldr	r2, [r3, #0]
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	4a0a      	ldr	r2, [pc, #40]	; (8005da4 <prvHeapInit+0xb8>)
 8005d7a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	4a09      	ldr	r2, [pc, #36]	; (8005da8 <prvHeapInit+0xbc>)
 8005d82:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005d84:	4b09      	ldr	r3, [pc, #36]	; (8005dac <prvHeapInit+0xc0>)
 8005d86:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005d8a:	601a      	str	r2, [r3, #0]
}
 8005d8c:	bf00      	nop
 8005d8e:	3714      	adds	r7, #20
 8005d90:	46bd      	mov	sp, r7
 8005d92:	bc80      	pop	{r7}
 8005d94:	4770      	bx	lr
 8005d96:	bf00      	nop
 8005d98:	20000b60 	.word	0x20000b60
 8005d9c:	20001760 	.word	0x20001760
 8005da0:	20001768 	.word	0x20001768
 8005da4:	20001770 	.word	0x20001770
 8005da8:	2000176c 	.word	0x2000176c
 8005dac:	2000177c 	.word	0x2000177c

08005db0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005db0:	b480      	push	{r7}
 8005db2:	b085      	sub	sp, #20
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005db8:	4b27      	ldr	r3, [pc, #156]	; (8005e58 <prvInsertBlockIntoFreeList+0xa8>)
 8005dba:	60fb      	str	r3, [r7, #12]
 8005dbc:	e002      	b.n	8005dc4 <prvInsertBlockIntoFreeList+0x14>
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	60fb      	str	r3, [r7, #12]
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	687a      	ldr	r2, [r7, #4]
 8005dca:	429a      	cmp	r2, r3
 8005dcc:	d8f7      	bhi.n	8005dbe <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	68ba      	ldr	r2, [r7, #8]
 8005dd8:	4413      	add	r3, r2
 8005dda:	687a      	ldr	r2, [r7, #4]
 8005ddc:	429a      	cmp	r2, r3
 8005dde:	d108      	bne.n	8005df2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	685a      	ldr	r2, [r3, #4]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	441a      	add	r2, r3
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	68ba      	ldr	r2, [r7, #8]
 8005dfc:	441a      	add	r2, r3
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	429a      	cmp	r2, r3
 8005e04:	d118      	bne.n	8005e38 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681a      	ldr	r2, [r3, #0]
 8005e0a:	4b14      	ldr	r3, [pc, #80]	; (8005e5c <prvInsertBlockIntoFreeList+0xac>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	d00d      	beq.n	8005e2e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	685a      	ldr	r2, [r3, #4]
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	441a      	add	r2, r3
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	601a      	str	r2, [r3, #0]
 8005e2c:	e008      	b.n	8005e40 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005e2e:	4b0b      	ldr	r3, [pc, #44]	; (8005e5c <prvInsertBlockIntoFreeList+0xac>)
 8005e30:	681a      	ldr	r2, [r3, #0]
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	601a      	str	r2, [r3, #0]
 8005e36:	e003      	b.n	8005e40 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681a      	ldr	r2, [r3, #0]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005e40:	68fa      	ldr	r2, [r7, #12]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	429a      	cmp	r2, r3
 8005e46:	d002      	beq.n	8005e4e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	687a      	ldr	r2, [r7, #4]
 8005e4c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005e4e:	bf00      	nop
 8005e50:	3714      	adds	r7, #20
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bc80      	pop	{r7}
 8005e56:	4770      	bx	lr
 8005e58:	20001760 	.word	0x20001760
 8005e5c:	20001768 	.word	0x20001768

08005e60 <__errno>:
 8005e60:	4b01      	ldr	r3, [pc, #4]	; (8005e68 <__errno+0x8>)
 8005e62:	6818      	ldr	r0, [r3, #0]
 8005e64:	4770      	bx	lr
 8005e66:	bf00      	nop
 8005e68:	20000040 	.word	0x20000040

08005e6c <__libc_init_array>:
 8005e6c:	b570      	push	{r4, r5, r6, lr}
 8005e6e:	2600      	movs	r6, #0
 8005e70:	4d0c      	ldr	r5, [pc, #48]	; (8005ea4 <__libc_init_array+0x38>)
 8005e72:	4c0d      	ldr	r4, [pc, #52]	; (8005ea8 <__libc_init_array+0x3c>)
 8005e74:	1b64      	subs	r4, r4, r5
 8005e76:	10a4      	asrs	r4, r4, #2
 8005e78:	42a6      	cmp	r6, r4
 8005e7a:	d109      	bne.n	8005e90 <__libc_init_array+0x24>
 8005e7c:	f002 ff16 	bl	8008cac <_init>
 8005e80:	2600      	movs	r6, #0
 8005e82:	4d0a      	ldr	r5, [pc, #40]	; (8005eac <__libc_init_array+0x40>)
 8005e84:	4c0a      	ldr	r4, [pc, #40]	; (8005eb0 <__libc_init_array+0x44>)
 8005e86:	1b64      	subs	r4, r4, r5
 8005e88:	10a4      	asrs	r4, r4, #2
 8005e8a:	42a6      	cmp	r6, r4
 8005e8c:	d105      	bne.n	8005e9a <__libc_init_array+0x2e>
 8005e8e:	bd70      	pop	{r4, r5, r6, pc}
 8005e90:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e94:	4798      	blx	r3
 8005e96:	3601      	adds	r6, #1
 8005e98:	e7ee      	b.n	8005e78 <__libc_init_array+0xc>
 8005e9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e9e:	4798      	blx	r3
 8005ea0:	3601      	adds	r6, #1
 8005ea2:	e7f2      	b.n	8005e8a <__libc_init_array+0x1e>
 8005ea4:	08009774 	.word	0x08009774
 8005ea8:	08009774 	.word	0x08009774
 8005eac:	08009774 	.word	0x08009774
 8005eb0:	08009778 	.word	0x08009778

08005eb4 <malloc>:
 8005eb4:	4b02      	ldr	r3, [pc, #8]	; (8005ec0 <malloc+0xc>)
 8005eb6:	4601      	mov	r1, r0
 8005eb8:	6818      	ldr	r0, [r3, #0]
 8005eba:	f000 b881 	b.w	8005fc0 <_malloc_r>
 8005ebe:	bf00      	nop
 8005ec0:	20000040 	.word	0x20000040

08005ec4 <memcpy>:
 8005ec4:	440a      	add	r2, r1
 8005ec6:	4291      	cmp	r1, r2
 8005ec8:	f100 33ff 	add.w	r3, r0, #4294967295
 8005ecc:	d100      	bne.n	8005ed0 <memcpy+0xc>
 8005ece:	4770      	bx	lr
 8005ed0:	b510      	push	{r4, lr}
 8005ed2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ed6:	4291      	cmp	r1, r2
 8005ed8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005edc:	d1f9      	bne.n	8005ed2 <memcpy+0xe>
 8005ede:	bd10      	pop	{r4, pc}

08005ee0 <memset>:
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	4402      	add	r2, r0
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d100      	bne.n	8005eea <memset+0xa>
 8005ee8:	4770      	bx	lr
 8005eea:	f803 1b01 	strb.w	r1, [r3], #1
 8005eee:	e7f9      	b.n	8005ee4 <memset+0x4>

08005ef0 <_free_r>:
 8005ef0:	b538      	push	{r3, r4, r5, lr}
 8005ef2:	4605      	mov	r5, r0
 8005ef4:	2900      	cmp	r1, #0
 8005ef6:	d040      	beq.n	8005f7a <_free_r+0x8a>
 8005ef8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005efc:	1f0c      	subs	r4, r1, #4
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	bfb8      	it	lt
 8005f02:	18e4      	addlt	r4, r4, r3
 8005f04:	f001 fc0c 	bl	8007720 <__malloc_lock>
 8005f08:	4a1c      	ldr	r2, [pc, #112]	; (8005f7c <_free_r+0x8c>)
 8005f0a:	6813      	ldr	r3, [r2, #0]
 8005f0c:	b933      	cbnz	r3, 8005f1c <_free_r+0x2c>
 8005f0e:	6063      	str	r3, [r4, #4]
 8005f10:	6014      	str	r4, [r2, #0]
 8005f12:	4628      	mov	r0, r5
 8005f14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f18:	f001 bc08 	b.w	800772c <__malloc_unlock>
 8005f1c:	42a3      	cmp	r3, r4
 8005f1e:	d908      	bls.n	8005f32 <_free_r+0x42>
 8005f20:	6820      	ldr	r0, [r4, #0]
 8005f22:	1821      	adds	r1, r4, r0
 8005f24:	428b      	cmp	r3, r1
 8005f26:	bf01      	itttt	eq
 8005f28:	6819      	ldreq	r1, [r3, #0]
 8005f2a:	685b      	ldreq	r3, [r3, #4]
 8005f2c:	1809      	addeq	r1, r1, r0
 8005f2e:	6021      	streq	r1, [r4, #0]
 8005f30:	e7ed      	b.n	8005f0e <_free_r+0x1e>
 8005f32:	461a      	mov	r2, r3
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	b10b      	cbz	r3, 8005f3c <_free_r+0x4c>
 8005f38:	42a3      	cmp	r3, r4
 8005f3a:	d9fa      	bls.n	8005f32 <_free_r+0x42>
 8005f3c:	6811      	ldr	r1, [r2, #0]
 8005f3e:	1850      	adds	r0, r2, r1
 8005f40:	42a0      	cmp	r0, r4
 8005f42:	d10b      	bne.n	8005f5c <_free_r+0x6c>
 8005f44:	6820      	ldr	r0, [r4, #0]
 8005f46:	4401      	add	r1, r0
 8005f48:	1850      	adds	r0, r2, r1
 8005f4a:	4283      	cmp	r3, r0
 8005f4c:	6011      	str	r1, [r2, #0]
 8005f4e:	d1e0      	bne.n	8005f12 <_free_r+0x22>
 8005f50:	6818      	ldr	r0, [r3, #0]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	4401      	add	r1, r0
 8005f56:	6011      	str	r1, [r2, #0]
 8005f58:	6053      	str	r3, [r2, #4]
 8005f5a:	e7da      	b.n	8005f12 <_free_r+0x22>
 8005f5c:	d902      	bls.n	8005f64 <_free_r+0x74>
 8005f5e:	230c      	movs	r3, #12
 8005f60:	602b      	str	r3, [r5, #0]
 8005f62:	e7d6      	b.n	8005f12 <_free_r+0x22>
 8005f64:	6820      	ldr	r0, [r4, #0]
 8005f66:	1821      	adds	r1, r4, r0
 8005f68:	428b      	cmp	r3, r1
 8005f6a:	bf01      	itttt	eq
 8005f6c:	6819      	ldreq	r1, [r3, #0]
 8005f6e:	685b      	ldreq	r3, [r3, #4]
 8005f70:	1809      	addeq	r1, r1, r0
 8005f72:	6021      	streq	r1, [r4, #0]
 8005f74:	6063      	str	r3, [r4, #4]
 8005f76:	6054      	str	r4, [r2, #4]
 8005f78:	e7cb      	b.n	8005f12 <_free_r+0x22>
 8005f7a:	bd38      	pop	{r3, r4, r5, pc}
 8005f7c:	20001780 	.word	0x20001780

08005f80 <sbrk_aligned>:
 8005f80:	b570      	push	{r4, r5, r6, lr}
 8005f82:	4e0e      	ldr	r6, [pc, #56]	; (8005fbc <sbrk_aligned+0x3c>)
 8005f84:	460c      	mov	r4, r1
 8005f86:	6831      	ldr	r1, [r6, #0]
 8005f88:	4605      	mov	r5, r0
 8005f8a:	b911      	cbnz	r1, 8005f92 <sbrk_aligned+0x12>
 8005f8c:	f000 fcec 	bl	8006968 <_sbrk_r>
 8005f90:	6030      	str	r0, [r6, #0]
 8005f92:	4621      	mov	r1, r4
 8005f94:	4628      	mov	r0, r5
 8005f96:	f000 fce7 	bl	8006968 <_sbrk_r>
 8005f9a:	1c43      	adds	r3, r0, #1
 8005f9c:	d00a      	beq.n	8005fb4 <sbrk_aligned+0x34>
 8005f9e:	1cc4      	adds	r4, r0, #3
 8005fa0:	f024 0403 	bic.w	r4, r4, #3
 8005fa4:	42a0      	cmp	r0, r4
 8005fa6:	d007      	beq.n	8005fb8 <sbrk_aligned+0x38>
 8005fa8:	1a21      	subs	r1, r4, r0
 8005faa:	4628      	mov	r0, r5
 8005fac:	f000 fcdc 	bl	8006968 <_sbrk_r>
 8005fb0:	3001      	adds	r0, #1
 8005fb2:	d101      	bne.n	8005fb8 <sbrk_aligned+0x38>
 8005fb4:	f04f 34ff 	mov.w	r4, #4294967295
 8005fb8:	4620      	mov	r0, r4
 8005fba:	bd70      	pop	{r4, r5, r6, pc}
 8005fbc:	20001784 	.word	0x20001784

08005fc0 <_malloc_r>:
 8005fc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fc4:	1ccd      	adds	r5, r1, #3
 8005fc6:	f025 0503 	bic.w	r5, r5, #3
 8005fca:	3508      	adds	r5, #8
 8005fcc:	2d0c      	cmp	r5, #12
 8005fce:	bf38      	it	cc
 8005fd0:	250c      	movcc	r5, #12
 8005fd2:	2d00      	cmp	r5, #0
 8005fd4:	4607      	mov	r7, r0
 8005fd6:	db01      	blt.n	8005fdc <_malloc_r+0x1c>
 8005fd8:	42a9      	cmp	r1, r5
 8005fda:	d905      	bls.n	8005fe8 <_malloc_r+0x28>
 8005fdc:	230c      	movs	r3, #12
 8005fde:	2600      	movs	r6, #0
 8005fe0:	603b      	str	r3, [r7, #0]
 8005fe2:	4630      	mov	r0, r6
 8005fe4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fe8:	4e2e      	ldr	r6, [pc, #184]	; (80060a4 <_malloc_r+0xe4>)
 8005fea:	f001 fb99 	bl	8007720 <__malloc_lock>
 8005fee:	6833      	ldr	r3, [r6, #0]
 8005ff0:	461c      	mov	r4, r3
 8005ff2:	bb34      	cbnz	r4, 8006042 <_malloc_r+0x82>
 8005ff4:	4629      	mov	r1, r5
 8005ff6:	4638      	mov	r0, r7
 8005ff8:	f7ff ffc2 	bl	8005f80 <sbrk_aligned>
 8005ffc:	1c43      	adds	r3, r0, #1
 8005ffe:	4604      	mov	r4, r0
 8006000:	d14d      	bne.n	800609e <_malloc_r+0xde>
 8006002:	6834      	ldr	r4, [r6, #0]
 8006004:	4626      	mov	r6, r4
 8006006:	2e00      	cmp	r6, #0
 8006008:	d140      	bne.n	800608c <_malloc_r+0xcc>
 800600a:	6823      	ldr	r3, [r4, #0]
 800600c:	4631      	mov	r1, r6
 800600e:	4638      	mov	r0, r7
 8006010:	eb04 0803 	add.w	r8, r4, r3
 8006014:	f000 fca8 	bl	8006968 <_sbrk_r>
 8006018:	4580      	cmp	r8, r0
 800601a:	d13a      	bne.n	8006092 <_malloc_r+0xd2>
 800601c:	6821      	ldr	r1, [r4, #0]
 800601e:	3503      	adds	r5, #3
 8006020:	1a6d      	subs	r5, r5, r1
 8006022:	f025 0503 	bic.w	r5, r5, #3
 8006026:	3508      	adds	r5, #8
 8006028:	2d0c      	cmp	r5, #12
 800602a:	bf38      	it	cc
 800602c:	250c      	movcc	r5, #12
 800602e:	4638      	mov	r0, r7
 8006030:	4629      	mov	r1, r5
 8006032:	f7ff ffa5 	bl	8005f80 <sbrk_aligned>
 8006036:	3001      	adds	r0, #1
 8006038:	d02b      	beq.n	8006092 <_malloc_r+0xd2>
 800603a:	6823      	ldr	r3, [r4, #0]
 800603c:	442b      	add	r3, r5
 800603e:	6023      	str	r3, [r4, #0]
 8006040:	e00e      	b.n	8006060 <_malloc_r+0xa0>
 8006042:	6822      	ldr	r2, [r4, #0]
 8006044:	1b52      	subs	r2, r2, r5
 8006046:	d41e      	bmi.n	8006086 <_malloc_r+0xc6>
 8006048:	2a0b      	cmp	r2, #11
 800604a:	d916      	bls.n	800607a <_malloc_r+0xba>
 800604c:	1961      	adds	r1, r4, r5
 800604e:	42a3      	cmp	r3, r4
 8006050:	6025      	str	r5, [r4, #0]
 8006052:	bf18      	it	ne
 8006054:	6059      	strne	r1, [r3, #4]
 8006056:	6863      	ldr	r3, [r4, #4]
 8006058:	bf08      	it	eq
 800605a:	6031      	streq	r1, [r6, #0]
 800605c:	5162      	str	r2, [r4, r5]
 800605e:	604b      	str	r3, [r1, #4]
 8006060:	4638      	mov	r0, r7
 8006062:	f104 060b 	add.w	r6, r4, #11
 8006066:	f001 fb61 	bl	800772c <__malloc_unlock>
 800606a:	f026 0607 	bic.w	r6, r6, #7
 800606e:	1d23      	adds	r3, r4, #4
 8006070:	1af2      	subs	r2, r6, r3
 8006072:	d0b6      	beq.n	8005fe2 <_malloc_r+0x22>
 8006074:	1b9b      	subs	r3, r3, r6
 8006076:	50a3      	str	r3, [r4, r2]
 8006078:	e7b3      	b.n	8005fe2 <_malloc_r+0x22>
 800607a:	6862      	ldr	r2, [r4, #4]
 800607c:	42a3      	cmp	r3, r4
 800607e:	bf0c      	ite	eq
 8006080:	6032      	streq	r2, [r6, #0]
 8006082:	605a      	strne	r2, [r3, #4]
 8006084:	e7ec      	b.n	8006060 <_malloc_r+0xa0>
 8006086:	4623      	mov	r3, r4
 8006088:	6864      	ldr	r4, [r4, #4]
 800608a:	e7b2      	b.n	8005ff2 <_malloc_r+0x32>
 800608c:	4634      	mov	r4, r6
 800608e:	6876      	ldr	r6, [r6, #4]
 8006090:	e7b9      	b.n	8006006 <_malloc_r+0x46>
 8006092:	230c      	movs	r3, #12
 8006094:	4638      	mov	r0, r7
 8006096:	603b      	str	r3, [r7, #0]
 8006098:	f001 fb48 	bl	800772c <__malloc_unlock>
 800609c:	e7a1      	b.n	8005fe2 <_malloc_r+0x22>
 800609e:	6025      	str	r5, [r4, #0]
 80060a0:	e7de      	b.n	8006060 <_malloc_r+0xa0>
 80060a2:	bf00      	nop
 80060a4:	20001780 	.word	0x20001780

080060a8 <__cvt>:
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060ae:	461f      	mov	r7, r3
 80060b0:	bfbb      	ittet	lt
 80060b2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80060b6:	461f      	movlt	r7, r3
 80060b8:	2300      	movge	r3, #0
 80060ba:	232d      	movlt	r3, #45	; 0x2d
 80060bc:	b088      	sub	sp, #32
 80060be:	4614      	mov	r4, r2
 80060c0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80060c2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80060c4:	7013      	strb	r3, [r2, #0]
 80060c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80060c8:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80060cc:	f023 0820 	bic.w	r8, r3, #32
 80060d0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80060d4:	d005      	beq.n	80060e2 <__cvt+0x3a>
 80060d6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80060da:	d100      	bne.n	80060de <__cvt+0x36>
 80060dc:	3501      	adds	r5, #1
 80060de:	2302      	movs	r3, #2
 80060e0:	e000      	b.n	80060e4 <__cvt+0x3c>
 80060e2:	2303      	movs	r3, #3
 80060e4:	aa07      	add	r2, sp, #28
 80060e6:	9204      	str	r2, [sp, #16]
 80060e8:	aa06      	add	r2, sp, #24
 80060ea:	e9cd a202 	strd	sl, r2, [sp, #8]
 80060ee:	e9cd 3500 	strd	r3, r5, [sp]
 80060f2:	4622      	mov	r2, r4
 80060f4:	463b      	mov	r3, r7
 80060f6:	f000 fd13 	bl	8006b20 <_dtoa_r>
 80060fa:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80060fe:	4606      	mov	r6, r0
 8006100:	d102      	bne.n	8006108 <__cvt+0x60>
 8006102:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006104:	07db      	lsls	r3, r3, #31
 8006106:	d522      	bpl.n	800614e <__cvt+0xa6>
 8006108:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800610c:	eb06 0905 	add.w	r9, r6, r5
 8006110:	d110      	bne.n	8006134 <__cvt+0x8c>
 8006112:	7833      	ldrb	r3, [r6, #0]
 8006114:	2b30      	cmp	r3, #48	; 0x30
 8006116:	d10a      	bne.n	800612e <__cvt+0x86>
 8006118:	2200      	movs	r2, #0
 800611a:	2300      	movs	r3, #0
 800611c:	4620      	mov	r0, r4
 800611e:	4639      	mov	r1, r7
 8006120:	f7fa fcb2 	bl	8000a88 <__aeabi_dcmpeq>
 8006124:	b918      	cbnz	r0, 800612e <__cvt+0x86>
 8006126:	f1c5 0501 	rsb	r5, r5, #1
 800612a:	f8ca 5000 	str.w	r5, [sl]
 800612e:	f8da 3000 	ldr.w	r3, [sl]
 8006132:	4499      	add	r9, r3
 8006134:	2200      	movs	r2, #0
 8006136:	2300      	movs	r3, #0
 8006138:	4620      	mov	r0, r4
 800613a:	4639      	mov	r1, r7
 800613c:	f7fa fca4 	bl	8000a88 <__aeabi_dcmpeq>
 8006140:	b108      	cbz	r0, 8006146 <__cvt+0x9e>
 8006142:	f8cd 901c 	str.w	r9, [sp, #28]
 8006146:	2230      	movs	r2, #48	; 0x30
 8006148:	9b07      	ldr	r3, [sp, #28]
 800614a:	454b      	cmp	r3, r9
 800614c:	d307      	bcc.n	800615e <__cvt+0xb6>
 800614e:	4630      	mov	r0, r6
 8006150:	9b07      	ldr	r3, [sp, #28]
 8006152:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006154:	1b9b      	subs	r3, r3, r6
 8006156:	6013      	str	r3, [r2, #0]
 8006158:	b008      	add	sp, #32
 800615a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800615e:	1c59      	adds	r1, r3, #1
 8006160:	9107      	str	r1, [sp, #28]
 8006162:	701a      	strb	r2, [r3, #0]
 8006164:	e7f0      	b.n	8006148 <__cvt+0xa0>

08006166 <__exponent>:
 8006166:	4603      	mov	r3, r0
 8006168:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800616a:	2900      	cmp	r1, #0
 800616c:	f803 2b02 	strb.w	r2, [r3], #2
 8006170:	bfb6      	itet	lt
 8006172:	222d      	movlt	r2, #45	; 0x2d
 8006174:	222b      	movge	r2, #43	; 0x2b
 8006176:	4249      	neglt	r1, r1
 8006178:	2909      	cmp	r1, #9
 800617a:	7042      	strb	r2, [r0, #1]
 800617c:	dd2b      	ble.n	80061d6 <__exponent+0x70>
 800617e:	f10d 0407 	add.w	r4, sp, #7
 8006182:	46a4      	mov	ip, r4
 8006184:	270a      	movs	r7, #10
 8006186:	fb91 f6f7 	sdiv	r6, r1, r7
 800618a:	460a      	mov	r2, r1
 800618c:	46a6      	mov	lr, r4
 800618e:	fb07 1516 	mls	r5, r7, r6, r1
 8006192:	2a63      	cmp	r2, #99	; 0x63
 8006194:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8006198:	4631      	mov	r1, r6
 800619a:	f104 34ff 	add.w	r4, r4, #4294967295
 800619e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80061a2:	dcf0      	bgt.n	8006186 <__exponent+0x20>
 80061a4:	3130      	adds	r1, #48	; 0x30
 80061a6:	f1ae 0502 	sub.w	r5, lr, #2
 80061aa:	f804 1c01 	strb.w	r1, [r4, #-1]
 80061ae:	4629      	mov	r1, r5
 80061b0:	1c44      	adds	r4, r0, #1
 80061b2:	4561      	cmp	r1, ip
 80061b4:	d30a      	bcc.n	80061cc <__exponent+0x66>
 80061b6:	f10d 0209 	add.w	r2, sp, #9
 80061ba:	eba2 020e 	sub.w	r2, r2, lr
 80061be:	4565      	cmp	r5, ip
 80061c0:	bf88      	it	hi
 80061c2:	2200      	movhi	r2, #0
 80061c4:	4413      	add	r3, r2
 80061c6:	1a18      	subs	r0, r3, r0
 80061c8:	b003      	add	sp, #12
 80061ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061cc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80061d0:	f804 2f01 	strb.w	r2, [r4, #1]!
 80061d4:	e7ed      	b.n	80061b2 <__exponent+0x4c>
 80061d6:	2330      	movs	r3, #48	; 0x30
 80061d8:	3130      	adds	r1, #48	; 0x30
 80061da:	7083      	strb	r3, [r0, #2]
 80061dc:	70c1      	strb	r1, [r0, #3]
 80061de:	1d03      	adds	r3, r0, #4
 80061e0:	e7f1      	b.n	80061c6 <__exponent+0x60>
	...

080061e4 <_printf_float>:
 80061e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061e8:	b091      	sub	sp, #68	; 0x44
 80061ea:	460c      	mov	r4, r1
 80061ec:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80061f0:	4616      	mov	r6, r2
 80061f2:	461f      	mov	r7, r3
 80061f4:	4605      	mov	r5, r0
 80061f6:	f001 fa81 	bl	80076fc <_localeconv_r>
 80061fa:	6803      	ldr	r3, [r0, #0]
 80061fc:	4618      	mov	r0, r3
 80061fe:	9309      	str	r3, [sp, #36]	; 0x24
 8006200:	f7fa f816 	bl	8000230 <strlen>
 8006204:	2300      	movs	r3, #0
 8006206:	930e      	str	r3, [sp, #56]	; 0x38
 8006208:	f8d8 3000 	ldr.w	r3, [r8]
 800620c:	900a      	str	r0, [sp, #40]	; 0x28
 800620e:	3307      	adds	r3, #7
 8006210:	f023 0307 	bic.w	r3, r3, #7
 8006214:	f103 0208 	add.w	r2, r3, #8
 8006218:	f894 9018 	ldrb.w	r9, [r4, #24]
 800621c:	f8d4 b000 	ldr.w	fp, [r4]
 8006220:	f8c8 2000 	str.w	r2, [r8]
 8006224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006228:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800622c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8006230:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8006234:	930b      	str	r3, [sp, #44]	; 0x2c
 8006236:	f04f 32ff 	mov.w	r2, #4294967295
 800623a:	4640      	mov	r0, r8
 800623c:	4b9c      	ldr	r3, [pc, #624]	; (80064b0 <_printf_float+0x2cc>)
 800623e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006240:	f7fa fc54 	bl	8000aec <__aeabi_dcmpun>
 8006244:	bb70      	cbnz	r0, 80062a4 <_printf_float+0xc0>
 8006246:	f04f 32ff 	mov.w	r2, #4294967295
 800624a:	4640      	mov	r0, r8
 800624c:	4b98      	ldr	r3, [pc, #608]	; (80064b0 <_printf_float+0x2cc>)
 800624e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006250:	f7fa fc2e 	bl	8000ab0 <__aeabi_dcmple>
 8006254:	bb30      	cbnz	r0, 80062a4 <_printf_float+0xc0>
 8006256:	2200      	movs	r2, #0
 8006258:	2300      	movs	r3, #0
 800625a:	4640      	mov	r0, r8
 800625c:	4651      	mov	r1, sl
 800625e:	f7fa fc1d 	bl	8000a9c <__aeabi_dcmplt>
 8006262:	b110      	cbz	r0, 800626a <_printf_float+0x86>
 8006264:	232d      	movs	r3, #45	; 0x2d
 8006266:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800626a:	4b92      	ldr	r3, [pc, #584]	; (80064b4 <_printf_float+0x2d0>)
 800626c:	4892      	ldr	r0, [pc, #584]	; (80064b8 <_printf_float+0x2d4>)
 800626e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006272:	bf94      	ite	ls
 8006274:	4698      	movls	r8, r3
 8006276:	4680      	movhi	r8, r0
 8006278:	2303      	movs	r3, #3
 800627a:	f04f 0a00 	mov.w	sl, #0
 800627e:	6123      	str	r3, [r4, #16]
 8006280:	f02b 0304 	bic.w	r3, fp, #4
 8006284:	6023      	str	r3, [r4, #0]
 8006286:	4633      	mov	r3, r6
 8006288:	4621      	mov	r1, r4
 800628a:	4628      	mov	r0, r5
 800628c:	9700      	str	r7, [sp, #0]
 800628e:	aa0f      	add	r2, sp, #60	; 0x3c
 8006290:	f000 f9d4 	bl	800663c <_printf_common>
 8006294:	3001      	adds	r0, #1
 8006296:	f040 8090 	bne.w	80063ba <_printf_float+0x1d6>
 800629a:	f04f 30ff 	mov.w	r0, #4294967295
 800629e:	b011      	add	sp, #68	; 0x44
 80062a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062a4:	4642      	mov	r2, r8
 80062a6:	4653      	mov	r3, sl
 80062a8:	4640      	mov	r0, r8
 80062aa:	4651      	mov	r1, sl
 80062ac:	f7fa fc1e 	bl	8000aec <__aeabi_dcmpun>
 80062b0:	b148      	cbz	r0, 80062c6 <_printf_float+0xe2>
 80062b2:	f1ba 0f00 	cmp.w	sl, #0
 80062b6:	bfb8      	it	lt
 80062b8:	232d      	movlt	r3, #45	; 0x2d
 80062ba:	4880      	ldr	r0, [pc, #512]	; (80064bc <_printf_float+0x2d8>)
 80062bc:	bfb8      	it	lt
 80062be:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80062c2:	4b7f      	ldr	r3, [pc, #508]	; (80064c0 <_printf_float+0x2dc>)
 80062c4:	e7d3      	b.n	800626e <_printf_float+0x8a>
 80062c6:	6863      	ldr	r3, [r4, #4]
 80062c8:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80062cc:	1c5a      	adds	r2, r3, #1
 80062ce:	d142      	bne.n	8006356 <_printf_float+0x172>
 80062d0:	2306      	movs	r3, #6
 80062d2:	6063      	str	r3, [r4, #4]
 80062d4:	2200      	movs	r2, #0
 80062d6:	9206      	str	r2, [sp, #24]
 80062d8:	aa0e      	add	r2, sp, #56	; 0x38
 80062da:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80062de:	aa0d      	add	r2, sp, #52	; 0x34
 80062e0:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80062e4:	9203      	str	r2, [sp, #12]
 80062e6:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80062ea:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80062ee:	6023      	str	r3, [r4, #0]
 80062f0:	6863      	ldr	r3, [r4, #4]
 80062f2:	4642      	mov	r2, r8
 80062f4:	9300      	str	r3, [sp, #0]
 80062f6:	4628      	mov	r0, r5
 80062f8:	4653      	mov	r3, sl
 80062fa:	910b      	str	r1, [sp, #44]	; 0x2c
 80062fc:	f7ff fed4 	bl	80060a8 <__cvt>
 8006300:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006302:	4680      	mov	r8, r0
 8006304:	2947      	cmp	r1, #71	; 0x47
 8006306:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006308:	d108      	bne.n	800631c <_printf_float+0x138>
 800630a:	1cc8      	adds	r0, r1, #3
 800630c:	db02      	blt.n	8006314 <_printf_float+0x130>
 800630e:	6863      	ldr	r3, [r4, #4]
 8006310:	4299      	cmp	r1, r3
 8006312:	dd40      	ble.n	8006396 <_printf_float+0x1b2>
 8006314:	f1a9 0902 	sub.w	r9, r9, #2
 8006318:	fa5f f989 	uxtb.w	r9, r9
 800631c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006320:	d81f      	bhi.n	8006362 <_printf_float+0x17e>
 8006322:	464a      	mov	r2, r9
 8006324:	3901      	subs	r1, #1
 8006326:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800632a:	910d      	str	r1, [sp, #52]	; 0x34
 800632c:	f7ff ff1b 	bl	8006166 <__exponent>
 8006330:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006332:	4682      	mov	sl, r0
 8006334:	1813      	adds	r3, r2, r0
 8006336:	2a01      	cmp	r2, #1
 8006338:	6123      	str	r3, [r4, #16]
 800633a:	dc02      	bgt.n	8006342 <_printf_float+0x15e>
 800633c:	6822      	ldr	r2, [r4, #0]
 800633e:	07d2      	lsls	r2, r2, #31
 8006340:	d501      	bpl.n	8006346 <_printf_float+0x162>
 8006342:	3301      	adds	r3, #1
 8006344:	6123      	str	r3, [r4, #16]
 8006346:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800634a:	2b00      	cmp	r3, #0
 800634c:	d09b      	beq.n	8006286 <_printf_float+0xa2>
 800634e:	232d      	movs	r3, #45	; 0x2d
 8006350:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006354:	e797      	b.n	8006286 <_printf_float+0xa2>
 8006356:	2947      	cmp	r1, #71	; 0x47
 8006358:	d1bc      	bne.n	80062d4 <_printf_float+0xf0>
 800635a:	2b00      	cmp	r3, #0
 800635c:	d1ba      	bne.n	80062d4 <_printf_float+0xf0>
 800635e:	2301      	movs	r3, #1
 8006360:	e7b7      	b.n	80062d2 <_printf_float+0xee>
 8006362:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006366:	d118      	bne.n	800639a <_printf_float+0x1b6>
 8006368:	2900      	cmp	r1, #0
 800636a:	6863      	ldr	r3, [r4, #4]
 800636c:	dd0b      	ble.n	8006386 <_printf_float+0x1a2>
 800636e:	6121      	str	r1, [r4, #16]
 8006370:	b913      	cbnz	r3, 8006378 <_printf_float+0x194>
 8006372:	6822      	ldr	r2, [r4, #0]
 8006374:	07d0      	lsls	r0, r2, #31
 8006376:	d502      	bpl.n	800637e <_printf_float+0x19a>
 8006378:	3301      	adds	r3, #1
 800637a:	440b      	add	r3, r1
 800637c:	6123      	str	r3, [r4, #16]
 800637e:	f04f 0a00 	mov.w	sl, #0
 8006382:	65a1      	str	r1, [r4, #88]	; 0x58
 8006384:	e7df      	b.n	8006346 <_printf_float+0x162>
 8006386:	b913      	cbnz	r3, 800638e <_printf_float+0x1aa>
 8006388:	6822      	ldr	r2, [r4, #0]
 800638a:	07d2      	lsls	r2, r2, #31
 800638c:	d501      	bpl.n	8006392 <_printf_float+0x1ae>
 800638e:	3302      	adds	r3, #2
 8006390:	e7f4      	b.n	800637c <_printf_float+0x198>
 8006392:	2301      	movs	r3, #1
 8006394:	e7f2      	b.n	800637c <_printf_float+0x198>
 8006396:	f04f 0967 	mov.w	r9, #103	; 0x67
 800639a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800639c:	4299      	cmp	r1, r3
 800639e:	db05      	blt.n	80063ac <_printf_float+0x1c8>
 80063a0:	6823      	ldr	r3, [r4, #0]
 80063a2:	6121      	str	r1, [r4, #16]
 80063a4:	07d8      	lsls	r0, r3, #31
 80063a6:	d5ea      	bpl.n	800637e <_printf_float+0x19a>
 80063a8:	1c4b      	adds	r3, r1, #1
 80063aa:	e7e7      	b.n	800637c <_printf_float+0x198>
 80063ac:	2900      	cmp	r1, #0
 80063ae:	bfcc      	ite	gt
 80063b0:	2201      	movgt	r2, #1
 80063b2:	f1c1 0202 	rsble	r2, r1, #2
 80063b6:	4413      	add	r3, r2
 80063b8:	e7e0      	b.n	800637c <_printf_float+0x198>
 80063ba:	6823      	ldr	r3, [r4, #0]
 80063bc:	055a      	lsls	r2, r3, #21
 80063be:	d407      	bmi.n	80063d0 <_printf_float+0x1ec>
 80063c0:	6923      	ldr	r3, [r4, #16]
 80063c2:	4642      	mov	r2, r8
 80063c4:	4631      	mov	r1, r6
 80063c6:	4628      	mov	r0, r5
 80063c8:	47b8      	blx	r7
 80063ca:	3001      	adds	r0, #1
 80063cc:	d12b      	bne.n	8006426 <_printf_float+0x242>
 80063ce:	e764      	b.n	800629a <_printf_float+0xb6>
 80063d0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80063d4:	f240 80dd 	bls.w	8006592 <_printf_float+0x3ae>
 80063d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80063dc:	2200      	movs	r2, #0
 80063de:	2300      	movs	r3, #0
 80063e0:	f7fa fb52 	bl	8000a88 <__aeabi_dcmpeq>
 80063e4:	2800      	cmp	r0, #0
 80063e6:	d033      	beq.n	8006450 <_printf_float+0x26c>
 80063e8:	2301      	movs	r3, #1
 80063ea:	4631      	mov	r1, r6
 80063ec:	4628      	mov	r0, r5
 80063ee:	4a35      	ldr	r2, [pc, #212]	; (80064c4 <_printf_float+0x2e0>)
 80063f0:	47b8      	blx	r7
 80063f2:	3001      	adds	r0, #1
 80063f4:	f43f af51 	beq.w	800629a <_printf_float+0xb6>
 80063f8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80063fc:	429a      	cmp	r2, r3
 80063fe:	db02      	blt.n	8006406 <_printf_float+0x222>
 8006400:	6823      	ldr	r3, [r4, #0]
 8006402:	07d8      	lsls	r0, r3, #31
 8006404:	d50f      	bpl.n	8006426 <_printf_float+0x242>
 8006406:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800640a:	4631      	mov	r1, r6
 800640c:	4628      	mov	r0, r5
 800640e:	47b8      	blx	r7
 8006410:	3001      	adds	r0, #1
 8006412:	f43f af42 	beq.w	800629a <_printf_float+0xb6>
 8006416:	f04f 0800 	mov.w	r8, #0
 800641a:	f104 091a 	add.w	r9, r4, #26
 800641e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006420:	3b01      	subs	r3, #1
 8006422:	4543      	cmp	r3, r8
 8006424:	dc09      	bgt.n	800643a <_printf_float+0x256>
 8006426:	6823      	ldr	r3, [r4, #0]
 8006428:	079b      	lsls	r3, r3, #30
 800642a:	f100 8102 	bmi.w	8006632 <_printf_float+0x44e>
 800642e:	68e0      	ldr	r0, [r4, #12]
 8006430:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006432:	4298      	cmp	r0, r3
 8006434:	bfb8      	it	lt
 8006436:	4618      	movlt	r0, r3
 8006438:	e731      	b.n	800629e <_printf_float+0xba>
 800643a:	2301      	movs	r3, #1
 800643c:	464a      	mov	r2, r9
 800643e:	4631      	mov	r1, r6
 8006440:	4628      	mov	r0, r5
 8006442:	47b8      	blx	r7
 8006444:	3001      	adds	r0, #1
 8006446:	f43f af28 	beq.w	800629a <_printf_float+0xb6>
 800644a:	f108 0801 	add.w	r8, r8, #1
 800644e:	e7e6      	b.n	800641e <_printf_float+0x23a>
 8006450:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006452:	2b00      	cmp	r3, #0
 8006454:	dc38      	bgt.n	80064c8 <_printf_float+0x2e4>
 8006456:	2301      	movs	r3, #1
 8006458:	4631      	mov	r1, r6
 800645a:	4628      	mov	r0, r5
 800645c:	4a19      	ldr	r2, [pc, #100]	; (80064c4 <_printf_float+0x2e0>)
 800645e:	47b8      	blx	r7
 8006460:	3001      	adds	r0, #1
 8006462:	f43f af1a 	beq.w	800629a <_printf_float+0xb6>
 8006466:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800646a:	4313      	orrs	r3, r2
 800646c:	d102      	bne.n	8006474 <_printf_float+0x290>
 800646e:	6823      	ldr	r3, [r4, #0]
 8006470:	07d9      	lsls	r1, r3, #31
 8006472:	d5d8      	bpl.n	8006426 <_printf_float+0x242>
 8006474:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006478:	4631      	mov	r1, r6
 800647a:	4628      	mov	r0, r5
 800647c:	47b8      	blx	r7
 800647e:	3001      	adds	r0, #1
 8006480:	f43f af0b 	beq.w	800629a <_printf_float+0xb6>
 8006484:	f04f 0900 	mov.w	r9, #0
 8006488:	f104 0a1a 	add.w	sl, r4, #26
 800648c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800648e:	425b      	negs	r3, r3
 8006490:	454b      	cmp	r3, r9
 8006492:	dc01      	bgt.n	8006498 <_printf_float+0x2b4>
 8006494:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006496:	e794      	b.n	80063c2 <_printf_float+0x1de>
 8006498:	2301      	movs	r3, #1
 800649a:	4652      	mov	r2, sl
 800649c:	4631      	mov	r1, r6
 800649e:	4628      	mov	r0, r5
 80064a0:	47b8      	blx	r7
 80064a2:	3001      	adds	r0, #1
 80064a4:	f43f aef9 	beq.w	800629a <_printf_float+0xb6>
 80064a8:	f109 0901 	add.w	r9, r9, #1
 80064ac:	e7ee      	b.n	800648c <_printf_float+0x2a8>
 80064ae:	bf00      	nop
 80064b0:	7fefffff 	.word	0x7fefffff
 80064b4:	080093a0 	.word	0x080093a0
 80064b8:	080093a4 	.word	0x080093a4
 80064bc:	080093ac 	.word	0x080093ac
 80064c0:	080093a8 	.word	0x080093a8
 80064c4:	080093b0 	.word	0x080093b0
 80064c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80064ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80064cc:	429a      	cmp	r2, r3
 80064ce:	bfa8      	it	ge
 80064d0:	461a      	movge	r2, r3
 80064d2:	2a00      	cmp	r2, #0
 80064d4:	4691      	mov	r9, r2
 80064d6:	dc37      	bgt.n	8006548 <_printf_float+0x364>
 80064d8:	f04f 0b00 	mov.w	fp, #0
 80064dc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80064e0:	f104 021a 	add.w	r2, r4, #26
 80064e4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80064e8:	ebaa 0309 	sub.w	r3, sl, r9
 80064ec:	455b      	cmp	r3, fp
 80064ee:	dc33      	bgt.n	8006558 <_printf_float+0x374>
 80064f0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80064f4:	429a      	cmp	r2, r3
 80064f6:	db3b      	blt.n	8006570 <_printf_float+0x38c>
 80064f8:	6823      	ldr	r3, [r4, #0]
 80064fa:	07da      	lsls	r2, r3, #31
 80064fc:	d438      	bmi.n	8006570 <_printf_float+0x38c>
 80064fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006500:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006502:	eba3 020a 	sub.w	r2, r3, sl
 8006506:	eba3 0901 	sub.w	r9, r3, r1
 800650a:	4591      	cmp	r9, r2
 800650c:	bfa8      	it	ge
 800650e:	4691      	movge	r9, r2
 8006510:	f1b9 0f00 	cmp.w	r9, #0
 8006514:	dc34      	bgt.n	8006580 <_printf_float+0x39c>
 8006516:	f04f 0800 	mov.w	r8, #0
 800651a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800651e:	f104 0a1a 	add.w	sl, r4, #26
 8006522:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006526:	1a9b      	subs	r3, r3, r2
 8006528:	eba3 0309 	sub.w	r3, r3, r9
 800652c:	4543      	cmp	r3, r8
 800652e:	f77f af7a 	ble.w	8006426 <_printf_float+0x242>
 8006532:	2301      	movs	r3, #1
 8006534:	4652      	mov	r2, sl
 8006536:	4631      	mov	r1, r6
 8006538:	4628      	mov	r0, r5
 800653a:	47b8      	blx	r7
 800653c:	3001      	adds	r0, #1
 800653e:	f43f aeac 	beq.w	800629a <_printf_float+0xb6>
 8006542:	f108 0801 	add.w	r8, r8, #1
 8006546:	e7ec      	b.n	8006522 <_printf_float+0x33e>
 8006548:	4613      	mov	r3, r2
 800654a:	4631      	mov	r1, r6
 800654c:	4642      	mov	r2, r8
 800654e:	4628      	mov	r0, r5
 8006550:	47b8      	blx	r7
 8006552:	3001      	adds	r0, #1
 8006554:	d1c0      	bne.n	80064d8 <_printf_float+0x2f4>
 8006556:	e6a0      	b.n	800629a <_printf_float+0xb6>
 8006558:	2301      	movs	r3, #1
 800655a:	4631      	mov	r1, r6
 800655c:	4628      	mov	r0, r5
 800655e:	920b      	str	r2, [sp, #44]	; 0x2c
 8006560:	47b8      	blx	r7
 8006562:	3001      	adds	r0, #1
 8006564:	f43f ae99 	beq.w	800629a <_printf_float+0xb6>
 8006568:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800656a:	f10b 0b01 	add.w	fp, fp, #1
 800656e:	e7b9      	b.n	80064e4 <_printf_float+0x300>
 8006570:	4631      	mov	r1, r6
 8006572:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006576:	4628      	mov	r0, r5
 8006578:	47b8      	blx	r7
 800657a:	3001      	adds	r0, #1
 800657c:	d1bf      	bne.n	80064fe <_printf_float+0x31a>
 800657e:	e68c      	b.n	800629a <_printf_float+0xb6>
 8006580:	464b      	mov	r3, r9
 8006582:	4631      	mov	r1, r6
 8006584:	4628      	mov	r0, r5
 8006586:	eb08 020a 	add.w	r2, r8, sl
 800658a:	47b8      	blx	r7
 800658c:	3001      	adds	r0, #1
 800658e:	d1c2      	bne.n	8006516 <_printf_float+0x332>
 8006590:	e683      	b.n	800629a <_printf_float+0xb6>
 8006592:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006594:	2a01      	cmp	r2, #1
 8006596:	dc01      	bgt.n	800659c <_printf_float+0x3b8>
 8006598:	07db      	lsls	r3, r3, #31
 800659a:	d537      	bpl.n	800660c <_printf_float+0x428>
 800659c:	2301      	movs	r3, #1
 800659e:	4642      	mov	r2, r8
 80065a0:	4631      	mov	r1, r6
 80065a2:	4628      	mov	r0, r5
 80065a4:	47b8      	blx	r7
 80065a6:	3001      	adds	r0, #1
 80065a8:	f43f ae77 	beq.w	800629a <_printf_float+0xb6>
 80065ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065b0:	4631      	mov	r1, r6
 80065b2:	4628      	mov	r0, r5
 80065b4:	47b8      	blx	r7
 80065b6:	3001      	adds	r0, #1
 80065b8:	f43f ae6f 	beq.w	800629a <_printf_float+0xb6>
 80065bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80065c0:	2200      	movs	r2, #0
 80065c2:	2300      	movs	r3, #0
 80065c4:	f7fa fa60 	bl	8000a88 <__aeabi_dcmpeq>
 80065c8:	b9d8      	cbnz	r0, 8006602 <_printf_float+0x41e>
 80065ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065cc:	f108 0201 	add.w	r2, r8, #1
 80065d0:	3b01      	subs	r3, #1
 80065d2:	4631      	mov	r1, r6
 80065d4:	4628      	mov	r0, r5
 80065d6:	47b8      	blx	r7
 80065d8:	3001      	adds	r0, #1
 80065da:	d10e      	bne.n	80065fa <_printf_float+0x416>
 80065dc:	e65d      	b.n	800629a <_printf_float+0xb6>
 80065de:	2301      	movs	r3, #1
 80065e0:	464a      	mov	r2, r9
 80065e2:	4631      	mov	r1, r6
 80065e4:	4628      	mov	r0, r5
 80065e6:	47b8      	blx	r7
 80065e8:	3001      	adds	r0, #1
 80065ea:	f43f ae56 	beq.w	800629a <_printf_float+0xb6>
 80065ee:	f108 0801 	add.w	r8, r8, #1
 80065f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065f4:	3b01      	subs	r3, #1
 80065f6:	4543      	cmp	r3, r8
 80065f8:	dcf1      	bgt.n	80065de <_printf_float+0x3fa>
 80065fa:	4653      	mov	r3, sl
 80065fc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006600:	e6e0      	b.n	80063c4 <_printf_float+0x1e0>
 8006602:	f04f 0800 	mov.w	r8, #0
 8006606:	f104 091a 	add.w	r9, r4, #26
 800660a:	e7f2      	b.n	80065f2 <_printf_float+0x40e>
 800660c:	2301      	movs	r3, #1
 800660e:	4642      	mov	r2, r8
 8006610:	e7df      	b.n	80065d2 <_printf_float+0x3ee>
 8006612:	2301      	movs	r3, #1
 8006614:	464a      	mov	r2, r9
 8006616:	4631      	mov	r1, r6
 8006618:	4628      	mov	r0, r5
 800661a:	47b8      	blx	r7
 800661c:	3001      	adds	r0, #1
 800661e:	f43f ae3c 	beq.w	800629a <_printf_float+0xb6>
 8006622:	f108 0801 	add.w	r8, r8, #1
 8006626:	68e3      	ldr	r3, [r4, #12]
 8006628:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800662a:	1a5b      	subs	r3, r3, r1
 800662c:	4543      	cmp	r3, r8
 800662e:	dcf0      	bgt.n	8006612 <_printf_float+0x42e>
 8006630:	e6fd      	b.n	800642e <_printf_float+0x24a>
 8006632:	f04f 0800 	mov.w	r8, #0
 8006636:	f104 0919 	add.w	r9, r4, #25
 800663a:	e7f4      	b.n	8006626 <_printf_float+0x442>

0800663c <_printf_common>:
 800663c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006640:	4616      	mov	r6, r2
 8006642:	4699      	mov	r9, r3
 8006644:	688a      	ldr	r2, [r1, #8]
 8006646:	690b      	ldr	r3, [r1, #16]
 8006648:	4607      	mov	r7, r0
 800664a:	4293      	cmp	r3, r2
 800664c:	bfb8      	it	lt
 800664e:	4613      	movlt	r3, r2
 8006650:	6033      	str	r3, [r6, #0]
 8006652:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006656:	460c      	mov	r4, r1
 8006658:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800665c:	b10a      	cbz	r2, 8006662 <_printf_common+0x26>
 800665e:	3301      	adds	r3, #1
 8006660:	6033      	str	r3, [r6, #0]
 8006662:	6823      	ldr	r3, [r4, #0]
 8006664:	0699      	lsls	r1, r3, #26
 8006666:	bf42      	ittt	mi
 8006668:	6833      	ldrmi	r3, [r6, #0]
 800666a:	3302      	addmi	r3, #2
 800666c:	6033      	strmi	r3, [r6, #0]
 800666e:	6825      	ldr	r5, [r4, #0]
 8006670:	f015 0506 	ands.w	r5, r5, #6
 8006674:	d106      	bne.n	8006684 <_printf_common+0x48>
 8006676:	f104 0a19 	add.w	sl, r4, #25
 800667a:	68e3      	ldr	r3, [r4, #12]
 800667c:	6832      	ldr	r2, [r6, #0]
 800667e:	1a9b      	subs	r3, r3, r2
 8006680:	42ab      	cmp	r3, r5
 8006682:	dc28      	bgt.n	80066d6 <_printf_common+0x9a>
 8006684:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006688:	1e13      	subs	r3, r2, #0
 800668a:	6822      	ldr	r2, [r4, #0]
 800668c:	bf18      	it	ne
 800668e:	2301      	movne	r3, #1
 8006690:	0692      	lsls	r2, r2, #26
 8006692:	d42d      	bmi.n	80066f0 <_printf_common+0xb4>
 8006694:	4649      	mov	r1, r9
 8006696:	4638      	mov	r0, r7
 8006698:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800669c:	47c0      	blx	r8
 800669e:	3001      	adds	r0, #1
 80066a0:	d020      	beq.n	80066e4 <_printf_common+0xa8>
 80066a2:	6823      	ldr	r3, [r4, #0]
 80066a4:	68e5      	ldr	r5, [r4, #12]
 80066a6:	f003 0306 	and.w	r3, r3, #6
 80066aa:	2b04      	cmp	r3, #4
 80066ac:	bf18      	it	ne
 80066ae:	2500      	movne	r5, #0
 80066b0:	6832      	ldr	r2, [r6, #0]
 80066b2:	f04f 0600 	mov.w	r6, #0
 80066b6:	68a3      	ldr	r3, [r4, #8]
 80066b8:	bf08      	it	eq
 80066ba:	1aad      	subeq	r5, r5, r2
 80066bc:	6922      	ldr	r2, [r4, #16]
 80066be:	bf08      	it	eq
 80066c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80066c4:	4293      	cmp	r3, r2
 80066c6:	bfc4      	itt	gt
 80066c8:	1a9b      	subgt	r3, r3, r2
 80066ca:	18ed      	addgt	r5, r5, r3
 80066cc:	341a      	adds	r4, #26
 80066ce:	42b5      	cmp	r5, r6
 80066d0:	d11a      	bne.n	8006708 <_printf_common+0xcc>
 80066d2:	2000      	movs	r0, #0
 80066d4:	e008      	b.n	80066e8 <_printf_common+0xac>
 80066d6:	2301      	movs	r3, #1
 80066d8:	4652      	mov	r2, sl
 80066da:	4649      	mov	r1, r9
 80066dc:	4638      	mov	r0, r7
 80066de:	47c0      	blx	r8
 80066e0:	3001      	adds	r0, #1
 80066e2:	d103      	bne.n	80066ec <_printf_common+0xb0>
 80066e4:	f04f 30ff 	mov.w	r0, #4294967295
 80066e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066ec:	3501      	adds	r5, #1
 80066ee:	e7c4      	b.n	800667a <_printf_common+0x3e>
 80066f0:	2030      	movs	r0, #48	; 0x30
 80066f2:	18e1      	adds	r1, r4, r3
 80066f4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80066f8:	1c5a      	adds	r2, r3, #1
 80066fa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80066fe:	4422      	add	r2, r4
 8006700:	3302      	adds	r3, #2
 8006702:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006706:	e7c5      	b.n	8006694 <_printf_common+0x58>
 8006708:	2301      	movs	r3, #1
 800670a:	4622      	mov	r2, r4
 800670c:	4649      	mov	r1, r9
 800670e:	4638      	mov	r0, r7
 8006710:	47c0      	blx	r8
 8006712:	3001      	adds	r0, #1
 8006714:	d0e6      	beq.n	80066e4 <_printf_common+0xa8>
 8006716:	3601      	adds	r6, #1
 8006718:	e7d9      	b.n	80066ce <_printf_common+0x92>
	...

0800671c <_printf_i>:
 800671c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006720:	7e0f      	ldrb	r7, [r1, #24]
 8006722:	4691      	mov	r9, r2
 8006724:	2f78      	cmp	r7, #120	; 0x78
 8006726:	4680      	mov	r8, r0
 8006728:	460c      	mov	r4, r1
 800672a:	469a      	mov	sl, r3
 800672c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800672e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006732:	d807      	bhi.n	8006744 <_printf_i+0x28>
 8006734:	2f62      	cmp	r7, #98	; 0x62
 8006736:	d80a      	bhi.n	800674e <_printf_i+0x32>
 8006738:	2f00      	cmp	r7, #0
 800673a:	f000 80d9 	beq.w	80068f0 <_printf_i+0x1d4>
 800673e:	2f58      	cmp	r7, #88	; 0x58
 8006740:	f000 80a4 	beq.w	800688c <_printf_i+0x170>
 8006744:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006748:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800674c:	e03a      	b.n	80067c4 <_printf_i+0xa8>
 800674e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006752:	2b15      	cmp	r3, #21
 8006754:	d8f6      	bhi.n	8006744 <_printf_i+0x28>
 8006756:	a101      	add	r1, pc, #4	; (adr r1, 800675c <_printf_i+0x40>)
 8006758:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800675c:	080067b5 	.word	0x080067b5
 8006760:	080067c9 	.word	0x080067c9
 8006764:	08006745 	.word	0x08006745
 8006768:	08006745 	.word	0x08006745
 800676c:	08006745 	.word	0x08006745
 8006770:	08006745 	.word	0x08006745
 8006774:	080067c9 	.word	0x080067c9
 8006778:	08006745 	.word	0x08006745
 800677c:	08006745 	.word	0x08006745
 8006780:	08006745 	.word	0x08006745
 8006784:	08006745 	.word	0x08006745
 8006788:	080068d7 	.word	0x080068d7
 800678c:	080067f9 	.word	0x080067f9
 8006790:	080068b9 	.word	0x080068b9
 8006794:	08006745 	.word	0x08006745
 8006798:	08006745 	.word	0x08006745
 800679c:	080068f9 	.word	0x080068f9
 80067a0:	08006745 	.word	0x08006745
 80067a4:	080067f9 	.word	0x080067f9
 80067a8:	08006745 	.word	0x08006745
 80067ac:	08006745 	.word	0x08006745
 80067b0:	080068c1 	.word	0x080068c1
 80067b4:	682b      	ldr	r3, [r5, #0]
 80067b6:	1d1a      	adds	r2, r3, #4
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	602a      	str	r2, [r5, #0]
 80067bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80067c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80067c4:	2301      	movs	r3, #1
 80067c6:	e0a4      	b.n	8006912 <_printf_i+0x1f6>
 80067c8:	6820      	ldr	r0, [r4, #0]
 80067ca:	6829      	ldr	r1, [r5, #0]
 80067cc:	0606      	lsls	r6, r0, #24
 80067ce:	f101 0304 	add.w	r3, r1, #4
 80067d2:	d50a      	bpl.n	80067ea <_printf_i+0xce>
 80067d4:	680e      	ldr	r6, [r1, #0]
 80067d6:	602b      	str	r3, [r5, #0]
 80067d8:	2e00      	cmp	r6, #0
 80067da:	da03      	bge.n	80067e4 <_printf_i+0xc8>
 80067dc:	232d      	movs	r3, #45	; 0x2d
 80067de:	4276      	negs	r6, r6
 80067e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067e4:	230a      	movs	r3, #10
 80067e6:	485e      	ldr	r0, [pc, #376]	; (8006960 <_printf_i+0x244>)
 80067e8:	e019      	b.n	800681e <_printf_i+0x102>
 80067ea:	680e      	ldr	r6, [r1, #0]
 80067ec:	f010 0f40 	tst.w	r0, #64	; 0x40
 80067f0:	602b      	str	r3, [r5, #0]
 80067f2:	bf18      	it	ne
 80067f4:	b236      	sxthne	r6, r6
 80067f6:	e7ef      	b.n	80067d8 <_printf_i+0xbc>
 80067f8:	682b      	ldr	r3, [r5, #0]
 80067fa:	6820      	ldr	r0, [r4, #0]
 80067fc:	1d19      	adds	r1, r3, #4
 80067fe:	6029      	str	r1, [r5, #0]
 8006800:	0601      	lsls	r1, r0, #24
 8006802:	d501      	bpl.n	8006808 <_printf_i+0xec>
 8006804:	681e      	ldr	r6, [r3, #0]
 8006806:	e002      	b.n	800680e <_printf_i+0xf2>
 8006808:	0646      	lsls	r6, r0, #25
 800680a:	d5fb      	bpl.n	8006804 <_printf_i+0xe8>
 800680c:	881e      	ldrh	r6, [r3, #0]
 800680e:	2f6f      	cmp	r7, #111	; 0x6f
 8006810:	bf0c      	ite	eq
 8006812:	2308      	moveq	r3, #8
 8006814:	230a      	movne	r3, #10
 8006816:	4852      	ldr	r0, [pc, #328]	; (8006960 <_printf_i+0x244>)
 8006818:	2100      	movs	r1, #0
 800681a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800681e:	6865      	ldr	r5, [r4, #4]
 8006820:	2d00      	cmp	r5, #0
 8006822:	bfa8      	it	ge
 8006824:	6821      	ldrge	r1, [r4, #0]
 8006826:	60a5      	str	r5, [r4, #8]
 8006828:	bfa4      	itt	ge
 800682a:	f021 0104 	bicge.w	r1, r1, #4
 800682e:	6021      	strge	r1, [r4, #0]
 8006830:	b90e      	cbnz	r6, 8006836 <_printf_i+0x11a>
 8006832:	2d00      	cmp	r5, #0
 8006834:	d04d      	beq.n	80068d2 <_printf_i+0x1b6>
 8006836:	4615      	mov	r5, r2
 8006838:	fbb6 f1f3 	udiv	r1, r6, r3
 800683c:	fb03 6711 	mls	r7, r3, r1, r6
 8006840:	5dc7      	ldrb	r7, [r0, r7]
 8006842:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006846:	4637      	mov	r7, r6
 8006848:	42bb      	cmp	r3, r7
 800684a:	460e      	mov	r6, r1
 800684c:	d9f4      	bls.n	8006838 <_printf_i+0x11c>
 800684e:	2b08      	cmp	r3, #8
 8006850:	d10b      	bne.n	800686a <_printf_i+0x14e>
 8006852:	6823      	ldr	r3, [r4, #0]
 8006854:	07de      	lsls	r6, r3, #31
 8006856:	d508      	bpl.n	800686a <_printf_i+0x14e>
 8006858:	6923      	ldr	r3, [r4, #16]
 800685a:	6861      	ldr	r1, [r4, #4]
 800685c:	4299      	cmp	r1, r3
 800685e:	bfde      	ittt	le
 8006860:	2330      	movle	r3, #48	; 0x30
 8006862:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006866:	f105 35ff 	addle.w	r5, r5, #4294967295
 800686a:	1b52      	subs	r2, r2, r5
 800686c:	6122      	str	r2, [r4, #16]
 800686e:	464b      	mov	r3, r9
 8006870:	4621      	mov	r1, r4
 8006872:	4640      	mov	r0, r8
 8006874:	f8cd a000 	str.w	sl, [sp]
 8006878:	aa03      	add	r2, sp, #12
 800687a:	f7ff fedf 	bl	800663c <_printf_common>
 800687e:	3001      	adds	r0, #1
 8006880:	d14c      	bne.n	800691c <_printf_i+0x200>
 8006882:	f04f 30ff 	mov.w	r0, #4294967295
 8006886:	b004      	add	sp, #16
 8006888:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800688c:	4834      	ldr	r0, [pc, #208]	; (8006960 <_printf_i+0x244>)
 800688e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006892:	6829      	ldr	r1, [r5, #0]
 8006894:	6823      	ldr	r3, [r4, #0]
 8006896:	f851 6b04 	ldr.w	r6, [r1], #4
 800689a:	6029      	str	r1, [r5, #0]
 800689c:	061d      	lsls	r5, r3, #24
 800689e:	d514      	bpl.n	80068ca <_printf_i+0x1ae>
 80068a0:	07df      	lsls	r7, r3, #31
 80068a2:	bf44      	itt	mi
 80068a4:	f043 0320 	orrmi.w	r3, r3, #32
 80068a8:	6023      	strmi	r3, [r4, #0]
 80068aa:	b91e      	cbnz	r6, 80068b4 <_printf_i+0x198>
 80068ac:	6823      	ldr	r3, [r4, #0]
 80068ae:	f023 0320 	bic.w	r3, r3, #32
 80068b2:	6023      	str	r3, [r4, #0]
 80068b4:	2310      	movs	r3, #16
 80068b6:	e7af      	b.n	8006818 <_printf_i+0xfc>
 80068b8:	6823      	ldr	r3, [r4, #0]
 80068ba:	f043 0320 	orr.w	r3, r3, #32
 80068be:	6023      	str	r3, [r4, #0]
 80068c0:	2378      	movs	r3, #120	; 0x78
 80068c2:	4828      	ldr	r0, [pc, #160]	; (8006964 <_printf_i+0x248>)
 80068c4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80068c8:	e7e3      	b.n	8006892 <_printf_i+0x176>
 80068ca:	0659      	lsls	r1, r3, #25
 80068cc:	bf48      	it	mi
 80068ce:	b2b6      	uxthmi	r6, r6
 80068d0:	e7e6      	b.n	80068a0 <_printf_i+0x184>
 80068d2:	4615      	mov	r5, r2
 80068d4:	e7bb      	b.n	800684e <_printf_i+0x132>
 80068d6:	682b      	ldr	r3, [r5, #0]
 80068d8:	6826      	ldr	r6, [r4, #0]
 80068da:	1d18      	adds	r0, r3, #4
 80068dc:	6961      	ldr	r1, [r4, #20]
 80068de:	6028      	str	r0, [r5, #0]
 80068e0:	0635      	lsls	r5, r6, #24
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	d501      	bpl.n	80068ea <_printf_i+0x1ce>
 80068e6:	6019      	str	r1, [r3, #0]
 80068e8:	e002      	b.n	80068f0 <_printf_i+0x1d4>
 80068ea:	0670      	lsls	r0, r6, #25
 80068ec:	d5fb      	bpl.n	80068e6 <_printf_i+0x1ca>
 80068ee:	8019      	strh	r1, [r3, #0]
 80068f0:	2300      	movs	r3, #0
 80068f2:	4615      	mov	r5, r2
 80068f4:	6123      	str	r3, [r4, #16]
 80068f6:	e7ba      	b.n	800686e <_printf_i+0x152>
 80068f8:	682b      	ldr	r3, [r5, #0]
 80068fa:	2100      	movs	r1, #0
 80068fc:	1d1a      	adds	r2, r3, #4
 80068fe:	602a      	str	r2, [r5, #0]
 8006900:	681d      	ldr	r5, [r3, #0]
 8006902:	6862      	ldr	r2, [r4, #4]
 8006904:	4628      	mov	r0, r5
 8006906:	f000 fefd 	bl	8007704 <memchr>
 800690a:	b108      	cbz	r0, 8006910 <_printf_i+0x1f4>
 800690c:	1b40      	subs	r0, r0, r5
 800690e:	6060      	str	r0, [r4, #4]
 8006910:	6863      	ldr	r3, [r4, #4]
 8006912:	6123      	str	r3, [r4, #16]
 8006914:	2300      	movs	r3, #0
 8006916:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800691a:	e7a8      	b.n	800686e <_printf_i+0x152>
 800691c:	462a      	mov	r2, r5
 800691e:	4649      	mov	r1, r9
 8006920:	4640      	mov	r0, r8
 8006922:	6923      	ldr	r3, [r4, #16]
 8006924:	47d0      	blx	sl
 8006926:	3001      	adds	r0, #1
 8006928:	d0ab      	beq.n	8006882 <_printf_i+0x166>
 800692a:	6823      	ldr	r3, [r4, #0]
 800692c:	079b      	lsls	r3, r3, #30
 800692e:	d413      	bmi.n	8006958 <_printf_i+0x23c>
 8006930:	68e0      	ldr	r0, [r4, #12]
 8006932:	9b03      	ldr	r3, [sp, #12]
 8006934:	4298      	cmp	r0, r3
 8006936:	bfb8      	it	lt
 8006938:	4618      	movlt	r0, r3
 800693a:	e7a4      	b.n	8006886 <_printf_i+0x16a>
 800693c:	2301      	movs	r3, #1
 800693e:	4632      	mov	r2, r6
 8006940:	4649      	mov	r1, r9
 8006942:	4640      	mov	r0, r8
 8006944:	47d0      	blx	sl
 8006946:	3001      	adds	r0, #1
 8006948:	d09b      	beq.n	8006882 <_printf_i+0x166>
 800694a:	3501      	adds	r5, #1
 800694c:	68e3      	ldr	r3, [r4, #12]
 800694e:	9903      	ldr	r1, [sp, #12]
 8006950:	1a5b      	subs	r3, r3, r1
 8006952:	42ab      	cmp	r3, r5
 8006954:	dcf2      	bgt.n	800693c <_printf_i+0x220>
 8006956:	e7eb      	b.n	8006930 <_printf_i+0x214>
 8006958:	2500      	movs	r5, #0
 800695a:	f104 0619 	add.w	r6, r4, #25
 800695e:	e7f5      	b.n	800694c <_printf_i+0x230>
 8006960:	080093b2 	.word	0x080093b2
 8006964:	080093c3 	.word	0x080093c3

08006968 <_sbrk_r>:
 8006968:	b538      	push	{r3, r4, r5, lr}
 800696a:	2300      	movs	r3, #0
 800696c:	4d05      	ldr	r5, [pc, #20]	; (8006984 <_sbrk_r+0x1c>)
 800696e:	4604      	mov	r4, r0
 8006970:	4608      	mov	r0, r1
 8006972:	602b      	str	r3, [r5, #0]
 8006974:	f7fb ff38 	bl	80027e8 <_sbrk>
 8006978:	1c43      	adds	r3, r0, #1
 800697a:	d102      	bne.n	8006982 <_sbrk_r+0x1a>
 800697c:	682b      	ldr	r3, [r5, #0]
 800697e:	b103      	cbz	r3, 8006982 <_sbrk_r+0x1a>
 8006980:	6023      	str	r3, [r4, #0]
 8006982:	bd38      	pop	{r3, r4, r5, pc}
 8006984:	20001788 	.word	0x20001788

08006988 <siprintf>:
 8006988:	b40e      	push	{r1, r2, r3}
 800698a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800698e:	b500      	push	{lr}
 8006990:	b09c      	sub	sp, #112	; 0x70
 8006992:	ab1d      	add	r3, sp, #116	; 0x74
 8006994:	9002      	str	r0, [sp, #8]
 8006996:	9006      	str	r0, [sp, #24]
 8006998:	9107      	str	r1, [sp, #28]
 800699a:	9104      	str	r1, [sp, #16]
 800699c:	4808      	ldr	r0, [pc, #32]	; (80069c0 <siprintf+0x38>)
 800699e:	4909      	ldr	r1, [pc, #36]	; (80069c4 <siprintf+0x3c>)
 80069a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80069a4:	9105      	str	r1, [sp, #20]
 80069a6:	6800      	ldr	r0, [r0, #0]
 80069a8:	a902      	add	r1, sp, #8
 80069aa:	9301      	str	r3, [sp, #4]
 80069ac:	f001 fab6 	bl	8007f1c <_svfiprintf_r>
 80069b0:	2200      	movs	r2, #0
 80069b2:	9b02      	ldr	r3, [sp, #8]
 80069b4:	701a      	strb	r2, [r3, #0]
 80069b6:	b01c      	add	sp, #112	; 0x70
 80069b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80069bc:	b003      	add	sp, #12
 80069be:	4770      	bx	lr
 80069c0:	20000040 	.word	0x20000040
 80069c4:	ffff0208 	.word	0xffff0208

080069c8 <_vsiprintf_r>:
 80069c8:	b500      	push	{lr}
 80069ca:	b09b      	sub	sp, #108	; 0x6c
 80069cc:	9100      	str	r1, [sp, #0]
 80069ce:	9104      	str	r1, [sp, #16]
 80069d0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80069d4:	9105      	str	r1, [sp, #20]
 80069d6:	9102      	str	r1, [sp, #8]
 80069d8:	4905      	ldr	r1, [pc, #20]	; (80069f0 <_vsiprintf_r+0x28>)
 80069da:	9103      	str	r1, [sp, #12]
 80069dc:	4669      	mov	r1, sp
 80069de:	f001 fa9d 	bl	8007f1c <_svfiprintf_r>
 80069e2:	2200      	movs	r2, #0
 80069e4:	9b00      	ldr	r3, [sp, #0]
 80069e6:	701a      	strb	r2, [r3, #0]
 80069e8:	b01b      	add	sp, #108	; 0x6c
 80069ea:	f85d fb04 	ldr.w	pc, [sp], #4
 80069ee:	bf00      	nop
 80069f0:	ffff0208 	.word	0xffff0208

080069f4 <vsiprintf>:
 80069f4:	4613      	mov	r3, r2
 80069f6:	460a      	mov	r2, r1
 80069f8:	4601      	mov	r1, r0
 80069fa:	4802      	ldr	r0, [pc, #8]	; (8006a04 <vsiprintf+0x10>)
 80069fc:	6800      	ldr	r0, [r0, #0]
 80069fe:	f7ff bfe3 	b.w	80069c8 <_vsiprintf_r>
 8006a02:	bf00      	nop
 8006a04:	20000040 	.word	0x20000040

08006a08 <quorem>:
 8006a08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a0c:	6903      	ldr	r3, [r0, #16]
 8006a0e:	690c      	ldr	r4, [r1, #16]
 8006a10:	4607      	mov	r7, r0
 8006a12:	42a3      	cmp	r3, r4
 8006a14:	f2c0 8082 	blt.w	8006b1c <quorem+0x114>
 8006a18:	3c01      	subs	r4, #1
 8006a1a:	f100 0514 	add.w	r5, r0, #20
 8006a1e:	f101 0814 	add.w	r8, r1, #20
 8006a22:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a26:	9301      	str	r3, [sp, #4]
 8006a28:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006a2c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a30:	3301      	adds	r3, #1
 8006a32:	429a      	cmp	r2, r3
 8006a34:	fbb2 f6f3 	udiv	r6, r2, r3
 8006a38:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006a3c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006a40:	d331      	bcc.n	8006aa6 <quorem+0x9e>
 8006a42:	f04f 0e00 	mov.w	lr, #0
 8006a46:	4640      	mov	r0, r8
 8006a48:	46ac      	mov	ip, r5
 8006a4a:	46f2      	mov	sl, lr
 8006a4c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006a50:	b293      	uxth	r3, r2
 8006a52:	fb06 e303 	mla	r3, r6, r3, lr
 8006a56:	0c12      	lsrs	r2, r2, #16
 8006a58:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006a5c:	b29b      	uxth	r3, r3
 8006a5e:	fb06 e202 	mla	r2, r6, r2, lr
 8006a62:	ebaa 0303 	sub.w	r3, sl, r3
 8006a66:	f8dc a000 	ldr.w	sl, [ip]
 8006a6a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006a6e:	fa1f fa8a 	uxth.w	sl, sl
 8006a72:	4453      	add	r3, sl
 8006a74:	f8dc a000 	ldr.w	sl, [ip]
 8006a78:	b292      	uxth	r2, r2
 8006a7a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006a7e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006a82:	b29b      	uxth	r3, r3
 8006a84:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a88:	4581      	cmp	r9, r0
 8006a8a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006a8e:	f84c 3b04 	str.w	r3, [ip], #4
 8006a92:	d2db      	bcs.n	8006a4c <quorem+0x44>
 8006a94:	f855 300b 	ldr.w	r3, [r5, fp]
 8006a98:	b92b      	cbnz	r3, 8006aa6 <quorem+0x9e>
 8006a9a:	9b01      	ldr	r3, [sp, #4]
 8006a9c:	3b04      	subs	r3, #4
 8006a9e:	429d      	cmp	r5, r3
 8006aa0:	461a      	mov	r2, r3
 8006aa2:	d32f      	bcc.n	8006b04 <quorem+0xfc>
 8006aa4:	613c      	str	r4, [r7, #16]
 8006aa6:	4638      	mov	r0, r7
 8006aa8:	f001 f8c4 	bl	8007c34 <__mcmp>
 8006aac:	2800      	cmp	r0, #0
 8006aae:	db25      	blt.n	8006afc <quorem+0xf4>
 8006ab0:	4628      	mov	r0, r5
 8006ab2:	f04f 0c00 	mov.w	ip, #0
 8006ab6:	3601      	adds	r6, #1
 8006ab8:	f858 1b04 	ldr.w	r1, [r8], #4
 8006abc:	f8d0 e000 	ldr.w	lr, [r0]
 8006ac0:	b28b      	uxth	r3, r1
 8006ac2:	ebac 0303 	sub.w	r3, ip, r3
 8006ac6:	fa1f f28e 	uxth.w	r2, lr
 8006aca:	4413      	add	r3, r2
 8006acc:	0c0a      	lsrs	r2, r1, #16
 8006ace:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006ad2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006ad6:	b29b      	uxth	r3, r3
 8006ad8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006adc:	45c1      	cmp	r9, r8
 8006ade:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006ae2:	f840 3b04 	str.w	r3, [r0], #4
 8006ae6:	d2e7      	bcs.n	8006ab8 <quorem+0xb0>
 8006ae8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006aec:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006af0:	b922      	cbnz	r2, 8006afc <quorem+0xf4>
 8006af2:	3b04      	subs	r3, #4
 8006af4:	429d      	cmp	r5, r3
 8006af6:	461a      	mov	r2, r3
 8006af8:	d30a      	bcc.n	8006b10 <quorem+0x108>
 8006afa:	613c      	str	r4, [r7, #16]
 8006afc:	4630      	mov	r0, r6
 8006afe:	b003      	add	sp, #12
 8006b00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b04:	6812      	ldr	r2, [r2, #0]
 8006b06:	3b04      	subs	r3, #4
 8006b08:	2a00      	cmp	r2, #0
 8006b0a:	d1cb      	bne.n	8006aa4 <quorem+0x9c>
 8006b0c:	3c01      	subs	r4, #1
 8006b0e:	e7c6      	b.n	8006a9e <quorem+0x96>
 8006b10:	6812      	ldr	r2, [r2, #0]
 8006b12:	3b04      	subs	r3, #4
 8006b14:	2a00      	cmp	r2, #0
 8006b16:	d1f0      	bne.n	8006afa <quorem+0xf2>
 8006b18:	3c01      	subs	r4, #1
 8006b1a:	e7eb      	b.n	8006af4 <quorem+0xec>
 8006b1c:	2000      	movs	r0, #0
 8006b1e:	e7ee      	b.n	8006afe <quorem+0xf6>

08006b20 <_dtoa_r>:
 8006b20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b24:	4616      	mov	r6, r2
 8006b26:	461f      	mov	r7, r3
 8006b28:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006b2a:	b099      	sub	sp, #100	; 0x64
 8006b2c:	4605      	mov	r5, r0
 8006b2e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006b32:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006b36:	b974      	cbnz	r4, 8006b56 <_dtoa_r+0x36>
 8006b38:	2010      	movs	r0, #16
 8006b3a:	f7ff f9bb 	bl	8005eb4 <malloc>
 8006b3e:	4602      	mov	r2, r0
 8006b40:	6268      	str	r0, [r5, #36]	; 0x24
 8006b42:	b920      	cbnz	r0, 8006b4e <_dtoa_r+0x2e>
 8006b44:	21ea      	movs	r1, #234	; 0xea
 8006b46:	4ba8      	ldr	r3, [pc, #672]	; (8006de8 <_dtoa_r+0x2c8>)
 8006b48:	48a8      	ldr	r0, [pc, #672]	; (8006dec <_dtoa_r+0x2cc>)
 8006b4a:	f001 fae7 	bl	800811c <__assert_func>
 8006b4e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006b52:	6004      	str	r4, [r0, #0]
 8006b54:	60c4      	str	r4, [r0, #12]
 8006b56:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006b58:	6819      	ldr	r1, [r3, #0]
 8006b5a:	b151      	cbz	r1, 8006b72 <_dtoa_r+0x52>
 8006b5c:	685a      	ldr	r2, [r3, #4]
 8006b5e:	2301      	movs	r3, #1
 8006b60:	4093      	lsls	r3, r2
 8006b62:	604a      	str	r2, [r1, #4]
 8006b64:	608b      	str	r3, [r1, #8]
 8006b66:	4628      	mov	r0, r5
 8006b68:	f000 fe26 	bl	80077b8 <_Bfree>
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006b70:	601a      	str	r2, [r3, #0]
 8006b72:	1e3b      	subs	r3, r7, #0
 8006b74:	bfaf      	iteee	ge
 8006b76:	2300      	movge	r3, #0
 8006b78:	2201      	movlt	r2, #1
 8006b7a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006b7e:	9305      	strlt	r3, [sp, #20]
 8006b80:	bfa8      	it	ge
 8006b82:	f8c8 3000 	strge.w	r3, [r8]
 8006b86:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006b8a:	4b99      	ldr	r3, [pc, #612]	; (8006df0 <_dtoa_r+0x2d0>)
 8006b8c:	bfb8      	it	lt
 8006b8e:	f8c8 2000 	strlt.w	r2, [r8]
 8006b92:	ea33 0309 	bics.w	r3, r3, r9
 8006b96:	d119      	bne.n	8006bcc <_dtoa_r+0xac>
 8006b98:	f242 730f 	movw	r3, #9999	; 0x270f
 8006b9c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006b9e:	6013      	str	r3, [r2, #0]
 8006ba0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006ba4:	4333      	orrs	r3, r6
 8006ba6:	f000 857f 	beq.w	80076a8 <_dtoa_r+0xb88>
 8006baa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006bac:	b953      	cbnz	r3, 8006bc4 <_dtoa_r+0xa4>
 8006bae:	4b91      	ldr	r3, [pc, #580]	; (8006df4 <_dtoa_r+0x2d4>)
 8006bb0:	e022      	b.n	8006bf8 <_dtoa_r+0xd8>
 8006bb2:	4b91      	ldr	r3, [pc, #580]	; (8006df8 <_dtoa_r+0x2d8>)
 8006bb4:	9303      	str	r3, [sp, #12]
 8006bb6:	3308      	adds	r3, #8
 8006bb8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006bba:	6013      	str	r3, [r2, #0]
 8006bbc:	9803      	ldr	r0, [sp, #12]
 8006bbe:	b019      	add	sp, #100	; 0x64
 8006bc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bc4:	4b8b      	ldr	r3, [pc, #556]	; (8006df4 <_dtoa_r+0x2d4>)
 8006bc6:	9303      	str	r3, [sp, #12]
 8006bc8:	3303      	adds	r3, #3
 8006bca:	e7f5      	b.n	8006bb8 <_dtoa_r+0x98>
 8006bcc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006bd0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006bd4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006bd8:	2200      	movs	r2, #0
 8006bda:	2300      	movs	r3, #0
 8006bdc:	f7f9 ff54 	bl	8000a88 <__aeabi_dcmpeq>
 8006be0:	4680      	mov	r8, r0
 8006be2:	b158      	cbz	r0, 8006bfc <_dtoa_r+0xdc>
 8006be4:	2301      	movs	r3, #1
 8006be6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006be8:	6013      	str	r3, [r2, #0]
 8006bea:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	f000 8558 	beq.w	80076a2 <_dtoa_r+0xb82>
 8006bf2:	4882      	ldr	r0, [pc, #520]	; (8006dfc <_dtoa_r+0x2dc>)
 8006bf4:	6018      	str	r0, [r3, #0]
 8006bf6:	1e43      	subs	r3, r0, #1
 8006bf8:	9303      	str	r3, [sp, #12]
 8006bfa:	e7df      	b.n	8006bbc <_dtoa_r+0x9c>
 8006bfc:	ab16      	add	r3, sp, #88	; 0x58
 8006bfe:	9301      	str	r3, [sp, #4]
 8006c00:	ab17      	add	r3, sp, #92	; 0x5c
 8006c02:	9300      	str	r3, [sp, #0]
 8006c04:	4628      	mov	r0, r5
 8006c06:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006c0a:	f001 f8bb 	bl	8007d84 <__d2b>
 8006c0e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006c12:	4683      	mov	fp, r0
 8006c14:	2c00      	cmp	r4, #0
 8006c16:	d07f      	beq.n	8006d18 <_dtoa_r+0x1f8>
 8006c18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006c1c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c1e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006c22:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c26:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006c2a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006c2e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006c32:	2200      	movs	r2, #0
 8006c34:	4b72      	ldr	r3, [pc, #456]	; (8006e00 <_dtoa_r+0x2e0>)
 8006c36:	f7f9 fb07 	bl	8000248 <__aeabi_dsub>
 8006c3a:	a365      	add	r3, pc, #404	; (adr r3, 8006dd0 <_dtoa_r+0x2b0>)
 8006c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c40:	f7f9 fcba 	bl	80005b8 <__aeabi_dmul>
 8006c44:	a364      	add	r3, pc, #400	; (adr r3, 8006dd8 <_dtoa_r+0x2b8>)
 8006c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c4a:	f7f9 faff 	bl	800024c <__adddf3>
 8006c4e:	4606      	mov	r6, r0
 8006c50:	4620      	mov	r0, r4
 8006c52:	460f      	mov	r7, r1
 8006c54:	f7f9 fc46 	bl	80004e4 <__aeabi_i2d>
 8006c58:	a361      	add	r3, pc, #388	; (adr r3, 8006de0 <_dtoa_r+0x2c0>)
 8006c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c5e:	f7f9 fcab 	bl	80005b8 <__aeabi_dmul>
 8006c62:	4602      	mov	r2, r0
 8006c64:	460b      	mov	r3, r1
 8006c66:	4630      	mov	r0, r6
 8006c68:	4639      	mov	r1, r7
 8006c6a:	f7f9 faef 	bl	800024c <__adddf3>
 8006c6e:	4606      	mov	r6, r0
 8006c70:	460f      	mov	r7, r1
 8006c72:	f7f9 ff51 	bl	8000b18 <__aeabi_d2iz>
 8006c76:	2200      	movs	r2, #0
 8006c78:	4682      	mov	sl, r0
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	4630      	mov	r0, r6
 8006c7e:	4639      	mov	r1, r7
 8006c80:	f7f9 ff0c 	bl	8000a9c <__aeabi_dcmplt>
 8006c84:	b148      	cbz	r0, 8006c9a <_dtoa_r+0x17a>
 8006c86:	4650      	mov	r0, sl
 8006c88:	f7f9 fc2c 	bl	80004e4 <__aeabi_i2d>
 8006c8c:	4632      	mov	r2, r6
 8006c8e:	463b      	mov	r3, r7
 8006c90:	f7f9 fefa 	bl	8000a88 <__aeabi_dcmpeq>
 8006c94:	b908      	cbnz	r0, 8006c9a <_dtoa_r+0x17a>
 8006c96:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c9a:	f1ba 0f16 	cmp.w	sl, #22
 8006c9e:	d858      	bhi.n	8006d52 <_dtoa_r+0x232>
 8006ca0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006ca4:	4b57      	ldr	r3, [pc, #348]	; (8006e04 <_dtoa_r+0x2e4>)
 8006ca6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cae:	f7f9 fef5 	bl	8000a9c <__aeabi_dcmplt>
 8006cb2:	2800      	cmp	r0, #0
 8006cb4:	d04f      	beq.n	8006d56 <_dtoa_r+0x236>
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006cbc:	930f      	str	r3, [sp, #60]	; 0x3c
 8006cbe:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006cc0:	1b1c      	subs	r4, r3, r4
 8006cc2:	1e63      	subs	r3, r4, #1
 8006cc4:	9309      	str	r3, [sp, #36]	; 0x24
 8006cc6:	bf49      	itett	mi
 8006cc8:	f1c4 0301 	rsbmi	r3, r4, #1
 8006ccc:	2300      	movpl	r3, #0
 8006cce:	9306      	strmi	r3, [sp, #24]
 8006cd0:	2300      	movmi	r3, #0
 8006cd2:	bf54      	ite	pl
 8006cd4:	9306      	strpl	r3, [sp, #24]
 8006cd6:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006cd8:	f1ba 0f00 	cmp.w	sl, #0
 8006cdc:	db3d      	blt.n	8006d5a <_dtoa_r+0x23a>
 8006cde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ce0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8006ce4:	4453      	add	r3, sl
 8006ce6:	9309      	str	r3, [sp, #36]	; 0x24
 8006ce8:	2300      	movs	r3, #0
 8006cea:	930a      	str	r3, [sp, #40]	; 0x28
 8006cec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006cee:	2b09      	cmp	r3, #9
 8006cf0:	f200 808c 	bhi.w	8006e0c <_dtoa_r+0x2ec>
 8006cf4:	2b05      	cmp	r3, #5
 8006cf6:	bfc4      	itt	gt
 8006cf8:	3b04      	subgt	r3, #4
 8006cfa:	9322      	strgt	r3, [sp, #136]	; 0x88
 8006cfc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006cfe:	bfc8      	it	gt
 8006d00:	2400      	movgt	r4, #0
 8006d02:	f1a3 0302 	sub.w	r3, r3, #2
 8006d06:	bfd8      	it	le
 8006d08:	2401      	movle	r4, #1
 8006d0a:	2b03      	cmp	r3, #3
 8006d0c:	f200 808a 	bhi.w	8006e24 <_dtoa_r+0x304>
 8006d10:	e8df f003 	tbb	[pc, r3]
 8006d14:	5b4d4f2d 	.word	0x5b4d4f2d
 8006d18:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8006d1c:	441c      	add	r4, r3
 8006d1e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8006d22:	2b20      	cmp	r3, #32
 8006d24:	bfc3      	ittte	gt
 8006d26:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006d2a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8006d2e:	fa09 f303 	lslgt.w	r3, r9, r3
 8006d32:	f1c3 0320 	rsble	r3, r3, #32
 8006d36:	bfc6      	itte	gt
 8006d38:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006d3c:	4318      	orrgt	r0, r3
 8006d3e:	fa06 f003 	lslle.w	r0, r6, r3
 8006d42:	f7f9 fbbf 	bl	80004c4 <__aeabi_ui2d>
 8006d46:	2301      	movs	r3, #1
 8006d48:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006d4c:	3c01      	subs	r4, #1
 8006d4e:	9313      	str	r3, [sp, #76]	; 0x4c
 8006d50:	e76f      	b.n	8006c32 <_dtoa_r+0x112>
 8006d52:	2301      	movs	r3, #1
 8006d54:	e7b2      	b.n	8006cbc <_dtoa_r+0x19c>
 8006d56:	900f      	str	r0, [sp, #60]	; 0x3c
 8006d58:	e7b1      	b.n	8006cbe <_dtoa_r+0x19e>
 8006d5a:	9b06      	ldr	r3, [sp, #24]
 8006d5c:	eba3 030a 	sub.w	r3, r3, sl
 8006d60:	9306      	str	r3, [sp, #24]
 8006d62:	f1ca 0300 	rsb	r3, sl, #0
 8006d66:	930a      	str	r3, [sp, #40]	; 0x28
 8006d68:	2300      	movs	r3, #0
 8006d6a:	930e      	str	r3, [sp, #56]	; 0x38
 8006d6c:	e7be      	b.n	8006cec <_dtoa_r+0x1cc>
 8006d6e:	2300      	movs	r3, #0
 8006d70:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d72:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	dc58      	bgt.n	8006e2a <_dtoa_r+0x30a>
 8006d78:	f04f 0901 	mov.w	r9, #1
 8006d7c:	464b      	mov	r3, r9
 8006d7e:	f8cd 9020 	str.w	r9, [sp, #32]
 8006d82:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8006d86:	2200      	movs	r2, #0
 8006d88:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8006d8a:	6042      	str	r2, [r0, #4]
 8006d8c:	2204      	movs	r2, #4
 8006d8e:	f102 0614 	add.w	r6, r2, #20
 8006d92:	429e      	cmp	r6, r3
 8006d94:	6841      	ldr	r1, [r0, #4]
 8006d96:	d94e      	bls.n	8006e36 <_dtoa_r+0x316>
 8006d98:	4628      	mov	r0, r5
 8006d9a:	f000 fccd 	bl	8007738 <_Balloc>
 8006d9e:	9003      	str	r0, [sp, #12]
 8006da0:	2800      	cmp	r0, #0
 8006da2:	d14c      	bne.n	8006e3e <_dtoa_r+0x31e>
 8006da4:	4602      	mov	r2, r0
 8006da6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006daa:	4b17      	ldr	r3, [pc, #92]	; (8006e08 <_dtoa_r+0x2e8>)
 8006dac:	e6cc      	b.n	8006b48 <_dtoa_r+0x28>
 8006dae:	2301      	movs	r3, #1
 8006db0:	e7de      	b.n	8006d70 <_dtoa_r+0x250>
 8006db2:	2300      	movs	r3, #0
 8006db4:	930b      	str	r3, [sp, #44]	; 0x2c
 8006db6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006db8:	eb0a 0903 	add.w	r9, sl, r3
 8006dbc:	f109 0301 	add.w	r3, r9, #1
 8006dc0:	2b01      	cmp	r3, #1
 8006dc2:	9308      	str	r3, [sp, #32]
 8006dc4:	bfb8      	it	lt
 8006dc6:	2301      	movlt	r3, #1
 8006dc8:	e7dd      	b.n	8006d86 <_dtoa_r+0x266>
 8006dca:	2301      	movs	r3, #1
 8006dcc:	e7f2      	b.n	8006db4 <_dtoa_r+0x294>
 8006dce:	bf00      	nop
 8006dd0:	636f4361 	.word	0x636f4361
 8006dd4:	3fd287a7 	.word	0x3fd287a7
 8006dd8:	8b60c8b3 	.word	0x8b60c8b3
 8006ddc:	3fc68a28 	.word	0x3fc68a28
 8006de0:	509f79fb 	.word	0x509f79fb
 8006de4:	3fd34413 	.word	0x3fd34413
 8006de8:	080093e1 	.word	0x080093e1
 8006dec:	080093f8 	.word	0x080093f8
 8006df0:	7ff00000 	.word	0x7ff00000
 8006df4:	080093dd 	.word	0x080093dd
 8006df8:	080093d4 	.word	0x080093d4
 8006dfc:	080093b1 	.word	0x080093b1
 8006e00:	3ff80000 	.word	0x3ff80000
 8006e04:	080094e8 	.word	0x080094e8
 8006e08:	08009453 	.word	0x08009453
 8006e0c:	2401      	movs	r4, #1
 8006e0e:	2300      	movs	r3, #0
 8006e10:	940b      	str	r4, [sp, #44]	; 0x2c
 8006e12:	9322      	str	r3, [sp, #136]	; 0x88
 8006e14:	f04f 39ff 	mov.w	r9, #4294967295
 8006e18:	2200      	movs	r2, #0
 8006e1a:	2312      	movs	r3, #18
 8006e1c:	f8cd 9020 	str.w	r9, [sp, #32]
 8006e20:	9223      	str	r2, [sp, #140]	; 0x8c
 8006e22:	e7b0      	b.n	8006d86 <_dtoa_r+0x266>
 8006e24:	2301      	movs	r3, #1
 8006e26:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e28:	e7f4      	b.n	8006e14 <_dtoa_r+0x2f4>
 8006e2a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8006e2e:	464b      	mov	r3, r9
 8006e30:	f8cd 9020 	str.w	r9, [sp, #32]
 8006e34:	e7a7      	b.n	8006d86 <_dtoa_r+0x266>
 8006e36:	3101      	adds	r1, #1
 8006e38:	6041      	str	r1, [r0, #4]
 8006e3a:	0052      	lsls	r2, r2, #1
 8006e3c:	e7a7      	b.n	8006d8e <_dtoa_r+0x26e>
 8006e3e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006e40:	9a03      	ldr	r2, [sp, #12]
 8006e42:	601a      	str	r2, [r3, #0]
 8006e44:	9b08      	ldr	r3, [sp, #32]
 8006e46:	2b0e      	cmp	r3, #14
 8006e48:	f200 80a8 	bhi.w	8006f9c <_dtoa_r+0x47c>
 8006e4c:	2c00      	cmp	r4, #0
 8006e4e:	f000 80a5 	beq.w	8006f9c <_dtoa_r+0x47c>
 8006e52:	f1ba 0f00 	cmp.w	sl, #0
 8006e56:	dd34      	ble.n	8006ec2 <_dtoa_r+0x3a2>
 8006e58:	4a9a      	ldr	r2, [pc, #616]	; (80070c4 <_dtoa_r+0x5a4>)
 8006e5a:	f00a 030f 	and.w	r3, sl, #15
 8006e5e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006e62:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006e66:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006e6a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006e6e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8006e72:	d016      	beq.n	8006ea2 <_dtoa_r+0x382>
 8006e74:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006e78:	4b93      	ldr	r3, [pc, #588]	; (80070c8 <_dtoa_r+0x5a8>)
 8006e7a:	2703      	movs	r7, #3
 8006e7c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006e80:	f7f9 fcc4 	bl	800080c <__aeabi_ddiv>
 8006e84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e88:	f004 040f 	and.w	r4, r4, #15
 8006e8c:	4e8e      	ldr	r6, [pc, #568]	; (80070c8 <_dtoa_r+0x5a8>)
 8006e8e:	b954      	cbnz	r4, 8006ea6 <_dtoa_r+0x386>
 8006e90:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006e94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e98:	f7f9 fcb8 	bl	800080c <__aeabi_ddiv>
 8006e9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ea0:	e029      	b.n	8006ef6 <_dtoa_r+0x3d6>
 8006ea2:	2702      	movs	r7, #2
 8006ea4:	e7f2      	b.n	8006e8c <_dtoa_r+0x36c>
 8006ea6:	07e1      	lsls	r1, r4, #31
 8006ea8:	d508      	bpl.n	8006ebc <_dtoa_r+0x39c>
 8006eaa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006eae:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006eb2:	f7f9 fb81 	bl	80005b8 <__aeabi_dmul>
 8006eb6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006eba:	3701      	adds	r7, #1
 8006ebc:	1064      	asrs	r4, r4, #1
 8006ebe:	3608      	adds	r6, #8
 8006ec0:	e7e5      	b.n	8006e8e <_dtoa_r+0x36e>
 8006ec2:	f000 80a5 	beq.w	8007010 <_dtoa_r+0x4f0>
 8006ec6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006eca:	f1ca 0400 	rsb	r4, sl, #0
 8006ece:	4b7d      	ldr	r3, [pc, #500]	; (80070c4 <_dtoa_r+0x5a4>)
 8006ed0:	f004 020f 	and.w	r2, r4, #15
 8006ed4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006edc:	f7f9 fb6c 	bl	80005b8 <__aeabi_dmul>
 8006ee0:	2702      	movs	r7, #2
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ee8:	4e77      	ldr	r6, [pc, #476]	; (80070c8 <_dtoa_r+0x5a8>)
 8006eea:	1124      	asrs	r4, r4, #4
 8006eec:	2c00      	cmp	r4, #0
 8006eee:	f040 8084 	bne.w	8006ffa <_dtoa_r+0x4da>
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d1d2      	bne.n	8006e9c <_dtoa_r+0x37c>
 8006ef6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	f000 808b 	beq.w	8007014 <_dtoa_r+0x4f4>
 8006efe:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006f02:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006f06:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	4b6f      	ldr	r3, [pc, #444]	; (80070cc <_dtoa_r+0x5ac>)
 8006f0e:	f7f9 fdc5 	bl	8000a9c <__aeabi_dcmplt>
 8006f12:	2800      	cmp	r0, #0
 8006f14:	d07e      	beq.n	8007014 <_dtoa_r+0x4f4>
 8006f16:	9b08      	ldr	r3, [sp, #32]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d07b      	beq.n	8007014 <_dtoa_r+0x4f4>
 8006f1c:	f1b9 0f00 	cmp.w	r9, #0
 8006f20:	dd38      	ble.n	8006f94 <_dtoa_r+0x474>
 8006f22:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006f26:	2200      	movs	r2, #0
 8006f28:	4b69      	ldr	r3, [pc, #420]	; (80070d0 <_dtoa_r+0x5b0>)
 8006f2a:	f7f9 fb45 	bl	80005b8 <__aeabi_dmul>
 8006f2e:	464c      	mov	r4, r9
 8006f30:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f34:	f10a 38ff 	add.w	r8, sl, #4294967295
 8006f38:	3701      	adds	r7, #1
 8006f3a:	4638      	mov	r0, r7
 8006f3c:	f7f9 fad2 	bl	80004e4 <__aeabi_i2d>
 8006f40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f44:	f7f9 fb38 	bl	80005b8 <__aeabi_dmul>
 8006f48:	2200      	movs	r2, #0
 8006f4a:	4b62      	ldr	r3, [pc, #392]	; (80070d4 <_dtoa_r+0x5b4>)
 8006f4c:	f7f9 f97e 	bl	800024c <__adddf3>
 8006f50:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006f54:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006f58:	9611      	str	r6, [sp, #68]	; 0x44
 8006f5a:	2c00      	cmp	r4, #0
 8006f5c:	d15d      	bne.n	800701a <_dtoa_r+0x4fa>
 8006f5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f62:	2200      	movs	r2, #0
 8006f64:	4b5c      	ldr	r3, [pc, #368]	; (80070d8 <_dtoa_r+0x5b8>)
 8006f66:	f7f9 f96f 	bl	8000248 <__aeabi_dsub>
 8006f6a:	4602      	mov	r2, r0
 8006f6c:	460b      	mov	r3, r1
 8006f6e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006f72:	4633      	mov	r3, r6
 8006f74:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006f76:	f7f9 fdaf 	bl	8000ad8 <__aeabi_dcmpgt>
 8006f7a:	2800      	cmp	r0, #0
 8006f7c:	f040 829c 	bne.w	80074b8 <_dtoa_r+0x998>
 8006f80:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f84:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006f86:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006f8a:	f7f9 fd87 	bl	8000a9c <__aeabi_dcmplt>
 8006f8e:	2800      	cmp	r0, #0
 8006f90:	f040 8290 	bne.w	80074b4 <_dtoa_r+0x994>
 8006f94:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006f98:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006f9c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	f2c0 8152 	blt.w	8007248 <_dtoa_r+0x728>
 8006fa4:	f1ba 0f0e 	cmp.w	sl, #14
 8006fa8:	f300 814e 	bgt.w	8007248 <_dtoa_r+0x728>
 8006fac:	4b45      	ldr	r3, [pc, #276]	; (80070c4 <_dtoa_r+0x5a4>)
 8006fae:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006fb2:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006fb6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006fba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	f280 80db 	bge.w	8007178 <_dtoa_r+0x658>
 8006fc2:	9b08      	ldr	r3, [sp, #32]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	f300 80d7 	bgt.w	8007178 <_dtoa_r+0x658>
 8006fca:	f040 8272 	bne.w	80074b2 <_dtoa_r+0x992>
 8006fce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	4b40      	ldr	r3, [pc, #256]	; (80070d8 <_dtoa_r+0x5b8>)
 8006fd6:	f7f9 faef 	bl	80005b8 <__aeabi_dmul>
 8006fda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fde:	f7f9 fd71 	bl	8000ac4 <__aeabi_dcmpge>
 8006fe2:	9c08      	ldr	r4, [sp, #32]
 8006fe4:	4626      	mov	r6, r4
 8006fe6:	2800      	cmp	r0, #0
 8006fe8:	f040 8248 	bne.w	800747c <_dtoa_r+0x95c>
 8006fec:	2331      	movs	r3, #49	; 0x31
 8006fee:	9f03      	ldr	r7, [sp, #12]
 8006ff0:	f10a 0a01 	add.w	sl, sl, #1
 8006ff4:	f807 3b01 	strb.w	r3, [r7], #1
 8006ff8:	e244      	b.n	8007484 <_dtoa_r+0x964>
 8006ffa:	07e2      	lsls	r2, r4, #31
 8006ffc:	d505      	bpl.n	800700a <_dtoa_r+0x4ea>
 8006ffe:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007002:	f7f9 fad9 	bl	80005b8 <__aeabi_dmul>
 8007006:	2301      	movs	r3, #1
 8007008:	3701      	adds	r7, #1
 800700a:	1064      	asrs	r4, r4, #1
 800700c:	3608      	adds	r6, #8
 800700e:	e76d      	b.n	8006eec <_dtoa_r+0x3cc>
 8007010:	2702      	movs	r7, #2
 8007012:	e770      	b.n	8006ef6 <_dtoa_r+0x3d6>
 8007014:	46d0      	mov	r8, sl
 8007016:	9c08      	ldr	r4, [sp, #32]
 8007018:	e78f      	b.n	8006f3a <_dtoa_r+0x41a>
 800701a:	9903      	ldr	r1, [sp, #12]
 800701c:	4b29      	ldr	r3, [pc, #164]	; (80070c4 <_dtoa_r+0x5a4>)
 800701e:	4421      	add	r1, r4
 8007020:	9112      	str	r1, [sp, #72]	; 0x48
 8007022:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007024:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007028:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800702c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007030:	2900      	cmp	r1, #0
 8007032:	d055      	beq.n	80070e0 <_dtoa_r+0x5c0>
 8007034:	2000      	movs	r0, #0
 8007036:	4929      	ldr	r1, [pc, #164]	; (80070dc <_dtoa_r+0x5bc>)
 8007038:	f7f9 fbe8 	bl	800080c <__aeabi_ddiv>
 800703c:	463b      	mov	r3, r7
 800703e:	4632      	mov	r2, r6
 8007040:	f7f9 f902 	bl	8000248 <__aeabi_dsub>
 8007044:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007048:	9f03      	ldr	r7, [sp, #12]
 800704a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800704e:	f7f9 fd63 	bl	8000b18 <__aeabi_d2iz>
 8007052:	4604      	mov	r4, r0
 8007054:	f7f9 fa46 	bl	80004e4 <__aeabi_i2d>
 8007058:	4602      	mov	r2, r0
 800705a:	460b      	mov	r3, r1
 800705c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007060:	f7f9 f8f2 	bl	8000248 <__aeabi_dsub>
 8007064:	4602      	mov	r2, r0
 8007066:	460b      	mov	r3, r1
 8007068:	3430      	adds	r4, #48	; 0x30
 800706a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800706e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007072:	f807 4b01 	strb.w	r4, [r7], #1
 8007076:	f7f9 fd11 	bl	8000a9c <__aeabi_dcmplt>
 800707a:	2800      	cmp	r0, #0
 800707c:	d174      	bne.n	8007168 <_dtoa_r+0x648>
 800707e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007082:	2000      	movs	r0, #0
 8007084:	4911      	ldr	r1, [pc, #68]	; (80070cc <_dtoa_r+0x5ac>)
 8007086:	f7f9 f8df 	bl	8000248 <__aeabi_dsub>
 800708a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800708e:	f7f9 fd05 	bl	8000a9c <__aeabi_dcmplt>
 8007092:	2800      	cmp	r0, #0
 8007094:	f040 80b7 	bne.w	8007206 <_dtoa_r+0x6e6>
 8007098:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800709a:	429f      	cmp	r7, r3
 800709c:	f43f af7a 	beq.w	8006f94 <_dtoa_r+0x474>
 80070a0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80070a4:	2200      	movs	r2, #0
 80070a6:	4b0a      	ldr	r3, [pc, #40]	; (80070d0 <_dtoa_r+0x5b0>)
 80070a8:	f7f9 fa86 	bl	80005b8 <__aeabi_dmul>
 80070ac:	2200      	movs	r2, #0
 80070ae:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80070b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070b6:	4b06      	ldr	r3, [pc, #24]	; (80070d0 <_dtoa_r+0x5b0>)
 80070b8:	f7f9 fa7e 	bl	80005b8 <__aeabi_dmul>
 80070bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80070c0:	e7c3      	b.n	800704a <_dtoa_r+0x52a>
 80070c2:	bf00      	nop
 80070c4:	080094e8 	.word	0x080094e8
 80070c8:	080094c0 	.word	0x080094c0
 80070cc:	3ff00000 	.word	0x3ff00000
 80070d0:	40240000 	.word	0x40240000
 80070d4:	401c0000 	.word	0x401c0000
 80070d8:	40140000 	.word	0x40140000
 80070dc:	3fe00000 	.word	0x3fe00000
 80070e0:	4630      	mov	r0, r6
 80070e2:	4639      	mov	r1, r7
 80070e4:	f7f9 fa68 	bl	80005b8 <__aeabi_dmul>
 80070e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80070ea:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80070ee:	9c03      	ldr	r4, [sp, #12]
 80070f0:	9314      	str	r3, [sp, #80]	; 0x50
 80070f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070f6:	f7f9 fd0f 	bl	8000b18 <__aeabi_d2iz>
 80070fa:	9015      	str	r0, [sp, #84]	; 0x54
 80070fc:	f7f9 f9f2 	bl	80004e4 <__aeabi_i2d>
 8007100:	4602      	mov	r2, r0
 8007102:	460b      	mov	r3, r1
 8007104:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007108:	f7f9 f89e 	bl	8000248 <__aeabi_dsub>
 800710c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800710e:	4606      	mov	r6, r0
 8007110:	3330      	adds	r3, #48	; 0x30
 8007112:	f804 3b01 	strb.w	r3, [r4], #1
 8007116:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007118:	460f      	mov	r7, r1
 800711a:	429c      	cmp	r4, r3
 800711c:	f04f 0200 	mov.w	r2, #0
 8007120:	d124      	bne.n	800716c <_dtoa_r+0x64c>
 8007122:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007126:	4bb0      	ldr	r3, [pc, #704]	; (80073e8 <_dtoa_r+0x8c8>)
 8007128:	f7f9 f890 	bl	800024c <__adddf3>
 800712c:	4602      	mov	r2, r0
 800712e:	460b      	mov	r3, r1
 8007130:	4630      	mov	r0, r6
 8007132:	4639      	mov	r1, r7
 8007134:	f7f9 fcd0 	bl	8000ad8 <__aeabi_dcmpgt>
 8007138:	2800      	cmp	r0, #0
 800713a:	d163      	bne.n	8007204 <_dtoa_r+0x6e4>
 800713c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007140:	2000      	movs	r0, #0
 8007142:	49a9      	ldr	r1, [pc, #676]	; (80073e8 <_dtoa_r+0x8c8>)
 8007144:	f7f9 f880 	bl	8000248 <__aeabi_dsub>
 8007148:	4602      	mov	r2, r0
 800714a:	460b      	mov	r3, r1
 800714c:	4630      	mov	r0, r6
 800714e:	4639      	mov	r1, r7
 8007150:	f7f9 fca4 	bl	8000a9c <__aeabi_dcmplt>
 8007154:	2800      	cmp	r0, #0
 8007156:	f43f af1d 	beq.w	8006f94 <_dtoa_r+0x474>
 800715a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800715c:	1e7b      	subs	r3, r7, #1
 800715e:	9314      	str	r3, [sp, #80]	; 0x50
 8007160:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007164:	2b30      	cmp	r3, #48	; 0x30
 8007166:	d0f8      	beq.n	800715a <_dtoa_r+0x63a>
 8007168:	46c2      	mov	sl, r8
 800716a:	e03b      	b.n	80071e4 <_dtoa_r+0x6c4>
 800716c:	4b9f      	ldr	r3, [pc, #636]	; (80073ec <_dtoa_r+0x8cc>)
 800716e:	f7f9 fa23 	bl	80005b8 <__aeabi_dmul>
 8007172:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007176:	e7bc      	b.n	80070f2 <_dtoa_r+0x5d2>
 8007178:	9f03      	ldr	r7, [sp, #12]
 800717a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800717e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007182:	4640      	mov	r0, r8
 8007184:	4649      	mov	r1, r9
 8007186:	f7f9 fb41 	bl	800080c <__aeabi_ddiv>
 800718a:	f7f9 fcc5 	bl	8000b18 <__aeabi_d2iz>
 800718e:	4604      	mov	r4, r0
 8007190:	f7f9 f9a8 	bl	80004e4 <__aeabi_i2d>
 8007194:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007198:	f7f9 fa0e 	bl	80005b8 <__aeabi_dmul>
 800719c:	4602      	mov	r2, r0
 800719e:	460b      	mov	r3, r1
 80071a0:	4640      	mov	r0, r8
 80071a2:	4649      	mov	r1, r9
 80071a4:	f7f9 f850 	bl	8000248 <__aeabi_dsub>
 80071a8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80071ac:	f807 6b01 	strb.w	r6, [r7], #1
 80071b0:	9e03      	ldr	r6, [sp, #12]
 80071b2:	f8dd c020 	ldr.w	ip, [sp, #32]
 80071b6:	1bbe      	subs	r6, r7, r6
 80071b8:	45b4      	cmp	ip, r6
 80071ba:	4602      	mov	r2, r0
 80071bc:	460b      	mov	r3, r1
 80071be:	d136      	bne.n	800722e <_dtoa_r+0x70e>
 80071c0:	f7f9 f844 	bl	800024c <__adddf3>
 80071c4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80071c8:	4680      	mov	r8, r0
 80071ca:	4689      	mov	r9, r1
 80071cc:	f7f9 fc84 	bl	8000ad8 <__aeabi_dcmpgt>
 80071d0:	bb58      	cbnz	r0, 800722a <_dtoa_r+0x70a>
 80071d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80071d6:	4640      	mov	r0, r8
 80071d8:	4649      	mov	r1, r9
 80071da:	f7f9 fc55 	bl	8000a88 <__aeabi_dcmpeq>
 80071de:	b108      	cbz	r0, 80071e4 <_dtoa_r+0x6c4>
 80071e0:	07e1      	lsls	r1, r4, #31
 80071e2:	d422      	bmi.n	800722a <_dtoa_r+0x70a>
 80071e4:	4628      	mov	r0, r5
 80071e6:	4659      	mov	r1, fp
 80071e8:	f000 fae6 	bl	80077b8 <_Bfree>
 80071ec:	2300      	movs	r3, #0
 80071ee:	703b      	strb	r3, [r7, #0]
 80071f0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80071f2:	f10a 0001 	add.w	r0, sl, #1
 80071f6:	6018      	str	r0, [r3, #0]
 80071f8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	f43f acde 	beq.w	8006bbc <_dtoa_r+0x9c>
 8007200:	601f      	str	r7, [r3, #0]
 8007202:	e4db      	b.n	8006bbc <_dtoa_r+0x9c>
 8007204:	4627      	mov	r7, r4
 8007206:	463b      	mov	r3, r7
 8007208:	461f      	mov	r7, r3
 800720a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800720e:	2a39      	cmp	r2, #57	; 0x39
 8007210:	d107      	bne.n	8007222 <_dtoa_r+0x702>
 8007212:	9a03      	ldr	r2, [sp, #12]
 8007214:	429a      	cmp	r2, r3
 8007216:	d1f7      	bne.n	8007208 <_dtoa_r+0x6e8>
 8007218:	2230      	movs	r2, #48	; 0x30
 800721a:	9903      	ldr	r1, [sp, #12]
 800721c:	f108 0801 	add.w	r8, r8, #1
 8007220:	700a      	strb	r2, [r1, #0]
 8007222:	781a      	ldrb	r2, [r3, #0]
 8007224:	3201      	adds	r2, #1
 8007226:	701a      	strb	r2, [r3, #0]
 8007228:	e79e      	b.n	8007168 <_dtoa_r+0x648>
 800722a:	46d0      	mov	r8, sl
 800722c:	e7eb      	b.n	8007206 <_dtoa_r+0x6e6>
 800722e:	2200      	movs	r2, #0
 8007230:	4b6e      	ldr	r3, [pc, #440]	; (80073ec <_dtoa_r+0x8cc>)
 8007232:	f7f9 f9c1 	bl	80005b8 <__aeabi_dmul>
 8007236:	2200      	movs	r2, #0
 8007238:	2300      	movs	r3, #0
 800723a:	4680      	mov	r8, r0
 800723c:	4689      	mov	r9, r1
 800723e:	f7f9 fc23 	bl	8000a88 <__aeabi_dcmpeq>
 8007242:	2800      	cmp	r0, #0
 8007244:	d09b      	beq.n	800717e <_dtoa_r+0x65e>
 8007246:	e7cd      	b.n	80071e4 <_dtoa_r+0x6c4>
 8007248:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800724a:	2a00      	cmp	r2, #0
 800724c:	f000 80d0 	beq.w	80073f0 <_dtoa_r+0x8d0>
 8007250:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007252:	2a01      	cmp	r2, #1
 8007254:	f300 80ae 	bgt.w	80073b4 <_dtoa_r+0x894>
 8007258:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800725a:	2a00      	cmp	r2, #0
 800725c:	f000 80a6 	beq.w	80073ac <_dtoa_r+0x88c>
 8007260:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007264:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007266:	9f06      	ldr	r7, [sp, #24]
 8007268:	9a06      	ldr	r2, [sp, #24]
 800726a:	2101      	movs	r1, #1
 800726c:	441a      	add	r2, r3
 800726e:	9206      	str	r2, [sp, #24]
 8007270:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007272:	4628      	mov	r0, r5
 8007274:	441a      	add	r2, r3
 8007276:	9209      	str	r2, [sp, #36]	; 0x24
 8007278:	f000 fb54 	bl	8007924 <__i2b>
 800727c:	4606      	mov	r6, r0
 800727e:	2f00      	cmp	r7, #0
 8007280:	dd0c      	ble.n	800729c <_dtoa_r+0x77c>
 8007282:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007284:	2b00      	cmp	r3, #0
 8007286:	dd09      	ble.n	800729c <_dtoa_r+0x77c>
 8007288:	42bb      	cmp	r3, r7
 800728a:	bfa8      	it	ge
 800728c:	463b      	movge	r3, r7
 800728e:	9a06      	ldr	r2, [sp, #24]
 8007290:	1aff      	subs	r7, r7, r3
 8007292:	1ad2      	subs	r2, r2, r3
 8007294:	9206      	str	r2, [sp, #24]
 8007296:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007298:	1ad3      	subs	r3, r2, r3
 800729a:	9309      	str	r3, [sp, #36]	; 0x24
 800729c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800729e:	b1f3      	cbz	r3, 80072de <_dtoa_r+0x7be>
 80072a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	f000 80a8 	beq.w	80073f8 <_dtoa_r+0x8d8>
 80072a8:	2c00      	cmp	r4, #0
 80072aa:	dd10      	ble.n	80072ce <_dtoa_r+0x7ae>
 80072ac:	4631      	mov	r1, r6
 80072ae:	4622      	mov	r2, r4
 80072b0:	4628      	mov	r0, r5
 80072b2:	f000 fbf5 	bl	8007aa0 <__pow5mult>
 80072b6:	465a      	mov	r2, fp
 80072b8:	4601      	mov	r1, r0
 80072ba:	4606      	mov	r6, r0
 80072bc:	4628      	mov	r0, r5
 80072be:	f000 fb47 	bl	8007950 <__multiply>
 80072c2:	4680      	mov	r8, r0
 80072c4:	4659      	mov	r1, fp
 80072c6:	4628      	mov	r0, r5
 80072c8:	f000 fa76 	bl	80077b8 <_Bfree>
 80072cc:	46c3      	mov	fp, r8
 80072ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072d0:	1b1a      	subs	r2, r3, r4
 80072d2:	d004      	beq.n	80072de <_dtoa_r+0x7be>
 80072d4:	4659      	mov	r1, fp
 80072d6:	4628      	mov	r0, r5
 80072d8:	f000 fbe2 	bl	8007aa0 <__pow5mult>
 80072dc:	4683      	mov	fp, r0
 80072de:	2101      	movs	r1, #1
 80072e0:	4628      	mov	r0, r5
 80072e2:	f000 fb1f 	bl	8007924 <__i2b>
 80072e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80072e8:	4604      	mov	r4, r0
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	f340 8086 	ble.w	80073fc <_dtoa_r+0x8dc>
 80072f0:	461a      	mov	r2, r3
 80072f2:	4601      	mov	r1, r0
 80072f4:	4628      	mov	r0, r5
 80072f6:	f000 fbd3 	bl	8007aa0 <__pow5mult>
 80072fa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80072fc:	4604      	mov	r4, r0
 80072fe:	2b01      	cmp	r3, #1
 8007300:	dd7f      	ble.n	8007402 <_dtoa_r+0x8e2>
 8007302:	f04f 0800 	mov.w	r8, #0
 8007306:	6923      	ldr	r3, [r4, #16]
 8007308:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800730c:	6918      	ldr	r0, [r3, #16]
 800730e:	f000 fabb 	bl	8007888 <__hi0bits>
 8007312:	f1c0 0020 	rsb	r0, r0, #32
 8007316:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007318:	4418      	add	r0, r3
 800731a:	f010 001f 	ands.w	r0, r0, #31
 800731e:	f000 8092 	beq.w	8007446 <_dtoa_r+0x926>
 8007322:	f1c0 0320 	rsb	r3, r0, #32
 8007326:	2b04      	cmp	r3, #4
 8007328:	f340 808a 	ble.w	8007440 <_dtoa_r+0x920>
 800732c:	f1c0 001c 	rsb	r0, r0, #28
 8007330:	9b06      	ldr	r3, [sp, #24]
 8007332:	4407      	add	r7, r0
 8007334:	4403      	add	r3, r0
 8007336:	9306      	str	r3, [sp, #24]
 8007338:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800733a:	4403      	add	r3, r0
 800733c:	9309      	str	r3, [sp, #36]	; 0x24
 800733e:	9b06      	ldr	r3, [sp, #24]
 8007340:	2b00      	cmp	r3, #0
 8007342:	dd05      	ble.n	8007350 <_dtoa_r+0x830>
 8007344:	4659      	mov	r1, fp
 8007346:	461a      	mov	r2, r3
 8007348:	4628      	mov	r0, r5
 800734a:	f000 fc03 	bl	8007b54 <__lshift>
 800734e:	4683      	mov	fp, r0
 8007350:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007352:	2b00      	cmp	r3, #0
 8007354:	dd05      	ble.n	8007362 <_dtoa_r+0x842>
 8007356:	4621      	mov	r1, r4
 8007358:	461a      	mov	r2, r3
 800735a:	4628      	mov	r0, r5
 800735c:	f000 fbfa 	bl	8007b54 <__lshift>
 8007360:	4604      	mov	r4, r0
 8007362:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007364:	2b00      	cmp	r3, #0
 8007366:	d070      	beq.n	800744a <_dtoa_r+0x92a>
 8007368:	4621      	mov	r1, r4
 800736a:	4658      	mov	r0, fp
 800736c:	f000 fc62 	bl	8007c34 <__mcmp>
 8007370:	2800      	cmp	r0, #0
 8007372:	da6a      	bge.n	800744a <_dtoa_r+0x92a>
 8007374:	2300      	movs	r3, #0
 8007376:	4659      	mov	r1, fp
 8007378:	220a      	movs	r2, #10
 800737a:	4628      	mov	r0, r5
 800737c:	f000 fa3e 	bl	80077fc <__multadd>
 8007380:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007382:	4683      	mov	fp, r0
 8007384:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007388:	2b00      	cmp	r3, #0
 800738a:	f000 8194 	beq.w	80076b6 <_dtoa_r+0xb96>
 800738e:	4631      	mov	r1, r6
 8007390:	2300      	movs	r3, #0
 8007392:	220a      	movs	r2, #10
 8007394:	4628      	mov	r0, r5
 8007396:	f000 fa31 	bl	80077fc <__multadd>
 800739a:	f1b9 0f00 	cmp.w	r9, #0
 800739e:	4606      	mov	r6, r0
 80073a0:	f300 8093 	bgt.w	80074ca <_dtoa_r+0x9aa>
 80073a4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80073a6:	2b02      	cmp	r3, #2
 80073a8:	dc57      	bgt.n	800745a <_dtoa_r+0x93a>
 80073aa:	e08e      	b.n	80074ca <_dtoa_r+0x9aa>
 80073ac:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80073ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80073b2:	e757      	b.n	8007264 <_dtoa_r+0x744>
 80073b4:	9b08      	ldr	r3, [sp, #32]
 80073b6:	1e5c      	subs	r4, r3, #1
 80073b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073ba:	42a3      	cmp	r3, r4
 80073bc:	bfb7      	itett	lt
 80073be:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80073c0:	1b1c      	subge	r4, r3, r4
 80073c2:	1ae2      	sublt	r2, r4, r3
 80073c4:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80073c6:	bfbe      	ittt	lt
 80073c8:	940a      	strlt	r4, [sp, #40]	; 0x28
 80073ca:	189b      	addlt	r3, r3, r2
 80073cc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80073ce:	9b08      	ldr	r3, [sp, #32]
 80073d0:	bfb8      	it	lt
 80073d2:	2400      	movlt	r4, #0
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	bfbb      	ittet	lt
 80073d8:	9b06      	ldrlt	r3, [sp, #24]
 80073da:	9a08      	ldrlt	r2, [sp, #32]
 80073dc:	9f06      	ldrge	r7, [sp, #24]
 80073de:	1a9f      	sublt	r7, r3, r2
 80073e0:	bfac      	ite	ge
 80073e2:	9b08      	ldrge	r3, [sp, #32]
 80073e4:	2300      	movlt	r3, #0
 80073e6:	e73f      	b.n	8007268 <_dtoa_r+0x748>
 80073e8:	3fe00000 	.word	0x3fe00000
 80073ec:	40240000 	.word	0x40240000
 80073f0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80073f2:	9f06      	ldr	r7, [sp, #24]
 80073f4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80073f6:	e742      	b.n	800727e <_dtoa_r+0x75e>
 80073f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80073fa:	e76b      	b.n	80072d4 <_dtoa_r+0x7b4>
 80073fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80073fe:	2b01      	cmp	r3, #1
 8007400:	dc19      	bgt.n	8007436 <_dtoa_r+0x916>
 8007402:	9b04      	ldr	r3, [sp, #16]
 8007404:	b9bb      	cbnz	r3, 8007436 <_dtoa_r+0x916>
 8007406:	9b05      	ldr	r3, [sp, #20]
 8007408:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800740c:	b99b      	cbnz	r3, 8007436 <_dtoa_r+0x916>
 800740e:	9b05      	ldr	r3, [sp, #20]
 8007410:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007414:	0d1b      	lsrs	r3, r3, #20
 8007416:	051b      	lsls	r3, r3, #20
 8007418:	b183      	cbz	r3, 800743c <_dtoa_r+0x91c>
 800741a:	f04f 0801 	mov.w	r8, #1
 800741e:	9b06      	ldr	r3, [sp, #24]
 8007420:	3301      	adds	r3, #1
 8007422:	9306      	str	r3, [sp, #24]
 8007424:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007426:	3301      	adds	r3, #1
 8007428:	9309      	str	r3, [sp, #36]	; 0x24
 800742a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800742c:	2b00      	cmp	r3, #0
 800742e:	f47f af6a 	bne.w	8007306 <_dtoa_r+0x7e6>
 8007432:	2001      	movs	r0, #1
 8007434:	e76f      	b.n	8007316 <_dtoa_r+0x7f6>
 8007436:	f04f 0800 	mov.w	r8, #0
 800743a:	e7f6      	b.n	800742a <_dtoa_r+0x90a>
 800743c:	4698      	mov	r8, r3
 800743e:	e7f4      	b.n	800742a <_dtoa_r+0x90a>
 8007440:	f43f af7d 	beq.w	800733e <_dtoa_r+0x81e>
 8007444:	4618      	mov	r0, r3
 8007446:	301c      	adds	r0, #28
 8007448:	e772      	b.n	8007330 <_dtoa_r+0x810>
 800744a:	9b08      	ldr	r3, [sp, #32]
 800744c:	2b00      	cmp	r3, #0
 800744e:	dc36      	bgt.n	80074be <_dtoa_r+0x99e>
 8007450:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007452:	2b02      	cmp	r3, #2
 8007454:	dd33      	ble.n	80074be <_dtoa_r+0x99e>
 8007456:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800745a:	f1b9 0f00 	cmp.w	r9, #0
 800745e:	d10d      	bne.n	800747c <_dtoa_r+0x95c>
 8007460:	4621      	mov	r1, r4
 8007462:	464b      	mov	r3, r9
 8007464:	2205      	movs	r2, #5
 8007466:	4628      	mov	r0, r5
 8007468:	f000 f9c8 	bl	80077fc <__multadd>
 800746c:	4601      	mov	r1, r0
 800746e:	4604      	mov	r4, r0
 8007470:	4658      	mov	r0, fp
 8007472:	f000 fbdf 	bl	8007c34 <__mcmp>
 8007476:	2800      	cmp	r0, #0
 8007478:	f73f adb8 	bgt.w	8006fec <_dtoa_r+0x4cc>
 800747c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800747e:	9f03      	ldr	r7, [sp, #12]
 8007480:	ea6f 0a03 	mvn.w	sl, r3
 8007484:	f04f 0800 	mov.w	r8, #0
 8007488:	4621      	mov	r1, r4
 800748a:	4628      	mov	r0, r5
 800748c:	f000 f994 	bl	80077b8 <_Bfree>
 8007490:	2e00      	cmp	r6, #0
 8007492:	f43f aea7 	beq.w	80071e4 <_dtoa_r+0x6c4>
 8007496:	f1b8 0f00 	cmp.w	r8, #0
 800749a:	d005      	beq.n	80074a8 <_dtoa_r+0x988>
 800749c:	45b0      	cmp	r8, r6
 800749e:	d003      	beq.n	80074a8 <_dtoa_r+0x988>
 80074a0:	4641      	mov	r1, r8
 80074a2:	4628      	mov	r0, r5
 80074a4:	f000 f988 	bl	80077b8 <_Bfree>
 80074a8:	4631      	mov	r1, r6
 80074aa:	4628      	mov	r0, r5
 80074ac:	f000 f984 	bl	80077b8 <_Bfree>
 80074b0:	e698      	b.n	80071e4 <_dtoa_r+0x6c4>
 80074b2:	2400      	movs	r4, #0
 80074b4:	4626      	mov	r6, r4
 80074b6:	e7e1      	b.n	800747c <_dtoa_r+0x95c>
 80074b8:	46c2      	mov	sl, r8
 80074ba:	4626      	mov	r6, r4
 80074bc:	e596      	b.n	8006fec <_dtoa_r+0x4cc>
 80074be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	f000 80fd 	beq.w	80076c4 <_dtoa_r+0xba4>
 80074ca:	2f00      	cmp	r7, #0
 80074cc:	dd05      	ble.n	80074da <_dtoa_r+0x9ba>
 80074ce:	4631      	mov	r1, r6
 80074d0:	463a      	mov	r2, r7
 80074d2:	4628      	mov	r0, r5
 80074d4:	f000 fb3e 	bl	8007b54 <__lshift>
 80074d8:	4606      	mov	r6, r0
 80074da:	f1b8 0f00 	cmp.w	r8, #0
 80074de:	d05c      	beq.n	800759a <_dtoa_r+0xa7a>
 80074e0:	4628      	mov	r0, r5
 80074e2:	6871      	ldr	r1, [r6, #4]
 80074e4:	f000 f928 	bl	8007738 <_Balloc>
 80074e8:	4607      	mov	r7, r0
 80074ea:	b928      	cbnz	r0, 80074f8 <_dtoa_r+0x9d8>
 80074ec:	4602      	mov	r2, r0
 80074ee:	f240 21ea 	movw	r1, #746	; 0x2ea
 80074f2:	4b7f      	ldr	r3, [pc, #508]	; (80076f0 <_dtoa_r+0xbd0>)
 80074f4:	f7ff bb28 	b.w	8006b48 <_dtoa_r+0x28>
 80074f8:	6932      	ldr	r2, [r6, #16]
 80074fa:	f106 010c 	add.w	r1, r6, #12
 80074fe:	3202      	adds	r2, #2
 8007500:	0092      	lsls	r2, r2, #2
 8007502:	300c      	adds	r0, #12
 8007504:	f7fe fcde 	bl	8005ec4 <memcpy>
 8007508:	2201      	movs	r2, #1
 800750a:	4639      	mov	r1, r7
 800750c:	4628      	mov	r0, r5
 800750e:	f000 fb21 	bl	8007b54 <__lshift>
 8007512:	46b0      	mov	r8, r6
 8007514:	4606      	mov	r6, r0
 8007516:	9b03      	ldr	r3, [sp, #12]
 8007518:	3301      	adds	r3, #1
 800751a:	9308      	str	r3, [sp, #32]
 800751c:	9b03      	ldr	r3, [sp, #12]
 800751e:	444b      	add	r3, r9
 8007520:	930a      	str	r3, [sp, #40]	; 0x28
 8007522:	9b04      	ldr	r3, [sp, #16]
 8007524:	f003 0301 	and.w	r3, r3, #1
 8007528:	9309      	str	r3, [sp, #36]	; 0x24
 800752a:	9b08      	ldr	r3, [sp, #32]
 800752c:	4621      	mov	r1, r4
 800752e:	3b01      	subs	r3, #1
 8007530:	4658      	mov	r0, fp
 8007532:	9304      	str	r3, [sp, #16]
 8007534:	f7ff fa68 	bl	8006a08 <quorem>
 8007538:	4603      	mov	r3, r0
 800753a:	4641      	mov	r1, r8
 800753c:	3330      	adds	r3, #48	; 0x30
 800753e:	9006      	str	r0, [sp, #24]
 8007540:	4658      	mov	r0, fp
 8007542:	930b      	str	r3, [sp, #44]	; 0x2c
 8007544:	f000 fb76 	bl	8007c34 <__mcmp>
 8007548:	4632      	mov	r2, r6
 800754a:	4681      	mov	r9, r0
 800754c:	4621      	mov	r1, r4
 800754e:	4628      	mov	r0, r5
 8007550:	f000 fb8c 	bl	8007c6c <__mdiff>
 8007554:	68c2      	ldr	r2, [r0, #12]
 8007556:	4607      	mov	r7, r0
 8007558:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800755a:	bb02      	cbnz	r2, 800759e <_dtoa_r+0xa7e>
 800755c:	4601      	mov	r1, r0
 800755e:	4658      	mov	r0, fp
 8007560:	f000 fb68 	bl	8007c34 <__mcmp>
 8007564:	4602      	mov	r2, r0
 8007566:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007568:	4639      	mov	r1, r7
 800756a:	4628      	mov	r0, r5
 800756c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8007570:	f000 f922 	bl	80077b8 <_Bfree>
 8007574:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007576:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007578:	9f08      	ldr	r7, [sp, #32]
 800757a:	ea43 0102 	orr.w	r1, r3, r2
 800757e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007580:	430b      	orrs	r3, r1
 8007582:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007584:	d10d      	bne.n	80075a2 <_dtoa_r+0xa82>
 8007586:	2b39      	cmp	r3, #57	; 0x39
 8007588:	d029      	beq.n	80075de <_dtoa_r+0xabe>
 800758a:	f1b9 0f00 	cmp.w	r9, #0
 800758e:	dd01      	ble.n	8007594 <_dtoa_r+0xa74>
 8007590:	9b06      	ldr	r3, [sp, #24]
 8007592:	3331      	adds	r3, #49	; 0x31
 8007594:	9a04      	ldr	r2, [sp, #16]
 8007596:	7013      	strb	r3, [r2, #0]
 8007598:	e776      	b.n	8007488 <_dtoa_r+0x968>
 800759a:	4630      	mov	r0, r6
 800759c:	e7b9      	b.n	8007512 <_dtoa_r+0x9f2>
 800759e:	2201      	movs	r2, #1
 80075a0:	e7e2      	b.n	8007568 <_dtoa_r+0xa48>
 80075a2:	f1b9 0f00 	cmp.w	r9, #0
 80075a6:	db06      	blt.n	80075b6 <_dtoa_r+0xa96>
 80075a8:	9922      	ldr	r1, [sp, #136]	; 0x88
 80075aa:	ea41 0909 	orr.w	r9, r1, r9
 80075ae:	9909      	ldr	r1, [sp, #36]	; 0x24
 80075b0:	ea59 0101 	orrs.w	r1, r9, r1
 80075b4:	d120      	bne.n	80075f8 <_dtoa_r+0xad8>
 80075b6:	2a00      	cmp	r2, #0
 80075b8:	ddec      	ble.n	8007594 <_dtoa_r+0xa74>
 80075ba:	4659      	mov	r1, fp
 80075bc:	2201      	movs	r2, #1
 80075be:	4628      	mov	r0, r5
 80075c0:	9308      	str	r3, [sp, #32]
 80075c2:	f000 fac7 	bl	8007b54 <__lshift>
 80075c6:	4621      	mov	r1, r4
 80075c8:	4683      	mov	fp, r0
 80075ca:	f000 fb33 	bl	8007c34 <__mcmp>
 80075ce:	2800      	cmp	r0, #0
 80075d0:	9b08      	ldr	r3, [sp, #32]
 80075d2:	dc02      	bgt.n	80075da <_dtoa_r+0xaba>
 80075d4:	d1de      	bne.n	8007594 <_dtoa_r+0xa74>
 80075d6:	07da      	lsls	r2, r3, #31
 80075d8:	d5dc      	bpl.n	8007594 <_dtoa_r+0xa74>
 80075da:	2b39      	cmp	r3, #57	; 0x39
 80075dc:	d1d8      	bne.n	8007590 <_dtoa_r+0xa70>
 80075de:	2339      	movs	r3, #57	; 0x39
 80075e0:	9a04      	ldr	r2, [sp, #16]
 80075e2:	7013      	strb	r3, [r2, #0]
 80075e4:	463b      	mov	r3, r7
 80075e6:	461f      	mov	r7, r3
 80075e8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80075ec:	3b01      	subs	r3, #1
 80075ee:	2a39      	cmp	r2, #57	; 0x39
 80075f0:	d050      	beq.n	8007694 <_dtoa_r+0xb74>
 80075f2:	3201      	adds	r2, #1
 80075f4:	701a      	strb	r2, [r3, #0]
 80075f6:	e747      	b.n	8007488 <_dtoa_r+0x968>
 80075f8:	2a00      	cmp	r2, #0
 80075fa:	dd03      	ble.n	8007604 <_dtoa_r+0xae4>
 80075fc:	2b39      	cmp	r3, #57	; 0x39
 80075fe:	d0ee      	beq.n	80075de <_dtoa_r+0xabe>
 8007600:	3301      	adds	r3, #1
 8007602:	e7c7      	b.n	8007594 <_dtoa_r+0xa74>
 8007604:	9a08      	ldr	r2, [sp, #32]
 8007606:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007608:	f802 3c01 	strb.w	r3, [r2, #-1]
 800760c:	428a      	cmp	r2, r1
 800760e:	d02a      	beq.n	8007666 <_dtoa_r+0xb46>
 8007610:	4659      	mov	r1, fp
 8007612:	2300      	movs	r3, #0
 8007614:	220a      	movs	r2, #10
 8007616:	4628      	mov	r0, r5
 8007618:	f000 f8f0 	bl	80077fc <__multadd>
 800761c:	45b0      	cmp	r8, r6
 800761e:	4683      	mov	fp, r0
 8007620:	f04f 0300 	mov.w	r3, #0
 8007624:	f04f 020a 	mov.w	r2, #10
 8007628:	4641      	mov	r1, r8
 800762a:	4628      	mov	r0, r5
 800762c:	d107      	bne.n	800763e <_dtoa_r+0xb1e>
 800762e:	f000 f8e5 	bl	80077fc <__multadd>
 8007632:	4680      	mov	r8, r0
 8007634:	4606      	mov	r6, r0
 8007636:	9b08      	ldr	r3, [sp, #32]
 8007638:	3301      	adds	r3, #1
 800763a:	9308      	str	r3, [sp, #32]
 800763c:	e775      	b.n	800752a <_dtoa_r+0xa0a>
 800763e:	f000 f8dd 	bl	80077fc <__multadd>
 8007642:	4631      	mov	r1, r6
 8007644:	4680      	mov	r8, r0
 8007646:	2300      	movs	r3, #0
 8007648:	220a      	movs	r2, #10
 800764a:	4628      	mov	r0, r5
 800764c:	f000 f8d6 	bl	80077fc <__multadd>
 8007650:	4606      	mov	r6, r0
 8007652:	e7f0      	b.n	8007636 <_dtoa_r+0xb16>
 8007654:	f1b9 0f00 	cmp.w	r9, #0
 8007658:	bfcc      	ite	gt
 800765a:	464f      	movgt	r7, r9
 800765c:	2701      	movle	r7, #1
 800765e:	f04f 0800 	mov.w	r8, #0
 8007662:	9a03      	ldr	r2, [sp, #12]
 8007664:	4417      	add	r7, r2
 8007666:	4659      	mov	r1, fp
 8007668:	2201      	movs	r2, #1
 800766a:	4628      	mov	r0, r5
 800766c:	9308      	str	r3, [sp, #32]
 800766e:	f000 fa71 	bl	8007b54 <__lshift>
 8007672:	4621      	mov	r1, r4
 8007674:	4683      	mov	fp, r0
 8007676:	f000 fadd 	bl	8007c34 <__mcmp>
 800767a:	2800      	cmp	r0, #0
 800767c:	dcb2      	bgt.n	80075e4 <_dtoa_r+0xac4>
 800767e:	d102      	bne.n	8007686 <_dtoa_r+0xb66>
 8007680:	9b08      	ldr	r3, [sp, #32]
 8007682:	07db      	lsls	r3, r3, #31
 8007684:	d4ae      	bmi.n	80075e4 <_dtoa_r+0xac4>
 8007686:	463b      	mov	r3, r7
 8007688:	461f      	mov	r7, r3
 800768a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800768e:	2a30      	cmp	r2, #48	; 0x30
 8007690:	d0fa      	beq.n	8007688 <_dtoa_r+0xb68>
 8007692:	e6f9      	b.n	8007488 <_dtoa_r+0x968>
 8007694:	9a03      	ldr	r2, [sp, #12]
 8007696:	429a      	cmp	r2, r3
 8007698:	d1a5      	bne.n	80075e6 <_dtoa_r+0xac6>
 800769a:	2331      	movs	r3, #49	; 0x31
 800769c:	f10a 0a01 	add.w	sl, sl, #1
 80076a0:	e779      	b.n	8007596 <_dtoa_r+0xa76>
 80076a2:	4b14      	ldr	r3, [pc, #80]	; (80076f4 <_dtoa_r+0xbd4>)
 80076a4:	f7ff baa8 	b.w	8006bf8 <_dtoa_r+0xd8>
 80076a8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	f47f aa81 	bne.w	8006bb2 <_dtoa_r+0x92>
 80076b0:	4b11      	ldr	r3, [pc, #68]	; (80076f8 <_dtoa_r+0xbd8>)
 80076b2:	f7ff baa1 	b.w	8006bf8 <_dtoa_r+0xd8>
 80076b6:	f1b9 0f00 	cmp.w	r9, #0
 80076ba:	dc03      	bgt.n	80076c4 <_dtoa_r+0xba4>
 80076bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80076be:	2b02      	cmp	r3, #2
 80076c0:	f73f aecb 	bgt.w	800745a <_dtoa_r+0x93a>
 80076c4:	9f03      	ldr	r7, [sp, #12]
 80076c6:	4621      	mov	r1, r4
 80076c8:	4658      	mov	r0, fp
 80076ca:	f7ff f99d 	bl	8006a08 <quorem>
 80076ce:	9a03      	ldr	r2, [sp, #12]
 80076d0:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80076d4:	f807 3b01 	strb.w	r3, [r7], #1
 80076d8:	1aba      	subs	r2, r7, r2
 80076da:	4591      	cmp	r9, r2
 80076dc:	ddba      	ble.n	8007654 <_dtoa_r+0xb34>
 80076de:	4659      	mov	r1, fp
 80076e0:	2300      	movs	r3, #0
 80076e2:	220a      	movs	r2, #10
 80076e4:	4628      	mov	r0, r5
 80076e6:	f000 f889 	bl	80077fc <__multadd>
 80076ea:	4683      	mov	fp, r0
 80076ec:	e7eb      	b.n	80076c6 <_dtoa_r+0xba6>
 80076ee:	bf00      	nop
 80076f0:	08009453 	.word	0x08009453
 80076f4:	080093b0 	.word	0x080093b0
 80076f8:	080093d4 	.word	0x080093d4

080076fc <_localeconv_r>:
 80076fc:	4800      	ldr	r0, [pc, #0]	; (8007700 <_localeconv_r+0x4>)
 80076fe:	4770      	bx	lr
 8007700:	20000194 	.word	0x20000194

08007704 <memchr>:
 8007704:	4603      	mov	r3, r0
 8007706:	b510      	push	{r4, lr}
 8007708:	b2c9      	uxtb	r1, r1
 800770a:	4402      	add	r2, r0
 800770c:	4293      	cmp	r3, r2
 800770e:	4618      	mov	r0, r3
 8007710:	d101      	bne.n	8007716 <memchr+0x12>
 8007712:	2000      	movs	r0, #0
 8007714:	e003      	b.n	800771e <memchr+0x1a>
 8007716:	7804      	ldrb	r4, [r0, #0]
 8007718:	3301      	adds	r3, #1
 800771a:	428c      	cmp	r4, r1
 800771c:	d1f6      	bne.n	800770c <memchr+0x8>
 800771e:	bd10      	pop	{r4, pc}

08007720 <__malloc_lock>:
 8007720:	4801      	ldr	r0, [pc, #4]	; (8007728 <__malloc_lock+0x8>)
 8007722:	f7fb b903 	b.w	800292c <__retarget_lock_acquire_recursive>
 8007726:	bf00      	nop
 8007728:	20000a28 	.word	0x20000a28

0800772c <__malloc_unlock>:
 800772c:	4801      	ldr	r0, [pc, #4]	; (8007734 <__malloc_unlock+0x8>)
 800772e:	f7fb b911 	b.w	8002954 <__retarget_lock_release_recursive>
 8007732:	bf00      	nop
 8007734:	20000a28 	.word	0x20000a28

08007738 <_Balloc>:
 8007738:	b570      	push	{r4, r5, r6, lr}
 800773a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800773c:	4604      	mov	r4, r0
 800773e:	460d      	mov	r5, r1
 8007740:	b976      	cbnz	r6, 8007760 <_Balloc+0x28>
 8007742:	2010      	movs	r0, #16
 8007744:	f7fe fbb6 	bl	8005eb4 <malloc>
 8007748:	4602      	mov	r2, r0
 800774a:	6260      	str	r0, [r4, #36]	; 0x24
 800774c:	b920      	cbnz	r0, 8007758 <_Balloc+0x20>
 800774e:	2166      	movs	r1, #102	; 0x66
 8007750:	4b17      	ldr	r3, [pc, #92]	; (80077b0 <_Balloc+0x78>)
 8007752:	4818      	ldr	r0, [pc, #96]	; (80077b4 <_Balloc+0x7c>)
 8007754:	f000 fce2 	bl	800811c <__assert_func>
 8007758:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800775c:	6006      	str	r6, [r0, #0]
 800775e:	60c6      	str	r6, [r0, #12]
 8007760:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007762:	68f3      	ldr	r3, [r6, #12]
 8007764:	b183      	cbz	r3, 8007788 <_Balloc+0x50>
 8007766:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007768:	68db      	ldr	r3, [r3, #12]
 800776a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800776e:	b9b8      	cbnz	r0, 80077a0 <_Balloc+0x68>
 8007770:	2101      	movs	r1, #1
 8007772:	fa01 f605 	lsl.w	r6, r1, r5
 8007776:	1d72      	adds	r2, r6, #5
 8007778:	4620      	mov	r0, r4
 800777a:	0092      	lsls	r2, r2, #2
 800777c:	f000 fb5e 	bl	8007e3c <_calloc_r>
 8007780:	b160      	cbz	r0, 800779c <_Balloc+0x64>
 8007782:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007786:	e00e      	b.n	80077a6 <_Balloc+0x6e>
 8007788:	2221      	movs	r2, #33	; 0x21
 800778a:	2104      	movs	r1, #4
 800778c:	4620      	mov	r0, r4
 800778e:	f000 fb55 	bl	8007e3c <_calloc_r>
 8007792:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007794:	60f0      	str	r0, [r6, #12]
 8007796:	68db      	ldr	r3, [r3, #12]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d1e4      	bne.n	8007766 <_Balloc+0x2e>
 800779c:	2000      	movs	r0, #0
 800779e:	bd70      	pop	{r4, r5, r6, pc}
 80077a0:	6802      	ldr	r2, [r0, #0]
 80077a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80077a6:	2300      	movs	r3, #0
 80077a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80077ac:	e7f7      	b.n	800779e <_Balloc+0x66>
 80077ae:	bf00      	nop
 80077b0:	080093e1 	.word	0x080093e1
 80077b4:	08009464 	.word	0x08009464

080077b8 <_Bfree>:
 80077b8:	b570      	push	{r4, r5, r6, lr}
 80077ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80077bc:	4605      	mov	r5, r0
 80077be:	460c      	mov	r4, r1
 80077c0:	b976      	cbnz	r6, 80077e0 <_Bfree+0x28>
 80077c2:	2010      	movs	r0, #16
 80077c4:	f7fe fb76 	bl	8005eb4 <malloc>
 80077c8:	4602      	mov	r2, r0
 80077ca:	6268      	str	r0, [r5, #36]	; 0x24
 80077cc:	b920      	cbnz	r0, 80077d8 <_Bfree+0x20>
 80077ce:	218a      	movs	r1, #138	; 0x8a
 80077d0:	4b08      	ldr	r3, [pc, #32]	; (80077f4 <_Bfree+0x3c>)
 80077d2:	4809      	ldr	r0, [pc, #36]	; (80077f8 <_Bfree+0x40>)
 80077d4:	f000 fca2 	bl	800811c <__assert_func>
 80077d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80077dc:	6006      	str	r6, [r0, #0]
 80077de:	60c6      	str	r6, [r0, #12]
 80077e0:	b13c      	cbz	r4, 80077f2 <_Bfree+0x3a>
 80077e2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80077e4:	6862      	ldr	r2, [r4, #4]
 80077e6:	68db      	ldr	r3, [r3, #12]
 80077e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80077ec:	6021      	str	r1, [r4, #0]
 80077ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80077f2:	bd70      	pop	{r4, r5, r6, pc}
 80077f4:	080093e1 	.word	0x080093e1
 80077f8:	08009464 	.word	0x08009464

080077fc <__multadd>:
 80077fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007800:	4607      	mov	r7, r0
 8007802:	460c      	mov	r4, r1
 8007804:	461e      	mov	r6, r3
 8007806:	2000      	movs	r0, #0
 8007808:	690d      	ldr	r5, [r1, #16]
 800780a:	f101 0c14 	add.w	ip, r1, #20
 800780e:	f8dc 3000 	ldr.w	r3, [ip]
 8007812:	3001      	adds	r0, #1
 8007814:	b299      	uxth	r1, r3
 8007816:	fb02 6101 	mla	r1, r2, r1, r6
 800781a:	0c1e      	lsrs	r6, r3, #16
 800781c:	0c0b      	lsrs	r3, r1, #16
 800781e:	fb02 3306 	mla	r3, r2, r6, r3
 8007822:	b289      	uxth	r1, r1
 8007824:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007828:	4285      	cmp	r5, r0
 800782a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800782e:	f84c 1b04 	str.w	r1, [ip], #4
 8007832:	dcec      	bgt.n	800780e <__multadd+0x12>
 8007834:	b30e      	cbz	r6, 800787a <__multadd+0x7e>
 8007836:	68a3      	ldr	r3, [r4, #8]
 8007838:	42ab      	cmp	r3, r5
 800783a:	dc19      	bgt.n	8007870 <__multadd+0x74>
 800783c:	6861      	ldr	r1, [r4, #4]
 800783e:	4638      	mov	r0, r7
 8007840:	3101      	adds	r1, #1
 8007842:	f7ff ff79 	bl	8007738 <_Balloc>
 8007846:	4680      	mov	r8, r0
 8007848:	b928      	cbnz	r0, 8007856 <__multadd+0x5a>
 800784a:	4602      	mov	r2, r0
 800784c:	21b5      	movs	r1, #181	; 0xb5
 800784e:	4b0c      	ldr	r3, [pc, #48]	; (8007880 <__multadd+0x84>)
 8007850:	480c      	ldr	r0, [pc, #48]	; (8007884 <__multadd+0x88>)
 8007852:	f000 fc63 	bl	800811c <__assert_func>
 8007856:	6922      	ldr	r2, [r4, #16]
 8007858:	f104 010c 	add.w	r1, r4, #12
 800785c:	3202      	adds	r2, #2
 800785e:	0092      	lsls	r2, r2, #2
 8007860:	300c      	adds	r0, #12
 8007862:	f7fe fb2f 	bl	8005ec4 <memcpy>
 8007866:	4621      	mov	r1, r4
 8007868:	4638      	mov	r0, r7
 800786a:	f7ff ffa5 	bl	80077b8 <_Bfree>
 800786e:	4644      	mov	r4, r8
 8007870:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007874:	3501      	adds	r5, #1
 8007876:	615e      	str	r6, [r3, #20]
 8007878:	6125      	str	r5, [r4, #16]
 800787a:	4620      	mov	r0, r4
 800787c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007880:	08009453 	.word	0x08009453
 8007884:	08009464 	.word	0x08009464

08007888 <__hi0bits>:
 8007888:	0c02      	lsrs	r2, r0, #16
 800788a:	0412      	lsls	r2, r2, #16
 800788c:	4603      	mov	r3, r0
 800788e:	b9ca      	cbnz	r2, 80078c4 <__hi0bits+0x3c>
 8007890:	0403      	lsls	r3, r0, #16
 8007892:	2010      	movs	r0, #16
 8007894:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007898:	bf04      	itt	eq
 800789a:	021b      	lsleq	r3, r3, #8
 800789c:	3008      	addeq	r0, #8
 800789e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80078a2:	bf04      	itt	eq
 80078a4:	011b      	lsleq	r3, r3, #4
 80078a6:	3004      	addeq	r0, #4
 80078a8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80078ac:	bf04      	itt	eq
 80078ae:	009b      	lsleq	r3, r3, #2
 80078b0:	3002      	addeq	r0, #2
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	db05      	blt.n	80078c2 <__hi0bits+0x3a>
 80078b6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80078ba:	f100 0001 	add.w	r0, r0, #1
 80078be:	bf08      	it	eq
 80078c0:	2020      	moveq	r0, #32
 80078c2:	4770      	bx	lr
 80078c4:	2000      	movs	r0, #0
 80078c6:	e7e5      	b.n	8007894 <__hi0bits+0xc>

080078c8 <__lo0bits>:
 80078c8:	6803      	ldr	r3, [r0, #0]
 80078ca:	4602      	mov	r2, r0
 80078cc:	f013 0007 	ands.w	r0, r3, #7
 80078d0:	d00b      	beq.n	80078ea <__lo0bits+0x22>
 80078d2:	07d9      	lsls	r1, r3, #31
 80078d4:	d421      	bmi.n	800791a <__lo0bits+0x52>
 80078d6:	0798      	lsls	r0, r3, #30
 80078d8:	bf49      	itett	mi
 80078da:	085b      	lsrmi	r3, r3, #1
 80078dc:	089b      	lsrpl	r3, r3, #2
 80078de:	2001      	movmi	r0, #1
 80078e0:	6013      	strmi	r3, [r2, #0]
 80078e2:	bf5c      	itt	pl
 80078e4:	2002      	movpl	r0, #2
 80078e6:	6013      	strpl	r3, [r2, #0]
 80078e8:	4770      	bx	lr
 80078ea:	b299      	uxth	r1, r3
 80078ec:	b909      	cbnz	r1, 80078f2 <__lo0bits+0x2a>
 80078ee:	2010      	movs	r0, #16
 80078f0:	0c1b      	lsrs	r3, r3, #16
 80078f2:	b2d9      	uxtb	r1, r3
 80078f4:	b909      	cbnz	r1, 80078fa <__lo0bits+0x32>
 80078f6:	3008      	adds	r0, #8
 80078f8:	0a1b      	lsrs	r3, r3, #8
 80078fa:	0719      	lsls	r1, r3, #28
 80078fc:	bf04      	itt	eq
 80078fe:	091b      	lsreq	r3, r3, #4
 8007900:	3004      	addeq	r0, #4
 8007902:	0799      	lsls	r1, r3, #30
 8007904:	bf04      	itt	eq
 8007906:	089b      	lsreq	r3, r3, #2
 8007908:	3002      	addeq	r0, #2
 800790a:	07d9      	lsls	r1, r3, #31
 800790c:	d403      	bmi.n	8007916 <__lo0bits+0x4e>
 800790e:	085b      	lsrs	r3, r3, #1
 8007910:	f100 0001 	add.w	r0, r0, #1
 8007914:	d003      	beq.n	800791e <__lo0bits+0x56>
 8007916:	6013      	str	r3, [r2, #0]
 8007918:	4770      	bx	lr
 800791a:	2000      	movs	r0, #0
 800791c:	4770      	bx	lr
 800791e:	2020      	movs	r0, #32
 8007920:	4770      	bx	lr
	...

08007924 <__i2b>:
 8007924:	b510      	push	{r4, lr}
 8007926:	460c      	mov	r4, r1
 8007928:	2101      	movs	r1, #1
 800792a:	f7ff ff05 	bl	8007738 <_Balloc>
 800792e:	4602      	mov	r2, r0
 8007930:	b928      	cbnz	r0, 800793e <__i2b+0x1a>
 8007932:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007936:	4b04      	ldr	r3, [pc, #16]	; (8007948 <__i2b+0x24>)
 8007938:	4804      	ldr	r0, [pc, #16]	; (800794c <__i2b+0x28>)
 800793a:	f000 fbef 	bl	800811c <__assert_func>
 800793e:	2301      	movs	r3, #1
 8007940:	6144      	str	r4, [r0, #20]
 8007942:	6103      	str	r3, [r0, #16]
 8007944:	bd10      	pop	{r4, pc}
 8007946:	bf00      	nop
 8007948:	08009453 	.word	0x08009453
 800794c:	08009464 	.word	0x08009464

08007950 <__multiply>:
 8007950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007954:	4691      	mov	r9, r2
 8007956:	690a      	ldr	r2, [r1, #16]
 8007958:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800795c:	460c      	mov	r4, r1
 800795e:	429a      	cmp	r2, r3
 8007960:	bfbe      	ittt	lt
 8007962:	460b      	movlt	r3, r1
 8007964:	464c      	movlt	r4, r9
 8007966:	4699      	movlt	r9, r3
 8007968:	6927      	ldr	r7, [r4, #16]
 800796a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800796e:	68a3      	ldr	r3, [r4, #8]
 8007970:	6861      	ldr	r1, [r4, #4]
 8007972:	eb07 060a 	add.w	r6, r7, sl
 8007976:	42b3      	cmp	r3, r6
 8007978:	b085      	sub	sp, #20
 800797a:	bfb8      	it	lt
 800797c:	3101      	addlt	r1, #1
 800797e:	f7ff fedb 	bl	8007738 <_Balloc>
 8007982:	b930      	cbnz	r0, 8007992 <__multiply+0x42>
 8007984:	4602      	mov	r2, r0
 8007986:	f240 115d 	movw	r1, #349	; 0x15d
 800798a:	4b43      	ldr	r3, [pc, #268]	; (8007a98 <__multiply+0x148>)
 800798c:	4843      	ldr	r0, [pc, #268]	; (8007a9c <__multiply+0x14c>)
 800798e:	f000 fbc5 	bl	800811c <__assert_func>
 8007992:	f100 0514 	add.w	r5, r0, #20
 8007996:	462b      	mov	r3, r5
 8007998:	2200      	movs	r2, #0
 800799a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800799e:	4543      	cmp	r3, r8
 80079a0:	d321      	bcc.n	80079e6 <__multiply+0x96>
 80079a2:	f104 0314 	add.w	r3, r4, #20
 80079a6:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80079aa:	f109 0314 	add.w	r3, r9, #20
 80079ae:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80079b2:	9202      	str	r2, [sp, #8]
 80079b4:	1b3a      	subs	r2, r7, r4
 80079b6:	3a15      	subs	r2, #21
 80079b8:	f022 0203 	bic.w	r2, r2, #3
 80079bc:	3204      	adds	r2, #4
 80079be:	f104 0115 	add.w	r1, r4, #21
 80079c2:	428f      	cmp	r7, r1
 80079c4:	bf38      	it	cc
 80079c6:	2204      	movcc	r2, #4
 80079c8:	9201      	str	r2, [sp, #4]
 80079ca:	9a02      	ldr	r2, [sp, #8]
 80079cc:	9303      	str	r3, [sp, #12]
 80079ce:	429a      	cmp	r2, r3
 80079d0:	d80c      	bhi.n	80079ec <__multiply+0x9c>
 80079d2:	2e00      	cmp	r6, #0
 80079d4:	dd03      	ble.n	80079de <__multiply+0x8e>
 80079d6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d059      	beq.n	8007a92 <__multiply+0x142>
 80079de:	6106      	str	r6, [r0, #16]
 80079e0:	b005      	add	sp, #20
 80079e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079e6:	f843 2b04 	str.w	r2, [r3], #4
 80079ea:	e7d8      	b.n	800799e <__multiply+0x4e>
 80079ec:	f8b3 a000 	ldrh.w	sl, [r3]
 80079f0:	f1ba 0f00 	cmp.w	sl, #0
 80079f4:	d023      	beq.n	8007a3e <__multiply+0xee>
 80079f6:	46a9      	mov	r9, r5
 80079f8:	f04f 0c00 	mov.w	ip, #0
 80079fc:	f104 0e14 	add.w	lr, r4, #20
 8007a00:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007a04:	f8d9 1000 	ldr.w	r1, [r9]
 8007a08:	fa1f fb82 	uxth.w	fp, r2
 8007a0c:	b289      	uxth	r1, r1
 8007a0e:	fb0a 110b 	mla	r1, sl, fp, r1
 8007a12:	4461      	add	r1, ip
 8007a14:	f8d9 c000 	ldr.w	ip, [r9]
 8007a18:	0c12      	lsrs	r2, r2, #16
 8007a1a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007a1e:	fb0a c202 	mla	r2, sl, r2, ip
 8007a22:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007a26:	b289      	uxth	r1, r1
 8007a28:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007a2c:	4577      	cmp	r7, lr
 8007a2e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007a32:	f849 1b04 	str.w	r1, [r9], #4
 8007a36:	d8e3      	bhi.n	8007a00 <__multiply+0xb0>
 8007a38:	9a01      	ldr	r2, [sp, #4]
 8007a3a:	f845 c002 	str.w	ip, [r5, r2]
 8007a3e:	9a03      	ldr	r2, [sp, #12]
 8007a40:	3304      	adds	r3, #4
 8007a42:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007a46:	f1b9 0f00 	cmp.w	r9, #0
 8007a4a:	d020      	beq.n	8007a8e <__multiply+0x13e>
 8007a4c:	46ae      	mov	lr, r5
 8007a4e:	f04f 0a00 	mov.w	sl, #0
 8007a52:	6829      	ldr	r1, [r5, #0]
 8007a54:	f104 0c14 	add.w	ip, r4, #20
 8007a58:	f8bc b000 	ldrh.w	fp, [ip]
 8007a5c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007a60:	b289      	uxth	r1, r1
 8007a62:	fb09 220b 	mla	r2, r9, fp, r2
 8007a66:	4492      	add	sl, r2
 8007a68:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007a6c:	f84e 1b04 	str.w	r1, [lr], #4
 8007a70:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007a74:	f8be 1000 	ldrh.w	r1, [lr]
 8007a78:	0c12      	lsrs	r2, r2, #16
 8007a7a:	fb09 1102 	mla	r1, r9, r2, r1
 8007a7e:	4567      	cmp	r7, ip
 8007a80:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007a84:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007a88:	d8e6      	bhi.n	8007a58 <__multiply+0x108>
 8007a8a:	9a01      	ldr	r2, [sp, #4]
 8007a8c:	50a9      	str	r1, [r5, r2]
 8007a8e:	3504      	adds	r5, #4
 8007a90:	e79b      	b.n	80079ca <__multiply+0x7a>
 8007a92:	3e01      	subs	r6, #1
 8007a94:	e79d      	b.n	80079d2 <__multiply+0x82>
 8007a96:	bf00      	nop
 8007a98:	08009453 	.word	0x08009453
 8007a9c:	08009464 	.word	0x08009464

08007aa0 <__pow5mult>:
 8007aa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007aa4:	4615      	mov	r5, r2
 8007aa6:	f012 0203 	ands.w	r2, r2, #3
 8007aaa:	4606      	mov	r6, r0
 8007aac:	460f      	mov	r7, r1
 8007aae:	d007      	beq.n	8007ac0 <__pow5mult+0x20>
 8007ab0:	4c25      	ldr	r4, [pc, #148]	; (8007b48 <__pow5mult+0xa8>)
 8007ab2:	3a01      	subs	r2, #1
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007aba:	f7ff fe9f 	bl	80077fc <__multadd>
 8007abe:	4607      	mov	r7, r0
 8007ac0:	10ad      	asrs	r5, r5, #2
 8007ac2:	d03d      	beq.n	8007b40 <__pow5mult+0xa0>
 8007ac4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007ac6:	b97c      	cbnz	r4, 8007ae8 <__pow5mult+0x48>
 8007ac8:	2010      	movs	r0, #16
 8007aca:	f7fe f9f3 	bl	8005eb4 <malloc>
 8007ace:	4602      	mov	r2, r0
 8007ad0:	6270      	str	r0, [r6, #36]	; 0x24
 8007ad2:	b928      	cbnz	r0, 8007ae0 <__pow5mult+0x40>
 8007ad4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007ad8:	4b1c      	ldr	r3, [pc, #112]	; (8007b4c <__pow5mult+0xac>)
 8007ada:	481d      	ldr	r0, [pc, #116]	; (8007b50 <__pow5mult+0xb0>)
 8007adc:	f000 fb1e 	bl	800811c <__assert_func>
 8007ae0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007ae4:	6004      	str	r4, [r0, #0]
 8007ae6:	60c4      	str	r4, [r0, #12]
 8007ae8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007aec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007af0:	b94c      	cbnz	r4, 8007b06 <__pow5mult+0x66>
 8007af2:	f240 2171 	movw	r1, #625	; 0x271
 8007af6:	4630      	mov	r0, r6
 8007af8:	f7ff ff14 	bl	8007924 <__i2b>
 8007afc:	2300      	movs	r3, #0
 8007afe:	4604      	mov	r4, r0
 8007b00:	f8c8 0008 	str.w	r0, [r8, #8]
 8007b04:	6003      	str	r3, [r0, #0]
 8007b06:	f04f 0900 	mov.w	r9, #0
 8007b0a:	07eb      	lsls	r3, r5, #31
 8007b0c:	d50a      	bpl.n	8007b24 <__pow5mult+0x84>
 8007b0e:	4639      	mov	r1, r7
 8007b10:	4622      	mov	r2, r4
 8007b12:	4630      	mov	r0, r6
 8007b14:	f7ff ff1c 	bl	8007950 <__multiply>
 8007b18:	4680      	mov	r8, r0
 8007b1a:	4639      	mov	r1, r7
 8007b1c:	4630      	mov	r0, r6
 8007b1e:	f7ff fe4b 	bl	80077b8 <_Bfree>
 8007b22:	4647      	mov	r7, r8
 8007b24:	106d      	asrs	r5, r5, #1
 8007b26:	d00b      	beq.n	8007b40 <__pow5mult+0xa0>
 8007b28:	6820      	ldr	r0, [r4, #0]
 8007b2a:	b938      	cbnz	r0, 8007b3c <__pow5mult+0x9c>
 8007b2c:	4622      	mov	r2, r4
 8007b2e:	4621      	mov	r1, r4
 8007b30:	4630      	mov	r0, r6
 8007b32:	f7ff ff0d 	bl	8007950 <__multiply>
 8007b36:	6020      	str	r0, [r4, #0]
 8007b38:	f8c0 9000 	str.w	r9, [r0]
 8007b3c:	4604      	mov	r4, r0
 8007b3e:	e7e4      	b.n	8007b0a <__pow5mult+0x6a>
 8007b40:	4638      	mov	r0, r7
 8007b42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b46:	bf00      	nop
 8007b48:	080095b0 	.word	0x080095b0
 8007b4c:	080093e1 	.word	0x080093e1
 8007b50:	08009464 	.word	0x08009464

08007b54 <__lshift>:
 8007b54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b58:	460c      	mov	r4, r1
 8007b5a:	4607      	mov	r7, r0
 8007b5c:	4691      	mov	r9, r2
 8007b5e:	6923      	ldr	r3, [r4, #16]
 8007b60:	6849      	ldr	r1, [r1, #4]
 8007b62:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007b66:	68a3      	ldr	r3, [r4, #8]
 8007b68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007b6c:	f108 0601 	add.w	r6, r8, #1
 8007b70:	42b3      	cmp	r3, r6
 8007b72:	db0b      	blt.n	8007b8c <__lshift+0x38>
 8007b74:	4638      	mov	r0, r7
 8007b76:	f7ff fddf 	bl	8007738 <_Balloc>
 8007b7a:	4605      	mov	r5, r0
 8007b7c:	b948      	cbnz	r0, 8007b92 <__lshift+0x3e>
 8007b7e:	4602      	mov	r2, r0
 8007b80:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007b84:	4b29      	ldr	r3, [pc, #164]	; (8007c2c <__lshift+0xd8>)
 8007b86:	482a      	ldr	r0, [pc, #168]	; (8007c30 <__lshift+0xdc>)
 8007b88:	f000 fac8 	bl	800811c <__assert_func>
 8007b8c:	3101      	adds	r1, #1
 8007b8e:	005b      	lsls	r3, r3, #1
 8007b90:	e7ee      	b.n	8007b70 <__lshift+0x1c>
 8007b92:	2300      	movs	r3, #0
 8007b94:	f100 0114 	add.w	r1, r0, #20
 8007b98:	f100 0210 	add.w	r2, r0, #16
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	4553      	cmp	r3, sl
 8007ba0:	db37      	blt.n	8007c12 <__lshift+0xbe>
 8007ba2:	6920      	ldr	r0, [r4, #16]
 8007ba4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007ba8:	f104 0314 	add.w	r3, r4, #20
 8007bac:	f019 091f 	ands.w	r9, r9, #31
 8007bb0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007bb4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007bb8:	d02f      	beq.n	8007c1a <__lshift+0xc6>
 8007bba:	468a      	mov	sl, r1
 8007bbc:	f04f 0c00 	mov.w	ip, #0
 8007bc0:	f1c9 0e20 	rsb	lr, r9, #32
 8007bc4:	681a      	ldr	r2, [r3, #0]
 8007bc6:	fa02 f209 	lsl.w	r2, r2, r9
 8007bca:	ea42 020c 	orr.w	r2, r2, ip
 8007bce:	f84a 2b04 	str.w	r2, [sl], #4
 8007bd2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bd6:	4298      	cmp	r0, r3
 8007bd8:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007bdc:	d8f2      	bhi.n	8007bc4 <__lshift+0x70>
 8007bde:	1b03      	subs	r3, r0, r4
 8007be0:	3b15      	subs	r3, #21
 8007be2:	f023 0303 	bic.w	r3, r3, #3
 8007be6:	3304      	adds	r3, #4
 8007be8:	f104 0215 	add.w	r2, r4, #21
 8007bec:	4290      	cmp	r0, r2
 8007bee:	bf38      	it	cc
 8007bf0:	2304      	movcc	r3, #4
 8007bf2:	f841 c003 	str.w	ip, [r1, r3]
 8007bf6:	f1bc 0f00 	cmp.w	ip, #0
 8007bfa:	d001      	beq.n	8007c00 <__lshift+0xac>
 8007bfc:	f108 0602 	add.w	r6, r8, #2
 8007c00:	3e01      	subs	r6, #1
 8007c02:	4638      	mov	r0, r7
 8007c04:	4621      	mov	r1, r4
 8007c06:	612e      	str	r6, [r5, #16]
 8007c08:	f7ff fdd6 	bl	80077b8 <_Bfree>
 8007c0c:	4628      	mov	r0, r5
 8007c0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c12:	f842 0f04 	str.w	r0, [r2, #4]!
 8007c16:	3301      	adds	r3, #1
 8007c18:	e7c1      	b.n	8007b9e <__lshift+0x4a>
 8007c1a:	3904      	subs	r1, #4
 8007c1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c20:	4298      	cmp	r0, r3
 8007c22:	f841 2f04 	str.w	r2, [r1, #4]!
 8007c26:	d8f9      	bhi.n	8007c1c <__lshift+0xc8>
 8007c28:	e7ea      	b.n	8007c00 <__lshift+0xac>
 8007c2a:	bf00      	nop
 8007c2c:	08009453 	.word	0x08009453
 8007c30:	08009464 	.word	0x08009464

08007c34 <__mcmp>:
 8007c34:	4603      	mov	r3, r0
 8007c36:	690a      	ldr	r2, [r1, #16]
 8007c38:	6900      	ldr	r0, [r0, #16]
 8007c3a:	b530      	push	{r4, r5, lr}
 8007c3c:	1a80      	subs	r0, r0, r2
 8007c3e:	d10d      	bne.n	8007c5c <__mcmp+0x28>
 8007c40:	3314      	adds	r3, #20
 8007c42:	3114      	adds	r1, #20
 8007c44:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007c48:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007c4c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007c50:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007c54:	4295      	cmp	r5, r2
 8007c56:	d002      	beq.n	8007c5e <__mcmp+0x2a>
 8007c58:	d304      	bcc.n	8007c64 <__mcmp+0x30>
 8007c5a:	2001      	movs	r0, #1
 8007c5c:	bd30      	pop	{r4, r5, pc}
 8007c5e:	42a3      	cmp	r3, r4
 8007c60:	d3f4      	bcc.n	8007c4c <__mcmp+0x18>
 8007c62:	e7fb      	b.n	8007c5c <__mcmp+0x28>
 8007c64:	f04f 30ff 	mov.w	r0, #4294967295
 8007c68:	e7f8      	b.n	8007c5c <__mcmp+0x28>
	...

08007c6c <__mdiff>:
 8007c6c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c70:	460d      	mov	r5, r1
 8007c72:	4607      	mov	r7, r0
 8007c74:	4611      	mov	r1, r2
 8007c76:	4628      	mov	r0, r5
 8007c78:	4614      	mov	r4, r2
 8007c7a:	f7ff ffdb 	bl	8007c34 <__mcmp>
 8007c7e:	1e06      	subs	r6, r0, #0
 8007c80:	d111      	bne.n	8007ca6 <__mdiff+0x3a>
 8007c82:	4631      	mov	r1, r6
 8007c84:	4638      	mov	r0, r7
 8007c86:	f7ff fd57 	bl	8007738 <_Balloc>
 8007c8a:	4602      	mov	r2, r0
 8007c8c:	b928      	cbnz	r0, 8007c9a <__mdiff+0x2e>
 8007c8e:	f240 2132 	movw	r1, #562	; 0x232
 8007c92:	4b3a      	ldr	r3, [pc, #232]	; (8007d7c <__mdiff+0x110>)
 8007c94:	483a      	ldr	r0, [pc, #232]	; (8007d80 <__mdiff+0x114>)
 8007c96:	f000 fa41 	bl	800811c <__assert_func>
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007ca0:	4610      	mov	r0, r2
 8007ca2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ca6:	bfa4      	itt	ge
 8007ca8:	4623      	movge	r3, r4
 8007caa:	462c      	movge	r4, r5
 8007cac:	4638      	mov	r0, r7
 8007cae:	6861      	ldr	r1, [r4, #4]
 8007cb0:	bfa6      	itte	ge
 8007cb2:	461d      	movge	r5, r3
 8007cb4:	2600      	movge	r6, #0
 8007cb6:	2601      	movlt	r6, #1
 8007cb8:	f7ff fd3e 	bl	8007738 <_Balloc>
 8007cbc:	4602      	mov	r2, r0
 8007cbe:	b918      	cbnz	r0, 8007cc8 <__mdiff+0x5c>
 8007cc0:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007cc4:	4b2d      	ldr	r3, [pc, #180]	; (8007d7c <__mdiff+0x110>)
 8007cc6:	e7e5      	b.n	8007c94 <__mdiff+0x28>
 8007cc8:	f102 0814 	add.w	r8, r2, #20
 8007ccc:	46c2      	mov	sl, r8
 8007cce:	f04f 0c00 	mov.w	ip, #0
 8007cd2:	6927      	ldr	r7, [r4, #16]
 8007cd4:	60c6      	str	r6, [r0, #12]
 8007cd6:	692e      	ldr	r6, [r5, #16]
 8007cd8:	f104 0014 	add.w	r0, r4, #20
 8007cdc:	f105 0914 	add.w	r9, r5, #20
 8007ce0:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8007ce4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007ce8:	3410      	adds	r4, #16
 8007cea:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8007cee:	f859 3b04 	ldr.w	r3, [r9], #4
 8007cf2:	fa1f f18b 	uxth.w	r1, fp
 8007cf6:	448c      	add	ip, r1
 8007cf8:	b299      	uxth	r1, r3
 8007cfa:	0c1b      	lsrs	r3, r3, #16
 8007cfc:	ebac 0101 	sub.w	r1, ip, r1
 8007d00:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007d04:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007d08:	b289      	uxth	r1, r1
 8007d0a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007d0e:	454e      	cmp	r6, r9
 8007d10:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007d14:	f84a 3b04 	str.w	r3, [sl], #4
 8007d18:	d8e7      	bhi.n	8007cea <__mdiff+0x7e>
 8007d1a:	1b73      	subs	r3, r6, r5
 8007d1c:	3b15      	subs	r3, #21
 8007d1e:	f023 0303 	bic.w	r3, r3, #3
 8007d22:	3515      	adds	r5, #21
 8007d24:	3304      	adds	r3, #4
 8007d26:	42ae      	cmp	r6, r5
 8007d28:	bf38      	it	cc
 8007d2a:	2304      	movcc	r3, #4
 8007d2c:	4418      	add	r0, r3
 8007d2e:	4443      	add	r3, r8
 8007d30:	461e      	mov	r6, r3
 8007d32:	4605      	mov	r5, r0
 8007d34:	4575      	cmp	r5, lr
 8007d36:	d30e      	bcc.n	8007d56 <__mdiff+0xea>
 8007d38:	f10e 0103 	add.w	r1, lr, #3
 8007d3c:	1a09      	subs	r1, r1, r0
 8007d3e:	f021 0103 	bic.w	r1, r1, #3
 8007d42:	3803      	subs	r0, #3
 8007d44:	4586      	cmp	lr, r0
 8007d46:	bf38      	it	cc
 8007d48:	2100      	movcc	r1, #0
 8007d4a:	4419      	add	r1, r3
 8007d4c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007d50:	b18b      	cbz	r3, 8007d76 <__mdiff+0x10a>
 8007d52:	6117      	str	r7, [r2, #16]
 8007d54:	e7a4      	b.n	8007ca0 <__mdiff+0x34>
 8007d56:	f855 8b04 	ldr.w	r8, [r5], #4
 8007d5a:	fa1f f188 	uxth.w	r1, r8
 8007d5e:	4461      	add	r1, ip
 8007d60:	140c      	asrs	r4, r1, #16
 8007d62:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007d66:	b289      	uxth	r1, r1
 8007d68:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007d6c:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8007d70:	f846 1b04 	str.w	r1, [r6], #4
 8007d74:	e7de      	b.n	8007d34 <__mdiff+0xc8>
 8007d76:	3f01      	subs	r7, #1
 8007d78:	e7e8      	b.n	8007d4c <__mdiff+0xe0>
 8007d7a:	bf00      	nop
 8007d7c:	08009453 	.word	0x08009453
 8007d80:	08009464 	.word	0x08009464

08007d84 <__d2b>:
 8007d84:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007d88:	2101      	movs	r1, #1
 8007d8a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8007d8e:	4690      	mov	r8, r2
 8007d90:	461d      	mov	r5, r3
 8007d92:	f7ff fcd1 	bl	8007738 <_Balloc>
 8007d96:	4604      	mov	r4, r0
 8007d98:	b930      	cbnz	r0, 8007da8 <__d2b+0x24>
 8007d9a:	4602      	mov	r2, r0
 8007d9c:	f240 310a 	movw	r1, #778	; 0x30a
 8007da0:	4b24      	ldr	r3, [pc, #144]	; (8007e34 <__d2b+0xb0>)
 8007da2:	4825      	ldr	r0, [pc, #148]	; (8007e38 <__d2b+0xb4>)
 8007da4:	f000 f9ba 	bl	800811c <__assert_func>
 8007da8:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8007dac:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8007db0:	bb2d      	cbnz	r5, 8007dfe <__d2b+0x7a>
 8007db2:	9301      	str	r3, [sp, #4]
 8007db4:	f1b8 0300 	subs.w	r3, r8, #0
 8007db8:	d026      	beq.n	8007e08 <__d2b+0x84>
 8007dba:	4668      	mov	r0, sp
 8007dbc:	9300      	str	r3, [sp, #0]
 8007dbe:	f7ff fd83 	bl	80078c8 <__lo0bits>
 8007dc2:	9900      	ldr	r1, [sp, #0]
 8007dc4:	b1f0      	cbz	r0, 8007e04 <__d2b+0x80>
 8007dc6:	9a01      	ldr	r2, [sp, #4]
 8007dc8:	f1c0 0320 	rsb	r3, r0, #32
 8007dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8007dd0:	430b      	orrs	r3, r1
 8007dd2:	40c2      	lsrs	r2, r0
 8007dd4:	6163      	str	r3, [r4, #20]
 8007dd6:	9201      	str	r2, [sp, #4]
 8007dd8:	9b01      	ldr	r3, [sp, #4]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	bf14      	ite	ne
 8007dde:	2102      	movne	r1, #2
 8007de0:	2101      	moveq	r1, #1
 8007de2:	61a3      	str	r3, [r4, #24]
 8007de4:	6121      	str	r1, [r4, #16]
 8007de6:	b1c5      	cbz	r5, 8007e1a <__d2b+0x96>
 8007de8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007dec:	4405      	add	r5, r0
 8007dee:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007df2:	603d      	str	r5, [r7, #0]
 8007df4:	6030      	str	r0, [r6, #0]
 8007df6:	4620      	mov	r0, r4
 8007df8:	b002      	add	sp, #8
 8007dfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dfe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007e02:	e7d6      	b.n	8007db2 <__d2b+0x2e>
 8007e04:	6161      	str	r1, [r4, #20]
 8007e06:	e7e7      	b.n	8007dd8 <__d2b+0x54>
 8007e08:	a801      	add	r0, sp, #4
 8007e0a:	f7ff fd5d 	bl	80078c8 <__lo0bits>
 8007e0e:	2101      	movs	r1, #1
 8007e10:	9b01      	ldr	r3, [sp, #4]
 8007e12:	6121      	str	r1, [r4, #16]
 8007e14:	6163      	str	r3, [r4, #20]
 8007e16:	3020      	adds	r0, #32
 8007e18:	e7e5      	b.n	8007de6 <__d2b+0x62>
 8007e1a:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8007e1e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007e22:	6038      	str	r0, [r7, #0]
 8007e24:	6918      	ldr	r0, [r3, #16]
 8007e26:	f7ff fd2f 	bl	8007888 <__hi0bits>
 8007e2a:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8007e2e:	6031      	str	r1, [r6, #0]
 8007e30:	e7e1      	b.n	8007df6 <__d2b+0x72>
 8007e32:	bf00      	nop
 8007e34:	08009453 	.word	0x08009453
 8007e38:	08009464 	.word	0x08009464

08007e3c <_calloc_r>:
 8007e3c:	b570      	push	{r4, r5, r6, lr}
 8007e3e:	fba1 5402 	umull	r5, r4, r1, r2
 8007e42:	b934      	cbnz	r4, 8007e52 <_calloc_r+0x16>
 8007e44:	4629      	mov	r1, r5
 8007e46:	f7fe f8bb 	bl	8005fc0 <_malloc_r>
 8007e4a:	4606      	mov	r6, r0
 8007e4c:	b928      	cbnz	r0, 8007e5a <_calloc_r+0x1e>
 8007e4e:	4630      	mov	r0, r6
 8007e50:	bd70      	pop	{r4, r5, r6, pc}
 8007e52:	220c      	movs	r2, #12
 8007e54:	2600      	movs	r6, #0
 8007e56:	6002      	str	r2, [r0, #0]
 8007e58:	e7f9      	b.n	8007e4e <_calloc_r+0x12>
 8007e5a:	462a      	mov	r2, r5
 8007e5c:	4621      	mov	r1, r4
 8007e5e:	f7fe f83f 	bl	8005ee0 <memset>
 8007e62:	e7f4      	b.n	8007e4e <_calloc_r+0x12>

08007e64 <__ssputs_r>:
 8007e64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e68:	688e      	ldr	r6, [r1, #8]
 8007e6a:	4682      	mov	sl, r0
 8007e6c:	429e      	cmp	r6, r3
 8007e6e:	460c      	mov	r4, r1
 8007e70:	4690      	mov	r8, r2
 8007e72:	461f      	mov	r7, r3
 8007e74:	d838      	bhi.n	8007ee8 <__ssputs_r+0x84>
 8007e76:	898a      	ldrh	r2, [r1, #12]
 8007e78:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007e7c:	d032      	beq.n	8007ee4 <__ssputs_r+0x80>
 8007e7e:	6825      	ldr	r5, [r4, #0]
 8007e80:	6909      	ldr	r1, [r1, #16]
 8007e82:	3301      	adds	r3, #1
 8007e84:	eba5 0901 	sub.w	r9, r5, r1
 8007e88:	6965      	ldr	r5, [r4, #20]
 8007e8a:	444b      	add	r3, r9
 8007e8c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007e90:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007e94:	106d      	asrs	r5, r5, #1
 8007e96:	429d      	cmp	r5, r3
 8007e98:	bf38      	it	cc
 8007e9a:	461d      	movcc	r5, r3
 8007e9c:	0553      	lsls	r3, r2, #21
 8007e9e:	d531      	bpl.n	8007f04 <__ssputs_r+0xa0>
 8007ea0:	4629      	mov	r1, r5
 8007ea2:	f7fe f88d 	bl	8005fc0 <_malloc_r>
 8007ea6:	4606      	mov	r6, r0
 8007ea8:	b950      	cbnz	r0, 8007ec0 <__ssputs_r+0x5c>
 8007eaa:	230c      	movs	r3, #12
 8007eac:	f04f 30ff 	mov.w	r0, #4294967295
 8007eb0:	f8ca 3000 	str.w	r3, [sl]
 8007eb4:	89a3      	ldrh	r3, [r4, #12]
 8007eb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007eba:	81a3      	strh	r3, [r4, #12]
 8007ebc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ec0:	464a      	mov	r2, r9
 8007ec2:	6921      	ldr	r1, [r4, #16]
 8007ec4:	f7fd fffe 	bl	8005ec4 <memcpy>
 8007ec8:	89a3      	ldrh	r3, [r4, #12]
 8007eca:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007ece:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ed2:	81a3      	strh	r3, [r4, #12]
 8007ed4:	6126      	str	r6, [r4, #16]
 8007ed6:	444e      	add	r6, r9
 8007ed8:	6026      	str	r6, [r4, #0]
 8007eda:	463e      	mov	r6, r7
 8007edc:	6165      	str	r5, [r4, #20]
 8007ede:	eba5 0509 	sub.w	r5, r5, r9
 8007ee2:	60a5      	str	r5, [r4, #8]
 8007ee4:	42be      	cmp	r6, r7
 8007ee6:	d900      	bls.n	8007eea <__ssputs_r+0x86>
 8007ee8:	463e      	mov	r6, r7
 8007eea:	4632      	mov	r2, r6
 8007eec:	4641      	mov	r1, r8
 8007eee:	6820      	ldr	r0, [r4, #0]
 8007ef0:	f000 f956 	bl	80081a0 <memmove>
 8007ef4:	68a3      	ldr	r3, [r4, #8]
 8007ef6:	2000      	movs	r0, #0
 8007ef8:	1b9b      	subs	r3, r3, r6
 8007efa:	60a3      	str	r3, [r4, #8]
 8007efc:	6823      	ldr	r3, [r4, #0]
 8007efe:	4433      	add	r3, r6
 8007f00:	6023      	str	r3, [r4, #0]
 8007f02:	e7db      	b.n	8007ebc <__ssputs_r+0x58>
 8007f04:	462a      	mov	r2, r5
 8007f06:	f000 f965 	bl	80081d4 <_realloc_r>
 8007f0a:	4606      	mov	r6, r0
 8007f0c:	2800      	cmp	r0, #0
 8007f0e:	d1e1      	bne.n	8007ed4 <__ssputs_r+0x70>
 8007f10:	4650      	mov	r0, sl
 8007f12:	6921      	ldr	r1, [r4, #16]
 8007f14:	f7fd ffec 	bl	8005ef0 <_free_r>
 8007f18:	e7c7      	b.n	8007eaa <__ssputs_r+0x46>
	...

08007f1c <_svfiprintf_r>:
 8007f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f20:	4698      	mov	r8, r3
 8007f22:	898b      	ldrh	r3, [r1, #12]
 8007f24:	4607      	mov	r7, r0
 8007f26:	061b      	lsls	r3, r3, #24
 8007f28:	460d      	mov	r5, r1
 8007f2a:	4614      	mov	r4, r2
 8007f2c:	b09d      	sub	sp, #116	; 0x74
 8007f2e:	d50e      	bpl.n	8007f4e <_svfiprintf_r+0x32>
 8007f30:	690b      	ldr	r3, [r1, #16]
 8007f32:	b963      	cbnz	r3, 8007f4e <_svfiprintf_r+0x32>
 8007f34:	2140      	movs	r1, #64	; 0x40
 8007f36:	f7fe f843 	bl	8005fc0 <_malloc_r>
 8007f3a:	6028      	str	r0, [r5, #0]
 8007f3c:	6128      	str	r0, [r5, #16]
 8007f3e:	b920      	cbnz	r0, 8007f4a <_svfiprintf_r+0x2e>
 8007f40:	230c      	movs	r3, #12
 8007f42:	603b      	str	r3, [r7, #0]
 8007f44:	f04f 30ff 	mov.w	r0, #4294967295
 8007f48:	e0d1      	b.n	80080ee <_svfiprintf_r+0x1d2>
 8007f4a:	2340      	movs	r3, #64	; 0x40
 8007f4c:	616b      	str	r3, [r5, #20]
 8007f4e:	2300      	movs	r3, #0
 8007f50:	9309      	str	r3, [sp, #36]	; 0x24
 8007f52:	2320      	movs	r3, #32
 8007f54:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007f58:	2330      	movs	r3, #48	; 0x30
 8007f5a:	f04f 0901 	mov.w	r9, #1
 8007f5e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f62:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008108 <_svfiprintf_r+0x1ec>
 8007f66:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007f6a:	4623      	mov	r3, r4
 8007f6c:	469a      	mov	sl, r3
 8007f6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f72:	b10a      	cbz	r2, 8007f78 <_svfiprintf_r+0x5c>
 8007f74:	2a25      	cmp	r2, #37	; 0x25
 8007f76:	d1f9      	bne.n	8007f6c <_svfiprintf_r+0x50>
 8007f78:	ebba 0b04 	subs.w	fp, sl, r4
 8007f7c:	d00b      	beq.n	8007f96 <_svfiprintf_r+0x7a>
 8007f7e:	465b      	mov	r3, fp
 8007f80:	4622      	mov	r2, r4
 8007f82:	4629      	mov	r1, r5
 8007f84:	4638      	mov	r0, r7
 8007f86:	f7ff ff6d 	bl	8007e64 <__ssputs_r>
 8007f8a:	3001      	adds	r0, #1
 8007f8c:	f000 80aa 	beq.w	80080e4 <_svfiprintf_r+0x1c8>
 8007f90:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f92:	445a      	add	r2, fp
 8007f94:	9209      	str	r2, [sp, #36]	; 0x24
 8007f96:	f89a 3000 	ldrb.w	r3, [sl]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	f000 80a2 	beq.w	80080e4 <_svfiprintf_r+0x1c8>
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	f04f 32ff 	mov.w	r2, #4294967295
 8007fa6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007faa:	f10a 0a01 	add.w	sl, sl, #1
 8007fae:	9304      	str	r3, [sp, #16]
 8007fb0:	9307      	str	r3, [sp, #28]
 8007fb2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007fb6:	931a      	str	r3, [sp, #104]	; 0x68
 8007fb8:	4654      	mov	r4, sl
 8007fba:	2205      	movs	r2, #5
 8007fbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fc0:	4851      	ldr	r0, [pc, #324]	; (8008108 <_svfiprintf_r+0x1ec>)
 8007fc2:	f7ff fb9f 	bl	8007704 <memchr>
 8007fc6:	9a04      	ldr	r2, [sp, #16]
 8007fc8:	b9d8      	cbnz	r0, 8008002 <_svfiprintf_r+0xe6>
 8007fca:	06d0      	lsls	r0, r2, #27
 8007fcc:	bf44      	itt	mi
 8007fce:	2320      	movmi	r3, #32
 8007fd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007fd4:	0711      	lsls	r1, r2, #28
 8007fd6:	bf44      	itt	mi
 8007fd8:	232b      	movmi	r3, #43	; 0x2b
 8007fda:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007fde:	f89a 3000 	ldrb.w	r3, [sl]
 8007fe2:	2b2a      	cmp	r3, #42	; 0x2a
 8007fe4:	d015      	beq.n	8008012 <_svfiprintf_r+0xf6>
 8007fe6:	4654      	mov	r4, sl
 8007fe8:	2000      	movs	r0, #0
 8007fea:	f04f 0c0a 	mov.w	ip, #10
 8007fee:	9a07      	ldr	r2, [sp, #28]
 8007ff0:	4621      	mov	r1, r4
 8007ff2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ff6:	3b30      	subs	r3, #48	; 0x30
 8007ff8:	2b09      	cmp	r3, #9
 8007ffa:	d94e      	bls.n	800809a <_svfiprintf_r+0x17e>
 8007ffc:	b1b0      	cbz	r0, 800802c <_svfiprintf_r+0x110>
 8007ffe:	9207      	str	r2, [sp, #28]
 8008000:	e014      	b.n	800802c <_svfiprintf_r+0x110>
 8008002:	eba0 0308 	sub.w	r3, r0, r8
 8008006:	fa09 f303 	lsl.w	r3, r9, r3
 800800a:	4313      	orrs	r3, r2
 800800c:	46a2      	mov	sl, r4
 800800e:	9304      	str	r3, [sp, #16]
 8008010:	e7d2      	b.n	8007fb8 <_svfiprintf_r+0x9c>
 8008012:	9b03      	ldr	r3, [sp, #12]
 8008014:	1d19      	adds	r1, r3, #4
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	9103      	str	r1, [sp, #12]
 800801a:	2b00      	cmp	r3, #0
 800801c:	bfbb      	ittet	lt
 800801e:	425b      	neglt	r3, r3
 8008020:	f042 0202 	orrlt.w	r2, r2, #2
 8008024:	9307      	strge	r3, [sp, #28]
 8008026:	9307      	strlt	r3, [sp, #28]
 8008028:	bfb8      	it	lt
 800802a:	9204      	strlt	r2, [sp, #16]
 800802c:	7823      	ldrb	r3, [r4, #0]
 800802e:	2b2e      	cmp	r3, #46	; 0x2e
 8008030:	d10c      	bne.n	800804c <_svfiprintf_r+0x130>
 8008032:	7863      	ldrb	r3, [r4, #1]
 8008034:	2b2a      	cmp	r3, #42	; 0x2a
 8008036:	d135      	bne.n	80080a4 <_svfiprintf_r+0x188>
 8008038:	9b03      	ldr	r3, [sp, #12]
 800803a:	3402      	adds	r4, #2
 800803c:	1d1a      	adds	r2, r3, #4
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	9203      	str	r2, [sp, #12]
 8008042:	2b00      	cmp	r3, #0
 8008044:	bfb8      	it	lt
 8008046:	f04f 33ff 	movlt.w	r3, #4294967295
 800804a:	9305      	str	r3, [sp, #20]
 800804c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800810c <_svfiprintf_r+0x1f0>
 8008050:	2203      	movs	r2, #3
 8008052:	4650      	mov	r0, sl
 8008054:	7821      	ldrb	r1, [r4, #0]
 8008056:	f7ff fb55 	bl	8007704 <memchr>
 800805a:	b140      	cbz	r0, 800806e <_svfiprintf_r+0x152>
 800805c:	2340      	movs	r3, #64	; 0x40
 800805e:	eba0 000a 	sub.w	r0, r0, sl
 8008062:	fa03 f000 	lsl.w	r0, r3, r0
 8008066:	9b04      	ldr	r3, [sp, #16]
 8008068:	3401      	adds	r4, #1
 800806a:	4303      	orrs	r3, r0
 800806c:	9304      	str	r3, [sp, #16]
 800806e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008072:	2206      	movs	r2, #6
 8008074:	4826      	ldr	r0, [pc, #152]	; (8008110 <_svfiprintf_r+0x1f4>)
 8008076:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800807a:	f7ff fb43 	bl	8007704 <memchr>
 800807e:	2800      	cmp	r0, #0
 8008080:	d038      	beq.n	80080f4 <_svfiprintf_r+0x1d8>
 8008082:	4b24      	ldr	r3, [pc, #144]	; (8008114 <_svfiprintf_r+0x1f8>)
 8008084:	bb1b      	cbnz	r3, 80080ce <_svfiprintf_r+0x1b2>
 8008086:	9b03      	ldr	r3, [sp, #12]
 8008088:	3307      	adds	r3, #7
 800808a:	f023 0307 	bic.w	r3, r3, #7
 800808e:	3308      	adds	r3, #8
 8008090:	9303      	str	r3, [sp, #12]
 8008092:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008094:	4433      	add	r3, r6
 8008096:	9309      	str	r3, [sp, #36]	; 0x24
 8008098:	e767      	b.n	8007f6a <_svfiprintf_r+0x4e>
 800809a:	460c      	mov	r4, r1
 800809c:	2001      	movs	r0, #1
 800809e:	fb0c 3202 	mla	r2, ip, r2, r3
 80080a2:	e7a5      	b.n	8007ff0 <_svfiprintf_r+0xd4>
 80080a4:	2300      	movs	r3, #0
 80080a6:	f04f 0c0a 	mov.w	ip, #10
 80080aa:	4619      	mov	r1, r3
 80080ac:	3401      	adds	r4, #1
 80080ae:	9305      	str	r3, [sp, #20]
 80080b0:	4620      	mov	r0, r4
 80080b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80080b6:	3a30      	subs	r2, #48	; 0x30
 80080b8:	2a09      	cmp	r2, #9
 80080ba:	d903      	bls.n	80080c4 <_svfiprintf_r+0x1a8>
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d0c5      	beq.n	800804c <_svfiprintf_r+0x130>
 80080c0:	9105      	str	r1, [sp, #20]
 80080c2:	e7c3      	b.n	800804c <_svfiprintf_r+0x130>
 80080c4:	4604      	mov	r4, r0
 80080c6:	2301      	movs	r3, #1
 80080c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80080cc:	e7f0      	b.n	80080b0 <_svfiprintf_r+0x194>
 80080ce:	ab03      	add	r3, sp, #12
 80080d0:	9300      	str	r3, [sp, #0]
 80080d2:	462a      	mov	r2, r5
 80080d4:	4638      	mov	r0, r7
 80080d6:	4b10      	ldr	r3, [pc, #64]	; (8008118 <_svfiprintf_r+0x1fc>)
 80080d8:	a904      	add	r1, sp, #16
 80080da:	f7fe f883 	bl	80061e4 <_printf_float>
 80080de:	1c42      	adds	r2, r0, #1
 80080e0:	4606      	mov	r6, r0
 80080e2:	d1d6      	bne.n	8008092 <_svfiprintf_r+0x176>
 80080e4:	89ab      	ldrh	r3, [r5, #12]
 80080e6:	065b      	lsls	r3, r3, #25
 80080e8:	f53f af2c 	bmi.w	8007f44 <_svfiprintf_r+0x28>
 80080ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 80080ee:	b01d      	add	sp, #116	; 0x74
 80080f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080f4:	ab03      	add	r3, sp, #12
 80080f6:	9300      	str	r3, [sp, #0]
 80080f8:	462a      	mov	r2, r5
 80080fa:	4638      	mov	r0, r7
 80080fc:	4b06      	ldr	r3, [pc, #24]	; (8008118 <_svfiprintf_r+0x1fc>)
 80080fe:	a904      	add	r1, sp, #16
 8008100:	f7fe fb0c 	bl	800671c <_printf_i>
 8008104:	e7eb      	b.n	80080de <_svfiprintf_r+0x1c2>
 8008106:	bf00      	nop
 8008108:	080095bc 	.word	0x080095bc
 800810c:	080095c2 	.word	0x080095c2
 8008110:	080095c6 	.word	0x080095c6
 8008114:	080061e5 	.word	0x080061e5
 8008118:	08007e65 	.word	0x08007e65

0800811c <__assert_func>:
 800811c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800811e:	4614      	mov	r4, r2
 8008120:	461a      	mov	r2, r3
 8008122:	4b09      	ldr	r3, [pc, #36]	; (8008148 <__assert_func+0x2c>)
 8008124:	4605      	mov	r5, r0
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	68d8      	ldr	r0, [r3, #12]
 800812a:	b14c      	cbz	r4, 8008140 <__assert_func+0x24>
 800812c:	4b07      	ldr	r3, [pc, #28]	; (800814c <__assert_func+0x30>)
 800812e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008132:	9100      	str	r1, [sp, #0]
 8008134:	462b      	mov	r3, r5
 8008136:	4906      	ldr	r1, [pc, #24]	; (8008150 <__assert_func+0x34>)
 8008138:	f000 f80e 	bl	8008158 <fiprintf>
 800813c:	f000 fa9e 	bl	800867c <abort>
 8008140:	4b04      	ldr	r3, [pc, #16]	; (8008154 <__assert_func+0x38>)
 8008142:	461c      	mov	r4, r3
 8008144:	e7f3      	b.n	800812e <__assert_func+0x12>
 8008146:	bf00      	nop
 8008148:	20000040 	.word	0x20000040
 800814c:	080095cd 	.word	0x080095cd
 8008150:	080095da 	.word	0x080095da
 8008154:	08009608 	.word	0x08009608

08008158 <fiprintf>:
 8008158:	b40e      	push	{r1, r2, r3}
 800815a:	b503      	push	{r0, r1, lr}
 800815c:	4601      	mov	r1, r0
 800815e:	ab03      	add	r3, sp, #12
 8008160:	4805      	ldr	r0, [pc, #20]	; (8008178 <fiprintf+0x20>)
 8008162:	f853 2b04 	ldr.w	r2, [r3], #4
 8008166:	6800      	ldr	r0, [r0, #0]
 8008168:	9301      	str	r3, [sp, #4]
 800816a:	f000 f889 	bl	8008280 <_vfiprintf_r>
 800816e:	b002      	add	sp, #8
 8008170:	f85d eb04 	ldr.w	lr, [sp], #4
 8008174:	b003      	add	sp, #12
 8008176:	4770      	bx	lr
 8008178:	20000040 	.word	0x20000040

0800817c <__ascii_mbtowc>:
 800817c:	b082      	sub	sp, #8
 800817e:	b901      	cbnz	r1, 8008182 <__ascii_mbtowc+0x6>
 8008180:	a901      	add	r1, sp, #4
 8008182:	b142      	cbz	r2, 8008196 <__ascii_mbtowc+0x1a>
 8008184:	b14b      	cbz	r3, 800819a <__ascii_mbtowc+0x1e>
 8008186:	7813      	ldrb	r3, [r2, #0]
 8008188:	600b      	str	r3, [r1, #0]
 800818a:	7812      	ldrb	r2, [r2, #0]
 800818c:	1e10      	subs	r0, r2, #0
 800818e:	bf18      	it	ne
 8008190:	2001      	movne	r0, #1
 8008192:	b002      	add	sp, #8
 8008194:	4770      	bx	lr
 8008196:	4610      	mov	r0, r2
 8008198:	e7fb      	b.n	8008192 <__ascii_mbtowc+0x16>
 800819a:	f06f 0001 	mvn.w	r0, #1
 800819e:	e7f8      	b.n	8008192 <__ascii_mbtowc+0x16>

080081a0 <memmove>:
 80081a0:	4288      	cmp	r0, r1
 80081a2:	b510      	push	{r4, lr}
 80081a4:	eb01 0402 	add.w	r4, r1, r2
 80081a8:	d902      	bls.n	80081b0 <memmove+0x10>
 80081aa:	4284      	cmp	r4, r0
 80081ac:	4623      	mov	r3, r4
 80081ae:	d807      	bhi.n	80081c0 <memmove+0x20>
 80081b0:	1e43      	subs	r3, r0, #1
 80081b2:	42a1      	cmp	r1, r4
 80081b4:	d008      	beq.n	80081c8 <memmove+0x28>
 80081b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80081ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 80081be:	e7f8      	b.n	80081b2 <memmove+0x12>
 80081c0:	4601      	mov	r1, r0
 80081c2:	4402      	add	r2, r0
 80081c4:	428a      	cmp	r2, r1
 80081c6:	d100      	bne.n	80081ca <memmove+0x2a>
 80081c8:	bd10      	pop	{r4, pc}
 80081ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80081ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80081d2:	e7f7      	b.n	80081c4 <memmove+0x24>

080081d4 <_realloc_r>:
 80081d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081d8:	4680      	mov	r8, r0
 80081da:	4614      	mov	r4, r2
 80081dc:	460e      	mov	r6, r1
 80081de:	b921      	cbnz	r1, 80081ea <_realloc_r+0x16>
 80081e0:	4611      	mov	r1, r2
 80081e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081e6:	f7fd beeb 	b.w	8005fc0 <_malloc_r>
 80081ea:	b92a      	cbnz	r2, 80081f8 <_realloc_r+0x24>
 80081ec:	f7fd fe80 	bl	8005ef0 <_free_r>
 80081f0:	4625      	mov	r5, r4
 80081f2:	4628      	mov	r0, r5
 80081f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081f8:	f000 fc60 	bl	8008abc <_malloc_usable_size_r>
 80081fc:	4284      	cmp	r4, r0
 80081fe:	4607      	mov	r7, r0
 8008200:	d802      	bhi.n	8008208 <_realloc_r+0x34>
 8008202:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008206:	d812      	bhi.n	800822e <_realloc_r+0x5a>
 8008208:	4621      	mov	r1, r4
 800820a:	4640      	mov	r0, r8
 800820c:	f7fd fed8 	bl	8005fc0 <_malloc_r>
 8008210:	4605      	mov	r5, r0
 8008212:	2800      	cmp	r0, #0
 8008214:	d0ed      	beq.n	80081f2 <_realloc_r+0x1e>
 8008216:	42bc      	cmp	r4, r7
 8008218:	4622      	mov	r2, r4
 800821a:	4631      	mov	r1, r6
 800821c:	bf28      	it	cs
 800821e:	463a      	movcs	r2, r7
 8008220:	f7fd fe50 	bl	8005ec4 <memcpy>
 8008224:	4631      	mov	r1, r6
 8008226:	4640      	mov	r0, r8
 8008228:	f7fd fe62 	bl	8005ef0 <_free_r>
 800822c:	e7e1      	b.n	80081f2 <_realloc_r+0x1e>
 800822e:	4635      	mov	r5, r6
 8008230:	e7df      	b.n	80081f2 <_realloc_r+0x1e>

08008232 <__sfputc_r>:
 8008232:	6893      	ldr	r3, [r2, #8]
 8008234:	b410      	push	{r4}
 8008236:	3b01      	subs	r3, #1
 8008238:	2b00      	cmp	r3, #0
 800823a:	6093      	str	r3, [r2, #8]
 800823c:	da07      	bge.n	800824e <__sfputc_r+0x1c>
 800823e:	6994      	ldr	r4, [r2, #24]
 8008240:	42a3      	cmp	r3, r4
 8008242:	db01      	blt.n	8008248 <__sfputc_r+0x16>
 8008244:	290a      	cmp	r1, #10
 8008246:	d102      	bne.n	800824e <__sfputc_r+0x1c>
 8008248:	bc10      	pop	{r4}
 800824a:	f000 b949 	b.w	80084e0 <__swbuf_r>
 800824e:	6813      	ldr	r3, [r2, #0]
 8008250:	1c58      	adds	r0, r3, #1
 8008252:	6010      	str	r0, [r2, #0]
 8008254:	7019      	strb	r1, [r3, #0]
 8008256:	4608      	mov	r0, r1
 8008258:	bc10      	pop	{r4}
 800825a:	4770      	bx	lr

0800825c <__sfputs_r>:
 800825c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800825e:	4606      	mov	r6, r0
 8008260:	460f      	mov	r7, r1
 8008262:	4614      	mov	r4, r2
 8008264:	18d5      	adds	r5, r2, r3
 8008266:	42ac      	cmp	r4, r5
 8008268:	d101      	bne.n	800826e <__sfputs_r+0x12>
 800826a:	2000      	movs	r0, #0
 800826c:	e007      	b.n	800827e <__sfputs_r+0x22>
 800826e:	463a      	mov	r2, r7
 8008270:	4630      	mov	r0, r6
 8008272:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008276:	f7ff ffdc 	bl	8008232 <__sfputc_r>
 800827a:	1c43      	adds	r3, r0, #1
 800827c:	d1f3      	bne.n	8008266 <__sfputs_r+0xa>
 800827e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008280 <_vfiprintf_r>:
 8008280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008284:	460d      	mov	r5, r1
 8008286:	4614      	mov	r4, r2
 8008288:	4698      	mov	r8, r3
 800828a:	4606      	mov	r6, r0
 800828c:	b09d      	sub	sp, #116	; 0x74
 800828e:	b118      	cbz	r0, 8008298 <_vfiprintf_r+0x18>
 8008290:	6983      	ldr	r3, [r0, #24]
 8008292:	b90b      	cbnz	r3, 8008298 <_vfiprintf_r+0x18>
 8008294:	f000 fb10 	bl	80088b8 <__sinit>
 8008298:	4b89      	ldr	r3, [pc, #548]	; (80084c0 <_vfiprintf_r+0x240>)
 800829a:	429d      	cmp	r5, r3
 800829c:	d11b      	bne.n	80082d6 <_vfiprintf_r+0x56>
 800829e:	6875      	ldr	r5, [r6, #4]
 80082a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082a2:	07d9      	lsls	r1, r3, #31
 80082a4:	d405      	bmi.n	80082b2 <_vfiprintf_r+0x32>
 80082a6:	89ab      	ldrh	r3, [r5, #12]
 80082a8:	059a      	lsls	r2, r3, #22
 80082aa:	d402      	bmi.n	80082b2 <_vfiprintf_r+0x32>
 80082ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082ae:	f7fa fb3d 	bl	800292c <__retarget_lock_acquire_recursive>
 80082b2:	89ab      	ldrh	r3, [r5, #12]
 80082b4:	071b      	lsls	r3, r3, #28
 80082b6:	d501      	bpl.n	80082bc <_vfiprintf_r+0x3c>
 80082b8:	692b      	ldr	r3, [r5, #16]
 80082ba:	b9eb      	cbnz	r3, 80082f8 <_vfiprintf_r+0x78>
 80082bc:	4629      	mov	r1, r5
 80082be:	4630      	mov	r0, r6
 80082c0:	f000 f96e 	bl	80085a0 <__swsetup_r>
 80082c4:	b1c0      	cbz	r0, 80082f8 <_vfiprintf_r+0x78>
 80082c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082c8:	07dc      	lsls	r4, r3, #31
 80082ca:	d50e      	bpl.n	80082ea <_vfiprintf_r+0x6a>
 80082cc:	f04f 30ff 	mov.w	r0, #4294967295
 80082d0:	b01d      	add	sp, #116	; 0x74
 80082d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082d6:	4b7b      	ldr	r3, [pc, #492]	; (80084c4 <_vfiprintf_r+0x244>)
 80082d8:	429d      	cmp	r5, r3
 80082da:	d101      	bne.n	80082e0 <_vfiprintf_r+0x60>
 80082dc:	68b5      	ldr	r5, [r6, #8]
 80082de:	e7df      	b.n	80082a0 <_vfiprintf_r+0x20>
 80082e0:	4b79      	ldr	r3, [pc, #484]	; (80084c8 <_vfiprintf_r+0x248>)
 80082e2:	429d      	cmp	r5, r3
 80082e4:	bf08      	it	eq
 80082e6:	68f5      	ldreq	r5, [r6, #12]
 80082e8:	e7da      	b.n	80082a0 <_vfiprintf_r+0x20>
 80082ea:	89ab      	ldrh	r3, [r5, #12]
 80082ec:	0598      	lsls	r0, r3, #22
 80082ee:	d4ed      	bmi.n	80082cc <_vfiprintf_r+0x4c>
 80082f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082f2:	f7fa fb2f 	bl	8002954 <__retarget_lock_release_recursive>
 80082f6:	e7e9      	b.n	80082cc <_vfiprintf_r+0x4c>
 80082f8:	2300      	movs	r3, #0
 80082fa:	9309      	str	r3, [sp, #36]	; 0x24
 80082fc:	2320      	movs	r3, #32
 80082fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008302:	2330      	movs	r3, #48	; 0x30
 8008304:	f04f 0901 	mov.w	r9, #1
 8008308:	f8cd 800c 	str.w	r8, [sp, #12]
 800830c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80084cc <_vfiprintf_r+0x24c>
 8008310:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008314:	4623      	mov	r3, r4
 8008316:	469a      	mov	sl, r3
 8008318:	f813 2b01 	ldrb.w	r2, [r3], #1
 800831c:	b10a      	cbz	r2, 8008322 <_vfiprintf_r+0xa2>
 800831e:	2a25      	cmp	r2, #37	; 0x25
 8008320:	d1f9      	bne.n	8008316 <_vfiprintf_r+0x96>
 8008322:	ebba 0b04 	subs.w	fp, sl, r4
 8008326:	d00b      	beq.n	8008340 <_vfiprintf_r+0xc0>
 8008328:	465b      	mov	r3, fp
 800832a:	4622      	mov	r2, r4
 800832c:	4629      	mov	r1, r5
 800832e:	4630      	mov	r0, r6
 8008330:	f7ff ff94 	bl	800825c <__sfputs_r>
 8008334:	3001      	adds	r0, #1
 8008336:	f000 80aa 	beq.w	800848e <_vfiprintf_r+0x20e>
 800833a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800833c:	445a      	add	r2, fp
 800833e:	9209      	str	r2, [sp, #36]	; 0x24
 8008340:	f89a 3000 	ldrb.w	r3, [sl]
 8008344:	2b00      	cmp	r3, #0
 8008346:	f000 80a2 	beq.w	800848e <_vfiprintf_r+0x20e>
 800834a:	2300      	movs	r3, #0
 800834c:	f04f 32ff 	mov.w	r2, #4294967295
 8008350:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008354:	f10a 0a01 	add.w	sl, sl, #1
 8008358:	9304      	str	r3, [sp, #16]
 800835a:	9307      	str	r3, [sp, #28]
 800835c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008360:	931a      	str	r3, [sp, #104]	; 0x68
 8008362:	4654      	mov	r4, sl
 8008364:	2205      	movs	r2, #5
 8008366:	f814 1b01 	ldrb.w	r1, [r4], #1
 800836a:	4858      	ldr	r0, [pc, #352]	; (80084cc <_vfiprintf_r+0x24c>)
 800836c:	f7ff f9ca 	bl	8007704 <memchr>
 8008370:	9a04      	ldr	r2, [sp, #16]
 8008372:	b9d8      	cbnz	r0, 80083ac <_vfiprintf_r+0x12c>
 8008374:	06d1      	lsls	r1, r2, #27
 8008376:	bf44      	itt	mi
 8008378:	2320      	movmi	r3, #32
 800837a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800837e:	0713      	lsls	r3, r2, #28
 8008380:	bf44      	itt	mi
 8008382:	232b      	movmi	r3, #43	; 0x2b
 8008384:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008388:	f89a 3000 	ldrb.w	r3, [sl]
 800838c:	2b2a      	cmp	r3, #42	; 0x2a
 800838e:	d015      	beq.n	80083bc <_vfiprintf_r+0x13c>
 8008390:	4654      	mov	r4, sl
 8008392:	2000      	movs	r0, #0
 8008394:	f04f 0c0a 	mov.w	ip, #10
 8008398:	9a07      	ldr	r2, [sp, #28]
 800839a:	4621      	mov	r1, r4
 800839c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083a0:	3b30      	subs	r3, #48	; 0x30
 80083a2:	2b09      	cmp	r3, #9
 80083a4:	d94e      	bls.n	8008444 <_vfiprintf_r+0x1c4>
 80083a6:	b1b0      	cbz	r0, 80083d6 <_vfiprintf_r+0x156>
 80083a8:	9207      	str	r2, [sp, #28]
 80083aa:	e014      	b.n	80083d6 <_vfiprintf_r+0x156>
 80083ac:	eba0 0308 	sub.w	r3, r0, r8
 80083b0:	fa09 f303 	lsl.w	r3, r9, r3
 80083b4:	4313      	orrs	r3, r2
 80083b6:	46a2      	mov	sl, r4
 80083b8:	9304      	str	r3, [sp, #16]
 80083ba:	e7d2      	b.n	8008362 <_vfiprintf_r+0xe2>
 80083bc:	9b03      	ldr	r3, [sp, #12]
 80083be:	1d19      	adds	r1, r3, #4
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	9103      	str	r1, [sp, #12]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	bfbb      	ittet	lt
 80083c8:	425b      	neglt	r3, r3
 80083ca:	f042 0202 	orrlt.w	r2, r2, #2
 80083ce:	9307      	strge	r3, [sp, #28]
 80083d0:	9307      	strlt	r3, [sp, #28]
 80083d2:	bfb8      	it	lt
 80083d4:	9204      	strlt	r2, [sp, #16]
 80083d6:	7823      	ldrb	r3, [r4, #0]
 80083d8:	2b2e      	cmp	r3, #46	; 0x2e
 80083da:	d10c      	bne.n	80083f6 <_vfiprintf_r+0x176>
 80083dc:	7863      	ldrb	r3, [r4, #1]
 80083de:	2b2a      	cmp	r3, #42	; 0x2a
 80083e0:	d135      	bne.n	800844e <_vfiprintf_r+0x1ce>
 80083e2:	9b03      	ldr	r3, [sp, #12]
 80083e4:	3402      	adds	r4, #2
 80083e6:	1d1a      	adds	r2, r3, #4
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	9203      	str	r2, [sp, #12]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	bfb8      	it	lt
 80083f0:	f04f 33ff 	movlt.w	r3, #4294967295
 80083f4:	9305      	str	r3, [sp, #20]
 80083f6:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80084d0 <_vfiprintf_r+0x250>
 80083fa:	2203      	movs	r2, #3
 80083fc:	4650      	mov	r0, sl
 80083fe:	7821      	ldrb	r1, [r4, #0]
 8008400:	f7ff f980 	bl	8007704 <memchr>
 8008404:	b140      	cbz	r0, 8008418 <_vfiprintf_r+0x198>
 8008406:	2340      	movs	r3, #64	; 0x40
 8008408:	eba0 000a 	sub.w	r0, r0, sl
 800840c:	fa03 f000 	lsl.w	r0, r3, r0
 8008410:	9b04      	ldr	r3, [sp, #16]
 8008412:	3401      	adds	r4, #1
 8008414:	4303      	orrs	r3, r0
 8008416:	9304      	str	r3, [sp, #16]
 8008418:	f814 1b01 	ldrb.w	r1, [r4], #1
 800841c:	2206      	movs	r2, #6
 800841e:	482d      	ldr	r0, [pc, #180]	; (80084d4 <_vfiprintf_r+0x254>)
 8008420:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008424:	f7ff f96e 	bl	8007704 <memchr>
 8008428:	2800      	cmp	r0, #0
 800842a:	d03f      	beq.n	80084ac <_vfiprintf_r+0x22c>
 800842c:	4b2a      	ldr	r3, [pc, #168]	; (80084d8 <_vfiprintf_r+0x258>)
 800842e:	bb1b      	cbnz	r3, 8008478 <_vfiprintf_r+0x1f8>
 8008430:	9b03      	ldr	r3, [sp, #12]
 8008432:	3307      	adds	r3, #7
 8008434:	f023 0307 	bic.w	r3, r3, #7
 8008438:	3308      	adds	r3, #8
 800843a:	9303      	str	r3, [sp, #12]
 800843c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800843e:	443b      	add	r3, r7
 8008440:	9309      	str	r3, [sp, #36]	; 0x24
 8008442:	e767      	b.n	8008314 <_vfiprintf_r+0x94>
 8008444:	460c      	mov	r4, r1
 8008446:	2001      	movs	r0, #1
 8008448:	fb0c 3202 	mla	r2, ip, r2, r3
 800844c:	e7a5      	b.n	800839a <_vfiprintf_r+0x11a>
 800844e:	2300      	movs	r3, #0
 8008450:	f04f 0c0a 	mov.w	ip, #10
 8008454:	4619      	mov	r1, r3
 8008456:	3401      	adds	r4, #1
 8008458:	9305      	str	r3, [sp, #20]
 800845a:	4620      	mov	r0, r4
 800845c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008460:	3a30      	subs	r2, #48	; 0x30
 8008462:	2a09      	cmp	r2, #9
 8008464:	d903      	bls.n	800846e <_vfiprintf_r+0x1ee>
 8008466:	2b00      	cmp	r3, #0
 8008468:	d0c5      	beq.n	80083f6 <_vfiprintf_r+0x176>
 800846a:	9105      	str	r1, [sp, #20]
 800846c:	e7c3      	b.n	80083f6 <_vfiprintf_r+0x176>
 800846e:	4604      	mov	r4, r0
 8008470:	2301      	movs	r3, #1
 8008472:	fb0c 2101 	mla	r1, ip, r1, r2
 8008476:	e7f0      	b.n	800845a <_vfiprintf_r+0x1da>
 8008478:	ab03      	add	r3, sp, #12
 800847a:	9300      	str	r3, [sp, #0]
 800847c:	462a      	mov	r2, r5
 800847e:	4630      	mov	r0, r6
 8008480:	4b16      	ldr	r3, [pc, #88]	; (80084dc <_vfiprintf_r+0x25c>)
 8008482:	a904      	add	r1, sp, #16
 8008484:	f7fd feae 	bl	80061e4 <_printf_float>
 8008488:	4607      	mov	r7, r0
 800848a:	1c78      	adds	r0, r7, #1
 800848c:	d1d6      	bne.n	800843c <_vfiprintf_r+0x1bc>
 800848e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008490:	07d9      	lsls	r1, r3, #31
 8008492:	d405      	bmi.n	80084a0 <_vfiprintf_r+0x220>
 8008494:	89ab      	ldrh	r3, [r5, #12]
 8008496:	059a      	lsls	r2, r3, #22
 8008498:	d402      	bmi.n	80084a0 <_vfiprintf_r+0x220>
 800849a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800849c:	f7fa fa5a 	bl	8002954 <__retarget_lock_release_recursive>
 80084a0:	89ab      	ldrh	r3, [r5, #12]
 80084a2:	065b      	lsls	r3, r3, #25
 80084a4:	f53f af12 	bmi.w	80082cc <_vfiprintf_r+0x4c>
 80084a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80084aa:	e711      	b.n	80082d0 <_vfiprintf_r+0x50>
 80084ac:	ab03      	add	r3, sp, #12
 80084ae:	9300      	str	r3, [sp, #0]
 80084b0:	462a      	mov	r2, r5
 80084b2:	4630      	mov	r0, r6
 80084b4:	4b09      	ldr	r3, [pc, #36]	; (80084dc <_vfiprintf_r+0x25c>)
 80084b6:	a904      	add	r1, sp, #16
 80084b8:	f7fe f930 	bl	800671c <_printf_i>
 80084bc:	e7e4      	b.n	8008488 <_vfiprintf_r+0x208>
 80084be:	bf00      	nop
 80084c0:	08009734 	.word	0x08009734
 80084c4:	08009754 	.word	0x08009754
 80084c8:	08009714 	.word	0x08009714
 80084cc:	080095bc 	.word	0x080095bc
 80084d0:	080095c2 	.word	0x080095c2
 80084d4:	080095c6 	.word	0x080095c6
 80084d8:	080061e5 	.word	0x080061e5
 80084dc:	0800825d 	.word	0x0800825d

080084e0 <__swbuf_r>:
 80084e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084e2:	460e      	mov	r6, r1
 80084e4:	4614      	mov	r4, r2
 80084e6:	4605      	mov	r5, r0
 80084e8:	b118      	cbz	r0, 80084f2 <__swbuf_r+0x12>
 80084ea:	6983      	ldr	r3, [r0, #24]
 80084ec:	b90b      	cbnz	r3, 80084f2 <__swbuf_r+0x12>
 80084ee:	f000 f9e3 	bl	80088b8 <__sinit>
 80084f2:	4b21      	ldr	r3, [pc, #132]	; (8008578 <__swbuf_r+0x98>)
 80084f4:	429c      	cmp	r4, r3
 80084f6:	d12b      	bne.n	8008550 <__swbuf_r+0x70>
 80084f8:	686c      	ldr	r4, [r5, #4]
 80084fa:	69a3      	ldr	r3, [r4, #24]
 80084fc:	60a3      	str	r3, [r4, #8]
 80084fe:	89a3      	ldrh	r3, [r4, #12]
 8008500:	071a      	lsls	r2, r3, #28
 8008502:	d52f      	bpl.n	8008564 <__swbuf_r+0x84>
 8008504:	6923      	ldr	r3, [r4, #16]
 8008506:	b36b      	cbz	r3, 8008564 <__swbuf_r+0x84>
 8008508:	6923      	ldr	r3, [r4, #16]
 800850a:	6820      	ldr	r0, [r4, #0]
 800850c:	b2f6      	uxtb	r6, r6
 800850e:	1ac0      	subs	r0, r0, r3
 8008510:	6963      	ldr	r3, [r4, #20]
 8008512:	4637      	mov	r7, r6
 8008514:	4283      	cmp	r3, r0
 8008516:	dc04      	bgt.n	8008522 <__swbuf_r+0x42>
 8008518:	4621      	mov	r1, r4
 800851a:	4628      	mov	r0, r5
 800851c:	f000 f938 	bl	8008790 <_fflush_r>
 8008520:	bb30      	cbnz	r0, 8008570 <__swbuf_r+0x90>
 8008522:	68a3      	ldr	r3, [r4, #8]
 8008524:	3001      	adds	r0, #1
 8008526:	3b01      	subs	r3, #1
 8008528:	60a3      	str	r3, [r4, #8]
 800852a:	6823      	ldr	r3, [r4, #0]
 800852c:	1c5a      	adds	r2, r3, #1
 800852e:	6022      	str	r2, [r4, #0]
 8008530:	701e      	strb	r6, [r3, #0]
 8008532:	6963      	ldr	r3, [r4, #20]
 8008534:	4283      	cmp	r3, r0
 8008536:	d004      	beq.n	8008542 <__swbuf_r+0x62>
 8008538:	89a3      	ldrh	r3, [r4, #12]
 800853a:	07db      	lsls	r3, r3, #31
 800853c:	d506      	bpl.n	800854c <__swbuf_r+0x6c>
 800853e:	2e0a      	cmp	r6, #10
 8008540:	d104      	bne.n	800854c <__swbuf_r+0x6c>
 8008542:	4621      	mov	r1, r4
 8008544:	4628      	mov	r0, r5
 8008546:	f000 f923 	bl	8008790 <_fflush_r>
 800854a:	b988      	cbnz	r0, 8008570 <__swbuf_r+0x90>
 800854c:	4638      	mov	r0, r7
 800854e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008550:	4b0a      	ldr	r3, [pc, #40]	; (800857c <__swbuf_r+0x9c>)
 8008552:	429c      	cmp	r4, r3
 8008554:	d101      	bne.n	800855a <__swbuf_r+0x7a>
 8008556:	68ac      	ldr	r4, [r5, #8]
 8008558:	e7cf      	b.n	80084fa <__swbuf_r+0x1a>
 800855a:	4b09      	ldr	r3, [pc, #36]	; (8008580 <__swbuf_r+0xa0>)
 800855c:	429c      	cmp	r4, r3
 800855e:	bf08      	it	eq
 8008560:	68ec      	ldreq	r4, [r5, #12]
 8008562:	e7ca      	b.n	80084fa <__swbuf_r+0x1a>
 8008564:	4621      	mov	r1, r4
 8008566:	4628      	mov	r0, r5
 8008568:	f000 f81a 	bl	80085a0 <__swsetup_r>
 800856c:	2800      	cmp	r0, #0
 800856e:	d0cb      	beq.n	8008508 <__swbuf_r+0x28>
 8008570:	f04f 37ff 	mov.w	r7, #4294967295
 8008574:	e7ea      	b.n	800854c <__swbuf_r+0x6c>
 8008576:	bf00      	nop
 8008578:	08009734 	.word	0x08009734
 800857c:	08009754 	.word	0x08009754
 8008580:	08009714 	.word	0x08009714

08008584 <__ascii_wctomb>:
 8008584:	4603      	mov	r3, r0
 8008586:	4608      	mov	r0, r1
 8008588:	b141      	cbz	r1, 800859c <__ascii_wctomb+0x18>
 800858a:	2aff      	cmp	r2, #255	; 0xff
 800858c:	d904      	bls.n	8008598 <__ascii_wctomb+0x14>
 800858e:	228a      	movs	r2, #138	; 0x8a
 8008590:	f04f 30ff 	mov.w	r0, #4294967295
 8008594:	601a      	str	r2, [r3, #0]
 8008596:	4770      	bx	lr
 8008598:	2001      	movs	r0, #1
 800859a:	700a      	strb	r2, [r1, #0]
 800859c:	4770      	bx	lr
	...

080085a0 <__swsetup_r>:
 80085a0:	4b32      	ldr	r3, [pc, #200]	; (800866c <__swsetup_r+0xcc>)
 80085a2:	b570      	push	{r4, r5, r6, lr}
 80085a4:	681d      	ldr	r5, [r3, #0]
 80085a6:	4606      	mov	r6, r0
 80085a8:	460c      	mov	r4, r1
 80085aa:	b125      	cbz	r5, 80085b6 <__swsetup_r+0x16>
 80085ac:	69ab      	ldr	r3, [r5, #24]
 80085ae:	b913      	cbnz	r3, 80085b6 <__swsetup_r+0x16>
 80085b0:	4628      	mov	r0, r5
 80085b2:	f000 f981 	bl	80088b8 <__sinit>
 80085b6:	4b2e      	ldr	r3, [pc, #184]	; (8008670 <__swsetup_r+0xd0>)
 80085b8:	429c      	cmp	r4, r3
 80085ba:	d10f      	bne.n	80085dc <__swsetup_r+0x3c>
 80085bc:	686c      	ldr	r4, [r5, #4]
 80085be:	89a3      	ldrh	r3, [r4, #12]
 80085c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80085c4:	0719      	lsls	r1, r3, #28
 80085c6:	d42c      	bmi.n	8008622 <__swsetup_r+0x82>
 80085c8:	06dd      	lsls	r5, r3, #27
 80085ca:	d411      	bmi.n	80085f0 <__swsetup_r+0x50>
 80085cc:	2309      	movs	r3, #9
 80085ce:	6033      	str	r3, [r6, #0]
 80085d0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80085d4:	f04f 30ff 	mov.w	r0, #4294967295
 80085d8:	81a3      	strh	r3, [r4, #12]
 80085da:	e03e      	b.n	800865a <__swsetup_r+0xba>
 80085dc:	4b25      	ldr	r3, [pc, #148]	; (8008674 <__swsetup_r+0xd4>)
 80085de:	429c      	cmp	r4, r3
 80085e0:	d101      	bne.n	80085e6 <__swsetup_r+0x46>
 80085e2:	68ac      	ldr	r4, [r5, #8]
 80085e4:	e7eb      	b.n	80085be <__swsetup_r+0x1e>
 80085e6:	4b24      	ldr	r3, [pc, #144]	; (8008678 <__swsetup_r+0xd8>)
 80085e8:	429c      	cmp	r4, r3
 80085ea:	bf08      	it	eq
 80085ec:	68ec      	ldreq	r4, [r5, #12]
 80085ee:	e7e6      	b.n	80085be <__swsetup_r+0x1e>
 80085f0:	0758      	lsls	r0, r3, #29
 80085f2:	d512      	bpl.n	800861a <__swsetup_r+0x7a>
 80085f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80085f6:	b141      	cbz	r1, 800860a <__swsetup_r+0x6a>
 80085f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80085fc:	4299      	cmp	r1, r3
 80085fe:	d002      	beq.n	8008606 <__swsetup_r+0x66>
 8008600:	4630      	mov	r0, r6
 8008602:	f7fd fc75 	bl	8005ef0 <_free_r>
 8008606:	2300      	movs	r3, #0
 8008608:	6363      	str	r3, [r4, #52]	; 0x34
 800860a:	89a3      	ldrh	r3, [r4, #12]
 800860c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008610:	81a3      	strh	r3, [r4, #12]
 8008612:	2300      	movs	r3, #0
 8008614:	6063      	str	r3, [r4, #4]
 8008616:	6923      	ldr	r3, [r4, #16]
 8008618:	6023      	str	r3, [r4, #0]
 800861a:	89a3      	ldrh	r3, [r4, #12]
 800861c:	f043 0308 	orr.w	r3, r3, #8
 8008620:	81a3      	strh	r3, [r4, #12]
 8008622:	6923      	ldr	r3, [r4, #16]
 8008624:	b94b      	cbnz	r3, 800863a <__swsetup_r+0x9a>
 8008626:	89a3      	ldrh	r3, [r4, #12]
 8008628:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800862c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008630:	d003      	beq.n	800863a <__swsetup_r+0x9a>
 8008632:	4621      	mov	r1, r4
 8008634:	4630      	mov	r0, r6
 8008636:	f000 fa01 	bl	8008a3c <__smakebuf_r>
 800863a:	89a0      	ldrh	r0, [r4, #12]
 800863c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008640:	f010 0301 	ands.w	r3, r0, #1
 8008644:	d00a      	beq.n	800865c <__swsetup_r+0xbc>
 8008646:	2300      	movs	r3, #0
 8008648:	60a3      	str	r3, [r4, #8]
 800864a:	6963      	ldr	r3, [r4, #20]
 800864c:	425b      	negs	r3, r3
 800864e:	61a3      	str	r3, [r4, #24]
 8008650:	6923      	ldr	r3, [r4, #16]
 8008652:	b943      	cbnz	r3, 8008666 <__swsetup_r+0xc6>
 8008654:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008658:	d1ba      	bne.n	80085d0 <__swsetup_r+0x30>
 800865a:	bd70      	pop	{r4, r5, r6, pc}
 800865c:	0781      	lsls	r1, r0, #30
 800865e:	bf58      	it	pl
 8008660:	6963      	ldrpl	r3, [r4, #20]
 8008662:	60a3      	str	r3, [r4, #8]
 8008664:	e7f4      	b.n	8008650 <__swsetup_r+0xb0>
 8008666:	2000      	movs	r0, #0
 8008668:	e7f7      	b.n	800865a <__swsetup_r+0xba>
 800866a:	bf00      	nop
 800866c:	20000040 	.word	0x20000040
 8008670:	08009734 	.word	0x08009734
 8008674:	08009754 	.word	0x08009754
 8008678:	08009714 	.word	0x08009714

0800867c <abort>:
 800867c:	2006      	movs	r0, #6
 800867e:	b508      	push	{r3, lr}
 8008680:	f000 fa4c 	bl	8008b1c <raise>
 8008684:	2001      	movs	r0, #1
 8008686:	f7fa f83c 	bl	8002702 <_exit>
	...

0800868c <__sflush_r>:
 800868c:	898a      	ldrh	r2, [r1, #12]
 800868e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008690:	4605      	mov	r5, r0
 8008692:	0710      	lsls	r0, r2, #28
 8008694:	460c      	mov	r4, r1
 8008696:	d457      	bmi.n	8008748 <__sflush_r+0xbc>
 8008698:	684b      	ldr	r3, [r1, #4]
 800869a:	2b00      	cmp	r3, #0
 800869c:	dc04      	bgt.n	80086a8 <__sflush_r+0x1c>
 800869e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	dc01      	bgt.n	80086a8 <__sflush_r+0x1c>
 80086a4:	2000      	movs	r0, #0
 80086a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80086aa:	2e00      	cmp	r6, #0
 80086ac:	d0fa      	beq.n	80086a4 <__sflush_r+0x18>
 80086ae:	2300      	movs	r3, #0
 80086b0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80086b4:	682f      	ldr	r7, [r5, #0]
 80086b6:	602b      	str	r3, [r5, #0]
 80086b8:	d032      	beq.n	8008720 <__sflush_r+0x94>
 80086ba:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80086bc:	89a3      	ldrh	r3, [r4, #12]
 80086be:	075a      	lsls	r2, r3, #29
 80086c0:	d505      	bpl.n	80086ce <__sflush_r+0x42>
 80086c2:	6863      	ldr	r3, [r4, #4]
 80086c4:	1ac0      	subs	r0, r0, r3
 80086c6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80086c8:	b10b      	cbz	r3, 80086ce <__sflush_r+0x42>
 80086ca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80086cc:	1ac0      	subs	r0, r0, r3
 80086ce:	2300      	movs	r3, #0
 80086d0:	4602      	mov	r2, r0
 80086d2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80086d4:	4628      	mov	r0, r5
 80086d6:	6a21      	ldr	r1, [r4, #32]
 80086d8:	47b0      	blx	r6
 80086da:	1c43      	adds	r3, r0, #1
 80086dc:	89a3      	ldrh	r3, [r4, #12]
 80086de:	d106      	bne.n	80086ee <__sflush_r+0x62>
 80086e0:	6829      	ldr	r1, [r5, #0]
 80086e2:	291d      	cmp	r1, #29
 80086e4:	d82c      	bhi.n	8008740 <__sflush_r+0xb4>
 80086e6:	4a29      	ldr	r2, [pc, #164]	; (800878c <__sflush_r+0x100>)
 80086e8:	40ca      	lsrs	r2, r1
 80086ea:	07d6      	lsls	r6, r2, #31
 80086ec:	d528      	bpl.n	8008740 <__sflush_r+0xb4>
 80086ee:	2200      	movs	r2, #0
 80086f0:	6062      	str	r2, [r4, #4]
 80086f2:	6922      	ldr	r2, [r4, #16]
 80086f4:	04d9      	lsls	r1, r3, #19
 80086f6:	6022      	str	r2, [r4, #0]
 80086f8:	d504      	bpl.n	8008704 <__sflush_r+0x78>
 80086fa:	1c42      	adds	r2, r0, #1
 80086fc:	d101      	bne.n	8008702 <__sflush_r+0x76>
 80086fe:	682b      	ldr	r3, [r5, #0]
 8008700:	b903      	cbnz	r3, 8008704 <__sflush_r+0x78>
 8008702:	6560      	str	r0, [r4, #84]	; 0x54
 8008704:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008706:	602f      	str	r7, [r5, #0]
 8008708:	2900      	cmp	r1, #0
 800870a:	d0cb      	beq.n	80086a4 <__sflush_r+0x18>
 800870c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008710:	4299      	cmp	r1, r3
 8008712:	d002      	beq.n	800871a <__sflush_r+0x8e>
 8008714:	4628      	mov	r0, r5
 8008716:	f7fd fbeb 	bl	8005ef0 <_free_r>
 800871a:	2000      	movs	r0, #0
 800871c:	6360      	str	r0, [r4, #52]	; 0x34
 800871e:	e7c2      	b.n	80086a6 <__sflush_r+0x1a>
 8008720:	6a21      	ldr	r1, [r4, #32]
 8008722:	2301      	movs	r3, #1
 8008724:	4628      	mov	r0, r5
 8008726:	47b0      	blx	r6
 8008728:	1c41      	adds	r1, r0, #1
 800872a:	d1c7      	bne.n	80086bc <__sflush_r+0x30>
 800872c:	682b      	ldr	r3, [r5, #0]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d0c4      	beq.n	80086bc <__sflush_r+0x30>
 8008732:	2b1d      	cmp	r3, #29
 8008734:	d001      	beq.n	800873a <__sflush_r+0xae>
 8008736:	2b16      	cmp	r3, #22
 8008738:	d101      	bne.n	800873e <__sflush_r+0xb2>
 800873a:	602f      	str	r7, [r5, #0]
 800873c:	e7b2      	b.n	80086a4 <__sflush_r+0x18>
 800873e:	89a3      	ldrh	r3, [r4, #12]
 8008740:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008744:	81a3      	strh	r3, [r4, #12]
 8008746:	e7ae      	b.n	80086a6 <__sflush_r+0x1a>
 8008748:	690f      	ldr	r7, [r1, #16]
 800874a:	2f00      	cmp	r7, #0
 800874c:	d0aa      	beq.n	80086a4 <__sflush_r+0x18>
 800874e:	0793      	lsls	r3, r2, #30
 8008750:	bf18      	it	ne
 8008752:	2300      	movne	r3, #0
 8008754:	680e      	ldr	r6, [r1, #0]
 8008756:	bf08      	it	eq
 8008758:	694b      	ldreq	r3, [r1, #20]
 800875a:	1bf6      	subs	r6, r6, r7
 800875c:	600f      	str	r7, [r1, #0]
 800875e:	608b      	str	r3, [r1, #8]
 8008760:	2e00      	cmp	r6, #0
 8008762:	dd9f      	ble.n	80086a4 <__sflush_r+0x18>
 8008764:	4633      	mov	r3, r6
 8008766:	463a      	mov	r2, r7
 8008768:	4628      	mov	r0, r5
 800876a:	6a21      	ldr	r1, [r4, #32]
 800876c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008770:	47e0      	blx	ip
 8008772:	2800      	cmp	r0, #0
 8008774:	dc06      	bgt.n	8008784 <__sflush_r+0xf8>
 8008776:	89a3      	ldrh	r3, [r4, #12]
 8008778:	f04f 30ff 	mov.w	r0, #4294967295
 800877c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008780:	81a3      	strh	r3, [r4, #12]
 8008782:	e790      	b.n	80086a6 <__sflush_r+0x1a>
 8008784:	4407      	add	r7, r0
 8008786:	1a36      	subs	r6, r6, r0
 8008788:	e7ea      	b.n	8008760 <__sflush_r+0xd4>
 800878a:	bf00      	nop
 800878c:	20400001 	.word	0x20400001

08008790 <_fflush_r>:
 8008790:	b538      	push	{r3, r4, r5, lr}
 8008792:	690b      	ldr	r3, [r1, #16]
 8008794:	4605      	mov	r5, r0
 8008796:	460c      	mov	r4, r1
 8008798:	b913      	cbnz	r3, 80087a0 <_fflush_r+0x10>
 800879a:	2500      	movs	r5, #0
 800879c:	4628      	mov	r0, r5
 800879e:	bd38      	pop	{r3, r4, r5, pc}
 80087a0:	b118      	cbz	r0, 80087aa <_fflush_r+0x1a>
 80087a2:	6983      	ldr	r3, [r0, #24]
 80087a4:	b90b      	cbnz	r3, 80087aa <_fflush_r+0x1a>
 80087a6:	f000 f887 	bl	80088b8 <__sinit>
 80087aa:	4b14      	ldr	r3, [pc, #80]	; (80087fc <_fflush_r+0x6c>)
 80087ac:	429c      	cmp	r4, r3
 80087ae:	d11b      	bne.n	80087e8 <_fflush_r+0x58>
 80087b0:	686c      	ldr	r4, [r5, #4]
 80087b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d0ef      	beq.n	800879a <_fflush_r+0xa>
 80087ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80087bc:	07d0      	lsls	r0, r2, #31
 80087be:	d404      	bmi.n	80087ca <_fflush_r+0x3a>
 80087c0:	0599      	lsls	r1, r3, #22
 80087c2:	d402      	bmi.n	80087ca <_fflush_r+0x3a>
 80087c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80087c6:	f7fa f8b1 	bl	800292c <__retarget_lock_acquire_recursive>
 80087ca:	4628      	mov	r0, r5
 80087cc:	4621      	mov	r1, r4
 80087ce:	f7ff ff5d 	bl	800868c <__sflush_r>
 80087d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80087d4:	4605      	mov	r5, r0
 80087d6:	07da      	lsls	r2, r3, #31
 80087d8:	d4e0      	bmi.n	800879c <_fflush_r+0xc>
 80087da:	89a3      	ldrh	r3, [r4, #12]
 80087dc:	059b      	lsls	r3, r3, #22
 80087de:	d4dd      	bmi.n	800879c <_fflush_r+0xc>
 80087e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80087e2:	f7fa f8b7 	bl	8002954 <__retarget_lock_release_recursive>
 80087e6:	e7d9      	b.n	800879c <_fflush_r+0xc>
 80087e8:	4b05      	ldr	r3, [pc, #20]	; (8008800 <_fflush_r+0x70>)
 80087ea:	429c      	cmp	r4, r3
 80087ec:	d101      	bne.n	80087f2 <_fflush_r+0x62>
 80087ee:	68ac      	ldr	r4, [r5, #8]
 80087f0:	e7df      	b.n	80087b2 <_fflush_r+0x22>
 80087f2:	4b04      	ldr	r3, [pc, #16]	; (8008804 <_fflush_r+0x74>)
 80087f4:	429c      	cmp	r4, r3
 80087f6:	bf08      	it	eq
 80087f8:	68ec      	ldreq	r4, [r5, #12]
 80087fa:	e7da      	b.n	80087b2 <_fflush_r+0x22>
 80087fc:	08009734 	.word	0x08009734
 8008800:	08009754 	.word	0x08009754
 8008804:	08009714 	.word	0x08009714

08008808 <std>:
 8008808:	2300      	movs	r3, #0
 800880a:	b510      	push	{r4, lr}
 800880c:	4604      	mov	r4, r0
 800880e:	e9c0 3300 	strd	r3, r3, [r0]
 8008812:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008816:	6083      	str	r3, [r0, #8]
 8008818:	8181      	strh	r1, [r0, #12]
 800881a:	6643      	str	r3, [r0, #100]	; 0x64
 800881c:	81c2      	strh	r2, [r0, #14]
 800881e:	6183      	str	r3, [r0, #24]
 8008820:	4619      	mov	r1, r3
 8008822:	2208      	movs	r2, #8
 8008824:	305c      	adds	r0, #92	; 0x5c
 8008826:	f7fd fb5b 	bl	8005ee0 <memset>
 800882a:	4b05      	ldr	r3, [pc, #20]	; (8008840 <std+0x38>)
 800882c:	6224      	str	r4, [r4, #32]
 800882e:	6263      	str	r3, [r4, #36]	; 0x24
 8008830:	4b04      	ldr	r3, [pc, #16]	; (8008844 <std+0x3c>)
 8008832:	62a3      	str	r3, [r4, #40]	; 0x28
 8008834:	4b04      	ldr	r3, [pc, #16]	; (8008848 <std+0x40>)
 8008836:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008838:	4b04      	ldr	r3, [pc, #16]	; (800884c <std+0x44>)
 800883a:	6323      	str	r3, [r4, #48]	; 0x30
 800883c:	bd10      	pop	{r4, pc}
 800883e:	bf00      	nop
 8008840:	08008b55 	.word	0x08008b55
 8008844:	08008b77 	.word	0x08008b77
 8008848:	08008baf 	.word	0x08008baf
 800884c:	08008bd3 	.word	0x08008bd3

08008850 <_cleanup_r>:
 8008850:	4901      	ldr	r1, [pc, #4]	; (8008858 <_cleanup_r+0x8>)
 8008852:	f000 b8af 	b.w	80089b4 <_fwalk_reent>
 8008856:	bf00      	nop
 8008858:	08008791 	.word	0x08008791

0800885c <__sfmoreglue>:
 800885c:	2268      	movs	r2, #104	; 0x68
 800885e:	b570      	push	{r4, r5, r6, lr}
 8008860:	1e4d      	subs	r5, r1, #1
 8008862:	4355      	muls	r5, r2
 8008864:	460e      	mov	r6, r1
 8008866:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800886a:	f7fd fba9 	bl	8005fc0 <_malloc_r>
 800886e:	4604      	mov	r4, r0
 8008870:	b140      	cbz	r0, 8008884 <__sfmoreglue+0x28>
 8008872:	2100      	movs	r1, #0
 8008874:	e9c0 1600 	strd	r1, r6, [r0]
 8008878:	300c      	adds	r0, #12
 800887a:	60a0      	str	r0, [r4, #8]
 800887c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008880:	f7fd fb2e 	bl	8005ee0 <memset>
 8008884:	4620      	mov	r0, r4
 8008886:	bd70      	pop	{r4, r5, r6, pc}

08008888 <__sfp_lock_acquire>:
 8008888:	4801      	ldr	r0, [pc, #4]	; (8008890 <__sfp_lock_acquire+0x8>)
 800888a:	f7fa b84f 	b.w	800292c <__retarget_lock_acquire_recursive>
 800888e:	bf00      	nop
 8008890:	20000a28 	.word	0x20000a28

08008894 <__sfp_lock_release>:
 8008894:	4801      	ldr	r0, [pc, #4]	; (800889c <__sfp_lock_release+0x8>)
 8008896:	f7fa b85d 	b.w	8002954 <__retarget_lock_release_recursive>
 800889a:	bf00      	nop
 800889c:	20000a28 	.word	0x20000a28

080088a0 <__sinit_lock_acquire>:
 80088a0:	4801      	ldr	r0, [pc, #4]	; (80088a8 <__sinit_lock_acquire+0x8>)
 80088a2:	f7fa b843 	b.w	800292c <__retarget_lock_acquire_recursive>
 80088a6:	bf00      	nop
 80088a8:	20000a28 	.word	0x20000a28

080088ac <__sinit_lock_release>:
 80088ac:	4801      	ldr	r0, [pc, #4]	; (80088b4 <__sinit_lock_release+0x8>)
 80088ae:	f7fa b851 	b.w	8002954 <__retarget_lock_release_recursive>
 80088b2:	bf00      	nop
 80088b4:	20000a28 	.word	0x20000a28

080088b8 <__sinit>:
 80088b8:	b510      	push	{r4, lr}
 80088ba:	4604      	mov	r4, r0
 80088bc:	f7ff fff0 	bl	80088a0 <__sinit_lock_acquire>
 80088c0:	69a3      	ldr	r3, [r4, #24]
 80088c2:	b11b      	cbz	r3, 80088cc <__sinit+0x14>
 80088c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088c8:	f7ff bff0 	b.w	80088ac <__sinit_lock_release>
 80088cc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80088d0:	6523      	str	r3, [r4, #80]	; 0x50
 80088d2:	4b13      	ldr	r3, [pc, #76]	; (8008920 <__sinit+0x68>)
 80088d4:	4a13      	ldr	r2, [pc, #76]	; (8008924 <__sinit+0x6c>)
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	62a2      	str	r2, [r4, #40]	; 0x28
 80088da:	42a3      	cmp	r3, r4
 80088dc:	bf08      	it	eq
 80088de:	2301      	moveq	r3, #1
 80088e0:	4620      	mov	r0, r4
 80088e2:	bf08      	it	eq
 80088e4:	61a3      	streq	r3, [r4, #24]
 80088e6:	f000 f81f 	bl	8008928 <__sfp>
 80088ea:	6060      	str	r0, [r4, #4]
 80088ec:	4620      	mov	r0, r4
 80088ee:	f000 f81b 	bl	8008928 <__sfp>
 80088f2:	60a0      	str	r0, [r4, #8]
 80088f4:	4620      	mov	r0, r4
 80088f6:	f000 f817 	bl	8008928 <__sfp>
 80088fa:	2200      	movs	r2, #0
 80088fc:	2104      	movs	r1, #4
 80088fe:	60e0      	str	r0, [r4, #12]
 8008900:	6860      	ldr	r0, [r4, #4]
 8008902:	f7ff ff81 	bl	8008808 <std>
 8008906:	2201      	movs	r2, #1
 8008908:	2109      	movs	r1, #9
 800890a:	68a0      	ldr	r0, [r4, #8]
 800890c:	f7ff ff7c 	bl	8008808 <std>
 8008910:	2202      	movs	r2, #2
 8008912:	2112      	movs	r1, #18
 8008914:	68e0      	ldr	r0, [r4, #12]
 8008916:	f7ff ff77 	bl	8008808 <std>
 800891a:	2301      	movs	r3, #1
 800891c:	61a3      	str	r3, [r4, #24]
 800891e:	e7d1      	b.n	80088c4 <__sinit+0xc>
 8008920:	0800939c 	.word	0x0800939c
 8008924:	08008851 	.word	0x08008851

08008928 <__sfp>:
 8008928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800892a:	4607      	mov	r7, r0
 800892c:	f7ff ffac 	bl	8008888 <__sfp_lock_acquire>
 8008930:	4b1e      	ldr	r3, [pc, #120]	; (80089ac <__sfp+0x84>)
 8008932:	681e      	ldr	r6, [r3, #0]
 8008934:	69b3      	ldr	r3, [r6, #24]
 8008936:	b913      	cbnz	r3, 800893e <__sfp+0x16>
 8008938:	4630      	mov	r0, r6
 800893a:	f7ff ffbd 	bl	80088b8 <__sinit>
 800893e:	3648      	adds	r6, #72	; 0x48
 8008940:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008944:	3b01      	subs	r3, #1
 8008946:	d503      	bpl.n	8008950 <__sfp+0x28>
 8008948:	6833      	ldr	r3, [r6, #0]
 800894a:	b30b      	cbz	r3, 8008990 <__sfp+0x68>
 800894c:	6836      	ldr	r6, [r6, #0]
 800894e:	e7f7      	b.n	8008940 <__sfp+0x18>
 8008950:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008954:	b9d5      	cbnz	r5, 800898c <__sfp+0x64>
 8008956:	4b16      	ldr	r3, [pc, #88]	; (80089b0 <__sfp+0x88>)
 8008958:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800895c:	60e3      	str	r3, [r4, #12]
 800895e:	6665      	str	r5, [r4, #100]	; 0x64
 8008960:	f7f9 ffbe 	bl	80028e0 <__retarget_lock_init_recursive>
 8008964:	f7ff ff96 	bl	8008894 <__sfp_lock_release>
 8008968:	2208      	movs	r2, #8
 800896a:	4629      	mov	r1, r5
 800896c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008970:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008974:	6025      	str	r5, [r4, #0]
 8008976:	61a5      	str	r5, [r4, #24]
 8008978:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800897c:	f7fd fab0 	bl	8005ee0 <memset>
 8008980:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008984:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008988:	4620      	mov	r0, r4
 800898a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800898c:	3468      	adds	r4, #104	; 0x68
 800898e:	e7d9      	b.n	8008944 <__sfp+0x1c>
 8008990:	2104      	movs	r1, #4
 8008992:	4638      	mov	r0, r7
 8008994:	f7ff ff62 	bl	800885c <__sfmoreglue>
 8008998:	4604      	mov	r4, r0
 800899a:	6030      	str	r0, [r6, #0]
 800899c:	2800      	cmp	r0, #0
 800899e:	d1d5      	bne.n	800894c <__sfp+0x24>
 80089a0:	f7ff ff78 	bl	8008894 <__sfp_lock_release>
 80089a4:	230c      	movs	r3, #12
 80089a6:	603b      	str	r3, [r7, #0]
 80089a8:	e7ee      	b.n	8008988 <__sfp+0x60>
 80089aa:	bf00      	nop
 80089ac:	0800939c 	.word	0x0800939c
 80089b0:	ffff0001 	.word	0xffff0001

080089b4 <_fwalk_reent>:
 80089b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089b8:	4606      	mov	r6, r0
 80089ba:	4688      	mov	r8, r1
 80089bc:	2700      	movs	r7, #0
 80089be:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80089c2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80089c6:	f1b9 0901 	subs.w	r9, r9, #1
 80089ca:	d505      	bpl.n	80089d8 <_fwalk_reent+0x24>
 80089cc:	6824      	ldr	r4, [r4, #0]
 80089ce:	2c00      	cmp	r4, #0
 80089d0:	d1f7      	bne.n	80089c2 <_fwalk_reent+0xe>
 80089d2:	4638      	mov	r0, r7
 80089d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089d8:	89ab      	ldrh	r3, [r5, #12]
 80089da:	2b01      	cmp	r3, #1
 80089dc:	d907      	bls.n	80089ee <_fwalk_reent+0x3a>
 80089de:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80089e2:	3301      	adds	r3, #1
 80089e4:	d003      	beq.n	80089ee <_fwalk_reent+0x3a>
 80089e6:	4629      	mov	r1, r5
 80089e8:	4630      	mov	r0, r6
 80089ea:	47c0      	blx	r8
 80089ec:	4307      	orrs	r7, r0
 80089ee:	3568      	adds	r5, #104	; 0x68
 80089f0:	e7e9      	b.n	80089c6 <_fwalk_reent+0x12>

080089f2 <__swhatbuf_r>:
 80089f2:	b570      	push	{r4, r5, r6, lr}
 80089f4:	460e      	mov	r6, r1
 80089f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089fa:	4614      	mov	r4, r2
 80089fc:	2900      	cmp	r1, #0
 80089fe:	461d      	mov	r5, r3
 8008a00:	b096      	sub	sp, #88	; 0x58
 8008a02:	da08      	bge.n	8008a16 <__swhatbuf_r+0x24>
 8008a04:	2200      	movs	r2, #0
 8008a06:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008a0a:	602a      	str	r2, [r5, #0]
 8008a0c:	061a      	lsls	r2, r3, #24
 8008a0e:	d410      	bmi.n	8008a32 <__swhatbuf_r+0x40>
 8008a10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a14:	e00e      	b.n	8008a34 <__swhatbuf_r+0x42>
 8008a16:	466a      	mov	r2, sp
 8008a18:	f000 f902 	bl	8008c20 <_fstat_r>
 8008a1c:	2800      	cmp	r0, #0
 8008a1e:	dbf1      	blt.n	8008a04 <__swhatbuf_r+0x12>
 8008a20:	9a01      	ldr	r2, [sp, #4]
 8008a22:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008a26:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008a2a:	425a      	negs	r2, r3
 8008a2c:	415a      	adcs	r2, r3
 8008a2e:	602a      	str	r2, [r5, #0]
 8008a30:	e7ee      	b.n	8008a10 <__swhatbuf_r+0x1e>
 8008a32:	2340      	movs	r3, #64	; 0x40
 8008a34:	2000      	movs	r0, #0
 8008a36:	6023      	str	r3, [r4, #0]
 8008a38:	b016      	add	sp, #88	; 0x58
 8008a3a:	bd70      	pop	{r4, r5, r6, pc}

08008a3c <__smakebuf_r>:
 8008a3c:	898b      	ldrh	r3, [r1, #12]
 8008a3e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008a40:	079d      	lsls	r5, r3, #30
 8008a42:	4606      	mov	r6, r0
 8008a44:	460c      	mov	r4, r1
 8008a46:	d507      	bpl.n	8008a58 <__smakebuf_r+0x1c>
 8008a48:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008a4c:	6023      	str	r3, [r4, #0]
 8008a4e:	6123      	str	r3, [r4, #16]
 8008a50:	2301      	movs	r3, #1
 8008a52:	6163      	str	r3, [r4, #20]
 8008a54:	b002      	add	sp, #8
 8008a56:	bd70      	pop	{r4, r5, r6, pc}
 8008a58:	466a      	mov	r2, sp
 8008a5a:	ab01      	add	r3, sp, #4
 8008a5c:	f7ff ffc9 	bl	80089f2 <__swhatbuf_r>
 8008a60:	9900      	ldr	r1, [sp, #0]
 8008a62:	4605      	mov	r5, r0
 8008a64:	4630      	mov	r0, r6
 8008a66:	f7fd faab 	bl	8005fc0 <_malloc_r>
 8008a6a:	b948      	cbnz	r0, 8008a80 <__smakebuf_r+0x44>
 8008a6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a70:	059a      	lsls	r2, r3, #22
 8008a72:	d4ef      	bmi.n	8008a54 <__smakebuf_r+0x18>
 8008a74:	f023 0303 	bic.w	r3, r3, #3
 8008a78:	f043 0302 	orr.w	r3, r3, #2
 8008a7c:	81a3      	strh	r3, [r4, #12]
 8008a7e:	e7e3      	b.n	8008a48 <__smakebuf_r+0xc>
 8008a80:	4b0d      	ldr	r3, [pc, #52]	; (8008ab8 <__smakebuf_r+0x7c>)
 8008a82:	62b3      	str	r3, [r6, #40]	; 0x28
 8008a84:	89a3      	ldrh	r3, [r4, #12]
 8008a86:	6020      	str	r0, [r4, #0]
 8008a88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a8c:	81a3      	strh	r3, [r4, #12]
 8008a8e:	9b00      	ldr	r3, [sp, #0]
 8008a90:	6120      	str	r0, [r4, #16]
 8008a92:	6163      	str	r3, [r4, #20]
 8008a94:	9b01      	ldr	r3, [sp, #4]
 8008a96:	b15b      	cbz	r3, 8008ab0 <__smakebuf_r+0x74>
 8008a98:	4630      	mov	r0, r6
 8008a9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a9e:	f000 f8d1 	bl	8008c44 <_isatty_r>
 8008aa2:	b128      	cbz	r0, 8008ab0 <__smakebuf_r+0x74>
 8008aa4:	89a3      	ldrh	r3, [r4, #12]
 8008aa6:	f023 0303 	bic.w	r3, r3, #3
 8008aaa:	f043 0301 	orr.w	r3, r3, #1
 8008aae:	81a3      	strh	r3, [r4, #12]
 8008ab0:	89a0      	ldrh	r0, [r4, #12]
 8008ab2:	4305      	orrs	r5, r0
 8008ab4:	81a5      	strh	r5, [r4, #12]
 8008ab6:	e7cd      	b.n	8008a54 <__smakebuf_r+0x18>
 8008ab8:	08008851 	.word	0x08008851

08008abc <_malloc_usable_size_r>:
 8008abc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ac0:	1f18      	subs	r0, r3, #4
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	bfbc      	itt	lt
 8008ac6:	580b      	ldrlt	r3, [r1, r0]
 8008ac8:	18c0      	addlt	r0, r0, r3
 8008aca:	4770      	bx	lr

08008acc <_raise_r>:
 8008acc:	291f      	cmp	r1, #31
 8008ace:	b538      	push	{r3, r4, r5, lr}
 8008ad0:	4604      	mov	r4, r0
 8008ad2:	460d      	mov	r5, r1
 8008ad4:	d904      	bls.n	8008ae0 <_raise_r+0x14>
 8008ad6:	2316      	movs	r3, #22
 8008ad8:	6003      	str	r3, [r0, #0]
 8008ada:	f04f 30ff 	mov.w	r0, #4294967295
 8008ade:	bd38      	pop	{r3, r4, r5, pc}
 8008ae0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008ae2:	b112      	cbz	r2, 8008aea <_raise_r+0x1e>
 8008ae4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008ae8:	b94b      	cbnz	r3, 8008afe <_raise_r+0x32>
 8008aea:	4620      	mov	r0, r4
 8008aec:	f000 f830 	bl	8008b50 <_getpid_r>
 8008af0:	462a      	mov	r2, r5
 8008af2:	4601      	mov	r1, r0
 8008af4:	4620      	mov	r0, r4
 8008af6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008afa:	f000 b817 	b.w	8008b2c <_kill_r>
 8008afe:	2b01      	cmp	r3, #1
 8008b00:	d00a      	beq.n	8008b18 <_raise_r+0x4c>
 8008b02:	1c59      	adds	r1, r3, #1
 8008b04:	d103      	bne.n	8008b0e <_raise_r+0x42>
 8008b06:	2316      	movs	r3, #22
 8008b08:	6003      	str	r3, [r0, #0]
 8008b0a:	2001      	movs	r0, #1
 8008b0c:	e7e7      	b.n	8008ade <_raise_r+0x12>
 8008b0e:	2400      	movs	r4, #0
 8008b10:	4628      	mov	r0, r5
 8008b12:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008b16:	4798      	blx	r3
 8008b18:	2000      	movs	r0, #0
 8008b1a:	e7e0      	b.n	8008ade <_raise_r+0x12>

08008b1c <raise>:
 8008b1c:	4b02      	ldr	r3, [pc, #8]	; (8008b28 <raise+0xc>)
 8008b1e:	4601      	mov	r1, r0
 8008b20:	6818      	ldr	r0, [r3, #0]
 8008b22:	f7ff bfd3 	b.w	8008acc <_raise_r>
 8008b26:	bf00      	nop
 8008b28:	20000040 	.word	0x20000040

08008b2c <_kill_r>:
 8008b2c:	b538      	push	{r3, r4, r5, lr}
 8008b2e:	2300      	movs	r3, #0
 8008b30:	4d06      	ldr	r5, [pc, #24]	; (8008b4c <_kill_r+0x20>)
 8008b32:	4604      	mov	r4, r0
 8008b34:	4608      	mov	r0, r1
 8008b36:	4611      	mov	r1, r2
 8008b38:	602b      	str	r3, [r5, #0]
 8008b3a:	f7f9 fdd2 	bl	80026e2 <_kill>
 8008b3e:	1c43      	adds	r3, r0, #1
 8008b40:	d102      	bne.n	8008b48 <_kill_r+0x1c>
 8008b42:	682b      	ldr	r3, [r5, #0]
 8008b44:	b103      	cbz	r3, 8008b48 <_kill_r+0x1c>
 8008b46:	6023      	str	r3, [r4, #0]
 8008b48:	bd38      	pop	{r3, r4, r5, pc}
 8008b4a:	bf00      	nop
 8008b4c:	20001788 	.word	0x20001788

08008b50 <_getpid_r>:
 8008b50:	f7f9 bdc0 	b.w	80026d4 <_getpid>

08008b54 <__sread>:
 8008b54:	b510      	push	{r4, lr}
 8008b56:	460c      	mov	r4, r1
 8008b58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b5c:	f000 f894 	bl	8008c88 <_read_r>
 8008b60:	2800      	cmp	r0, #0
 8008b62:	bfab      	itete	ge
 8008b64:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008b66:	89a3      	ldrhlt	r3, [r4, #12]
 8008b68:	181b      	addge	r3, r3, r0
 8008b6a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008b6e:	bfac      	ite	ge
 8008b70:	6563      	strge	r3, [r4, #84]	; 0x54
 8008b72:	81a3      	strhlt	r3, [r4, #12]
 8008b74:	bd10      	pop	{r4, pc}

08008b76 <__swrite>:
 8008b76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b7a:	461f      	mov	r7, r3
 8008b7c:	898b      	ldrh	r3, [r1, #12]
 8008b7e:	4605      	mov	r5, r0
 8008b80:	05db      	lsls	r3, r3, #23
 8008b82:	460c      	mov	r4, r1
 8008b84:	4616      	mov	r6, r2
 8008b86:	d505      	bpl.n	8008b94 <__swrite+0x1e>
 8008b88:	2302      	movs	r3, #2
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b90:	f000 f868 	bl	8008c64 <_lseek_r>
 8008b94:	89a3      	ldrh	r3, [r4, #12]
 8008b96:	4632      	mov	r2, r6
 8008b98:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008b9c:	81a3      	strh	r3, [r4, #12]
 8008b9e:	4628      	mov	r0, r5
 8008ba0:	463b      	mov	r3, r7
 8008ba2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ba6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008baa:	f000 b817 	b.w	8008bdc <_write_r>

08008bae <__sseek>:
 8008bae:	b510      	push	{r4, lr}
 8008bb0:	460c      	mov	r4, r1
 8008bb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bb6:	f000 f855 	bl	8008c64 <_lseek_r>
 8008bba:	1c43      	adds	r3, r0, #1
 8008bbc:	89a3      	ldrh	r3, [r4, #12]
 8008bbe:	bf15      	itete	ne
 8008bc0:	6560      	strne	r0, [r4, #84]	; 0x54
 8008bc2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008bc6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008bca:	81a3      	strheq	r3, [r4, #12]
 8008bcc:	bf18      	it	ne
 8008bce:	81a3      	strhne	r3, [r4, #12]
 8008bd0:	bd10      	pop	{r4, pc}

08008bd2 <__sclose>:
 8008bd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bd6:	f000 b813 	b.w	8008c00 <_close_r>
	...

08008bdc <_write_r>:
 8008bdc:	b538      	push	{r3, r4, r5, lr}
 8008bde:	4604      	mov	r4, r0
 8008be0:	4608      	mov	r0, r1
 8008be2:	4611      	mov	r1, r2
 8008be4:	2200      	movs	r2, #0
 8008be6:	4d05      	ldr	r5, [pc, #20]	; (8008bfc <_write_r+0x20>)
 8008be8:	602a      	str	r2, [r5, #0]
 8008bea:	461a      	mov	r2, r3
 8008bec:	f7f9 fdb0 	bl	8002750 <_write>
 8008bf0:	1c43      	adds	r3, r0, #1
 8008bf2:	d102      	bne.n	8008bfa <_write_r+0x1e>
 8008bf4:	682b      	ldr	r3, [r5, #0]
 8008bf6:	b103      	cbz	r3, 8008bfa <_write_r+0x1e>
 8008bf8:	6023      	str	r3, [r4, #0]
 8008bfa:	bd38      	pop	{r3, r4, r5, pc}
 8008bfc:	20001788 	.word	0x20001788

08008c00 <_close_r>:
 8008c00:	b538      	push	{r3, r4, r5, lr}
 8008c02:	2300      	movs	r3, #0
 8008c04:	4d05      	ldr	r5, [pc, #20]	; (8008c1c <_close_r+0x1c>)
 8008c06:	4604      	mov	r4, r0
 8008c08:	4608      	mov	r0, r1
 8008c0a:	602b      	str	r3, [r5, #0]
 8008c0c:	f7f9 fdbc 	bl	8002788 <_close>
 8008c10:	1c43      	adds	r3, r0, #1
 8008c12:	d102      	bne.n	8008c1a <_close_r+0x1a>
 8008c14:	682b      	ldr	r3, [r5, #0]
 8008c16:	b103      	cbz	r3, 8008c1a <_close_r+0x1a>
 8008c18:	6023      	str	r3, [r4, #0]
 8008c1a:	bd38      	pop	{r3, r4, r5, pc}
 8008c1c:	20001788 	.word	0x20001788

08008c20 <_fstat_r>:
 8008c20:	b538      	push	{r3, r4, r5, lr}
 8008c22:	2300      	movs	r3, #0
 8008c24:	4d06      	ldr	r5, [pc, #24]	; (8008c40 <_fstat_r+0x20>)
 8008c26:	4604      	mov	r4, r0
 8008c28:	4608      	mov	r0, r1
 8008c2a:	4611      	mov	r1, r2
 8008c2c:	602b      	str	r3, [r5, #0]
 8008c2e:	f7f9 fdb6 	bl	800279e <_fstat>
 8008c32:	1c43      	adds	r3, r0, #1
 8008c34:	d102      	bne.n	8008c3c <_fstat_r+0x1c>
 8008c36:	682b      	ldr	r3, [r5, #0]
 8008c38:	b103      	cbz	r3, 8008c3c <_fstat_r+0x1c>
 8008c3a:	6023      	str	r3, [r4, #0]
 8008c3c:	bd38      	pop	{r3, r4, r5, pc}
 8008c3e:	bf00      	nop
 8008c40:	20001788 	.word	0x20001788

08008c44 <_isatty_r>:
 8008c44:	b538      	push	{r3, r4, r5, lr}
 8008c46:	2300      	movs	r3, #0
 8008c48:	4d05      	ldr	r5, [pc, #20]	; (8008c60 <_isatty_r+0x1c>)
 8008c4a:	4604      	mov	r4, r0
 8008c4c:	4608      	mov	r0, r1
 8008c4e:	602b      	str	r3, [r5, #0]
 8008c50:	f7f9 fdb4 	bl	80027bc <_isatty>
 8008c54:	1c43      	adds	r3, r0, #1
 8008c56:	d102      	bne.n	8008c5e <_isatty_r+0x1a>
 8008c58:	682b      	ldr	r3, [r5, #0]
 8008c5a:	b103      	cbz	r3, 8008c5e <_isatty_r+0x1a>
 8008c5c:	6023      	str	r3, [r4, #0]
 8008c5e:	bd38      	pop	{r3, r4, r5, pc}
 8008c60:	20001788 	.word	0x20001788

08008c64 <_lseek_r>:
 8008c64:	b538      	push	{r3, r4, r5, lr}
 8008c66:	4604      	mov	r4, r0
 8008c68:	4608      	mov	r0, r1
 8008c6a:	4611      	mov	r1, r2
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	4d05      	ldr	r5, [pc, #20]	; (8008c84 <_lseek_r+0x20>)
 8008c70:	602a      	str	r2, [r5, #0]
 8008c72:	461a      	mov	r2, r3
 8008c74:	f7f9 fdac 	bl	80027d0 <_lseek>
 8008c78:	1c43      	adds	r3, r0, #1
 8008c7a:	d102      	bne.n	8008c82 <_lseek_r+0x1e>
 8008c7c:	682b      	ldr	r3, [r5, #0]
 8008c7e:	b103      	cbz	r3, 8008c82 <_lseek_r+0x1e>
 8008c80:	6023      	str	r3, [r4, #0]
 8008c82:	bd38      	pop	{r3, r4, r5, pc}
 8008c84:	20001788 	.word	0x20001788

08008c88 <_read_r>:
 8008c88:	b538      	push	{r3, r4, r5, lr}
 8008c8a:	4604      	mov	r4, r0
 8008c8c:	4608      	mov	r0, r1
 8008c8e:	4611      	mov	r1, r2
 8008c90:	2200      	movs	r2, #0
 8008c92:	4d05      	ldr	r5, [pc, #20]	; (8008ca8 <_read_r+0x20>)
 8008c94:	602a      	str	r2, [r5, #0]
 8008c96:	461a      	mov	r2, r3
 8008c98:	f7f9 fd3d 	bl	8002716 <_read>
 8008c9c:	1c43      	adds	r3, r0, #1
 8008c9e:	d102      	bne.n	8008ca6 <_read_r+0x1e>
 8008ca0:	682b      	ldr	r3, [r5, #0]
 8008ca2:	b103      	cbz	r3, 8008ca6 <_read_r+0x1e>
 8008ca4:	6023      	str	r3, [r4, #0]
 8008ca6:	bd38      	pop	{r3, r4, r5, pc}
 8008ca8:	20001788 	.word	0x20001788

08008cac <_init>:
 8008cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cae:	bf00      	nop
 8008cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cb2:	bc08      	pop	{r3}
 8008cb4:	469e      	mov	lr, r3
 8008cb6:	4770      	bx	lr

08008cb8 <_fini>:
 8008cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cba:	bf00      	nop
 8008cbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cbe:	bc08      	pop	{r3}
 8008cc0:	469e      	mov	lr, r3
 8008cc2:	4770      	bx	lr
