---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/anonymous-namespace-aarch64instructionselector-cpp-/aarch64instructionselector
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'
import SectionUser from '@xpack/docusaurus-plugin-doxygen/components/SectionUser'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `AArch64InstructionSelector` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>class anonymous_namespace{AArch64InstructionSelector.cpp}::AArch64InstructionSelector</CodeBlock>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/instructionselector">InstructionSelector</a></>}>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#af05eae0f7e71dedbf2aa224f4c38eaf5">AArch64InstructionSelector</a> (const AArch64TargetMachine &amp;TM, const AArch64Subtarget &amp;STI, const AArch64RegisterBankInfo &amp;RBI)</>}>
Given a register bank, and a type, return the smallest register class that can represent that combination. <a href="#af05eae0f7e71dedbf2aa224f4c38eaf5">More...</a>
</MembersIndexItem>

</MembersIndex>

## Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#aab262affd2dff9550b4c19d920d21136">selectCompareBranchFedByFCmp</a> (MachineInstr &amp;I, MachineInstr &amp;FCmp, MachineIRBuilder &amp;MIB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7835ac895d410e58d9e094ff9ea8d6a0">selectCompareBranchFedByICmp</a> (MachineInstr &amp;I, MachineInstr &amp;ICmp, MachineIRBuilder &amp;MIB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a837d6174175d2ad93a02815794af8c83">tryOptAndIntoCompareBranch</a> (MachineInstr &amp;AndInst, bool Invert, MachineBasicBlock &#42;DstMBB, MachineIRBuilder &amp;MIB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1c8b67464ec020f4a40a549b1653cee5">tryOptCompareBranchFedByICmp</a> (MachineInstr &amp;I, MachineInstr &amp;ICmp, MachineIRBuilder &amp;MIB) const</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#acf1575bd51e7b6b91a92904410f268aa">select</a> (MachineInstr &amp;I) override</>}>
Select the (possibly generic) instruction <code>I</code> to only use target-specific opcodes. <a href="#acf1575bd51e7b6b91a92904410f268aa">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a83151fce4b310c403a42a444660e030b">setupMF</a> (MachineFunction &amp;MF, GISelKnownBits &#42;KB, CodeGenCoverage &#42;CoverageInfo, ProfileSummaryInfo &#42;PSI, BlockFrequencyInfo &#42;BFI) override</>}>
Setup per-MF executor state. <a href="#a83151fce4b310c403a42a444660e030b">More...</a>
</MembersIndexItem>

</MembersIndex>

## Private Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#a009e77efca5522b14dce1c1ae103b3f9">contractCrossBankCopyIntoStore</a> (MachineInstr &amp;I, MachineRegisterInfo &amp;MRI)</>}>
Eliminate same-sized cross-bank copies into stores before selectImpl(). <a href="#a009e77efca5522b14dce1c1ae103b3f9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#adf70776136caad338d1943e228a45702">convertPtrAddToAdd</a> (MachineInstr &amp;I, MachineRegisterInfo &amp;MRI)</>}>
This lowering tries to look for G&#95;PTR&#95;ADD instructions and then converts them to a standard G&#95;ADD with a COPY on the source. <a href="#adf70776136caad338d1943e228a45702">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a283fdd97f071b4a9948422026d590186">earlySelect</a> (MachineInstr &amp;I)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1bf69661f1b6089a24141ba232e20dae">earlySelectSHL</a> (MachineInstr &amp;I, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a7291a485c57a707bd520fd1416428138">emitADCS</a> (Register Dst, MachineOperand &amp;LHS, MachineOperand &amp;RHS, MachineIRBuilder &amp;MIRBuilder) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#aaf6e1fe9f846c7d6973a298195f824a3">emitADD</a> (Register DefReg, MachineOperand &amp;LHS, MachineOperand &amp;RHS, MachineIRBuilder &amp;MIRBuilder) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#ade28aff92559b730e51ec3ed1239df47">emitADDS</a> (Register Dst, MachineOperand &amp;LHS, MachineOperand &amp;RHS, MachineIRBuilder &amp;MIRBuilder) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a2bf0a681f8d375d2118b7820d0f8f975">emitAddSub</a> (const std::array&lt; std::array&lt; unsigned, 2 &gt;, 5 &gt; &amp;AddrModeAndSizeToOpcode, Register Dst, MachineOperand &amp;LHS, MachineOperand &amp;RHS, MachineIRBuilder &amp;MIRBuilder) const</>}>
Helper function to emit an add or sub instruction. <a href="#a2bf0a681f8d375d2118b7820d0f8f975">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a14b68f1b2ad0beef2270c8f885c26edc">emitCarryIn</a> (MachineInstr &amp;I, Register CarryReg)</>}>
Emit an instruction that sets NZCV to the carry-in expected by <code>I</code>. <a href="#a14b68f1b2ad0beef2270c8f885c26edc">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#acf4f4048100bafb6176cc566e1b09698">emitCBZ</a> (Register CompareReg, bool IsNegative, MachineBasicBlock &#42;DestMBB, MachineIRBuilder &amp;MIB) const</>}>
Emit a CB(N)Z instruction which branches to <code>DestMBB</code>. <a href="#acf4f4048100bafb6176cc566e1b09698">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a6cca95085bdacee1368dd864f4fe3f2a">emitCMN</a> (MachineOperand &amp;LHS, MachineOperand &amp;RHS, MachineIRBuilder &amp;MIRBuilder) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#af54a6af8998978db7088625e0ae7e1f3">emitConditionalComparison</a> (Register LHS, Register RHS, CmpInst::Predicate CC, AArch64CC::CondCode Predicate, AArch64CC::CondCode OutCC, MachineIRBuilder &amp;MIB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#ab8327f0e50f527c3216c957c0dd1aed7">emitConjunction</a> (Register Val, AArch64CC::CondCode &amp;OutCC, MachineIRBuilder &amp;MIB) const</>}>
Emit expression as a conjunction (a series of CCMP/CFCMP ops). <a href="#ab8327f0e50f527c3216c957c0dd1aed7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#af2419c4178439add7064b801a2e2f828">emitConjunctionRec</a> (Register Val, AArch64CC::CondCode &amp;OutCC, bool Negate, Register CCOp, AArch64CC::CondCode Predicate, MachineIRBuilder &amp;MIB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a2d0ed35445f07c2a273aa962e169865b">emitConstantPoolEntry</a> (const Constant &#42;CPVal, MachineFunction &amp;MF) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#ae277c162686b7c68014bfc3cde865fe4">emitConstantVector</a> (Register Dst, Constant &#42;CV, MachineIRBuilder &amp;MIRBuilder, MachineRegisterInfo &amp;MRI)</>}>
Emit a sequence of instructions representing a constant <code>CV</code> for a vector register <code>Dst</code>. <a href="#ae277c162686b7c68014bfc3cde865fe4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a4ddc54b45bf830cfd634504f06b5884a">emitCSetForFCmp</a> (Register Dst, CmpInst::Predicate Pred, MachineIRBuilder &amp;MIRBuilder) const</>}>
Emit a CSet for a FP compare. <a href="#a4ddc54b45bf830cfd634504f06b5884a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#acf3891c4bd14f68e32ae663c2cc69a09">emitCSINC</a> (Register Dst, Register Src1, Register Src2, AArch64CC::CondCode Pred, MachineIRBuilder &amp;MIRBuilder) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a0bce1062abfd2979c750d84964490ae0">emitExtractVectorElt</a> (std::optional&lt; Register &gt; DstReg, const RegisterBank &amp;DstRB, LLT ScalarTy, Register VecReg, unsigned LaneIdx, MachineIRBuilder &amp;MIRBuilder) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a30cdbee925a8444eec0224015ee00145">emitFPCompare</a> (Register LHS, Register RHS, MachineIRBuilder &amp;MIRBuilder, std::optional&lt; CmpInst::Predicate &gt;=std::nullopt) const</>}>
Emit a floating point comparison between <code>LHS</code> and <code>RHS</code>. <a href="#a30cdbee925a8444eec0224015ee00145">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#af743dc3bac45dcf6481b44967c3cf90b">emitInstr</a> (unsigned Opcode, std::initializer&#95;list&lt; llvm::DstOp &gt; DstOps, std::initializer&#95;list&lt; llvm::SrcOp &gt; SrcOps, MachineIRBuilder &amp;MIRBuilder, const ComplexRendererFns &amp;RenderFns=std::nullopt) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#acd5d74db0407e426f9f33f6349426431">emitIntegerCompare</a> (MachineOperand &amp;LHS, MachineOperand &amp;RHS, MachineOperand &amp;Predicate, MachineIRBuilder &amp;MIRBuilder) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a277649237a306d77c468a5bfc6b6b8f3">emitLaneInsert</a> (std::optional&lt; Register &gt; DstReg, Register SrcReg, Register EltReg, unsigned LaneIdx, const RegisterBank &amp;RB, MachineIRBuilder &amp;MIRBuilder) const</>}>
Emit a lane insert into <code>DstReg</code>, or a new vector register if std::nullopt is provided. <a href="#a277649237a306d77c468a5bfc6b6b8f3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a46eacb5cfed9ae1a84a59d29552e8b66">emitLoadFromConstantPool</a> (const Constant &#42;CPVal, MachineIRBuilder &amp;MIRBuilder) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a72a69a004bf8c5d96a593dcb98735fc6">emitNarrowVector</a> (Register DstReg, Register SrcReg, MachineIRBuilder &amp;MIRBuilder, MachineRegisterInfo &amp;MRI) const</>}>
Helper to narrow vector that was widened by emitScalarToVector. <a href="#a72a69a004bf8c5d96a593dcb98735fc6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::pair&lt; <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;, <a href="/docs/api/namespaces/llvm/aarch64cc/#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &gt;</>}
  name={<><a href="#a0b105eee32559a820078be26fb9c7aba">emitOverflowOp</a> (unsigned Opcode, Register Dst, MachineOperand &amp;LHS, MachineOperand &amp;RHS, MachineIRBuilder &amp;MIRBuilder) const</>}>
Emit the overflow op for <code>Opcode</code>. <a href="#a0b105eee32559a820078be26fb9c7aba">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a628c0f0a35d5e4f23759e0d160b9ea23">emitSBCS</a> (Register Dst, MachineOperand &amp;LHS, MachineOperand &amp;RHS, MachineIRBuilder &amp;MIRBuilder) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a875a4ba35f2b56dd82d6c673ffb7fc96">emitScalarToVector</a> (unsigned EltSize, const TargetRegisterClass &#42;DstRC, Register Scalar, MachineIRBuilder &amp;MIRBuilder) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a41b4a76eb12e73735ee69e1687771629">emitSelect</a> (Register Dst, Register LHS, Register RHS, AArch64CC::CondCode CC, MachineIRBuilder &amp;MIRBuilder) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#ab60329d62347841a6a904397baa8b496">emitSUBS</a> (Register Dst, MachineOperand &amp;LHS, MachineOperand &amp;RHS, MachineIRBuilder &amp;MIRBuilder) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#abda589f41725737ecbfe4bfeaa4ea951">emitTestBit</a> (Register TestReg, uint64&#95;t Bit, bool IsNegative, MachineBasicBlock &#42;DstMBB, MachineIRBuilder &amp;MIB) const</>}>
Emit a TB(N)Z instruction which tests <code>Bit</code> in <code>TestReg</code>. <a href="#abda589f41725737ecbfe4bfeaa4ea951">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a4831b858b6e465e0b98127bbbe8cee33">emitTST</a> (MachineOperand &amp;LHS, MachineOperand &amp;RHS, MachineIRBuilder &amp;MIRBuilder) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a7dcc6b0186690348121e882a90ca0735">emitVectorConcat</a> (std::optional&lt; Register &gt; Dst, Register Op1, Register Op2, MachineIRBuilder &amp;MIRBuilder) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/aarch64-am/#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64&#95;AM::ShiftExtendType</a></>}
  name={<><a href="#a7cce7d7e6c8096abb8d45f96d37988a6">getExtendTypeForInst</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, bool IsLoadStore=false) const</>}>
Given an extend instruction, determine the correct shift-extend type for that instruction. <a href="#a7cce7d7e6c8096abb8d45f96d37988a6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1ad568c930d31d0d9b4a43ec05827685">isDef32</a> (const MachineInstr &amp;MI) const</>}>
Returns true if <code>MI</code> is guaranteed to have the high-half of a 64-bit register zeroed out. <a href="#a1ad568c930d31d0d9b4a43ec05827685">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae6ae1e98ec2e48dd5f6bda6a55cec123">isLoadStoreOfNumBytes</a> (const MachineInstr &amp;MI, unsigned NumBytes) const</>}>
Return true if <code>MI</code> is a load or store of <code>NumBytes</code> bytes. <a href="#ae6ae1e98ec2e48dd5f6bda6a55cec123">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::optional&lt; bool &gt;</>}
  name={<><a href="#ae2ea2c1b3c82940b66e0a1f92cd9e293">isWorthFoldingIntoAddrMode</a> (MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI) const</>}>
Checks if we are sure that folding MI into load/store addressing mode is beneficial or not. <a href="#ae2ea2c1b3c82940b66e0a1f92cd9e293">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af761fdf2f644e7b626aa7d42b24c3082">isWorthFoldingIntoExtendedReg</a> (MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI, bool IsAddrOperand) const</>}>
Return true if it is worth folding MI into an extended register. <a href="#af761fdf2f644e7b626aa7d42b24c3082">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ac9f5208aa196c697ca152a45cf1f403b">materializeLargeCMVal</a> (MachineInstr &amp;I, const Value &#42;V, unsigned OpFlags)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#a1ab269ffb756db8a8e6c91a9cc62298d">moveScalarRegClass</a> (Register Reg, const TargetRegisterClass &amp;RC, MachineIRBuilder &amp;MIB) const</>}>
Move <code>Reg</code> to <code>RC</code> if <code>Reg</code> is not already on <code>RC</code>. <a href="#a1ab269ffb756db8a8e6c91a9cc62298d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad162c736325899752752db3704aa1595">preISelLower</a> (MachineInstr &amp;I)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a7e55090db7909c26abd97d3b29abfa61">processPHIs</a> (MachineFunction &amp;MF)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a55b53cf04ff0e7a9a4130c759684fdb6">renderFPImm16</a> (MachineInstrBuilder &amp;MIB, const MachineInstr &amp;MI, int OpIdx=-1) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a36c1c85e15f61e4d4a96e7e2da54deb1">renderFPImm32</a> (MachineInstrBuilder &amp;MIB, const MachineInstr &amp;MI, int OpIdx=-1) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a0ef10c89e0593186de7e6288d26fb44b">renderFPImm32SIMDModImmType4</a> (MachineInstrBuilder &amp;MIB, const MachineInstr &amp;MI, int OpIdx=-1) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#adb7d0276306ddc42ffabdee6ce8595e0">renderFPImm64</a> (MachineInstrBuilder &amp;MIB, const MachineInstr &amp;MI, int OpIdx=-1) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a2b27afc814f8a81794bd656fd784cdcd">renderLogicalImm32</a> (MachineInstrBuilder &amp;MIB, const MachineInstr &amp;I, int OpIdx=-1) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a58ba7b34884abc123d4488ad3278a70e">renderLogicalImm64</a> (MachineInstrBuilder &amp;MIB, const MachineInstr &amp;I, int OpIdx=-1) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a70857bef2054bb5d25324647f20d2f35">renderTruncImm</a> (MachineInstrBuilder &amp;MIB, const MachineInstr &amp;MI, int OpIdx=-1) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a7f5f553440b585dfa96041522e851563">renderUbsanTrap</a> (MachineInstrBuilder &amp;MIB, const MachineInstr &amp;MI, int OpIdx) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#a50ef795760a6f3666ea2dd5c419c7c89">select12BitValueWithLeftShift</a> (uint64&#95;t Immed) const</>}>
Helper to select an immediate value that can be represented as a 12-bit value shifted left by either 0 or 12. <a href="#a50ef795760a6f3666ea2dd5c419c7c89">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#a971a9d27067b67eb24debe53b6d3e8d4">selectAddrModeIndexed</a> (MachineOperand &amp;Root, unsigned Size) const</>}>
Select a &quot;register plus scaled unsigned 12-bit immediate&quot; address. <a href="#a971a9d27067b67eb24debe53b6d3e8d4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;int Width&gt;</>}
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#a84999cfeb041d180b65c128d1278a665">selectAddrModeIndexed</a> (MachineOperand &amp;Root) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#ae06ab88243a957a7c5b5e30b121ff1da">selectAddrModeRegisterOffset</a> (MachineOperand &amp;Root) const</>}>
This is used for computing addresses like this: <a href="#ae06ab88243a957a7c5b5e30b121ff1da">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#aaf6cbc7ca3e7109c94c1cb5f223629b9">selectAddrModeShiftedExtendXReg</a> (MachineOperand &amp;Root, unsigned SizeInBytes) const</>}>
This is used for computing addresses like this: <a href="#aaf6cbc7ca3e7109c94c1cb5f223629b9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#af4f7acae51ba89c2b3c92f22cf53f569">selectAddrModeUnscaled</a> (MachineOperand &amp;Root, unsigned Size) const</>}>
Select a &quot;register plus unscaled signed 9-bit immediate&quot; address. <a href="#af4f7acae51ba89c2b3c92f22cf53f569">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#a1161c5e76c79f6ad82501de03520ba4c">selectAddrModeUnscaled128</a> (MachineOperand &amp;Root) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#a910cd225662f5dd44d55e5b1860b100c">selectAddrModeUnscaled16</a> (MachineOperand &amp;Root) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#abc575035e429b7e9397f58128bda6ce0">selectAddrModeUnscaled32</a> (MachineOperand &amp;Root) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#a0f0bb9ae60b36f8083ba17d02d404629">selectAddrModeUnscaled64</a> (MachineOperand &amp;Root) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#aa42ad92eb018806e69d8fdb219ae57ab">selectAddrModeUnscaled8</a> (MachineOperand &amp;Root) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#aa05256685e561b6ebf67d6cfa057db31">selectAddrModeWRO</a> (MachineOperand &amp;Root, unsigned SizeInBytes) const</>}>
This is used for computing addresses like this: <a href="#aa05256685e561b6ebf67d6cfa057db31">More...</a>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;int Width&gt;</>}
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#a460d782da320838c534a66a7d47aea63">selectAddrModeWRO</a> (MachineOperand &amp;Root) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#afa2260c281108503134d45f4ae2a70a0">selectAddrModeXRO</a> (MachineOperand &amp;Root, unsigned SizeInBytes) const</>}>
This is intended to be equivalent to selectAddrModeXRO in AArch64ISelDAGtoDAG. <a href="#afa2260c281108503134d45f4ae2a70a0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;int Width&gt;</>}
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#adf396537c7ad3d3d668cb71183db6d37">selectAddrModeXRO</a> (MachineOperand &amp;Root) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a25f89e27e475d3cc59922f212ba2922b">selectAndRestoreState</a> (MachineInstr &amp;I)</>}>
Save state that is shared between select calls, call select on <code>I</code> and then restore the saved state. <a href="#a25f89e27e475d3cc59922f212ba2922b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#a4d88c97a72999f5d82617e63dba3fb0a">selectArithExtendedRegister</a> (MachineOperand &amp;Root) const</>}>
Select an &quot;extended register&quot; operand. <a href="#a4d88c97a72999f5d82617e63dba3fb0a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#aa33ab02e192a578ee0ae3139dac8204c">selectArithImmed</a> (MachineOperand &amp;Root) const</>}>
SelectArithImmed - Select an immediate value that can be represented as a 12-bit value shifted left by either 0 or 12. <a href="#aa33ab02e192a578ee0ae3139dac8204c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#a1d1abba062d9d2ec0c7fc93f4b818adc">selectArithShiftedRegister</a> (MachineOperand &amp;Root) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a774783af482908c7c6c2627ad8bb87b6">selectBrJT</a> (MachineInstr &amp;I, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aae40ae6e14203d8aa368fee62fa924c6">selectBuildVector</a> (MachineInstr &amp;I, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a20e3d92bad9bfc7aa46dd0fdedfd8543">selectCompareBranch</a> (MachineInstr &amp;I, MachineFunction &amp;MF, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac39baf8cd7d59984c76fa52ba758e692">selectConcatVectors</a> (MachineInstr &amp;I, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#aa2e136748ec6b953fd4f4db87cf999c8">selectExtendedSHL</a> (MachineOperand &amp;Root, MachineOperand &amp;Base, MachineOperand &amp;Offset, unsigned SizeInBytes, bool WantsExt) const</>}>
Returns a <code><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></code> which contains a base, offset, and whether or not a shift + extend should be folded into an addressing mode. <a href="#aa2e136748ec6b953fd4f4db87cf999c8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac6a3997aa971a05ed73ddc3f41dfe7be">selectExtractElt</a> (MachineInstr &amp;I, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#a90587a2df176ee775e2b701d1ac58942">selectExtractHigh</a> (MachineOperand &amp;Root) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a351c916dc6beda1d43bd73526550747b">selectImpl</a> (MachineInstr &amp;I, CodeGenCoverage &amp;CoverageInfo) const</>}>
tblgen-erated &#39;select&#39; implementation, used as the initial selector for the patterns that don&#39;t require complex C++. <a href="#a351c916dc6beda1d43bd73526550747b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a12092f21db7efc10c6ab26fe2380aac5">selectIndexedExtLoad</a> (MachineInstr &amp;I, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aafe8753bbee1ecf306e16bbedd3243a8">selectIndexedLoad</a> (MachineInstr &amp;I, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aba06a67d6743c921f16ba1662694f34f">selectIndexedStore</a> (GIndexedStore &amp;I, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a30f5297ca8bfca225319decf0e0ee86b">selectIntrinsic</a> (MachineInstr &amp;I, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae7416e4d6a818cf24cbaee6cbbe629d6">selectIntrinsicWithSideEffects</a> (MachineInstr &amp;I, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac850de532b5463d33c96e822b6a16cc5">selectJumpTable</a> (MachineInstr &amp;I, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#ad8959074ca780f5b8dae1d468ee7270f">selectLogicalShiftedRegister</a> (MachineOperand &amp;Root) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a42e07cd2c5f3813797e6a5cf42f25e31">selectMergeValues</a> (MachineInstr &amp;I, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a05e939273d92d6e17ef0110fc372371a">selectMOPS</a> (MachineInstr &amp;I, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#a0ff7297b72c5d1ab57bff475b73b263f">selectNegArithImmed</a> (MachineOperand &amp;Root) const</>}>
SelectNegArithImmed - As above, but negates the value before trying to select it. <a href="#a0ff7297b72c5d1ab57bff475b73b263f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a35558fa9598640018812a4758a0f40e9">selectOverflowOp</a> (MachineInstr &amp;I, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4c359961a4e9534dc89f1a06aac27b85">selectPtrAuthGlobalValue</a> (MachineInstr &amp;I, MachineRegisterInfo &amp;MRI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a608bb29ce6e36506183ed1a59e224b1d">selectReduction</a> (MachineInstr &amp;I, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#a08dc3a152abeaf8931d6c885cce24b9b">selectShiftA&#95;32</a> (const MachineOperand &amp;Root) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#aec7ae46dba1ae2c64f3107dc6a43b89e">selectShiftA&#95;64</a> (const MachineOperand &amp;Root) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#af09b58717a6159600e362c6d3caf9ddf">selectShiftB&#95;32</a> (const MachineOperand &amp;Root) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#ac1583b9431cba266b8c29ef892577160">selectShiftB&#95;64</a> (const MachineOperand &amp;Root) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#ac53f6caa0424bc88f7704beae8823406">selectShiftedRegister</a> (MachineOperand &amp;Root, bool AllowROR=false) const</>}>
Select a &quot;shifted register&quot; operand. <a href="#ac53f6caa0424bc88f7704beae8823406">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae22d49e8cc2d210ffdb69fcd2fdc1b44">selectShuffleVector</a> (MachineInstr &amp;I, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad0d5f3b7006745545cd2126b063e7e68">selectSplitVectorUnmerge</a> (MachineInstr &amp;I, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ab37d4eea40494013b28d7b6877cd1ccf">SelectTable</a> (MachineInstr &amp;I, MachineRegisterInfo &amp;MRI, unsigned NumVecs, unsigned Opc1, unsigned Opc2, bool isExt)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3194cefb4ce8e00fac93b2efb4c79e83">selectTLSGlobalValue</a> (MachineInstr &amp;I, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac2ce95dd7e4c83726a14ba39a524ff82">selectUnmergeValues</a> (MachineInstr &amp;I, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5e0e7af2b14165f3aaeac34514feef63">selectUSMovFromExtend</a> (MachineInstr &amp;I, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac6b29e14f00dda770a2fbfc63dc33485">selectVaStartAAPCS</a> (MachineInstr &amp;I, MachineFunction &amp;MF, MachineRegisterInfo &amp;MRI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac11466883ccafaf4fc0f39eced7fda79">selectVaStartDarwin</a> (MachineInstr &amp;I, MachineFunction &amp;MF, MachineRegisterInfo &amp;MRI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#adf9bda4e39cd62deaa118371b91831fe">selectVectorAshrLshr</a> (MachineInstr &amp;I, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8ef2d14c189d3182a566f37298d21655">selectVectorLoadIntrinsic</a> (unsigned Opc, unsigned NumVecs, MachineInstr &amp;I)</>}>
Helper function to select vector load intrinsics like @llvm.aarch64.neon.ld2. <a href="#a8ef2d14c189d3182a566f37298d21655">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a30f80e3a03a676974b4b4344081ce5d9">selectVectorLoadLaneIntrinsic</a> (unsigned Opc, unsigned NumVecs, MachineInstr &amp;I)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a92133d53afe21485777eed333a14fa93">selectVectorSHL</a> (MachineInstr &amp;I, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ad0bb67adce30bc7d13dfefe2e6646faa">selectVectorStoreIntrinsic</a> (MachineInstr &amp;I, unsigned NumVecs, unsigned Opc)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4c02c14ad0150c30c04a8adda3c6c515">selectVectorStoreLaneIntrinsic</a> (MachineInstr &amp;I, unsigned NumVecs, unsigned Opc)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a05cd8aa16b47b35a22dc52e0ffd51b8f">tryAdvSIMDModImm16</a> (Register Dst, unsigned DstSize, APInt Bits, MachineIRBuilder &amp;MIRBuilder, bool Inv)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a18128d2a02cd5be7601756814e88af3d">tryAdvSIMDModImm32</a> (Register Dst, unsigned DstSize, APInt Bits, MachineIRBuilder &amp;MIRBuilder, bool Inv)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a920e87ea1cfaed92d1fac1f052c4d501">tryAdvSIMDModImm321s</a> (Register Dst, unsigned DstSize, APInt Bits, MachineIRBuilder &amp;MIRBuilder, bool Inv)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a3cd988201d74aa61567734debc3c958a">tryAdvSIMDModImm64</a> (Register Dst, unsigned DstSize, APInt Bits, MachineIRBuilder &amp;MIRBuilder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a4440a1b3592fcd2c5cb2491addff0ece">tryAdvSIMDModImm8</a> (Register Dst, unsigned DstSize, APInt Bits, MachineIRBuilder &amp;MIRBuilder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a30d16518feeb58d169a0ec0e59fd63e6">tryAdvSIMDModImmFP</a> (Register Dst, unsigned DstSize, APInt Bits, MachineIRBuilder &amp;MIRBuilder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></>}
  name={<><a href="#a0ee824bf8367585b47a3aeebb68beaf3">tryFoldAddLowIntoImm</a> (MachineInstr &amp;RootDef, unsigned Size, MachineRegisterInfo &amp;MRI) const</>}>
Helper to try to fold in a GISEL&#95;ADD&#95;LOW into an immediate, to be used from complex pattern matchers like selectAddrModeIndexed(). <a href="#a0ee824bf8367585b47a3aeebb68beaf3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a6ab5d083edbf744189ba625c61caeedc">tryFoldIntegerCompare</a> (MachineOperand &amp;LHS, MachineOperand &amp;RHS, MachineOperand &amp;Predicate, MachineIRBuilder &amp;MIRBuilder) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af4e889089620e7e580b69c98fa625a6d">tryOptBuildVecToSubregToReg</a> (MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4bd77dbcba67e2237f2b70274dc3e3ff">tryOptConstantBuildVec</a> (MachineInstr &amp;MI, LLT DstTy, MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2017a0d5297b89ee04d69dd2f1ff446b">tryOptSelect</a> (GSelect &amp;Sel)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a03b1d0d5f28cce4f477e64ebffececb1">tryOptSelectConjunction</a> (GSelect &amp;Sel, MachineInstr &amp;CondMI)</>}>
</MembersIndexItem>

</MembersIndex>

## Private Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#a04a1d5c3a1d1922e31058c7ab38b340f">MFReturnAddr</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a></>}
  name={<><a href="#a146ab4742ca86061b2e57d63d3d4e4f4">MIB</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aabe4495aade98de335d1a4a45ad1465a">ProduceNonFlagSettingCondBr</a> = false</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/aarch64registerbankinfo">AArch64RegisterBankInfo</a> &amp;</>}
  name={<><a href="#a70bcf66f03eecfa6591c77e4c976524f">RBI</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/aarch64subtarget">AArch64Subtarget</a> &amp;</>}
  name={<><a href="#ae21fdecd11628c1d9cb0da1e9fe6840f">STI</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/aarch64instrinfo">AArch64InstrInfo</a> &amp;</>}
  name={<><a href="#a890b1e0bb5ec6da30048e40dc38f7427">TII</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/aarch64targetmachine">AArch64TargetMachine</a> &amp;</>}
  name={<><a href="#a61ecd1d9e0d57e5b89ad6ebdbe6b9d66">TM</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/aarch64registerinfo">AArch64RegisterInfo</a> &amp;</>}
  name={<><a href="#a345cc6e6dccf33bf37e5623966a220c3">TRI</a></>}>
</MembersIndexItem>

</MembersIndex>

## Public Static Functions Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42;</>}
  name={<><a href="#acfd9e1db771e6baae1043da8baed60df">getName</a> ()</>}>
</MembersIndexItem>

</MembersIndex>


Definition at line 69 of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.

<SectionDefinition>

## Public Constructors

### AArch64InstructionSelector() {#af05eae0f7e71dedbf2aa224f4c38eaf5}

<MemberDefinition
  prototype={<>AArch64InstructionSelector::AArch64InstructionSelector (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/aarch64targetmachine">AArch64TargetMachine</a> &amp; TM, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/aarch64subtarget">AArch64Subtarget</a> &amp; STI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/aarch64registerbankinfo">AArch64RegisterBankInfo</a> &amp; RBI)</>}>
Given a register bank, and a type, return the smallest register class that can represent that combination.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00071">71</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Functions

### selectCompareBranchFedByFCmp() {#aab262affd2dff9550b4c19d920d21136}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectCompareBranchFedByFCmp (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; FCmp, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIB) const</>}>

Helper functions for selectCompareBranch.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00128">128</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectCompareBranchFedByICmp() {#a7835ac895d410e58d9e094ff9ea8d6a0}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectCompareBranchFedByICmp (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; ICmp, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIB) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00130">130</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### tryOptAndIntoCompareBranch() {#a837d6174175d2ad93a02815794af8c83}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::tryOptAndIntoCompareBranch (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; AndInst, bool Invert, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; DstMBB, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIB) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00134">134</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### tryOptCompareBranchFedByICmp() {#a1c8b67464ec020f4a40a549b1653cee5}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::tryOptCompareBranchFedByICmp (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; ICmp, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIB) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00132">132</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### select() {#acf1575bd51e7b6b91a92904410f268aa}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::select (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I)</>}
  labels = {["virtual"]}>
Select the (possibly generic) instruction <code>I</code> to only use target-specific opcodes.

It is OK to insert multiple instructions, but they cannot be generic pre-isel instructions.


<SectionUser title="Returns">
whether selection succeeded.
</SectionUser>


<SectionUser title="Precondition">
I.getParent() &amp;&amp; I.getParent()-&gt;<a href="/docs/api/files/lib/lib/analysis/basicaliasanalysis-cpp/#a1b8850f1ed44c12bc3501175a71c251c">getParent()</a>
</SectionUser>


<SectionUser title="Postcondition">
if returns true: for I in all mutated/inserted instructions: !isPreISelGenericOpcode(I.getOpcode())
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00075">75</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### setupMF() {#a83151fce4b310c403a42a444660e030b}

<MemberDefinition
  prototype={<>void anonymous&#95;namespace&#123;AArch64InstructionSelector.cpp&#125;::AArch64InstructionSelector::setupMF (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; mf, <a href="/docs/api/classes/llvm/giselknownbits">GISelKnownBits</a> &#42; kb, <a href="/docs/api/classes/llvm/codegencoverage">CodeGenCoverage</a> &#42; covinfo, <a href="/docs/api/classes/llvm/profilesummaryinfo">ProfileSummaryInfo</a> &#42; psi, <a href="/docs/api/classes/llvm/blockfrequencyinfo">BlockFrequencyInfo</a> &#42; bfi)</>}
  labels = {["inline", "virtual"]}>
Setup per-MF executor state.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00078">78</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Functions

### contractCrossBankCopyIntoStore() {#a009e77efca5522b14dce1c1ae103b3f9}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::contractCrossBankCopyIntoStore (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>
Eliminate same-sized cross-bank copies into stores before selectImpl().

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00116">116</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### convertPtrAddToAdd() {#adf70776136caad338d1943e228a45702}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::convertPtrAddToAdd (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>
This lowering tries to look for G&#95;PTR&#95;ADD instructions and then converts them to a standard G&#95;ADD with a COPY on the source.

The motivation behind this is to expose the add semantics to the imported tablegen patterns. We shouldn&#39;t need to check for uses being loads/stores, because the selector works bottom up, uses before defs. By the time we end up trying to select a G&#95;PTR&#95;ADD, we should have already attempted to fold this into addressing modes and were therefore unsuccessful.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00119">119</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### earlySelect() {#a283fdd97f071b4a9948422026d590186}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::earlySelect (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00103">103</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### earlySelectSHL() {#a1bf69661f1b6089a24141ba232e20dae}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::earlySelectSHL (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00113">113</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitADCS() {#a7291a485c57a707bd520fd1416428138}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitADCS (<a href="/docs/api/classes/llvm/register">Register</a> Dst, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; LHS, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; RHS, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00308">308</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitADD() {#aaf6e1fe9f846c7d6973a298195f824a3}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitADD (<a href="/docs/api/classes/llvm/register">Register</a> DefReg, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; LHS, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; RHS, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00301">301</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitADDS() {#ade28aff92559b730e51ec3ed1239df47}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitADDS (<a href="/docs/api/classes/llvm/register">Register</a> Dst, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; LHS, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; RHS, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00304">304</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitAddSub() {#a2bf0a681f8d375d2118b7820d0f8f975}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitAddSub (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> std::array&lt; std::array&lt; unsigned, 2 &gt;, 5 &gt; &amp; AddrModeAndSizeToOpcode, <a href="/docs/api/classes/llvm/register">Register</a> Dst, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; LHS, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; RHS, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder) const</>}>
Helper function to emit an add or sub instruction.

<code>AddrModeAndSizeToOpcode</code> must contain each of the opcode variants above in a specific order.

Below is an example of the expected input to <code>AddrModeAndSizeToOpcode</code>.


<ProgramListing>

<CodeLine><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> std::array&lt;std::array&lt;unsigned, 2&gt;, 4&gt; Table &#123;</span></CodeLine>
<CodeLine><span class="doxyHighlight"> &#123;&#123;AArch64::ADDXri, AArch64::ADDWri&#125;,</span></CodeLine>
<CodeLine><span class="doxyHighlight">  &#123;AArch64::ADDXrs, AArch64::ADDWrs&#125;,</span></CodeLine>
<CodeLine><span class="doxyHighlight">  &#123;AArch64::ADDXrr, AArch64::ADDWrr&#125;,</span></CodeLine>
<CodeLine><span class="doxyHighlight">  &#123;AArch64::SUBXri, AArch64::SUBWri&#125;,</span></CodeLine>
<CodeLine><span class="doxyHighlight">  &#123;AArch64::ADDXrx, AArch64::ADDWrx&#125;&#125;&#125;;</span></CodeLine>

</ProgramListing>


Each row in the table corresponds to a different addressing mode. Each column corresponds to a different register size.


:::danger
Rows must be structured as follows:
<ul>
<li>Row 0: The ri opcode variants</li>
<li>Row 1: The rs opcode variants</li>
<li>Row 2: The rr opcode variants</li>
<li>Row 3: The ri opcode variants for negative immediates</li>
<li>Row 4: The rx opcode variants</li>
</ul>
:::


:::danger
Columns must be structured as follows:
<ul>
<li>Column 0: The 64-bit opcode variants</li>
<li>Column 1: The 32-bit opcode variants</li>
</ul>
:::

<code>Dst</code> is the destination register of the binop to emit. <code>LHS</code> is the left-hand operand of the binop to emit. <code>RHS</code> is the right-hand operand of the binop to emit.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00297">297</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitCarryIn() {#a14b68f1b2ad0beef2270c8f885c26edc}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitCarryIn (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/register">Register</a> CarryReg)</>}>
Emit an instruction that sets NZCV to the carry-in expected by <code>I</code>.

Might elide the instruction if the previous instruction already sets NZCV correctly.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00335">335</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitCBZ() {#acf4f4048100bafb6176cc566e1b09698}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitCBZ (<a href="/docs/api/classes/llvm/register">Register</a> CompareReg, bool IsNegative, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; DestMBB, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIB) const</>}>
Emit a CB(N)Z instruction which branches to <code>DestMBB</code>.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00369">369</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitCMN() {#a6cca95085bdacee1368dd864f4fe3f2a}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitCMN (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; LHS, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; RHS, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00312">312</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitConditionalComparison() {#af54a6af8998978db7088625e0ae7e1f3}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitConditionalComparison (<a href="/docs/api/classes/llvm/register">Register</a> LHS, <a href="/docs/api/classes/llvm/register">Register</a> RHS, <a href="/docs/api/classes/llvm/cmpinst/#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> CC, <a href="/docs/api/namespaces/llvm/aarch64cc/#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> Predicate, <a href="/docs/api/namespaces/llvm/aarch64cc/#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> OutCC, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIB) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00351">351</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitConjunction() {#ab8327f0e50f527c3216c957c0dd1aed7}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitConjunction (<a href="/docs/api/classes/llvm/register">Register</a> Val, <a href="/docs/api/namespaces/llvm/aarch64cc/#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp; OutCC, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIB) const</>}>
Emit expression as a conjunction (a series of CCMP/CFCMP ops).

In some cases this is even possible with OR operations in the expression.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00349">349</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitConjunctionRec() {#af2419c4178439add7064b801a2e2f828}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitConjunctionRec (<a href="/docs/api/classes/llvm/register">Register</a> Val, <a href="/docs/api/namespaces/llvm/aarch64cc/#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp; OutCC, bool Negate, <a href="/docs/api/classes/llvm/register">Register</a> CCOp, <a href="/docs/api/namespaces/llvm/aarch64cc/#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> Predicate, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIB) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00356">356</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitConstantPoolEntry() {#a2d0ed35445f07c2a273aa962e169865b}

<MemberDefinition
  prototype={<>unsigned AArch64InstructionSelector::emitConstantPoolEntry (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/constant">Constant</a> &#42; CPVal, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00238">238</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitConstantVector() {#ae277c162686b7c68014bfc3cde865fe4}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitConstantVector (<a href="/docs/api/classes/llvm/register">Register</a> Dst, <a href="/docs/api/classes/llvm/constant">Constant</a> &#42; CV, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>
Emit a sequence of instructions representing a constant <code>CV</code> for a vector register <code>Dst</code>.

(E.g. a MOV, or a load from a constant pool.)


<SectionUser title="Returns">
the last instruction in the sequence on success, and nullptr otherwise.
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00174">174</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitCSetForFCmp() {#a4ddc54b45bf830cfd634504f06b5884a}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitCSetForFCmp (<a href="/docs/api/classes/llvm/register">Register</a> Dst, <a href="/docs/api/classes/llvm/cmpinst/#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> Pred, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder) const</>}>
Emit a CSet for a FP compare.

<code>Dst</code> is expected to be a 32-bit scalar register.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00329">329</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitCSINC() {#acf3891c4bd14f68e32ae663c2cc69a09}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitCSINC (<a href="/docs/api/classes/llvm/register">Register</a> Dst, <a href="/docs/api/classes/llvm/register">Register</a> Src1, <a href="/docs/api/classes/llvm/register">Register</a> Src2, <a href="/docs/api/namespaces/llvm/aarch64cc/#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> Pred, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00323">323</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitExtractVectorElt() {#a0bce1062abfd2979c750d84964490ae0}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitExtractVectorElt (std::optional&lt; <a href="/docs/api/classes/llvm/register">Register</a> &gt; DstReg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/registerbank">RegisterBank</a> &amp; DstRB, <a href="/docs/api/classes/llvm/llt">LLT</a> ScalarTy, <a href="/docs/api/classes/llvm/register">Register</a> VecReg, unsigned LaneIdx, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00319">319</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitFPCompare() {#a30cdbee925a8444eec0224015ee00145}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitFPCompare (<a href="/docs/api/classes/llvm/register">Register</a> LHS, <a href="/docs/api/classes/llvm/register">Register</a> RHS, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder, std::optional&lt; <a href="/docs/api/classes/llvm/cmpinst/#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &gt; Pred=std::nullopt) const</>}>
Emit a floating point comparison between <code>LHS</code> and <code>RHS</code>.

<code>Pred</code> if given is the intended predicate to use.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00256">256</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitInstr() {#af743dc3bac45dcf6481b44967c3cf90b}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitInstr (unsigned Opcode, std::initializer&#95;list&lt; <a href="/docs/api/classes/llvm/dstop">llvm::DstOp</a> &gt; DstOps, std::initializer&#95;list&lt; <a href="/docs/api/classes/llvm/srcop">llvm::SrcOp</a> &gt; SrcOps, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a> &amp; RenderFns=std::nullopt) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00260">260</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitIntegerCompare() {#acd5d74db0407e426f9f33f6349426431}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitIntegerCompare (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; LHS, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; RHS, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Predicate, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00249">249</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitLaneInsert() {#a277649237a306d77c468a5bfc6b6b8f3}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitLaneInsert (std::optional&lt; <a href="/docs/api/classes/llvm/register">Register</a> &gt; DstReg, <a href="/docs/api/classes/llvm/register">Register</a> SrcReg, <a href="/docs/api/classes/llvm/register">Register</a> EltReg, unsigned LaneIdx, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/registerbank">RegisterBank</a> &amp; RB, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder) const</>}>
Emit a lane insert into <code>DstReg</code>, or a new vector register if std::nullopt is provided.

The lane inserted into is defined by <code>LaneIdx</code>. The vector source register is given by <code>SrcReg</code>. The register containing the element is given by <code>EltReg</code>.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00164">164</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitLoadFromConstantPool() {#a46eacb5cfed9ae1a84a59d29552e8b66}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitLoadFromConstantPool (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/constant">Constant</a> &#42; CPVal, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00240">240</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitNarrowVector() {#a72a69a004bf8c5d96a593dcb98735fc6}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitNarrowVector (<a href="/docs/api/classes/llvm/register">Register</a> DstReg, <a href="/docs/api/classes/llvm/register">Register</a> SrcReg, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI) const</>}>
Helper to narrow vector that was widened by emitScalarToVector.

Copy lowest part of 128-bit or 64-bit vector to 64-bit or 32-bit vector, correspondingly.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00154">154</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitOverflowOp() {#a0b105eee32559a820078be26fb9c7aba}

<MemberDefinition
  prototype={<>std::pair&lt; MachineInstr &#42;, AArch64CC::CondCode &gt; AArch64InstructionSelector::emitOverflowOp (unsigned Opcode, <a href="/docs/api/classes/llvm/register">Register</a> Dst, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; LHS, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; RHS, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder) const</>}>
Emit the overflow op for <code>Opcode</code>.

<code>Opcode</code> is expected to be an overflow op&#39;s opcode, e.g. G&#95;UADDO, G&#95;USUBO, etc.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00342">342</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitSBCS() {#a628c0f0a35d5e4f23759e0d160b9ea23}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitSBCS (<a href="/docs/api/classes/llvm/register">Register</a> Dst, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; LHS, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; RHS, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00310">310</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitScalarToVector() {#a875a4ba35f2b56dd82d6c673ffb7fc96}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitScalarToVector (unsigned EltSize, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; DstRC, <a href="/docs/api/classes/llvm/register">Register</a> Scalar, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00147">147</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitSelect() {#a41b4a76eb12e73735ee69e1687771629}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitSelect (<a href="/docs/api/classes/llvm/register">Register</a> Dst, <a href="/docs/api/classes/llvm/register">Register</a> LHS, <a href="/docs/api/classes/llvm/register">Register</a> RHS, <a href="/docs/api/namespaces/llvm/aarch64cc/#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00316">316</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitSUBS() {#ab60329d62347841a6a904397baa8b496}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitSUBS (<a href="/docs/api/classes/llvm/register">Register</a> Dst, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; LHS, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; RHS, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00306">306</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitTestBit() {#abda589f41725737ecbfe4bfeaa4ea951}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitTestBit (<a href="/docs/api/classes/llvm/register">Register</a> TestReg, uint64&#95;t Bit, bool IsNegative, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; DstMBB, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIB) const</>}>
Emit a TB(N)Z instruction which tests <code>Bit</code> in <code>TestReg</code>.

<code>IsNegative</code> is true if the test should be &quot;not zero&quot;. This will also optimize the test bit instruction when possible.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00364">364</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitTST() {#a4831b858b6e465e0b98127bbbe8cee33}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitTST (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; LHS, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; RHS, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00314">314</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### emitVectorConcat() {#a7dcc6b0186690348121e882a90ca0735}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::emitVectorConcat (std::optional&lt; <a href="/docs/api/classes/llvm/register">Register</a> &gt; Dst, <a href="/docs/api/classes/llvm/register">Register</a> Op1, <a href="/docs/api/classes/llvm/register">Register</a> Op2, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00244">244</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### getExtendTypeForInst() {#a7cce7d7e6c8096abb8d45f96d37988a6}

<MemberDefinition
  prototype={<>AArch64&#95;AM::ShiftExtendType AArch64InstructionSelector::getExtendTypeForInst (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, bool IsLoadStore=false) const</>}>
Given an extend instruction, determine the correct shift-extend type for that instruction.

If the instruction is going to be used in a load or store, pass <code>IsLoadStore</code> = true.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00466">466</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### isDef32() {#a1ad568c930d31d0d9b4a43ec05827685}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::isDef32 (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI) const</>}>
Returns true if <code>MI</code> is guaranteed to have the high-half of a 64-bit register zeroed out.

In other words, the result of MI has been explicitly zero extended.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00516">516</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### isLoadStoreOfNumBytes() {#ae6ae1e98ec2e48dd5f6bda6a55cec123}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::isLoadStoreOfNumBytes (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, unsigned NumBytes) const</>}>
Return true if <code>MI</code> is a load or store of <code>NumBytes</code> bytes.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00511">511</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### isWorthFoldingIntoAddrMode() {#ae2ea2c1b3c82940b66e0a1f92cd9e293}

<MemberDefinition
  prototype={<>std::optional&lt; bool &gt; AArch64InstructionSelector::isWorthFoldingIntoAddrMode (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI) const</>}>
Checks if we are sure that folding MI into load/store addressing mode is beneficial or not.

Returns:
<ul>
<li>true if folding MI would be beneficial.</li>
<li>false if folding MI would be bad.</li>
<li>std::nullopt if it is not sure whether folding MI is beneficial.</li>
</ul>


<code>MI</code> can be the offset operand of G&#95;PTR&#95;ADD, e.g. G&#95;SHL in the example:

%13:gpr(s64) = G&#95;CONSTANT i64 1 %8:gpr(s64) = G&#95;SHL %6, %13(s64) %9:gpr(p0) = G&#95;PTR&#95;ADD %0, %8(s64) %12:gpr(s32) = G&#95;LOAD %9(p0) :: (load (s16))

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00417">417</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### isWorthFoldingIntoExtendedReg() {#af761fdf2f644e7b626aa7d42b24c3082}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::isWorthFoldingIntoExtendedReg (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, bool IsAddrOperand) const</>}>
Return true if it is worth folding MI into an extended register.

That is, if it&#39;s safe to pull it into the addressing mode of a load or store as a shift. <code>IsAddrOperand</code> whether the def of MI is used as an address operand (e.g. feeding into an LDR/STR).

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00420">420</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### materializeLargeCMVal() {#ac9f5208aa196c697ca152a45cf1f403b}

<MemberDefinition
  prototype={<>void AArch64InstructionSelector::materializeLargeCMVal (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/value">Value</a> &#42; V, unsigned OpFlags)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00501">501</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### moveScalarRegClass() {#a1ab269ffb756db8a8e6c91a9cc62298d}

<MemberDefinition
  prototype={<>Register AArch64InstructionSelector::moveScalarRegClass (<a href="/docs/api/classes/llvm/register">Register</a> Reg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &amp; RC, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIB) const</>}>
Move <code>Reg</code> to <code>RC</code> if <code>Reg</code> is not already on <code>RC</code>.

<SectionUser title="Returns">
Either <code>Reg</code> if no change was necessary, or the new register created by moving <code>Reg</code>.
</SectionUser>

Note: This uses emitCopy right now.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00475">475</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### preISelLower() {#ad162c736325899752752db3704aa1595}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::preISelLower (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00100">100</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### processPHIs() {#a7e55090db7909c26abd97d3b29abfa61}

<MemberDefinition
  prototype={<>void AArch64InstructionSelector::processPHIs (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00111">111</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### renderFPImm16() {#a55b53cf04ff0e7a9a4130c759684fdb6}

<MemberDefinition
  prototype={<>void AArch64InstructionSelector::renderFPImm16 (<a href="/docs/api/classes/llvm/machineinstrbuilder">MachineInstrBuilder</a> &amp; MIB, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, int OpIdx=-1) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00490">490</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### renderFPImm32() {#a36c1c85e15f61e4d4a96e7e2da54deb1}

<MemberDefinition
  prototype={<>void AArch64InstructionSelector::renderFPImm32 (<a href="/docs/api/classes/llvm/machineinstrbuilder">MachineInstrBuilder</a> &amp; MIB, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, int OpIdx=-1) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00492">492</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### renderFPImm32SIMDModImmType4() {#a0ef10c89e0593186de7e6288d26fb44b}

<MemberDefinition
  prototype={<>void AArch64InstructionSelector::renderFPImm32SIMDModImmType4 (<a href="/docs/api/classes/llvm/machineinstrbuilder">MachineInstrBuilder</a> &amp; MIB, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, int OpIdx=-1) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00496">496</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### renderFPImm64() {#adb7d0276306ddc42ffabdee6ce8595e0}

<MemberDefinition
  prototype={<>void AArch64InstructionSelector::renderFPImm64 (<a href="/docs/api/classes/llvm/machineinstrbuilder">MachineInstrBuilder</a> &amp; MIB, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, int OpIdx=-1) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00494">494</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### renderLogicalImm32() {#a2b27afc814f8a81794bd656fd784cdcd}

<MemberDefinition
  prototype={<>void AArch64InstructionSelector::renderLogicalImm32 (<a href="/docs/api/classes/llvm/machineinstrbuilder">MachineInstrBuilder</a> &amp; MIB, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, int OpIdx=-1) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00484">484</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### renderLogicalImm64() {#a58ba7b34884abc123d4488ad3278a70e}

<MemberDefinition
  prototype={<>void AArch64InstructionSelector::renderLogicalImm64 (<a href="/docs/api/classes/llvm/machineinstrbuilder">MachineInstrBuilder</a> &amp; MIB, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, int OpIdx=-1) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00486">486</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### renderTruncImm() {#a70857bef2054bb5d25324647f20d2f35}

<MemberDefinition
  prototype={<>void AArch64InstructionSelector::renderTruncImm (<a href="/docs/api/classes/llvm/machineinstrbuilder">MachineInstrBuilder</a> &amp; MIB, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, int OpIdx=-1) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00482">482</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### renderUbsanTrap() {#a7f5f553440b585dfa96041522e851563}

<MemberDefinition
  prototype={<>void AArch64InstructionSelector::renderUbsanTrap (<a href="/docs/api/classes/llvm/machineinstrbuilder">MachineInstrBuilder</a> &amp; MIB, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, int OpIdx) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00488">488</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### select12BitValueWithLeftShift() {#a50ef795760a6f3666ea2dd5c419c7c89}

<MemberDefinition
  prototype={<>InstructionSelector::ComplexRendererFns AArch64InstructionSelector::select12BitValueWithLeftShift (uint64&#95;t Immed) const</>}>
Helper to select an immediate value that can be represented as a 12-bit value shifted left by either 0 or 12.

If it is possible to do so, return the immediate and shift value. If not, return std::nullopt.

Used by selectArithImmed and selectNegArithImmed.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00381">381</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectAddrModeIndexed() {#a971a9d27067b67eb24debe53b6d3e8d4}

<MemberDefinition
  prototype={<>InstructionSelector::ComplexRendererFns AArch64InstructionSelector::selectAddrModeIndexed (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Root, unsigned Size) const</>}>
Select a &quot;register plus scaled unsigned 12-bit immediate&quot; address.

The &quot;Size&quot; argument is the size in bytes of the memory reference, which determines the scale.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00409">409</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectAddrModeIndexed() {#a84999cfeb041d180b65c128d1278a665}

<MemberDefinition
  template={<>template &lt;int Width&gt;</>}
  prototype={<>ComplexRendererFns anonymous&#95;namespace&#123;AArch64InstructionSelector.cpp&#125;::AArch64InstructionSelector::selectAddrModeIndexed (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Root) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00412">412</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectAddrModeRegisterOffset() {#ae06ab88243a957a7c5b5e30b121ff1da}

<MemberDefinition
  prototype={<>InstructionSelector::ComplexRendererFns AArch64InstructionSelector::selectAddrModeRegisterOffset (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Root) const</>}>
This is used for computing addresses like this:

ldr x1, &#91;x2, x3&#93;

Where x2 is the base register, and x3 is an offset register.

When possible (or profitable) to fold a G&#95;PTR&#95;ADD into the address calculation, this will do so. Otherwise, it will return std::nullopt.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00434">434</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectAddrModeShiftedExtendXReg() {#aaf6cbc7ca3e7109c94c1cb5f223629b9}

<MemberDefinition
  prototype={<>InstructionSelector::ComplexRendererFns AArch64InstructionSelector::selectAddrModeShiftedExtendXReg (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Root, unsigned SizeInBytes) const</>}>
This is used for computing addresses like this:

ldr x1, &#91;x2, x3, lsl #3&#93;

Where x2 is the base register, and x3 is an offset register. The shift-left is a constant value specific to this load instruction. That is, we&#39;ll never see anything other than a 3 here (which corresponds to the size of the element being loaded.)

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00424">424</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectAddrModeUnscaled() {#af4f7acae51ba89c2b3c92f22cf53f569}

<MemberDefinition
  prototype={<>InstructionSelector::ComplexRendererFns AArch64InstructionSelector::selectAddrModeUnscaled (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Root, unsigned Size) const</>}>
Select a &quot;register plus unscaled signed 9-bit immediate&quot; address.

This should only match when there is an offset that is not valid for a scaled immediate addressing mode. The &quot;Size&quot; argument is the size in bytes of the memory reference, which is needed here to know what is valid for a scaled immediate.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00385">385</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectAddrModeUnscaled128() {#a1161c5e76c79f6ad82501de03520ba4c}

<MemberDefinition
  prototype={<>ComplexRendererFns anonymous&#95;namespace&#123;AArch64InstructionSelector.cpp&#125;::AArch64InstructionSelector::selectAddrModeUnscaled128 (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Root) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00400">400</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectAddrModeUnscaled16() {#a910cd225662f5dd44d55e5b1860b100c}

<MemberDefinition
  prototype={<>ComplexRendererFns anonymous&#95;namespace&#123;AArch64InstructionSelector.cpp&#125;::AArch64InstructionSelector::selectAddrModeUnscaled16 (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Root) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00391">391</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectAddrModeUnscaled32() {#abc575035e429b7e9397f58128bda6ce0}

<MemberDefinition
  prototype={<>ComplexRendererFns anonymous&#95;namespace&#123;AArch64InstructionSelector.cpp&#125;::AArch64InstructionSelector::selectAddrModeUnscaled32 (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Root) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00394">394</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectAddrModeUnscaled64() {#a0f0bb9ae60b36f8083ba17d02d404629}

<MemberDefinition
  prototype={<>ComplexRendererFns anonymous&#95;namespace&#123;AArch64InstructionSelector.cpp&#125;::AArch64InstructionSelector::selectAddrModeUnscaled64 (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Root) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00397">397</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectAddrModeUnscaled8() {#aa42ad92eb018806e69d8fdb219ae57ab}

<MemberDefinition
  prototype={<>ComplexRendererFns anonymous&#95;namespace&#123;AArch64InstructionSelector.cpp&#125;::AArch64InstructionSelector::selectAddrModeUnscaled8 (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Root) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00388">388</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectAddrModeWRO() {#aa05256685e561b6ebf67d6cfa057db31}

<MemberDefinition
  prototype={<>InstructionSelector::ComplexRendererFns AArch64InstructionSelector::selectAddrModeWRO (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Root, unsigned SizeInBytes) const</>}>
This is used for computing addresses like this:

ldr x0, &#91;xBase, wOffset, sxtw #LegalShiftVal&#93;

Where we have a 64-bit base register, a 32-bit offset register, and an extend (which may or may not be signed).

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00442">442</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectAddrModeWRO() {#a460d782da320838c534a66a7d47aea63}

<MemberDefinition
  template={<>template &lt;int Width&gt;</>}
  prototype={<>ComplexRendererFns anonymous&#95;namespace&#123;AArch64InstructionSelector.cpp&#125;::AArch64InstructionSelector::selectAddrModeWRO (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Root) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00445">445</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectAddrModeXRO() {#afa2260c281108503134d45f4ae2a70a0}

<MemberDefinition
  prototype={<>InstructionSelector::ComplexRendererFns AArch64InstructionSelector::selectAddrModeXRO (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Root, unsigned SizeInBytes) const</>}>
This is intended to be equivalent to selectAddrModeXRO in AArch64ISelDAGtoDAG.

It&#39;s used for selecting X register offset loads.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00435">435</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectAddrModeXRO() {#adf396537c7ad3d3d668cb71183db6d37}

<MemberDefinition
  template={<>template &lt;int Width&gt;</>}
  prototype={<>ComplexRendererFns anonymous&#95;namespace&#123;AArch64InstructionSelector.cpp&#125;::AArch64InstructionSelector::selectAddrModeXRO (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Root) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00438">438</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectAndRestoreState() {#a25f89e27e475d3cc59922f212ba2922b}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectAndRestoreState (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I)</>}>
Save state that is shared between select calls, call select on <code>I</code> and then restore the saved state.

This can be used to recursively call select within a select call.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00108">108</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectArithExtendedRegister() {#a4d88c97a72999f5d82617e63dba3fb0a}

<MemberDefinition
  prototype={<>InstructionSelector::ComplexRendererFns AArch64InstructionSelector::selectArithExtendedRegister (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Root) const</>}>
Select an &quot;extended register&quot; operand.

This operand folds in an extend followed by an optional left shift.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00478">478</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectArithImmed() {#aa33ab02e192a578ee0ae3139dac8204c}

<MemberDefinition
  prototype={<>InstructionSelector::ComplexRendererFns AArch64InstructionSelector::selectArithImmed (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Root) const</>}>
SelectArithImmed - Select an immediate value that can be represented as a 12-bit value shifted left by either 0 or 12.

If so, return true with Val set to the 12-bit value and Shift set to the shifter operand.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00382">382</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectArithShiftedRegister() {#a1d1abba062d9d2ec0c7fc93f4b818adc}

<MemberDefinition
  prototype={<>ComplexRendererFns anonymous&#95;namespace&#123;AArch64InstructionSelector.cpp&#125;::AArch64InstructionSelector::selectArithShiftedRegister (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Root) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00452">452</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectBrJT() {#a774783af482908c7c6c2627ad8bb87b6}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectBrJT (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00224">224</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectBuildVector() {#aae40ae6e14203d8aa368fee62fa924c6}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectBuildVector (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00198">198</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectCompareBranch() {#a20e3d92bad9bfc7aa46dd0fdedfd8543}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectCompareBranch (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00139">139</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectConcatVectors() {#ac39baf8cd7d59984c76fa52ba758e692}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectConcatVectors (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00204">204</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectExtendedSHL() {#aa2e136748ec6b953fd4f4db87cf999c8}

<MemberDefinition
  prototype={<>InstructionSelector::ComplexRendererFns AArch64InstructionSelector::selectExtendedSHL (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Root, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Base, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Offset, unsigned SizeInBytes, bool WantsExt) const</>}>
Returns a <code><a href="/docs/api/classes/llvm/gimatchtableexecutor/#a86de393f150025719e982512eb086b2a">ComplexRendererFns</a></code> which contains a base, offset, and whether or not a shift + extend should be folded into an addressing mode.

Returns None when this is not profitable or possible.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00431">431</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectExtractElt() {#ac6a3997aa971a05ed73ddc3f41dfe7be}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectExtractElt (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00203">203</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectExtractHigh() {#a90587a2df176ee775e2b701d1ac58942}

<MemberDefinition
  prototype={<>InstructionSelector::ComplexRendererFns AArch64InstructionSelector::selectExtractHigh (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Root) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00480">480</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectImpl() {#a351c916dc6beda1d43bd73526550747b}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64InstructionSelector.cpp&#125;::AArch64InstructionSelector::selectImpl (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/codegencoverage">CodeGenCoverage</a> &amp; CoverageInfo) const</>}>
tblgen-erated &#39;select&#39; implementation, used as the initial selector for the patterns that don&#39;t require complex C++.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00096">96</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectIndexedExtLoad() {#a12092f21db7efc10c6ab26fe2380aac5}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectIndexedExtLoad (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00234">234</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectIndexedLoad() {#aafe8753bbee1ecf306e16bbedd3243a8}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectIndexedLoad (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00235">235</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectIndexedStore() {#aba06a67d6743c921f16ba1662694f34f}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectIndexedStore (<a href="/docs/api/classes/llvm/gindexedstore">GIndexedStore</a> &amp; I, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00236">236</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectIntrinsic() {#a30f5297ca8bfca225319decf0e0ee86b}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectIntrinsic (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00222">222</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectIntrinsicWithSideEffects() {#ae7416e4d6a818cf24cbaee6cbbe629d6}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectIntrinsicWithSideEffects (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00220">220</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectJumpTable() {#ac850de532b5463d33c96e822b6a16cc5}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectJumpTable (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00223">223</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectLogicalShiftedRegister() {#ad8959074ca780f5b8dae1d468ee7270f}

<MemberDefinition
  prototype={<>ComplexRendererFns anonymous&#95;namespace&#123;AArch64InstructionSelector.cpp&#125;::AArch64InstructionSelector::selectLogicalShiftedRegister (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Root) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00456">456</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectMergeValues() {#a42e07cd2c5f3813797e6a5cf42f25e31}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectMergeValues (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00199">199</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectMOPS() {#a05e939273d92d6e17ef0110fc372371a}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectMOPS (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00229">229</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectNegArithImmed() {#a0ff7297b72c5d1ab57bff475b73b263f}

<MemberDefinition
  prototype={<>InstructionSelector::ComplexRendererFns AArch64InstructionSelector::selectNegArithImmed (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Root) const</>}>
SelectNegArithImmed - As above, but negates the value before trying to select it.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00383">383</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectOverflowOp() {#a35558fa9598640018812a4758a0f40e9}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectOverflowOp (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00345">345</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectPtrAuthGlobalValue() {#a4c359961a4e9534dc89f1a06aac27b85}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectPtrAuthGlobalValue (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00226">226</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectReduction() {#a608bb29ce6e36506183ed1a59e224b1d}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64InstructionSelector.cpp&#125;::AArch64InstructionSelector::selectReduction (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00228">228</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectShiftA&#95;32() {#a08dc3a152abeaf8931d6c885cce24b9b}

<MemberDefinition
  prototype={<>InstructionSelector::ComplexRendererFns AArch64InstructionSelector::selectShiftA&#95;32 (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Root) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00376">376</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectShiftA&#95;64() {#aec7ae46dba1ae2c64f3107dc6a43b89e}

<MemberDefinition
  prototype={<>InstructionSelector::ComplexRendererFns AArch64InstructionSelector::selectShiftA&#95;64 (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Root) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00378">378</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectShiftB&#95;32() {#af09b58717a6159600e362c6d3caf9ddf}

<MemberDefinition
  prototype={<>InstructionSelector::ComplexRendererFns AArch64InstructionSelector::selectShiftB&#95;32 (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Root) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00377">377</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectShiftB&#95;64() {#ac1583b9431cba266b8c29ef892577160}

<MemberDefinition
  prototype={<>InstructionSelector::ComplexRendererFns AArch64InstructionSelector::selectShiftB&#95;64 (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Root) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00379">379</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectShiftedRegister() {#ac53f6caa0424bc88f7704beae8823406}

<MemberDefinition
  prototype={<>InstructionSelector::ComplexRendererFns AArch64InstructionSelector::selectShiftedRegister (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Root, bool AllowROR=false) const</>}>
Select a &quot;shifted register&quot; operand.

If the value is not shifted, set the shift operand to a default value of &quot;lsl 0&quot;.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00449">449</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectShuffleVector() {#ae22d49e8cc2d210ffdb69fcd2fdc1b44}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectShuffleVector (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00202">202</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectSplitVectorUnmerge() {#ad0d5f3b7006745545cd2126b063e7e68}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectSplitVectorUnmerge (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00205">205</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### SelectTable() {#ab37d4eea40494013b28d7b6877cd1ccf}

<MemberDefinition
  prototype={<>void AArch64InstructionSelector::SelectTable (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI, unsigned NumVecs, unsigned Opc1, unsigned Opc2, bool isExt)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00231">231</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectTLSGlobalValue() {#a3194cefb4ce8e00fac93b2efb4c79e83}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectTLSGlobalValue (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00225">225</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectUnmergeValues() {#ac2ce95dd7e4c83726a14ba39a524ff82}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectUnmergeValues (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00200">200</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectUSMovFromExtend() {#a5e0e7af2b14165f3aaeac34514feef63}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectUSMovFromExtend (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00230">230</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectVaStartAAPCS() {#ac6b29e14f00dda770a2fbfc63dc33485}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectVaStartAAPCS (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00121">121</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectVaStartDarwin() {#ac11466883ccafaf4fc0f39eced7fda79}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectVaStartDarwin (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00123">123</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectVectorAshrLshr() {#adf9bda4e39cd62deaa118371b91831fe}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectVectorAshrLshr (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00142">142</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectVectorLoadIntrinsic() {#a8ef2d14c189d3182a566f37298d21655}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectVectorLoadIntrinsic (unsigned Opc, unsigned NumVecs, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I)</>}>
Helper function to select vector load intrinsics like @llvm.aarch64.neon.ld2.

&#42;, @llvm.aarch64.neon.ld4.&#42;, etc. <code>Opc</code> is the opcode that the selected instruction should use. <code>NumVecs</code> is the number of vector destinations for the instruction. <code>I</code> is the original G&#95;INTRINSIC&#95;W&#95;SIDE&#95;EFFECTS instruction.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00212">212</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectVectorLoadLaneIntrinsic() {#a30f80e3a03a676974b4b4344081ce5d9}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectVectorLoadLaneIntrinsic (unsigned Opc, unsigned NumVecs, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00214">214</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectVectorSHL() {#a92133d53afe21485777eed333a14fa93}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectVectorSHL (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00143">143</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectVectorStoreIntrinsic() {#ad0bb67adce30bc7d13dfefe2e6646faa}

<MemberDefinition
  prototype={<>void AArch64InstructionSelector::selectVectorStoreIntrinsic (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, unsigned NumVecs, unsigned Opc)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00216">216</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### selectVectorStoreLaneIntrinsic() {#a4c02c14ad0150c30c04a8adda3c6c515}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::selectVectorStoreLaneIntrinsic (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, unsigned NumVecs, unsigned Opc)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00218">218</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### tryAdvSIMDModImm16() {#a05cd8aa16b47b35a22dc52e0ffd51b8f}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::tryAdvSIMDModImm16 (<a href="/docs/api/classes/llvm/register">Register</a> Dst, unsigned DstSize, <a href="/docs/api/classes/llvm/apint">APInt</a> Bits, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder, bool Inv)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00181">181</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### tryAdvSIMDModImm32() {#a18128d2a02cd5be7601756814e88af3d}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::tryAdvSIMDModImm32 (<a href="/docs/api/classes/llvm/register">Register</a> Dst, unsigned DstSize, <a href="/docs/api/classes/llvm/apint">APInt</a> Bits, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder, bool Inv)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00184">184</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### tryAdvSIMDModImm321s() {#a920e87ea1cfaed92d1fac1f052c4d501}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::tryAdvSIMDModImm321s (<a href="/docs/api/classes/llvm/register">Register</a> Dst, unsigned DstSize, <a href="/docs/api/classes/llvm/apint">APInt</a> Bits, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder, bool Inv)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00188">188</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### tryAdvSIMDModImm64() {#a3cd988201d74aa61567734debc3c958a}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::tryAdvSIMDModImm64 (<a href="/docs/api/classes/llvm/register">Register</a> Dst, unsigned DstSize, <a href="/docs/api/classes/llvm/apint">APInt</a> Bits, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00186">186</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### tryAdvSIMDModImm8() {#a4440a1b3592fcd2c5cb2491addff0ece}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::tryAdvSIMDModImm8 (<a href="/docs/api/classes/llvm/register">Register</a> Dst, unsigned DstSize, <a href="/docs/api/classes/llvm/apint">APInt</a> Bits, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00178">178</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### tryAdvSIMDModImmFP() {#a30d16518feeb58d169a0ec0e59fd63e6}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::tryAdvSIMDModImmFP (<a href="/docs/api/classes/llvm/register">Register</a> Dst, unsigned DstSize, <a href="/docs/api/classes/llvm/apint">APInt</a> Bits, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00190">190</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### tryFoldAddLowIntoImm() {#a0ee824bf8367585b47a3aeebb68beaf3}

<MemberDefinition
  prototype={<>InstructionSelector::ComplexRendererFns AArch64InstructionSelector::tryFoldAddLowIntoImm (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; RootDef, unsigned Size, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI) const</>}>
Helper to try to fold in a GISEL&#95;ADD&#95;LOW into an immediate, to be used from complex pattern matchers like selectAddrModeIndexed().

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00406">406</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### tryFoldIntegerCompare() {#a6ab5d083edbf744189ba625c61caeedc}

<MemberDefinition
  prototype={<>MachineInstr &#42; AArch64InstructionSelector::tryFoldIntegerCompare (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; LHS, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; RHS, <a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; Predicate, <a href="/docs/api/classes/llvm/machineirbuilder">MachineIRBuilder</a> &amp; MIRBuilder) const</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00506">506</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### tryOptBuildVecToSubregToReg() {#af4e889089620e7e580b69c98fa625a6d}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::tryOptBuildVecToSubregToReg (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

<SectionUser title="Returns">
true if a G&#95;BUILD&#95;VECTOR instruction <code>MI</code> can be selected as a SUBREG&#95;TO&#95;REG.
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00197">197</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### tryOptConstantBuildVec() {#a4bd77dbcba67e2237f2b70274dc3e3ff}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::tryOptConstantBuildVec (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/llt">LLT</a> DstTy, <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00193">193</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### tryOptSelect() {#a2017a0d5297b89ee04d69dd2f1ff446b}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::tryOptSelect (<a href="/docs/api/classes/llvm/gselect">GSelect</a> &amp; Sel)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00504">504</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### tryOptSelectConjunction() {#a03b1d0d5f28cce4f477e64ebffececb1}

<MemberDefinition
  prototype={<>bool AArch64InstructionSelector::tryOptSelectConjunction (<a href="/docs/api/classes/llvm/gselect">GSelect</a> &amp; Sel, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; CondMI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00505">505</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Attributes

### MFReturnAddr {#a04a1d5c3a1d1922e31058c7ab38b340f}

<MemberDefinition
  prototype={<>Register anonymous&#95;namespace&#123;AArch64InstructionSelector.cpp&#125;::AArch64InstructionSelector::MFReturnAddr</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00529">529</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### MIB {#a146ab4742ca86061b2e57d63d3d4e4f4}

<MemberDefinition
  prototype={<>MachineIRBuilder anonymous&#95;namespace&#123;AArch64InstructionSelector.cpp&#125;::AArch64InstructionSelector::MIB</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00531">531</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### ProduceNonFlagSettingCondBr {#aabe4495aade98de335d1a4a45ad1465a}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;AArch64InstructionSelector.cpp&#125;::AArch64InstructionSelector::ProduceNonFlagSettingCondBr = false</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00524">524</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### RBI {#a70bcf66f03eecfa6591c77e4c976524f}

<MemberDefinition
  prototype={<>const AArch64RegisterBankInfo&amp; anonymous&#95;namespace&#123;AArch64InstructionSelector.cpp&#125;::AArch64InstructionSelector::RBI</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00522">522</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### STI {#ae21fdecd11628c1d9cb0da1e9fe6840f}

<MemberDefinition
  prototype={<>const AArch64Subtarget&amp; anonymous&#95;namespace&#123;AArch64InstructionSelector.cpp&#125;::AArch64InstructionSelector::STI</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00519">519</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### TII {#a890b1e0bb5ec6da30048e40dc38f7427}

<MemberDefinition
  prototype={<>const AArch64InstrInfo&amp; anonymous&#95;namespace&#123;AArch64InstructionSelector.cpp&#125;::AArch64InstructionSelector::TII</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00520">520</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### TM {#a61ecd1d9e0d57e5b89ad6ebdbe6b9d66}

<MemberDefinition
  prototype={<>const AArch64TargetMachine&amp; anonymous&#95;namespace&#123;AArch64InstructionSelector.cpp&#125;::AArch64InstructionSelector::TM</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00518">518</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

### TRI {#a345cc6e6dccf33bf37e5623966a220c3}

<MemberDefinition
  prototype={<>const AArch64RegisterInfo&amp; anonymous&#95;namespace&#123;AArch64InstructionSelector.cpp&#125;::AArch64InstructionSelector::TRI</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00521">521</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Static Functions

### getName() {#acfd9e1db771e6baae1043da8baed60df}

<MemberDefinition
  prototype={<>static const char &#42; anonymous&#95;namespace&#123;AArch64InstructionSelector.cpp&#125;::AArch64InstructionSelector::getName ()</>}
  labels = {["inline", "static"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp/#l00076">76</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following file:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64instructionselector-cpp">AArch64InstructionSelector.cpp</a></li>
</ul>

</DoxygenPage>
