\BOOKMARK [0][-]{chapter.1}{Thesis Background and Literature Review}{}% 1
\BOOKMARK [1][-]{section.1.1}{Thesis}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{Objectives}{chapter.1}% 3
\BOOKMARK [2][-]{subsection.1.2.1}{Overall Design}{section.1.2}% 4
\BOOKMARK [2][-]{subsection.1.2.2}{Main Objective}{section.1.2}% 5
\BOOKMARK [1][-]{section.1.3}{Literature review}{chapter.1}% 6
\BOOKMARK [2][-]{subsection.1.3.1}{Market Data Feed}{section.1.3}% 7
\BOOKMARK [2][-]{subsection.1.3.2}{Low Latency Network Infrastructure}{section.1.3}% 8
\BOOKMARK [2][-]{subsection.1.3.3}{A-B Data Feed}{section.1.3}% 9
\BOOKMARK [2][-]{subsection.1.3.4}{Scalable Interconnect Switches in Supercomputers}{section.1.3}% 10
\BOOKMARK [2][-]{subsection.1.3.5}{Field-programmable gate array\(FPGA\) and Integration with Open Sourced Hardware}{section.1.3}% 11
\BOOKMARK [2][-]{subsection.1.3.6}{Open Sourced Hardware}{section.1.3}% 12
\BOOKMARK [2][-]{subsection.1.3.7}{Similar Solution}{section.1.3}% 13
\BOOKMARK [0][-]{chapter.2}{Details of Implemented Technologies}{}% 14
\BOOKMARK [1][-]{section.2.1}{Remote Direct Memory Access\(RDMA\)}{chapter.2}% 15
\BOOKMARK [2][-]{subsection.2.1.1}{Two Important Concepts: Verbs and Queue Pairs}{section.2.1}% 16
\BOOKMARK [2][-]{subsection.2.1.2}{Queue Pair}{section.2.1}% 17
\BOOKMARK [2][-]{subsection.2.1.3}{RNIC Verbs}{section.2.1}% 18
\BOOKMARK [2][-]{subsection.2.1.4}{Implementation Details of Verbs}{section.2.1}% 19
\BOOKMARK [1][-]{section.2.2}{Fat-tree topology implementation over RDMA}{chapter.2}% 20
\BOOKMARK [2][-]{subsection.2.2.1}{Reducing the Cost in Node Intercommunication}{section.2.2}% 21
\BOOKMARK [2][-]{subsection.2.2.2}{Analysing flat topology and fat-tree topology}{section.2.2}% 22
\BOOKMARK [2][-]{subsection.2.2.3}{Rebalancing the fat-tree over network bandwidth}{section.2.2}% 23
\BOOKMARK [1][-]{section.2.3}{RDMA verb implementation: Infiniband Verbs}{chapter.2}% 24
\BOOKMARK [2][-]{subsection.2.3.1}{Building the Passive Side}{section.2.3}% 25
\BOOKMARK [2][-]{subsection.2.3.2}{Conclusion}{section.2.3}% 26
\BOOKMARK [1][-]{section.2.4}{MPI-CH}{chapter.2}% 27
\BOOKMARK [2][-]{subsection.2.4.1}{Introduction to SPMD and MPMD}{section.2.4}% 28
\BOOKMARK [2][-]{subsection.2.4.2}{The architecture of MPI-CH}{section.2.4}% 29
\BOOKMARK [1][-]{section.2.5}{Field Programmable Field Array\(FPGA\) Assisted Computation}{chapter.2}% 30
\BOOKMARK [2][-]{subsection.2.5.1}{Sparta-6 integration with Raspberry Pi}{section.2.5}% 31
\BOOKMARK [2][-]{subsection.2.5.2}{FPGA hardware programming}{section.2.5}% 32
\BOOKMARK [2][-]{subsection.2.5.3}{Wishbone: interface for FPGA-to-PC communication}{section.2.5}% 33
\BOOKMARK [0][-]{chapter.3}{Experiment Design, Requirements and Expectations}{}% 34
\BOOKMARK [1][-]{section.3.1}{Experiment Design}{chapter.3}% 35
\BOOKMARK [2][-]{subsection.3.1.1}{Experiment 1: Single data feed with single receiver}{section.3.1}% 36
\BOOKMARK [2][-]{subsection.3.1.2}{Experiment 2: Dual data feeds over the cluster}{section.3.1}% 37
\BOOKMARK [2][-]{subsection.3.1.3}{Experiment 3: Dual feeds processed with MPI processors without RDMA}{section.3.1}% 38
\BOOKMARK [1][-]{section.3.2}{Experiment Requirements and Expectations}{chapter.3}% 39
\BOOKMARK [2][-]{subsection.3.2.1}{Simulation of the data source}{section.3.2}% 40
\BOOKMARK [0][-]{chapter.4}{System Design and Implementation}{}% 41
\BOOKMARK [1][-]{section.4.1}{Hardware design}{chapter.4}% 42
\BOOKMARK [1][-]{section.4.2}{Logical design}{chapter.4}% 43
\BOOKMARK [1][-]{section.4.3}{Algorithm design}{chapter.4}% 44
\BOOKMARK [0][-]{chapter.5}{Implementation and Testing}{}% 45
\BOOKMARK [0][-]{chapter.6}{Results}{}% 46
\BOOKMARK [0][-]{chapter.7}{Conclusions}{}% 47
\BOOKMARK [0][-]{appendix.A}{Design Diagrams}{}% 48
\BOOKMARK [0][-]{appendix.B}{User Documentation}{}% 49
\BOOKMARK [0][-]{appendix.C}{Raw results output}{}% 50
\BOOKMARK [0][-]{appendix.D}{Code}{}% 51
\BOOKMARK [1][-]{section.D.1}{File: yourCodeFile.java}{appendix.D}% 52
