ModuleName AND_7bit
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 352 ,Y1: 128 ,X2: 400 ,Y2: 128
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 352 ,Y1: 160 ,X2: 400 ,Y2: 160
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 352 ,Y1: 192 ,X2: 400 ,Y2: 192
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 352 ,Y1: 224 ,X2: 400 ,Y2: 224
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 352 ,Y1: 256 ,X2: 400 ,Y2: 256
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 352 ,Y1: 288 ,X2: 400 ,Y2: 288
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 352 ,Y1: 320 ,X2: 400 ,Y2: 320
End
Branches
End
Wire Name: b8
LV: 6
RV: 0
Width: 7
Edges
Edge X1: 288 ,Y1: 96 ,X2: 352 ,Y2: 96
Edge X1: 352 ,Y1: 96 ,X2: 352 ,Y2: 352
End
Branches
Branch Left: 352 ,Top: 128
BranchStrList
0
End
Branch Left: 352 ,Top: 160
BranchStrList
1
End
Branch Left: 352 ,Top: 192
BranchStrList
2
End
Branch Left: 352 ,Top: 224
BranchStrList
3
End
Branch Left: 352 ,Top: 256
BranchStrList
4
End
Branch Left: 352 ,Top: 288
BranchStrList
5
End
Branch Left: 352 ,Top: 320
BranchStrList
6
End
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 288 ,Y1: 112 ,X2: 344 ,Y2: 112
Edge X1: 344 ,Y1: 112 ,X2: 344 ,Y2: 144
Edge X1: 344 ,Y1: 144 ,X2: 344 ,Y2: 176
Edge X1: 344 ,Y1: 144 ,X2: 400 ,Y2: 144
Edge X1: 344 ,Y1: 176 ,X2: 344 ,Y2: 208
Edge X1: 344 ,Y1: 176 ,X2: 400 ,Y2: 176
Edge X1: 344 ,Y1: 208 ,X2: 344 ,Y2: 240
Edge X1: 344 ,Y1: 208 ,X2: 400 ,Y2: 208
Edge X1: 344 ,Y1: 240 ,X2: 344 ,Y2: 272
Edge X1: 344 ,Y1: 240 ,X2: 400 ,Y2: 240
Edge X1: 344 ,Y1: 272 ,X2: 344 ,Y2: 304
Edge X1: 344 ,Y1: 272 ,X2: 400 ,Y2: 272
Edge X1: 344 ,Y1: 304 ,X2: 344 ,Y2: 336
Edge X1: 344 ,Y1: 304 ,X2: 400 ,Y2: 304
Edge X1: 344 ,Y1: 336 ,X2: 344 ,Y2: 352
Edge X1: 344 ,Y1: 336 ,X2: 400 ,Y2: 336
End
Branches
End
Wire Name: b9
LV: 6
RV: 0
Width: 7
Edges
Edge X1: 480 ,Y1: 96 ,X2: 496 ,Y2: 96
Edge X1: 480 ,Y1: 96 ,X2: 480 ,Y2: 352
End
Branches
Branch Left: 480 ,Top: 136
BranchStrList
0
End
Branch Left: 480 ,Top: 168
BranchStrList
1
End
Branch Left: 480 ,Top: 200
BranchStrList
2
End
Branch Left: 480 ,Top: 232
BranchStrList
3
End
Branch Left: 480 ,Top: 264
BranchStrList
4
End
Branch Left: 480 ,Top: 296
BranchStrList
5
End
Branch Left: 480 ,Top: 328
BranchStrList
6
End
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 136 ,X2: 480 ,Y2: 136
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 168 ,X2: 480 ,Y2: 168
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 200 ,X2: 480 ,Y2: 200
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 232 ,X2: 480 ,Y2: 232
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 264 ,X2: 480 ,Y2: 264
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 296 ,X2: 480 ,Y2: 296
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 328 ,X2: 480 ,Y2: 328
End
Branches
End
End
Ports
Port Left: 288 Top: 96 ,Orientation: 0
Portname: Din ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
6
,Width:
7
,RV:
0
Port Left: 288 Top: 112 ,Orientation: 0
Portname: mask ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 496 Top: 96 ,Orientation: 0
Portname: Dout ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
6
,Width:
7
,RV:
0
End
Symbols
Symbol Left: 400 Top: 120
Name: s0
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 400 Top: 152
Name: s1
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 400 Top: 184
Name: s2
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 400 Top: 216
Name: s3
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 400 Top: 248
Name: s4
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 400 Top: 280
Name: s5
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 400 Top: 312
Name: s6
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
End
Texts
End
Links
End
