

================================================================
== Vitis HLS Report for 'systolic_modulate'
================================================================
* Date:           Mon Nov  4 21:47:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        systolic_modulate
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.536 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1724|     1724|  17.240 us|  17.240 us|  1725|  1725|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_ni    |     1723|     1723|       160|          -|          -|    24|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%spectopmodule_ln640 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:640]   --->   Operation 4 'spectopmodule' 'spectopmodule_ln640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v217, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v217"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v218, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v218"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v219, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v219"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%br_ln653 = br void %for.cond1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653]   --->   Operation 11 'br' 'br_ln653' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.39>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ni = phi i5 %add_ln653, void %codeRepl, i5 0, void %entry" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653]   --->   Operation 12 'phi' 'ni' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.70ns)   --->   "%icmp_ln653 = icmp_eq  i5 %ni, i5 24" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653]   --->   Operation 13 'icmp' 'icmp_ln653' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.70ns)   --->   "%add_ln653 = add i5 %ni, i5 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653]   --->   Operation 14 'add' 'add_ln653' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln653 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i5 %ni, i5 24, i32 0" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653]   --->   Operation 15 'specdataflowpipeline' 'specdataflowpipeline_ln653' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln653 = br i1 %icmp_ln653, void %codeRepl, void %for.end77" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653]   --->   Operation 16 'br' 'br_ln653' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.68ns)   --->   "%call_ln649 = call void @dataflow_in_loop_l_ni.1, i5 %ni, i32 %v219, i32 %v218, i32 %v217" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649]   --->   Operation 17 'call' 'call_ln649' <Predicate = (!icmp_ln653)> <Delay = 2.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln683 = ret" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:683]   --->   Operation 18 'ret' 'ret_ln683' <Predicate = (icmp_ln653)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln649 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln649' <Predicate = (!icmp_ln653)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln653 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653]   --->   Operation 20 'specloopname' 'specloopname_ln653' <Predicate = (!icmp_ln653)> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln649 = call void @dataflow_in_loop_l_ni.1, i5 %ni, i32 %v219, i32 %v218, i32 %v217" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649]   --->   Operation 21 'call' 'call_ln649' <Predicate = (!icmp_ln653)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln653 = br void %for.cond1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653]   --->   Operation 22 'br' 'br_ln653' <Predicate = (!icmp_ln653)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation 5 bit ('ni', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653) with incoming values : ('add_ln653', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653) [13]  (0.387 ns)

 <State 2>: 3.392ns
The critical path consists of the following:
	'phi' operation 5 bit ('ni', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653) with incoming values : ('add_ln653', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653) [13]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln653', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653) [14]  (0.707 ns)
	'call' operation 0 bit ('call_ln649', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649) to 'dataflow_in_loop_l_ni.1' [21]  (2.685 ns)

 <State 3>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
