=====
SETUP
8.169
17.805
25.974
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_2_s2
6.041
6.423
i2c_config_m0/i2c_master_top_m0/n199_s18
9.547
10.115
i2c_config_m0/i2c_master_top_m0/n223_s90
12.482
13.050
i2c_config_m0/i2c_master_top_m0/n203_s68
13.670
14.248
i2c_config_m0/i2c_master_top_m0/n203_s46
14.421
14.928
i2c_config_m0/i2c_master_top_m0/n203_s18
15.348
15.922
i2c_config_m0/i2c_master_top_m0/n203_s9
16.645
17.223
i2c_config_m0/i2c_master_top_m0/n203_s6
17.226
17.805
i2c_config_m0/i2c_master_top_m0/txr_6_s0
17.805
=====
SETUP
8.308
17.686
25.994
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_7_s2
6.041
6.423
i2c_config_m0/i2c_master_top_m0/n199_s14
8.600
9.147
i2c_config_m0/i2c_master_top_m0/n203_s86
9.907
10.486
i2c_config_m0/i2c_master_top_m0/n215_s51
13.077
13.585
i2c_config_m0/i2c_master_top_m0/n215_s28
13.966
14.545
i2c_config_m0/i2c_master_top_m0/n215_s15
16.206
16.495
i2c_config_m0/i2c_master_top_m0/n215_s9
16.646
17.225
i2c_config_m0/i2c_master_top_m0/n215_s6
17.397
17.686
i2c_config_m0/i2c_master_top_m0/txr_3_s0
17.686
=====
SETUP
8.534
17.431
25.965
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_6_s2
6.049
6.431
i2c_config_m0/i2c_master_top_m0/n203_s64
9.583
10.131
i2c_config_m0/i2c_master_top_m0/n211_s92
12.028
12.536
i2c_config_m0/i2c_master_top_m0/n228_s32
12.716
13.223
i2c_config_m0/i2c_master_top_m0/n223_s37
15.051
15.340
i2c_config_m0/i2c_master_top_m0/n223_s17
15.342
15.850
i2c_config_m0/i2c_master_top_m0/n223_s9
16.256
16.712
i2c_config_m0/i2c_master_top_m0/n223_s6
16.863
17.431
i2c_config_m0/i2c_master_top_m0/txr_1_s0
17.431
=====
SETUP
8.571
17.385
25.956
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_2_s2
6.041
6.423
i2c_config_m0/i2c_master_top_m0/n199_s18
9.547
10.115
i2c_config_m0/i2c_master_top_m0/n223_s90
12.482
13.050
i2c_config_m0/i2c_master_top_m0/n203_s68
13.670
14.248
i2c_config_m0/i2c_master_top_m0/n203_s46
14.421
14.928
i2c_config_m0/i2c_master_top_m0/n203_s18
15.348
15.922
i2c_config_m0/i2c_master_top_m0/n207_s8
16.136
16.425
i2c_config_m0/i2c_master_top_m0/n207_s6
16.806
17.385
i2c_config_m0/i2c_master_top_m0/txr_5_s0
17.385
=====
SETUP
8.688
17.297
25.985
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_7_s2
6.041
6.423
i2c_config_m0/i2c_master_top_m0/n199_s14
8.600
9.147
i2c_config_m0/i2c_master_top_m0/n203_s86
9.907
10.486
i2c_config_m0/i2c_master_top_m0/n215_s51
13.077
13.585
i2c_config_m0/i2c_master_top_m0/n215_s28
13.966
14.545
i2c_config_m0/i2c_master_top_m0/n219_s12
15.580
16.158
i2c_config_m0/i2c_master_top_m0/n219_s7
16.331
16.787
i2c_config_m0/i2c_master_top_m0/n219_s6
16.790
17.297
i2c_config_m0/i2c_master_top_m0/txr_2_s0
17.297
=====
SETUP
8.823
17.151
25.974
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_7_s2
6.041
6.423
i2c_config_m0/i2c_master_top_m0/n199_s14
8.600
9.147
i2c_config_m0/i2c_master_top_m0/n199_s48
11.017
11.591
i2c_config_m0/i2c_master_top_m0/n203_s26
14.157
14.446
i2c_config_m0/i2c_master_top_m0/n203_s11
14.451
14.740
i2c_config_m0/i2c_master_top_m0/n199_s13
15.311
15.890
i2c_config_m0/i2c_master_top_m0/n199_s8
15.892
16.400
i2c_config_m0/i2c_master_top_m0/n199_s6
16.572
17.151
i2c_config_m0/i2c_master_top_m0/txr_7_s0
17.151
=====
SETUP
9.015
16.941
25.956
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_6_s2
6.049
6.431
i2c_config_m0/i2c_master_top_m0/n203_s64
9.583
10.131
i2c_config_m0/i2c_master_top_m0/n211_s92
12.028
12.536
i2c_config_m0/i2c_master_top_m0/n228_s65
13.752
14.041
i2c_config_m0/i2c_master_top_m0/n228_s43
14.043
14.362
i2c_config_m0/i2c_master_top_m0/n228_s20
14.897
15.476
i2c_config_m0/i2c_master_top_m0/n228_s9
15.857
16.431
i2c_config_m0/i2c_master_top_m0/n228_s6
16.433
16.941
i2c_config_m0/i2c_master_top_m0/txr_0_s0
16.941
=====
SETUP
9.239
16.732
25.971
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_8_s2
6.041
6.423
i2c_config_m0/i2c_master_top_m0/n215_s23
8.958
9.526
i2c_config_m0/i2c_master_top_m0/n199_s49
10.558
10.850
i2c_config_m0/i2c_master_top_m0/n211_s71
13.637
13.926
i2c_config_m0/i2c_master_top_m0/n211_s43
14.495
15.042
i2c_config_m0/i2c_master_top_m0/n211_s18
15.045
15.552
i2c_config_m0/i2c_master_top_m0/n211_s9
15.725
16.013
i2c_config_m0/i2c_master_top_m0/n211_s6
16.165
16.732
i2c_config_m0/i2c_master_top_m0/txr_4_s0
16.732
=====
SETUP
11.485
14.248
25.733
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0
6.046
6.428
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1
6.977
7.524
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s2
8.914
9.493
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s2
9.673
10.241
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n298_s0
10.667
11.214
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s2
11.636
12.143
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3
12.321
12.899
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2
12.904
13.412
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0
14.248
=====
SETUP
11.966
13.758
25.724
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0
6.046
6.428
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1
6.977
7.524
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s2
8.914
9.493
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s2
9.673
10.241
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n298_s0
10.667
11.214
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s2
11.636
12.143
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3
12.321
12.899
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s2
12.904
13.361
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0
13.758
=====
SETUP
12.376
13.353
25.730
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_8_s2
6.041
6.423
i2c_config_m0/i2c_master_top_m0/n199_s30
7.806
8.373
i2c_config_m0/n124_s16
9.908
10.416
i2c_config_m0/n124_s17
11.642
12.210
i2c_config_m0/i2c_write_req_s4
12.913
13.202
i2c_config_m0/i2c_write_req_s0
13.353
=====
SETUP
12.685
13.291
25.976
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_8_s2
6.041
6.423
i2c_config_m0/i2c_master_top_m0/n199_s30
7.806
8.373
i2c_config_m0/n124_s16
9.908
10.416
i2c_config_m0/n124_s17
11.642
12.210
i2c_config_m0/n100_s7
12.723
13.291
i2c_config_m0/state_0_s0
13.291
=====
SETUP
12.775
13.202
25.977
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_8_s2
6.041
6.423
i2c_config_m0/i2c_master_top_m0/n199_s30
7.806
8.373
i2c_config_m0/n124_s16
9.908
10.416
i2c_config_m0/n124_s17
11.642
12.210
i2c_config_m0/i2c_write_req_s0
13.202
=====
SETUP
12.983
12.994
25.977
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_0_s4
6.041
6.423
i2c_config_m0/n77_s2
9.633
10.212
i2c_config_m0/n74_s4
10.605
10.924
i2c_config_m0/n72_s2
11.917
12.424
i2c_config_m0/n72_s3
12.427
12.994
i2c_config_m0/lut_index_9_s2
12.994
=====
SETUP
13.081
12.899
25.981
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0
6.046
6.428
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1
6.977
7.524
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s2
8.914
9.493
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s2
9.673
10.241
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n298_s0
10.667
11.214
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s2
11.636
12.143
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n353_s8
12.321
12.899
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0
12.899
=====
SETUP
13.092
12.879
25.971
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0
6.046
6.428
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1
6.977
7.524
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s2
8.914
9.493
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s2
9.673
10.241
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s0
10.667
11.234
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s3
11.618
12.126
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0
12.301
12.879
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0
12.879
=====
SETUP
13.553
12.424
25.977
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_0_s4
6.041
6.423
i2c_config_m0/n77_s2
9.633
10.212
i2c_config_m0/n74_s4
10.605
10.924
i2c_config_m0/n74_s5
11.917
12.424
i2c_config_m0/lut_index_7_s2
12.424
=====
SETUP
13.590
12.146
25.736
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0
6.047
6.429
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3
6.816
7.363
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3
7.582
8.089
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3
8.457
8.746
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1
8.923
9.431
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0
9.966
10.544
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_0_s0
12.146
=====
SETUP
13.590
12.146
25.736
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0
6.047
6.429
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3
6.816
7.363
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3
7.582
8.089
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3
8.457
8.746
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1
8.923
9.431
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0
9.966
10.544
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_1_s0
12.146
=====
SETUP
13.590
12.146
25.736
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0
6.047
6.429
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3
6.816
7.363
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3
7.582
8.089
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3
8.457
8.746
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1
8.923
9.431
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0
9.966
10.544
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_2_s0
12.146
=====
SETUP
13.647
12.330
25.977
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_0_s4
6.041
6.423
i2c_config_m0/n77_s2
9.633
10.212
i2c_config_m0/n74_s4
10.605
10.897
i2c_config_m0/n73_s1
12.042
12.330
i2c_config_m0/lut_index_8_s2
12.330
=====
SETUP
13.893
12.069
25.962
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0
6.046
6.428
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1
6.977
7.524
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s2
8.914
9.493
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s2
9.673
10.241
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s1
10.816
11.104
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n302_s0
11.491
12.069
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4_s0
12.069
=====
SETUP
14.082
11.886
25.968
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0
6.047
6.429
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3
6.816
7.363
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3
7.582
8.089
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3
8.457
8.746
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1
8.923
9.431
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0
9.966
10.544
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n148_s2
11.597
11.886
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0
11.886
=====
SETUP
14.088
11.868
25.956
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0
6.046
6.428
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1
6.977
7.524
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s2
8.914
9.493
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s2
9.673
10.241
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n298_s0
10.667
11.214
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_2_s0
11.868
=====
SETUP
14.109
11.847
25.956
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14_s0
6.046
6.428
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1
6.977
7.524
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s2
8.914
9.493
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s2
9.673
10.241
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s1
10.816
11.104
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s0
11.279
11.847
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0
11.847
=====
HOLD
0.275
3.204
2.928
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1
2.903
3.044
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n56_s2
3.050
3.203
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1
3.203
=====
HOLD
0.275
3.191
2.915
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0
2.890
3.031
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n149_s2
3.037
3.190
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0
3.190
=====
HOLD
0.275
3.191
2.915
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1
2.890
3.031
i2c_config_m0/i2c_master_top_m0/byte_controller/n66_s1
3.037
3.190
i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1
3.190
=====
HOLD
0.275
3.200
2.924
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_2_s1
2.899
3.040
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n55_s1
3.046
3.200
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_2_s1
3.200
=====
HOLD
0.275
3.192
2.917
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1
2.891
3.033
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n48_s3
3.039
3.192
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1
3.192
=====
HOLD
0.275
3.199
2.924
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0
2.898
3.039
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s2
3.046
3.199
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0
3.199
=====
HOLD
0.275
3.187
2.911
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0
2.886
3.027
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s2
3.033
3.187
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0
3.187
=====
HOLD
0.278
3.208
2.931
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0
2.905
3.046
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n324_s0
3.056
3.208
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0
3.208
=====
HOLD
0.278
3.197
2.919
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0
2.894
3.035
i2c_config_m0/i2c_master_top_m0/byte_controller/n205_s9
3.044
3.197
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0
3.197
=====
HOLD
0.278
3.189
2.911
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/read_s5
2.886
3.027
i2c_config_m0/i2c_master_top_m0/n81_s9
3.036
3.189
i2c_config_m0/i2c_master_top_m0/read_s5
3.189
=====
HOLD
0.278
3.197
2.919
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_0_s4
2.894
3.035
i2c_config_m0/n81_s5
3.044
3.197
i2c_config_m0/lut_index_0_s4
3.197
=====
HOLD
0.278
3.203
2.925
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_4_s2
2.900
3.041
i2c_config_m0/n77_s3
3.050
3.203
i2c_config_m0/lut_index_4_s2
3.203
=====
HOLD
0.278
3.203
2.925
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_6_s2
2.900
3.041
i2c_config_m0/n75_s3
3.050
3.203
i2c_config_m0/lut_index_6_s2
3.203
=====
HOLD
0.278
3.207
2.928
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1
2.903
3.044
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n45_s3
3.053
3.207
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1
3.207
=====
HOLD
0.278
3.206
2.928
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0
2.902
3.043
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n316_s0
3.053
3.206
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0
3.206
=====
HOLD
0.278
3.199
2.921
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16_s0
2.895
3.036
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n326_s0
3.046
3.199
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16_s0
3.199
=====
HOLD
0.281
3.206
2.924
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0
2.899
3.040
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_3_s12
3.053
3.206
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0
3.206
=====
HOLD
0.281
3.201
2.919
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5
2.894
3.035
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n12_s3
3.047
3.201
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5
3.201
=====
HOLD
0.287
3.200
2.912
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0
2.887
3.031
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_0_s12
3.046
3.200
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0
3.200
=====
HOLD
0.287
3.199
2.911
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/state_1_s1
2.886
3.030
i2c_config_m0/i2c_master_top_m0/next_state_1_s30
3.046
3.199
i2c_config_m0/i2c_master_top_m0/state_1_s1
3.199
=====
HOLD
0.290
3.209
2.919
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/state_3_s0
2.894
3.038
i2c_config_m0/i2c_master_top_m0/next_state_3_s26
3.056
3.209
i2c_config_m0/i2c_master_top_m0/state_3_s0
3.209
=====
HOLD
0.296
3.217
2.921
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_3_s2
2.896
3.040
i2c_config_m0/n78_s1
3.064
3.217
i2c_config_m0/lut_index_3_s2
3.217
=====
HOLD
0.328
3.257
2.928
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0
2.903
3.044
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n298_s3
3.050
3.257
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0
3.257
=====
HOLD
0.328
3.252
2.924
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/write_s5
2.898
3.039
i2c_config_m0/i2c_master_top_m0/n81_s8
3.046
3.252
i2c_config_m0/i2c_master_top_m0/write_s5
3.252
=====
HOLD
0.328
3.249
2.921
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/start_s5
2.895
3.036
i2c_config_m0/i2c_master_top_m0/n81_s6
3.043
3.249
i2c_config_m0/i2c_master_top_m0/start_s5
3.249
