

================================================================
== Vitis HLS Report for 'exec'
================================================================
* Date:           Fri Nov  8 21:38:40 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pass
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                         |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_exec_Pipeline_VITIS_LOOP_23_1_fu_60  |exec_Pipeline_VITIS_LOOP_23_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 4 [1/1] (1.21ns)   --->   "%processDelay_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %processDelay"   --->   Operation 4 'read' 'processDelay_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 5 [1/1] (1.21ns)   --->   "%numInputs_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %numInputs"   --->   Operation 5 'read' 'numInputs_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (1.21ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %numInputs_c, i32 %numInputs_read"   --->   Operation 6 'write' 'write_ln0' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.85ns)   --->   "%cmp29 = icmp_ne  i32 %processDelay_read, i32 0"   --->   Operation 7 'icmp' 'cmp29' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.88ns)   --->   "%add_ln23 = add i32 %processDelay_read, i32 4294967295" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:23]   --->   Operation 8 'add' 'add_ln23' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i32 %add_ln23" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:23]   --->   Operation 9 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.88ns)   --->   "%add_ln25 = add i33 %zext_ln23, i33 1" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:25]   --->   Operation 10 'add' 'add_ln25' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 11 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (1.24ns)   --->   "%call_ln25 = call void @exec_Pipeline_VITIS_LOOP_23_1, i32 %numInputs_read, i512 %inStream2, i33 %add_ln25, i1 %cmp29, i512 %outStream3" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:25]   --->   Operation 12 'call' 'call_ln25' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %processDelay, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numInputs, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numInputs_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %outStream3, void @empty_10, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %inStream2, void @empty_10, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln25 = call void @exec_Pipeline_VITIS_LOOP_23_1, i32 %numInputs_read, i512 %inStream2, i33 %add_ln25, i1 %cmp29, i512 %outStream3" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:25]   --->   Operation 18 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln30 = ret" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:30]   --->   Operation 19 'ret' 'ret_ln30' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outStream3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numInputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ processDelay]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numInputs_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
processDelay_read (read         ) [ 0000]
numInputs_read    (read         ) [ 0011]
write_ln0         (write        ) [ 0000]
cmp29             (icmp         ) [ 0011]
add_ln23          (add          ) [ 0010]
zext_ln23         (zext         ) [ 0000]
add_ln25          (add          ) [ 0001]
empty             (wait         ) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
call_ln25         (call         ) [ 0000]
ret_ln30          (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outStream3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="numInputs">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numInputs"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="processDelay">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processDelay"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="numInputs_c">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numInputs_c"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exec_Pipeline_VITIS_LOOP_23_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="processDelay_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="processDelay_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="numInputs_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numInputs_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="write_ln0_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="32" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_exec_Pipeline_VITIS_LOOP_23_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="1"/>
<pin id="63" dir="0" index="2" bw="512" slack="0"/>
<pin id="64" dir="0" index="3" bw="33" slack="0"/>
<pin id="65" dir="0" index="4" bw="1" slack="1"/>
<pin id="66" dir="0" index="5" bw="512" slack="0"/>
<pin id="67" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="cmp29_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp29/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="add_ln23_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="zext_ln23_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="1"/>
<pin id="85" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="add_ln25_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="93" class="1005" name="numInputs_read_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="1"/>
<pin id="95" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numInputs_read "/>
</bind>
</comp>

<comp id="98" class="1005" name="cmp29_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp29 "/>
</bind>
</comp>

<comp id="103" class="1005" name="add_ln23_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="1"/>
<pin id="105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="108" class="1005" name="add_ln25_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="33" slack="1"/>
<pin id="110" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="46" pin="2"/><net_sink comp="52" pin=2"/></net>

<net id="68"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="60" pin=5"/></net>

<net id="75"><net_src comp="40" pin="2"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="81"><net_src comp="40" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="90"><net_src comp="83" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="92"><net_src comp="86" pin="2"/><net_sink comp="60" pin=3"/></net>

<net id="96"><net_src comp="46" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="101"><net_src comp="71" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="60" pin=4"/></net>

<net id="106"><net_src comp="77" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="111"><net_src comp="86" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="60" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream3 | {2 3 }
	Port: numInputs_c | {1 }
 - Input state : 
	Port: exec : inStream2 | {2 3 }
	Port: exec : numInputs | {1 }
	Port: exec : processDelay | {1 }
  - Chain level:
	State 1
	State 2
		add_ln25 : 1
		call_ln25 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|   call   | grp_exec_Pipeline_VITIS_LOOP_23_1_fu_60 |  0.387  |   2150  |   626   |
|----------|-----------------------------------------|---------|---------|---------|
|    add   |              add_ln23_fu_77             |    0    |    0    |    39   |
|          |              add_ln25_fu_86             |    0    |    0    |    39   |
|----------|-----------------------------------------|---------|---------|---------|
|   icmp   |               cmp29_fu_71               |    0    |    0    |    20   |
|----------|-----------------------------------------|---------|---------|---------|
|   read   |       processDelay_read_read_fu_40      |    0    |    0    |    0    |
|          |        numInputs_read_read_fu_46        |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   write  |          write_ln0_write_fu_52          |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   zext   |             zext_ln23_fu_83             |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |  0.387  |   2150  |   724   |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add_ln23_reg_103  |   32   |
|   add_ln25_reg_108  |   33   |
|     cmp29_reg_98    |    1   |
|numInputs_read_reg_93|   32   |
+---------------------+--------+
|        Total        |   98   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------|------|------|------|--------||---------||---------|
| grp_exec_Pipeline_VITIS_LOOP_23_1_fu_60 |  p3  |   2  |  33  |   66   ||    9    |
|-----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                  |      |      |      |   66   ||  0.387  ||    9    |
|-----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |  2150  |   724  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   98   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  2248  |   733  |
+-----------+--------+--------+--------+
