Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  6 20:27:03 2024
| Host         : LAPTOP-O0D571VU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_top_timing_summary_routed.rpt -pb display_top_timing_summary_routed.pb -rpx display_top_timing_summary_routed.rpx -warn_on_violation
| Design       : display_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: coins_unit/p_1_out/DOADO[0] (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: coins_unit/score_reg_reg[10]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: coins_unit/score_reg_reg[11]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: coins_unit/score_reg_reg[12]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: coins_unit/score_reg_reg[13]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: coins_unit/score_reg_reg[2]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: coins_unit/score_reg_reg[3]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: coins_unit/score_reg_reg[4]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: coins_unit/score_reg_reg[5]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: coins_unit/score_reg_reg[6]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: coins_unit/score_reg_reg[7]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: coins_unit/score_reg_reg[8]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: coins_unit/score_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: play_mini_game/random_num_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: play_mini_game/random_num_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: play_mini_game/random_num_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 166 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.498        0.000                      0                 2276        0.102        0.000                      0                 2276        4.500        0.000                       0                   809  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.498        0.000                      0                 1779        0.102        0.000                      0                 1779        4.500        0.000                       0                   809  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.326        0.000                      0                  497        0.874        0.000                      0                  497  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 mario_unit/sprite_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[21]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 2.732ns (29.569%)  route 6.507ns (70.431%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.549     5.070    mario_unit/clk
    SLICE_X45Y26         FDCE                                         r  mario_unit/sprite_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  mario_unit/sprite_y_reg_reg[3]/Q
                         net (fo=73, routed)          0.944     6.471    mario_unit/grounded_reg_reg[3]
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.595 r  mario_unit/collision_time_reg[27]_i_98/O
                         net (fo=15, routed)          0.662     7.256    mario_unit/collision_time_reg[27]_i_98_n_0
    SLICE_X46Y26         LUT5 (Prop_lut5_I1_O)        0.150     7.406 r  mario_unit/collision_time_reg[27]_i_100/O
                         net (fo=12, routed)          1.219     8.626    ghost_bottom_unit/collide4__0[3]
    SLICE_X48Y29         LUT4 (Prop_lut4_I3_O)        0.328     8.954 r  ghost_bottom_unit/collision_time_reg[27]_i_373/O
                         net (fo=1, routed)           0.000     8.954    ghost_bottom_unit/collision_time_reg[27]_i_373_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.411 r  ghost_bottom_unit/collision_time_reg_reg[27]_i_272/CO[1]
                         net (fo=2, routed)           0.857    10.267    mario_unit/sprite_y_reg_reg[9]_6[0]
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.329    10.596 r  mario_unit/collision_time_reg[27]_i_179/O
                         net (fo=1, routed)           0.422    11.019    mario_unit/enemy_collision_unit/collide2
    SLICE_X44Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.143 r  mario_unit/collision_time_reg[27]_i_69/O
                         net (fo=1, routed)           0.493    11.635    mario_unit/enemy_collision_unit/collide12_out
    SLICE_X44Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.759 r  mario_unit/collision_time_reg[27]_i_23/O
                         net (fo=1, routed)           0.546    12.306    mario_unit/collision_time_reg[27]_i_23_n_0
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.430 r  mario_unit/collision_time_reg[27]_i_7/O
                         net (fo=1, routed)           0.000    12.430    mario_unit/collision_time_reg[27]_i_7_n_0
    SLICE_X47Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    12.647 r  mario_unit/collision_time_reg_reg[27]_i_3/O
                         net (fo=35, routed)          0.603    13.250    game_FSM/collision
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.299    13.549 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.761    14.310    game_FSM/timeout_next
    SLICE_X53Y36         FDPE                                         r  game_FSM/timeout_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.447    14.788    game_FSM/clk_IBUF_BUFG
    SLICE_X53Y36         FDPE                                         r  game_FSM/timeout_reg_reg[21]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X53Y36         FDPE (Setup_fdpe_C_CE)      -0.205    14.808    game_FSM/timeout_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -14.310    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 mario_unit/sprite_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 2.732ns (29.569%)  route 6.507ns (70.431%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.549     5.070    mario_unit/clk
    SLICE_X45Y26         FDCE                                         r  mario_unit/sprite_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  mario_unit/sprite_y_reg_reg[3]/Q
                         net (fo=73, routed)          0.944     6.471    mario_unit/grounded_reg_reg[3]
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.595 r  mario_unit/collision_time_reg[27]_i_98/O
                         net (fo=15, routed)          0.662     7.256    mario_unit/collision_time_reg[27]_i_98_n_0
    SLICE_X46Y26         LUT5 (Prop_lut5_I1_O)        0.150     7.406 r  mario_unit/collision_time_reg[27]_i_100/O
                         net (fo=12, routed)          1.219     8.626    ghost_bottom_unit/collide4__0[3]
    SLICE_X48Y29         LUT4 (Prop_lut4_I3_O)        0.328     8.954 r  ghost_bottom_unit/collision_time_reg[27]_i_373/O
                         net (fo=1, routed)           0.000     8.954    ghost_bottom_unit/collision_time_reg[27]_i_373_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.411 r  ghost_bottom_unit/collision_time_reg_reg[27]_i_272/CO[1]
                         net (fo=2, routed)           0.857    10.267    mario_unit/sprite_y_reg_reg[9]_6[0]
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.329    10.596 r  mario_unit/collision_time_reg[27]_i_179/O
                         net (fo=1, routed)           0.422    11.019    mario_unit/enemy_collision_unit/collide2
    SLICE_X44Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.143 r  mario_unit/collision_time_reg[27]_i_69/O
                         net (fo=1, routed)           0.493    11.635    mario_unit/enemy_collision_unit/collide12_out
    SLICE_X44Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.759 r  mario_unit/collision_time_reg[27]_i_23/O
                         net (fo=1, routed)           0.546    12.306    mario_unit/collision_time_reg[27]_i_23_n_0
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.430 r  mario_unit/collision_time_reg[27]_i_7/O
                         net (fo=1, routed)           0.000    12.430    mario_unit/collision_time_reg[27]_i_7_n_0
    SLICE_X47Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    12.647 r  mario_unit/collision_time_reg_reg[27]_i_3/O
                         net (fo=35, routed)          0.603    13.250    game_FSM/collision
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.299    13.549 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.761    14.310    game_FSM/timeout_next
    SLICE_X53Y36         FDCE                                         r  game_FSM/timeout_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.447    14.788    game_FSM/clk_IBUF_BUFG
    SLICE_X53Y36         FDCE                                         r  game_FSM/timeout_reg_reg[23]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X53Y36         FDCE (Setup_fdce_C_CE)      -0.205    14.808    game_FSM/timeout_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -14.310    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 mario_unit/sprite_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[24]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 2.732ns (29.569%)  route 6.507ns (70.431%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.549     5.070    mario_unit/clk
    SLICE_X45Y26         FDCE                                         r  mario_unit/sprite_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  mario_unit/sprite_y_reg_reg[3]/Q
                         net (fo=73, routed)          0.944     6.471    mario_unit/grounded_reg_reg[3]
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.595 r  mario_unit/collision_time_reg[27]_i_98/O
                         net (fo=15, routed)          0.662     7.256    mario_unit/collision_time_reg[27]_i_98_n_0
    SLICE_X46Y26         LUT5 (Prop_lut5_I1_O)        0.150     7.406 r  mario_unit/collision_time_reg[27]_i_100/O
                         net (fo=12, routed)          1.219     8.626    ghost_bottom_unit/collide4__0[3]
    SLICE_X48Y29         LUT4 (Prop_lut4_I3_O)        0.328     8.954 r  ghost_bottom_unit/collision_time_reg[27]_i_373/O
                         net (fo=1, routed)           0.000     8.954    ghost_bottom_unit/collision_time_reg[27]_i_373_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.411 r  ghost_bottom_unit/collision_time_reg_reg[27]_i_272/CO[1]
                         net (fo=2, routed)           0.857    10.267    mario_unit/sprite_y_reg_reg[9]_6[0]
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.329    10.596 r  mario_unit/collision_time_reg[27]_i_179/O
                         net (fo=1, routed)           0.422    11.019    mario_unit/enemy_collision_unit/collide2
    SLICE_X44Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.143 r  mario_unit/collision_time_reg[27]_i_69/O
                         net (fo=1, routed)           0.493    11.635    mario_unit/enemy_collision_unit/collide12_out
    SLICE_X44Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.759 r  mario_unit/collision_time_reg[27]_i_23/O
                         net (fo=1, routed)           0.546    12.306    mario_unit/collision_time_reg[27]_i_23_n_0
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.430 r  mario_unit/collision_time_reg[27]_i_7/O
                         net (fo=1, routed)           0.000    12.430    mario_unit/collision_time_reg[27]_i_7_n_0
    SLICE_X47Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    12.647 r  mario_unit/collision_time_reg_reg[27]_i_3/O
                         net (fo=35, routed)          0.603    13.250    game_FSM/collision
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.299    13.549 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.761    14.310    game_FSM/timeout_next
    SLICE_X53Y36         FDPE                                         r  game_FSM/timeout_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.447    14.788    game_FSM/clk_IBUF_BUFG
    SLICE_X53Y36         FDPE                                         r  game_FSM/timeout_reg_reg[24]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X53Y36         FDPE (Setup_fdpe_C_CE)      -0.205    14.808    game_FSM/timeout_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -14.310    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 mario_unit/sprite_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.194ns  (logic 2.732ns (29.714%)  route 6.462ns (70.286%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.549     5.070    mario_unit/clk
    SLICE_X45Y26         FDCE                                         r  mario_unit/sprite_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  mario_unit/sprite_y_reg_reg[3]/Q
                         net (fo=73, routed)          0.944     6.471    mario_unit/grounded_reg_reg[3]
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.595 r  mario_unit/collision_time_reg[27]_i_98/O
                         net (fo=15, routed)          0.662     7.256    mario_unit/collision_time_reg[27]_i_98_n_0
    SLICE_X46Y26         LUT5 (Prop_lut5_I1_O)        0.150     7.406 r  mario_unit/collision_time_reg[27]_i_100/O
                         net (fo=12, routed)          1.219     8.626    ghost_bottom_unit/collide4__0[3]
    SLICE_X48Y29         LUT4 (Prop_lut4_I3_O)        0.328     8.954 r  ghost_bottom_unit/collision_time_reg[27]_i_373/O
                         net (fo=1, routed)           0.000     8.954    ghost_bottom_unit/collision_time_reg[27]_i_373_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.411 r  ghost_bottom_unit/collision_time_reg_reg[27]_i_272/CO[1]
                         net (fo=2, routed)           0.857    10.267    mario_unit/sprite_y_reg_reg[9]_6[0]
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.329    10.596 r  mario_unit/collision_time_reg[27]_i_179/O
                         net (fo=1, routed)           0.422    11.019    mario_unit/enemy_collision_unit/collide2
    SLICE_X44Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.143 r  mario_unit/collision_time_reg[27]_i_69/O
                         net (fo=1, routed)           0.493    11.635    mario_unit/enemy_collision_unit/collide12_out
    SLICE_X44Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.759 r  mario_unit/collision_time_reg[27]_i_23/O
                         net (fo=1, routed)           0.546    12.306    mario_unit/collision_time_reg[27]_i_23_n_0
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.430 r  mario_unit/collision_time_reg[27]_i_7/O
                         net (fo=1, routed)           0.000    12.430    mario_unit/collision_time_reg[27]_i_7_n_0
    SLICE_X47Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    12.647 r  mario_unit/collision_time_reg_reg[27]_i_3/O
                         net (fo=35, routed)          0.603    13.250    game_FSM/collision
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.299    13.549 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.716    14.265    game_FSM/timeout_next
    SLICE_X53Y34         FDCE                                         r  game_FSM/timeout_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.446    14.787    game_FSM/clk_IBUF_BUFG
    SLICE_X53Y34         FDCE                                         r  game_FSM/timeout_reg_reg[14]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X53Y34         FDCE (Setup_fdce_C_CE)      -0.205    14.807    game_FSM/timeout_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -14.265    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 mario_unit/sprite_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.194ns  (logic 2.732ns (29.714%)  route 6.462ns (70.286%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.549     5.070    mario_unit/clk
    SLICE_X45Y26         FDCE                                         r  mario_unit/sprite_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  mario_unit/sprite_y_reg_reg[3]/Q
                         net (fo=73, routed)          0.944     6.471    mario_unit/grounded_reg_reg[3]
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.595 r  mario_unit/collision_time_reg[27]_i_98/O
                         net (fo=15, routed)          0.662     7.256    mario_unit/collision_time_reg[27]_i_98_n_0
    SLICE_X46Y26         LUT5 (Prop_lut5_I1_O)        0.150     7.406 r  mario_unit/collision_time_reg[27]_i_100/O
                         net (fo=12, routed)          1.219     8.626    ghost_bottom_unit/collide4__0[3]
    SLICE_X48Y29         LUT4 (Prop_lut4_I3_O)        0.328     8.954 r  ghost_bottom_unit/collision_time_reg[27]_i_373/O
                         net (fo=1, routed)           0.000     8.954    ghost_bottom_unit/collision_time_reg[27]_i_373_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.411 r  ghost_bottom_unit/collision_time_reg_reg[27]_i_272/CO[1]
                         net (fo=2, routed)           0.857    10.267    mario_unit/sprite_y_reg_reg[9]_6[0]
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.329    10.596 r  mario_unit/collision_time_reg[27]_i_179/O
                         net (fo=1, routed)           0.422    11.019    mario_unit/enemy_collision_unit/collide2
    SLICE_X44Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.143 r  mario_unit/collision_time_reg[27]_i_69/O
                         net (fo=1, routed)           0.493    11.635    mario_unit/enemy_collision_unit/collide12_out
    SLICE_X44Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.759 r  mario_unit/collision_time_reg[27]_i_23/O
                         net (fo=1, routed)           0.546    12.306    mario_unit/collision_time_reg[27]_i_23_n_0
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.430 r  mario_unit/collision_time_reg[27]_i_7/O
                         net (fo=1, routed)           0.000    12.430    mario_unit/collision_time_reg[27]_i_7_n_0
    SLICE_X47Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    12.647 r  mario_unit/collision_time_reg_reg[27]_i_3/O
                         net (fo=35, routed)          0.603    13.250    game_FSM/collision
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.299    13.549 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.716    14.265    game_FSM/timeout_next
    SLICE_X53Y34         FDCE                                         r  game_FSM/timeout_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.446    14.787    game_FSM/clk_IBUF_BUFG
    SLICE_X53Y34         FDCE                                         r  game_FSM/timeout_reg_reg[15]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X53Y34         FDCE (Setup_fdce_C_CE)      -0.205    14.807    game_FSM/timeout_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -14.265    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 mario_unit/sprite_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.231ns  (logic 2.732ns (29.595%)  route 6.499ns (70.405%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.549     5.070    mario_unit/clk
    SLICE_X45Y26         FDCE                                         r  mario_unit/sprite_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  mario_unit/sprite_y_reg_reg[3]/Q
                         net (fo=73, routed)          0.944     6.471    mario_unit/grounded_reg_reg[3]
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.595 r  mario_unit/collision_time_reg[27]_i_98/O
                         net (fo=15, routed)          0.662     7.256    mario_unit/collision_time_reg[27]_i_98_n_0
    SLICE_X46Y26         LUT5 (Prop_lut5_I1_O)        0.150     7.406 r  mario_unit/collision_time_reg[27]_i_100/O
                         net (fo=12, routed)          1.219     8.626    ghost_bottom_unit/collide4__0[3]
    SLICE_X48Y29         LUT4 (Prop_lut4_I3_O)        0.328     8.954 r  ghost_bottom_unit/collision_time_reg[27]_i_373/O
                         net (fo=1, routed)           0.000     8.954    ghost_bottom_unit/collision_time_reg[27]_i_373_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.411 r  ghost_bottom_unit/collision_time_reg_reg[27]_i_272/CO[1]
                         net (fo=2, routed)           0.857    10.267    mario_unit/sprite_y_reg_reg[9]_6[0]
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.329    10.596 r  mario_unit/collision_time_reg[27]_i_179/O
                         net (fo=1, routed)           0.422    11.019    mario_unit/enemy_collision_unit/collide2
    SLICE_X44Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.143 r  mario_unit/collision_time_reg[27]_i_69/O
                         net (fo=1, routed)           0.493    11.635    mario_unit/enemy_collision_unit/collide12_out
    SLICE_X44Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.759 r  mario_unit/collision_time_reg[27]_i_23/O
                         net (fo=1, routed)           0.546    12.306    mario_unit/collision_time_reg[27]_i_23_n_0
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.430 r  mario_unit/collision_time_reg[27]_i_7/O
                         net (fo=1, routed)           0.000    12.430    mario_unit/collision_time_reg[27]_i_7_n_0
    SLICE_X47Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    12.647 r  mario_unit/collision_time_reg_reg[27]_i_3/O
                         net (fo=35, routed)          0.603    13.250    game_FSM/collision
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.299    13.549 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.753    14.302    game_FSM/timeout_next
    SLICE_X50Y37         FDCE                                         r  game_FSM/timeout_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.448    14.789    game_FSM/clk_IBUF_BUFG
    SLICE_X50Y37         FDCE                                         r  game_FSM/timeout_reg_reg[25]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X50Y37         FDCE (Setup_fdce_C_CE)      -0.169    14.845    game_FSM/timeout_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -14.302    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 mario_unit/sprite_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.176ns  (logic 2.732ns (29.774%)  route 6.444ns (70.226%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.549     5.070    mario_unit/clk
    SLICE_X45Y26         FDCE                                         r  mario_unit/sprite_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  mario_unit/sprite_y_reg_reg[3]/Q
                         net (fo=73, routed)          0.944     6.471    mario_unit/grounded_reg_reg[3]
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.595 r  mario_unit/collision_time_reg[27]_i_98/O
                         net (fo=15, routed)          0.662     7.256    mario_unit/collision_time_reg[27]_i_98_n_0
    SLICE_X46Y26         LUT5 (Prop_lut5_I1_O)        0.150     7.406 r  mario_unit/collision_time_reg[27]_i_100/O
                         net (fo=12, routed)          1.219     8.626    ghost_bottom_unit/collide4__0[3]
    SLICE_X48Y29         LUT4 (Prop_lut4_I3_O)        0.328     8.954 r  ghost_bottom_unit/collision_time_reg[27]_i_373/O
                         net (fo=1, routed)           0.000     8.954    ghost_bottom_unit/collision_time_reg[27]_i_373_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.411 r  ghost_bottom_unit/collision_time_reg_reg[27]_i_272/CO[1]
                         net (fo=2, routed)           0.857    10.267    mario_unit/sprite_y_reg_reg[9]_6[0]
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.329    10.596 r  mario_unit/collision_time_reg[27]_i_179/O
                         net (fo=1, routed)           0.422    11.019    mario_unit/enemy_collision_unit/collide2
    SLICE_X44Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.143 r  mario_unit/collision_time_reg[27]_i_69/O
                         net (fo=1, routed)           0.493    11.635    mario_unit/enemy_collision_unit/collide12_out
    SLICE_X44Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.759 r  mario_unit/collision_time_reg[27]_i_23/O
                         net (fo=1, routed)           0.546    12.306    mario_unit/collision_time_reg[27]_i_23_n_0
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.430 r  mario_unit/collision_time_reg[27]_i_7/O
                         net (fo=1, routed)           0.000    12.430    mario_unit/collision_time_reg[27]_i_7_n_0
    SLICE_X47Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    12.647 r  mario_unit/collision_time_reg_reg[27]_i_3/O
                         net (fo=35, routed)          0.603    13.250    game_FSM/collision
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.299    13.549 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.697    14.246    game_FSM/timeout_next
    SLICE_X53Y35         FDCE                                         r  game_FSM/timeout_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.447    14.788    game_FSM/clk_IBUF_BUFG
    SLICE_X53Y35         FDCE                                         r  game_FSM/timeout_reg_reg[18]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X53Y35         FDCE (Setup_fdce_C_CE)      -0.205    14.808    game_FSM/timeout_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -14.246    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 mario_unit/sprite_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 2.732ns (29.781%)  route 6.442ns (70.219%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.549     5.070    mario_unit/clk
    SLICE_X45Y26         FDCE                                         r  mario_unit/sprite_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  mario_unit/sprite_y_reg_reg[3]/Q
                         net (fo=73, routed)          0.944     6.471    mario_unit/grounded_reg_reg[3]
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.595 r  mario_unit/collision_time_reg[27]_i_98/O
                         net (fo=15, routed)          0.662     7.256    mario_unit/collision_time_reg[27]_i_98_n_0
    SLICE_X46Y26         LUT5 (Prop_lut5_I1_O)        0.150     7.406 r  mario_unit/collision_time_reg[27]_i_100/O
                         net (fo=12, routed)          1.219     8.626    ghost_bottom_unit/collide4__0[3]
    SLICE_X48Y29         LUT4 (Prop_lut4_I3_O)        0.328     8.954 r  ghost_bottom_unit/collision_time_reg[27]_i_373/O
                         net (fo=1, routed)           0.000     8.954    ghost_bottom_unit/collision_time_reg[27]_i_373_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.411 r  ghost_bottom_unit/collision_time_reg_reg[27]_i_272/CO[1]
                         net (fo=2, routed)           0.857    10.267    mario_unit/sprite_y_reg_reg[9]_6[0]
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.329    10.596 r  mario_unit/collision_time_reg[27]_i_179/O
                         net (fo=1, routed)           0.422    11.019    mario_unit/enemy_collision_unit/collide2
    SLICE_X44Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.143 r  mario_unit/collision_time_reg[27]_i_69/O
                         net (fo=1, routed)           0.493    11.635    mario_unit/enemy_collision_unit/collide12_out
    SLICE_X44Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.759 r  mario_unit/collision_time_reg[27]_i_23/O
                         net (fo=1, routed)           0.546    12.306    mario_unit/collision_time_reg[27]_i_23_n_0
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.430 r  mario_unit/collision_time_reg[27]_i_7/O
                         net (fo=1, routed)           0.000    12.430    mario_unit/collision_time_reg[27]_i_7_n_0
    SLICE_X47Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    12.647 r  mario_unit/collision_time_reg_reg[27]_i_3/O
                         net (fo=35, routed)          0.603    13.250    game_FSM/collision
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.299    13.549 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.695    14.244    game_FSM/timeout_next
    SLICE_X51Y36         FDCE                                         r  game_FSM/timeout_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.447    14.788    game_FSM/clk_IBUF_BUFG
    SLICE_X51Y36         FDCE                                         r  game_FSM/timeout_reg_reg[22]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X51Y36         FDCE (Setup_fdce_C_CE)      -0.205    14.808    game_FSM/timeout_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -14.244    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 mario_unit/sprite_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 2.732ns (30.024%)  route 6.367ns (69.976%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.549     5.070    mario_unit/clk
    SLICE_X45Y26         FDCE                                         r  mario_unit/sprite_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  mario_unit/sprite_y_reg_reg[3]/Q
                         net (fo=73, routed)          0.944     6.471    mario_unit/grounded_reg_reg[3]
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.595 r  mario_unit/collision_time_reg[27]_i_98/O
                         net (fo=15, routed)          0.662     7.256    mario_unit/collision_time_reg[27]_i_98_n_0
    SLICE_X46Y26         LUT5 (Prop_lut5_I1_O)        0.150     7.406 r  mario_unit/collision_time_reg[27]_i_100/O
                         net (fo=12, routed)          1.219     8.626    ghost_bottom_unit/collide4__0[3]
    SLICE_X48Y29         LUT4 (Prop_lut4_I3_O)        0.328     8.954 r  ghost_bottom_unit/collision_time_reg[27]_i_373/O
                         net (fo=1, routed)           0.000     8.954    ghost_bottom_unit/collision_time_reg[27]_i_373_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.411 r  ghost_bottom_unit/collision_time_reg_reg[27]_i_272/CO[1]
                         net (fo=2, routed)           0.857    10.267    mario_unit/sprite_y_reg_reg[9]_6[0]
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.329    10.596 r  mario_unit/collision_time_reg[27]_i_179/O
                         net (fo=1, routed)           0.422    11.019    mario_unit/enemy_collision_unit/collide2
    SLICE_X44Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.143 r  mario_unit/collision_time_reg[27]_i_69/O
                         net (fo=1, routed)           0.493    11.635    mario_unit/enemy_collision_unit/collide12_out
    SLICE_X44Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.759 r  mario_unit/collision_time_reg[27]_i_23/O
                         net (fo=1, routed)           0.546    12.306    mario_unit/collision_time_reg[27]_i_23_n_0
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.430 r  mario_unit/collision_time_reg[27]_i_7/O
                         net (fo=1, routed)           0.000    12.430    mario_unit/collision_time_reg[27]_i_7_n_0
    SLICE_X47Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    12.647 r  mario_unit/collision_time_reg_reg[27]_i_3/O
                         net (fo=35, routed)          0.603    13.250    game_FSM/collision
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.299    13.549 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.621    14.170    game_FSM/timeout_next
    SLICE_X53Y37         FDCE                                         r  game_FSM/timeout_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.448    14.789    game_FSM/clk_IBUF_BUFG
    SLICE_X53Y37         FDCE                                         r  game_FSM/timeout_reg_reg[26]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X53Y37         FDCE (Setup_fdce_C_CE)      -0.205    14.809    game_FSM/timeout_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -14.170    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 mario_unit/sprite_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 2.732ns (30.024%)  route 6.367ns (69.976%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.549     5.070    mario_unit/clk
    SLICE_X45Y26         FDCE                                         r  mario_unit/sprite_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  mario_unit/sprite_y_reg_reg[3]/Q
                         net (fo=73, routed)          0.944     6.471    mario_unit/grounded_reg_reg[3]
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.595 r  mario_unit/collision_time_reg[27]_i_98/O
                         net (fo=15, routed)          0.662     7.256    mario_unit/collision_time_reg[27]_i_98_n_0
    SLICE_X46Y26         LUT5 (Prop_lut5_I1_O)        0.150     7.406 r  mario_unit/collision_time_reg[27]_i_100/O
                         net (fo=12, routed)          1.219     8.626    ghost_bottom_unit/collide4__0[3]
    SLICE_X48Y29         LUT4 (Prop_lut4_I3_O)        0.328     8.954 r  ghost_bottom_unit/collision_time_reg[27]_i_373/O
                         net (fo=1, routed)           0.000     8.954    ghost_bottom_unit/collision_time_reg[27]_i_373_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.411 r  ghost_bottom_unit/collision_time_reg_reg[27]_i_272/CO[1]
                         net (fo=2, routed)           0.857    10.267    mario_unit/sprite_y_reg_reg[9]_6[0]
    SLICE_X46Y28         LUT4 (Prop_lut4_I0_O)        0.329    10.596 r  mario_unit/collision_time_reg[27]_i_179/O
                         net (fo=1, routed)           0.422    11.019    mario_unit/enemy_collision_unit/collide2
    SLICE_X44Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.143 r  mario_unit/collision_time_reg[27]_i_69/O
                         net (fo=1, routed)           0.493    11.635    mario_unit/enemy_collision_unit/collide12_out
    SLICE_X44Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.759 r  mario_unit/collision_time_reg[27]_i_23/O
                         net (fo=1, routed)           0.546    12.306    mario_unit/collision_time_reg[27]_i_23_n_0
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.430 r  mario_unit/collision_time_reg[27]_i_7/O
                         net (fo=1, routed)           0.000    12.430    mario_unit/collision_time_reg[27]_i_7_n_0
    SLICE_X47Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    12.647 r  mario_unit/collision_time_reg_reg[27]_i_3/O
                         net (fo=35, routed)          0.603    13.250    game_FSM/collision
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.299    13.549 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.621    14.170    game_FSM/timeout_next
    SLICE_X53Y37         FDCE                                         r  game_FSM/timeout_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.448    14.789    game_FSM/clk_IBUF_BUFG
    SLICE_X53Y37         FDCE                                         r  game_FSM/timeout_reg_reg[27]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X53Y37         FDCE (Setup_fdce_C_CE)      -0.205    14.809    game_FSM/timeout_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -14.170    
  -------------------------------------------------------------------
                         slack                                  0.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 vsync_unit/vertical_count_reg_reg[3]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel_0_7/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.446%)  route 0.199ns (58.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.564     1.447    vsync_unit/clk
    SLICE_X48Y11         FDCE                                         r  vsync_unit/vertical_count_reg_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vsync_unit/vertical_count_reg_reg[3]_rep__1/Q
                         net (fo=29, routed)          0.199     1.787    vsync_unit_n_71
    RAMB36_X1Y2          RAMB36E1                                     r  sel_0_7/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.873     2.001    clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  sel_0_7/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.686    sel_0_7
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 vsync_unit/vertical_count_reg_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel_0_7/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.510%)  route 0.235ns (62.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.564     1.447    vsync_unit/clk
    SLICE_X48Y11         FDCE                                         r  vsync_unit/vertical_count_reg_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vsync_unit/vertical_count_reg_reg[2]_rep__1/Q
                         net (fo=27, routed)          0.235     1.823    vsync_unit_n_72
    RAMB36_X1Y2          RAMB36E1                                     r  sel_0_7/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.873     2.001    clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  sel_0_7/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.686    sel_0_7
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 play_mini_game/lfsr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/random_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.551     1.434    play_mini_game/clk
    SLICE_X31Y23         FDRE                                         r  play_mini_game/lfsr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  play_mini_game/lfsr_state_reg[0]/Q
                         net (fo=5, routed)           0.114     1.689    play_mini_game/lfsr_state_reg_n_0_[0]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.048     1.737 r  play_mini_game/random_num[2]_i_1/O
                         net (fo=1, routed)           0.000     1.737    play_mini_game/p_1_in__0[2]
    SLICE_X30Y23         FDRE                                         r  play_mini_game/random_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.817     1.944    play_mini_game/clk
    SLICE_X30Y23         FDRE                                         r  play_mini_game/random_num_reg[2]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X30Y23         FDRE (Hold_fdre_C_D)         0.131     1.578    play_mini_game/random_num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vsync_unit/horizontal_count_reg_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel_1_7/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.742%)  route 0.277ns (66.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.560     1.443    vsync_unit/clk
    SLICE_X53Y17         FDCE                                         r  vsync_unit/horizontal_count_reg_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  vsync_unit/horizontal_count_reg_reg[2]_rep__0/Q
                         net (fo=16, routed)          0.277     1.861    vsync_unit_n_30
    RAMB36_X1Y3          RAMB36E1                                     r  sel_1_7/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.869     1.997    clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  sel_1_7/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.702    sel_1_7
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 play_mini_game/lfsr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            play_mini_game/random_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.551     1.434    play_mini_game/clk
    SLICE_X31Y23         FDRE                                         r  play_mini_game/lfsr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  play_mini_game/lfsr_state_reg[0]/Q
                         net (fo=5, routed)           0.114     1.689    play_mini_game/lfsr_state_reg_n_0_[0]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.045     1.734 r  play_mini_game/random_num[1]_i_1/O
                         net (fo=1, routed)           0.000     1.734    play_mini_game/p_1_in__0[1]
    SLICE_X30Y23         FDRE                                         r  play_mini_game/random_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.817     1.944    play_mini_game/clk
    SLICE_X30Y23         FDRE                                         r  play_mini_game/random_num_reg[1]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X30Y23         FDRE (Hold_fdre_C_D)         0.121     1.568    play_mini_game/random_num_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vsync_unit/vertical_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel_0_7/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.696%)  route 0.265ns (65.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.564     1.447    vsync_unit/clk
    SLICE_X48Y10         FDCE                                         r  vsync_unit/vertical_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vsync_unit/vertical_count_reg_reg[0]/Q
                         net (fo=30, routed)          0.265     1.854    y[0]
    RAMB36_X1Y2          RAMB36E1                                     r  sel_0_7/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.873     2.001    clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  sel_0_7/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.686    sel_0_7
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 coins_unit/F_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coins_unit/F_reg_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.539%)  route 0.121ns (39.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.563     1.446    coins_unit/clk_IBUF_BUFG
    SLICE_X55Y12         FDCE                                         r  coins_unit/F_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  coins_unit/F_reg_reg[6]/Q
                         net (fo=6, routed)           0.121     1.708    coins_unit/F_reg_reg__0[6]
    SLICE_X54Y12         LUT5 (Prop_lut5_I2_O)        0.045     1.753 r  coins_unit/F_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.753    coins_unit/p_0_in__3[8]
    SLICE_X54Y12         FDPE                                         r  coins_unit/F_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.833     1.960    coins_unit/clk_IBUF_BUFG
    SLICE_X54Y12         FDPE                                         r  coins_unit/F_reg_reg[8]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X54Y12         FDPE (Hold_fdpe_C_D)         0.120     1.579    coins_unit/F_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 coins_unit/B_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coins_unit/B_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.590     1.473    coins_unit/clk_IBUF_BUFG
    SLICE_X61Y15         FDCE                                         r  coins_unit/B_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  coins_unit/B_reg_reg[0]/Q
                         net (fo=8, routed)           0.132     1.746    coins_unit/B_reg_reg__0[0]
    SLICE_X60Y15         LUT5 (Prop_lut5_I2_O)        0.048     1.794 r  coins_unit/B_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.794    coins_unit/p_0_in__0[3]
    SLICE_X60Y15         FDCE                                         r  coins_unit/B_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.858     1.985    coins_unit/clk_IBUF_BUFG
    SLICE_X60Y15         FDCE                                         r  coins_unit/B_reg_reg[3]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X60Y15         FDCE (Hold_fdce_C_D)         0.131     1.617    coins_unit/B_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 coins_unit/F_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coins_unit/F_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.761%)  route 0.125ns (40.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.563     1.446    coins_unit/clk_IBUF_BUFG
    SLICE_X55Y12         FDCE                                         r  coins_unit/F_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  coins_unit/F_reg_reg[6]/Q
                         net (fo=6, routed)           0.125     1.712    coins_unit/F_reg_reg__0[6]
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.045     1.757 r  coins_unit/F_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.757    coins_unit/p_0_in__3[9]
    SLICE_X54Y12         FDCE                                         r  coins_unit/F_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.833     1.960    coins_unit/clk_IBUF_BUFG
    SLICE_X54Y12         FDCE                                         r  coins_unit/F_reg_reg[9]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X54Y12         FDCE (Hold_fdce_C_D)         0.121     1.580    coins_unit/F_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 score_display_unit/bcd_unit/state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.561     1.444    score_display_unit/bcd_unit/clk
    SLICE_X31Y11         FDCE                                         r  score_display_unit/bcd_unit/state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  score_display_unit/bcd_unit/state_reg_reg/Q
                         net (fo=49, routed)          0.134     1.719    score_display_unit/bcd_unit/count_reg_reg[0]_0
    SLICE_X30Y11         LUT3 (Prop_lut3_I1_O)        0.048     1.767 r  score_display_unit/bcd_unit/count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.767    score_display_unit/bcd_unit/count_next[1]
    SLICE_X30Y11         FDCE                                         r  score_display_unit/bcd_unit/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.830     1.957    score_display_unit/bcd_unit/clk
    SLICE_X30Y11         FDCE                                         r  score_display_unit/bcd_unit/count_reg_reg[1]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X30Y11         FDCE (Hold_fdce_C_D)         0.131     1.588    score_display_unit/bcd_unit/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   sel_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   sel_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   sel_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   sel_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   sel_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   sel_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13  sel_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   sel_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15  sel_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14  sel_1_10/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y13  coins_unit/E_reg_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X54Y13  coins_unit/E_reg_reg[7]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X54Y13  coins_unit/E_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y13  coins_unit/E_reg_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y14  vsync_unit/horizontal_count_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y13  vsync_unit/horizontal_count_reg_reg[5]_rep/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y14  vsync_unit/horizontal_count_reg_reg[5]_rep__0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y13  vsync_unit/horizontal_count_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y13  vsync_unit/horizontal_count_reg_reg[6]_rep/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y13  vsync_unit/horizontal_count_reg_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y27  ghost_top_unit/face_tile_reg_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y27  ghost_top_unit/face_tile_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y36  mario_unit/jump_t_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y36  mario_unit/jump_t_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y39  mario_unit/jump_t_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y38  mario_unit/jump_t_reg_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y38  mario_unit/jump_t_reg_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y34  mario_unit/jump_t_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y34  mario_unit/jump_t_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y34  mario_unit/jump_t_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.874ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coins_unit/coin_x_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 0.580ns (9.351%)  route 5.623ns (90.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.558     5.079    game_FSM/clk_IBUF_BUFG
    SLICE_X49Y30         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           1.694     7.229    game_FSM/start_reg
    SLICE_X46Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.353 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=106, routed)         3.929    11.282    coins_unit/AR[0]
    SLICE_X55Y13         FDCE                                         f  coins_unit/coin_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.447    14.788    coins_unit/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  coins_unit/coin_x_reg_reg[1]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X55Y13         FDCE (Recov_fdce_C_CLR)     -0.405    14.608    coins_unit/coin_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coins_unit/coin_x_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 0.580ns (9.351%)  route 5.623ns (90.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.558     5.079    game_FSM/clk_IBUF_BUFG
    SLICE_X49Y30         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           1.694     7.229    game_FSM/start_reg
    SLICE_X46Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.353 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=106, routed)         3.929    11.282    coins_unit/AR[0]
    SLICE_X55Y13         FDCE                                         f  coins_unit/coin_x_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.447    14.788    coins_unit/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  coins_unit/coin_x_reg_reg[4]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X55Y13         FDCE (Recov_fdce_C_CLR)     -0.405    14.608    coins_unit/coin_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.348ns  (required time - arrival time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coins_unit/coin_y_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 0.580ns (9.392%)  route 5.596ns (90.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.558     5.079    game_FSM/clk_IBUF_BUFG
    SLICE_X49Y30         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           1.694     7.229    game_FSM/start_reg
    SLICE_X46Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.353 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=106, routed)         3.902    11.255    coins_unit/AR[0]
    SLICE_X40Y14         FDCE                                         f  coins_unit/coin_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.442    14.783    coins_unit/clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  coins_unit/coin_y_reg_reg[0]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X40Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.603    coins_unit/coin_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -11.255    
  -------------------------------------------------------------------
                         slack                                  3.348    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coins_unit/coin_x_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 0.580ns (9.568%)  route 5.482ns (90.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.558     5.079    game_FSM/clk_IBUF_BUFG
    SLICE_X49Y30         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           1.694     7.229    game_FSM/start_reg
    SLICE_X46Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.353 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=106, routed)         3.788    11.141    coins_unit/AR[0]
    SLICE_X54Y14         FDCE                                         f  coins_unit/coin_x_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.447    14.788    coins_unit/clk_IBUF_BUFG
    SLICE_X54Y14         FDCE                                         r  coins_unit/coin_x_reg_reg[0]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X54Y14         FDCE (Recov_fdce_C_CLR)     -0.319    14.694    coins_unit/coin_x_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coins_unit/coin_x_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 0.580ns (9.568%)  route 5.482ns (90.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.558     5.079    game_FSM/clk_IBUF_BUFG
    SLICE_X49Y30         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           1.694     7.229    game_FSM/start_reg
    SLICE_X46Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.353 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=106, routed)         3.788    11.141    coins_unit/AR[0]
    SLICE_X54Y14         FDCE                                         f  coins_unit/coin_x_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.447    14.788    coins_unit/clk_IBUF_BUFG
    SLICE_X54Y14         FDCE                                         r  coins_unit/coin_x_reg_reg[6]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X54Y14         FDCE (Recov_fdce_C_CLR)     -0.319    14.694    coins_unit/coin_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coins_unit/coin_x_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 0.580ns (9.568%)  route 5.482ns (90.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.558     5.079    game_FSM/clk_IBUF_BUFG
    SLICE_X49Y30         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           1.694     7.229    game_FSM/start_reg
    SLICE_X46Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.353 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=106, routed)         3.788    11.141    coins_unit/AR[0]
    SLICE_X54Y14         FDCE                                         f  coins_unit/coin_x_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.447    14.788    coins_unit/clk_IBUF_BUFG
    SLICE_X54Y14         FDCE                                         r  coins_unit/coin_x_reg_reg[7]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X54Y14         FDCE (Recov_fdce_C_CLR)     -0.319    14.694    coins_unit/coin_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coins_unit/coin_x_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 0.580ns (9.568%)  route 5.482ns (90.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.558     5.079    game_FSM/clk_IBUF_BUFG
    SLICE_X49Y30         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           1.694     7.229    game_FSM/start_reg
    SLICE_X46Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.353 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=106, routed)         3.788    11.141    coins_unit/AR[0]
    SLICE_X54Y14         FDCE                                         f  coins_unit/coin_x_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.447    14.788    coins_unit/clk_IBUF_BUFG
    SLICE_X54Y14         FDCE                                         r  coins_unit/coin_x_reg_reg[9]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X54Y14         FDCE (Recov_fdce_C_CLR)     -0.319    14.694    coins_unit/coin_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/bcd_0_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 0.580ns (9.928%)  route 5.262ns (90.072%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.564     5.085    game_FSM/clk_IBUF_BUFG
    SLICE_X51Y34         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=23, routed)          1.967     7.509    game_FSM/out[0]
    SLICE_X44Y18         LUT5 (Prop_lut5_I1_O)        0.124     7.633 f  game_FSM/mini_game_score_reg[13]_i_3/O
                         net (fo=171, routed)         3.295    10.927    score_display_unit/bcd_unit/reset
    SLICE_X29Y5          FDCE                                         f  score_display_unit/bcd_unit/bcd_0_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.447    14.788    score_display_unit/bcd_unit/clk
    SLICE_X29Y5          FDCE                                         r  score_display_unit/bcd_unit/bcd_0_reg_reg[0]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X29Y5          FDCE (Recov_fdce_C_CLR)     -0.405    14.536    score_display_unit/bcd_unit/bcd_0_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/input_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 0.580ns (9.928%)  route 5.262ns (90.072%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.564     5.085    game_FSM/clk_IBUF_BUFG
    SLICE_X51Y34         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=23, routed)          1.967     7.509    game_FSM/out[0]
    SLICE_X44Y18         LUT5 (Prop_lut5_I1_O)        0.124     7.633 f  game_FSM/mini_game_score_reg[13]_i_3/O
                         net (fo=171, routed)         3.295    10.927    score_display_unit/bcd_unit/reset
    SLICE_X29Y5          FDCE                                         f  score_display_unit/bcd_unit/input_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.447    14.788    score_display_unit/bcd_unit/clk
    SLICE_X29Y5          FDCE                                         r  score_display_unit/bcd_unit/input_reg_reg[0]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X29Y5          FDCE (Recov_fdce_C_CLR)     -0.405    14.536    score_display_unit/bcd_unit/input_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/input_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 0.580ns (9.928%)  route 5.262ns (90.072%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.564     5.085    game_FSM/clk_IBUF_BUFG
    SLICE_X51Y34         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=23, routed)          1.967     7.509    game_FSM/out[0]
    SLICE_X44Y18         LUT5 (Prop_lut5_I1_O)        0.124     7.633 f  game_FSM/mini_game_score_reg[13]_i_3/O
                         net (fo=171, routed)         3.295    10.927    score_display_unit/bcd_unit/reset
    SLICE_X29Y5          FDCE                                         f  score_display_unit/bcd_unit/input_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         1.447    14.788    score_display_unit/bcd_unit/clk
    SLICE_X29Y5          FDCE                                         r  score_display_unit/bcd_unit/input_reg_reg[1]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X29Y5          FDCE (Recov_fdce_C_CLR)     -0.405    14.536    score_display_unit/bcd_unit/input_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                  3.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coins_unit/G_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.663%)  route 0.635ns (77.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.558     1.441    game_FSM/clk_IBUF_BUFG
    SLICE_X49Y30         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           0.345     1.927    game_FSM/start_reg
    SLICE_X50Y18         LUT5 (Prop_lut5_I4_O)        0.045     1.972 f  game_FSM/D_reg[7]_i_2/O
                         net (fo=69, routed)          0.290     2.262    coins_unit/FSM_sequential_game_state_reg_reg[0]_0[0]
    SLICE_X55Y15         FDCE                                         f  coins_unit/G_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.831     1.958    coins_unit/clk_IBUF_BUFG
    SLICE_X55Y15         FDCE                                         r  coins_unit/G_reg_reg[6]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X55Y15         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    coins_unit/G_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coins_unit/G_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.663%)  route 0.635ns (77.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.558     1.441    game_FSM/clk_IBUF_BUFG
    SLICE_X49Y30         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           0.345     1.927    game_FSM/start_reg
    SLICE_X50Y18         LUT5 (Prop_lut5_I4_O)        0.045     1.972 f  game_FSM/D_reg[7]_i_2/O
                         net (fo=69, routed)          0.290     2.262    coins_unit/FSM_sequential_game_state_reg_reg[0]_0[0]
    SLICE_X55Y15         FDCE                                         f  coins_unit/G_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.831     1.958    coins_unit/clk_IBUF_BUFG
    SLICE_X55Y15         FDCE                                         r  coins_unit/G_reg_reg[7]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X55Y15         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    coins_unit/G_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coins_unit/G_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.186ns (19.719%)  route 0.757ns (80.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.558     1.441    game_FSM/clk_IBUF_BUFG
    SLICE_X49Y30         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           0.345     1.927    game_FSM/start_reg
    SLICE_X50Y18         LUT5 (Prop_lut5_I4_O)        0.045     1.972 f  game_FSM/D_reg[7]_i_2/O
                         net (fo=69, routed)          0.412     2.384    coins_unit/FSM_sequential_game_state_reg_reg[0]_0[0]
    SLICE_X56Y15         FDCE                                         f  coins_unit/G_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.831     1.958    coins_unit/clk_IBUF_BUFG
    SLICE_X56Y15         FDCE                                         r  coins_unit/G_reg_reg[8]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X56Y15         FDCE (Remov_fdce_C_CLR)     -0.067     1.413    coins_unit/G_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_crazy_unit/face_tile_reg_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.372%)  route 0.727ns (79.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.562     1.445    game_FSM/clk_IBUF_BUFG
    SLICE_X51Y34         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=23, routed)          0.450     2.036    game_FSM/out[0]
    SLICE_X46Y34         LUT5 (Prop_lut5_I1_O)        0.045     2.081 f  game_FSM/x_time_reg[19]_i_3/O
                         net (fo=106, routed)         0.277     2.358    ghost_crazy_unit/FSM_sequential_game_state_reg_reg[0][0]
    SLICE_X44Y34         FDCE                                         f  ghost_crazy_unit/face_tile_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.828     1.955    ghost_crazy_unit/clk
    SLICE_X44Y34         FDCE                                         r  ghost_crazy_unit/face_tile_reg_reg[20]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X44Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    ghost_crazy_unit/face_tile_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_crazy_unit/face_tile_reg_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.372%)  route 0.727ns (79.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.562     1.445    game_FSM/clk_IBUF_BUFG
    SLICE_X51Y34         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=23, routed)          0.450     2.036    game_FSM/out[0]
    SLICE_X46Y34         LUT5 (Prop_lut5_I1_O)        0.045     2.081 f  game_FSM/x_time_reg[19]_i_3/O
                         net (fo=106, routed)         0.277     2.358    ghost_crazy_unit/FSM_sequential_game_state_reg_reg[0][0]
    SLICE_X44Y34         FDCE                                         f  ghost_crazy_unit/face_tile_reg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.828     1.955    ghost_crazy_unit/clk
    SLICE_X44Y34         FDCE                                         r  ghost_crazy_unit/face_tile_reg_reg[21]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X44Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    ghost_crazy_unit/face_tile_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_crazy_unit/face_tile_reg_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.372%)  route 0.727ns (79.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.562     1.445    game_FSM/clk_IBUF_BUFG
    SLICE_X51Y34         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=23, routed)          0.450     2.036    game_FSM/out[0]
    SLICE_X46Y34         LUT5 (Prop_lut5_I1_O)        0.045     2.081 f  game_FSM/x_time_reg[19]_i_3/O
                         net (fo=106, routed)         0.277     2.358    ghost_crazy_unit/FSM_sequential_game_state_reg_reg[0][0]
    SLICE_X44Y34         FDCE                                         f  ghost_crazy_unit/face_tile_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.828     1.955    ghost_crazy_unit/clk
    SLICE_X44Y34         FDCE                                         r  ghost_crazy_unit/face_tile_reg_reg[22]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X44Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    ghost_crazy_unit/face_tile_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_crazy_unit/face_tile_reg_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.372%)  route 0.727ns (79.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.562     1.445    game_FSM/clk_IBUF_BUFG
    SLICE_X51Y34         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=23, routed)          0.450     2.036    game_FSM/out[0]
    SLICE_X46Y34         LUT5 (Prop_lut5_I1_O)        0.045     2.081 f  game_FSM/x_time_reg[19]_i_3/O
                         net (fo=106, routed)         0.277     2.358    ghost_crazy_unit/FSM_sequential_game_state_reg_reg[0][0]
    SLICE_X44Y34         FDCE                                         f  ghost_crazy_unit/face_tile_reg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.828     1.955    ghost_crazy_unit/clk
    SLICE_X44Y34         FDCE                                         r  ghost_crazy_unit/face_tile_reg_reg[23]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X44Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    ghost_crazy_unit/face_tile_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mario_unit/x_start_reg_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.186ns (19.492%)  route 0.768ns (80.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.562     1.445    game_FSM/clk_IBUF_BUFG
    SLICE_X51Y34         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=23, routed)          0.485     2.071    game_FSM/out[0]
    SLICE_X46Y34         LUT5 (Prop_lut5_I1_O)        0.045     2.116 f  game_FSM/x_start_reg[19]_i_3/O
                         net (fo=106, routed)         0.283     2.399    mario_unit/FSM_sequential_game_state_reg_reg[0][0]
    SLICE_X42Y33         FDCE                                         f  mario_unit/x_start_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.826     1.953    mario_unit/clk
    SLICE_X42Y33         FDCE                                         r  mario_unit/x_start_reg_reg[13]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X42Y33         FDCE (Remov_fdce_C_CLR)     -0.067     1.408    mario_unit/x_start_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mario_unit/x_time_reg_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.186ns (19.418%)  route 0.772ns (80.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.562     1.445    game_FSM/clk_IBUF_BUFG
    SLICE_X51Y34         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=23, routed)          0.450     2.036    game_FSM/out[0]
    SLICE_X46Y34         LUT5 (Prop_lut5_I1_O)        0.045     2.081 f  game_FSM/x_time_reg[19]_i_3/O
                         net (fo=106, routed)         0.322     2.403    mario_unit/FSM_sequential_game_state_reg_reg[0]_0[0]
    SLICE_X42Y34         FDCE                                         f  mario_unit/x_time_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.827     1.954    mario_unit/clk
    SLICE_X42Y34         FDCE                                         r  mario_unit/x_time_reg_reg[13]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X42Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.409    mario_unit/x_time_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mario_unit/x_time_reg_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.186ns (19.418%)  route 0.772ns (80.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.562     1.445    game_FSM/clk_IBUF_BUFG
    SLICE_X51Y34         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=23, routed)          0.450     2.036    game_FSM/out[0]
    SLICE_X46Y34         LUT5 (Prop_lut5_I1_O)        0.045     2.081 f  game_FSM/x_time_reg[19]_i_3/O
                         net (fo=106, routed)         0.322     2.403    mario_unit/FSM_sequential_game_state_reg_reg[0]_0[0]
    SLICE_X42Y34         FDCE                                         f  mario_unit/x_time_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=808, routed)         0.827     1.954    mario_unit/clk
    SLICE_X42Y34         FDCE                                         r  mario_unit/x_time_reg_reg[19]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X42Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.409    mario_unit/x_time_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.994    





