Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 13 14:55:47 2023
| Host         : LAPTOP-C9N1JGD5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (30)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.747       -0.747                      1                  671        0.197        0.000                      0                  671        4.500        0.000                       0                   257  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.747       -0.747                      1                  671        0.197        0.000                      0                  671        4.500        0.000                       0                   257  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.747ns,  Total Violation       -0.747ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.747ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.660ns  (logic 4.821ns (45.224%)  route 5.839ns (54.776%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.572     5.156    auto/test_shifter/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  auto/test_shifter/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=5, routed)           0.461     6.074    auto/test_shifter/M_state_q[1]
    SLICE_X50Y49         LUT3 (Prop_lut3_I0_O)        0.124     6.198 f  auto/test_shifter/FSM_sequential_M_state_q[1]_i_2/O
                         net (fo=42, routed)          0.872     7.070    auto/test_shifter/FSM_sequential_M_state_q_reg[1]_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.194 r  auto/test_shifter/out_intermediate0__20_carry_i_8/O
                         net (fo=1, routed)           0.000     7.194    auto/test_shifter_n_31
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  auto/aluUnit/out_intermediate0__20_carry/CO[3]
                         net (fo=1, routed)           0.001     7.745    auto/aluUnit/out_intermediate0__20_carry_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.902 r  auto/aluUnit/out_intermediate0__20_carry__0/CO[1]
                         net (fo=2, routed)           0.357     8.259    auto/test_shifter/CO[0]
    SLICE_X48Y50         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.056 r  auto/test_shifter/io_seg_OBUF[6]_inst_i_47/CO[2]
                         net (fo=4, routed)           0.367     9.423    auto/test_shifter/io_seg_OBUF[6]_inst_i_47_n_1
    SLICE_X48Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.192 r  auto/test_shifter/M_track_failure_q_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.192    auto/test_shifter/M_track_failure_q_reg_i_37_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.463 r  auto/test_shifter/M_track_failure_q_reg_i_39/CO[0]
                         net (fo=4, routed)           0.529    10.992    auto/test_shifter/M_track_failure_q_reg_i_39_n_3
    SLICE_X48Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    11.821 r  auto/test_shifter/io_seg_OBUF[6]_inst_i_51/CO[3]
                         net (fo=3, routed)           0.904    12.725    auto/test_shifter/io_seg_OBUF[6]_inst_i_51_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.124    12.849 r  auto/test_shifter/M_track_failure_q_i_29__1/O
                         net (fo=6, routed)           0.476    13.325    auto/test_shifter/io_dip[0]_3
    SLICE_X49Y54         LUT6 (Prop_lut6_I3_O)        0.124    13.449 f  auto/test_shifter/M_track_failure_q_i_27/O
                         net (fo=4, routed)           0.583    14.032    auto/test_shifter/M_track_failure_q_i_27_n_0
    SLICE_X51Y54         LUT2 (Prop_lut2_I0_O)        0.124    14.156 f  auto/test_shifter/io_led_OBUF[9]_inst_i_25/O
                         net (fo=3, routed)           0.457    14.613    auto/test_shifter/io_led_OBUF[9]_inst_i_25_n_0
    SLICE_X51Y53         LUT6 (Prop_lut6_I2_O)        0.124    14.737 f  auto/test_shifter/io_led_OBUF[9]_inst_i_12/O
                         net (fo=2, routed)           0.671    15.408    auto/test_shifter/io_led_OBUF[9]_inst_i_12_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.532 r  auto/test_shifter/M_track_failure_q_i_5/O
                         net (fo=1, routed)           0.161    15.693    auto/test_shifter/M_track_failure_d
    SLICE_X50Y54         LUT6 (Prop_lut6_I4_O)        0.124    15.817 r  auto/test_shifter/M_track_failure_q_i_1__1/O
                         net (fo=1, routed)           0.000    15.817    auto/test_shifter/M_track_failure_q_i_1__1_n_0
    SLICE_X50Y54         FDRE                                         r  auto/test_shifter/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.442    14.846    auto/test_shifter/clk_IBUF_BUFG
    SLICE_X50Y54         FDRE                                         r  auto/test_shifter/M_track_failure_q_reg/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X50Y54         FDRE (Setup_fdre_C_D)        0.079    15.069    auto/test_shifter/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -15.817    
  -------------------------------------------------------------------
                         slack                                 -0.747    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 4.980ns (50.323%)  route 4.916ns (49.677%))
  Logic Levels:           8  (DSP48E1=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.570     5.154    auto/test_multiply/clk_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  auto/test_multiply/M_current_test_case_register_q_reg[0]_replica_1/Q
                         net (fo=7, routed)           0.845     6.455    auto/test_multiply/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[0]_repN_1_alias
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.124     6.579 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b0__3/O
                         net (fo=1, routed)           0.501     7.080    auto/test_multiply/alu_unit/multiplyUnit/g0_b0__3_n_0
    SLICE_X53Y45         LUT3 (Prop_lut3_I0_O)        0.124     7.204 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_6/O
                         net (fo=1, routed)           0.556     7.760    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_b[0]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[0]_P[14])
                                                      3.656    11.416 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[14]
                         net (fo=7, routed)           1.078    12.494    auto/test_multiply/alu_unit/multiplyUnit/P[4]
    SLICE_X52Y46         LUT5 (Prop_lut5_I4_O)        0.124    12.618 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_26__1/O
                         net (fo=2, routed)           0.517    13.135    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_26__1_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124    13.259 f  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_13__2/O
                         net (fo=2, routed)           0.437    13.696    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_13__2_n_0
    SLICE_X48Y45         LUT5 (Prop_lut5_I1_O)        0.124    13.820 f  auto/test_multiply/alu_unit/multiplyUnit/io_led_OBUF[9]_inst_i_29/O
                         net (fo=3, routed)           0.831    14.651    auto/test_multiply/alu_unit/multiplyUnit/io_led_OBUF[9]_inst_i_29_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.775 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_6__2_comp_1/O
                         net (fo=1, routed)           0.151    14.926    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_d
    SLICE_X49Y45         LUT6 (Prop_lut6_I4_O)        0.124    15.050 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_1__2/O
                         net (fo=1, routed)           0.000    15.050    auto/test_multiply/alu_unit_n_6
    SLICE_X49Y45         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.451    14.856    auto/test_multiply/clk_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X49Y45         FDRE (Setup_fdre_C_D)        0.031    15.125    auto/test_multiply/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -15.050    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 auto/test_adder/M_current_test_case_register_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.323ns  (logic 2.713ns (32.598%)  route 5.610ns (67.402%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.558     5.142    auto/test_adder/clk_IBUF_BUFG
    SLICE_X56Y58         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y58         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  auto/test_adder/M_current_test_case_register_q_reg[4]/Q
                         net (fo=5, routed)           0.702     6.362    auto/test_adder/M_current_test_case_register_q_reg[4]_0[4]
    SLICE_X56Y58         LUT3 (Prop_lut3_I0_O)        0.124     6.486 r  auto/test_adder/out_intermediate0_carry_i_10__0/O
                         net (fo=33, routed)          0.850     7.336    auto/test_adder/out_intermediate0_carry_i_10__0_n_0
    SLICE_X55Y59         LUT5 (Prop_lut5_I1_O)        0.152     7.488 r  auto/test_adder/out_intermediate0_carry_i_1/O
                         net (fo=1, routed)           0.648     8.136    auto/M_alu_unit_a[0]
    SLICE_X53Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     8.924 r  auto/alu_unit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.924    auto/alu_unit/out_intermediate0_carry_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.038 r  auto/alu_unit/out_intermediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.038    auto/alu_unit/out_intermediate0_carry__0_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.260 r  auto/alu_unit/out_intermediate0_carry__1/O[0]
                         net (fo=7, routed)           1.063    10.323    auto/test_adder/M_track_failure_q_i_32__0_0[0]
    SLICE_X54Y59         LUT5 (Prop_lut5_I3_O)        0.299    10.622 f  auto/test_adder/M_track_failure_q_i_27__0/O
                         net (fo=6, routed)           0.788    11.410    auto/test_adder/M_track_failure_q_i_27__0_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I1_O)        0.124    11.534 f  auto/test_adder/M_track_failure_q_i_16__0/O
                         net (fo=2, routed)           0.837    12.371    auto/test_adder/M_track_failure_q_i_16__0_n_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.495 f  auto/test_adder/M_track_failure_q_i_12__0/O
                         net (fo=2, routed)           0.304    12.799    auto/test_adder/M_track_failure_q_i_12__0_n_0
    SLICE_X57Y59         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  auto/test_adder/M_track_failure_q_i_4__2/O
                         net (fo=2, routed)           0.417    13.341    auto/test_adder/M_track_failure_q_i_4__2_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I3_O)        0.124    13.465 r  auto/test_adder/M_track_failure_q_i_1/O
                         net (fo=1, routed)           0.000    13.465    auto/test_adder/M_track_failure_q_i_1_n_0
    SLICE_X57Y59         FDRE                                         r  auto/test_adder/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.441    14.845    auto/test_adder/clk_IBUF_BUFG
    SLICE_X57Y59         FDRE                                         r  auto/test_adder/M_track_failure_q_reg/C
                         clock pessimism              0.271    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X57Y59         FDRE (Setup_fdre_C_D)        0.029    15.110    auto/test_adder/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -13.465    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_result_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 4.733ns (58.643%)  route 3.338ns (41.357%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.662     5.246    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y19          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009     9.255 f  manual/aluUnit/multiplyUnit/out0/P[5]
                         net (fo=1, routed)           0.903    10.158    manual/aluUnit/multiplyUnit/out0_n_100
    SLICE_X55Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.282 f  manual/aluUnit/multiplyUnit/M_segs_q[5]_i_6/O
                         net (fo=1, routed)           0.532    10.814    manual/aluUnit/multiplyUnit/M_segs_q[5]_i_6_n_0
    SLICE_X58Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.938 r  manual/aluUnit/multiplyUnit/M_segs_q[5]_i_2/O
                         net (fo=1, routed)           1.084    12.023    manual/aluUnit/multiplyUnit/M_segs_q[5]_i_2_n_0
    SLICE_X57Y49         LUT4 (Prop_lut4_I3_O)        0.150    12.173 r  manual/aluUnit/multiplyUnit/M_segs_q[5]_i_1/O
                         net (fo=2, routed)           0.818    12.991    manual/aluUnit/multiplyUnit/M_state_q_reg[0][5]
    SLICE_X59Y53         LUT6 (Prop_lut6_I5_O)        0.326    13.317 r  manual/aluUnit/multiplyUnit/M_result_q[5]_i_1/O
                         net (fo=1, routed)           0.000    13.317    manual/aluUnit_n_46
    SLICE_X59Y53         FDRE                                         r  manual/M_result_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.508    14.912    manual/CLK
    SLICE_X59Y53         FDRE                                         r  manual/M_result_q_reg[5]/C
                         clock pessimism              0.179    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X59Y53         FDRE (Setup_fdre_C_D)        0.031    15.087    manual/M_result_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -13.317    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 4.410ns (57.246%)  route 3.294ns (42.754%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.662     5.246    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y19          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     9.255 r  manual/aluUnit/multiplyUnit/out0/P[7]
                         net (fo=1, routed)           1.127    10.382    manual/aluUnit/multiplyUnit/out0_n_98
    SLICE_X55Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.506 r  manual/aluUnit/multiplyUnit/M_result_q[7]_i_3/O
                         net (fo=1, routed)           0.814    11.320    manual/aluUnit/multiplyUnit/M_result_q[7]_i_3_n_0
    SLICE_X58Y44         LUT6 (Prop_lut6_I1_O)        0.124    11.444 r  manual/aluUnit/multiplyUnit/M_result_q[7]_i_2/O
                         net (fo=2, routed)           0.783    12.228    manual/aluUnit/multiplyUnit/M_result_q[7]_i_2_n_0
    SLICE_X58Y52         LUT3 (Prop_lut3_I1_O)        0.153    12.381 r  manual/aluUnit/multiplyUnit/M_segs_q[7]_i_1/O
                         net (fo=1, routed)           0.569    12.950    manual/M_segs_d[7]
    SLICE_X57Y52         FDRE                                         r  manual/M_segs_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.444    14.848    manual/CLK
    SLICE_X57Y52         FDRE                                         r  manual/M_segs_q_reg[7]/C
                         clock pessimism              0.179    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X57Y52         FDRE (Setup_fdre_C_D)       -0.264    14.728    manual/M_segs_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -12.950    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.275ns  (logic 4.407ns (60.577%)  route 2.868ns (39.423%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.662     5.246    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y19          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009     9.255 f  manual/aluUnit/multiplyUnit/out0/P[5]
                         net (fo=1, routed)           0.903    10.158    manual/aluUnit/multiplyUnit/out0_n_100
    SLICE_X55Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.282 f  manual/aluUnit/multiplyUnit/M_segs_q[5]_i_6/O
                         net (fo=1, routed)           0.532    10.814    manual/aluUnit/multiplyUnit/M_segs_q[5]_i_6_n_0
    SLICE_X58Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.938 r  manual/aluUnit/multiplyUnit/M_segs_q[5]_i_2/O
                         net (fo=1, routed)           1.084    12.023    manual/aluUnit/multiplyUnit/M_segs_q[5]_i_2_n_0
    SLICE_X57Y49         LUT4 (Prop_lut4_I3_O)        0.150    12.173 r  manual/aluUnit/multiplyUnit/M_segs_q[5]_i_1/O
                         net (fo=2, routed)           0.348    12.521    manual/M_segs_d[5]
    SLICE_X57Y51         FDRE                                         r  manual/M_segs_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.444    14.848    manual/CLK
    SLICE_X57Y51         FDRE                                         r  manual/M_segs_q_reg[5]/C
                         clock pessimism              0.179    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X57Y51         FDRE (Setup_fdre_C_D)       -0.283    14.709    manual/M_segs_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                         -12.521    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.207ns  (required time - arrival time)
  Source:                 manual/M_alufn_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.347ns  (logic 2.580ns (35.115%)  route 4.767ns (64.885%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.626     5.210    manual/CLK
    SLICE_X59Y52         FDRE                                         r  manual/M_alufn_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  manual/M_alufn_q_reg[1]/Q
                         net (fo=71, routed)          1.510     7.139    manual/aluUnit/out_intermediate0_carry_i_8__0_0[1]
    SLICE_X55Y42         LUT6 (Prop_lut6_I1_O)        0.296     7.435 r  manual/aluUnit/out_intermediate0_carry_i_10/O
                         net (fo=28, routed)          0.829     8.265    manual/aluUnit/out_intermediate0_carry_i_10_n_0
    SLICE_X54Y44         LUT5 (Prop_lut5_I0_O)        0.124     8.389 r  manual/aluUnit/out_intermediate0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     8.389    manual/aluUnit/out_intermediate0_carry__0_i_7__0_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.922 r  manual/aluUnit/out_intermediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.922    manual/aluUnit/out_intermediate0_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.039 r  manual/aluUnit/out_intermediate0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.039    manual/aluUnit/out_intermediate0_carry__1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.354 r  manual/aluUnit/out_intermediate0_carry__2/O[3]
                         net (fo=5, routed)           0.838    10.192    manual/aluUnit/M_adderUnit_n
    SLICE_X56Y47         LUT5 (Prop_lut5_I0_O)        0.331    10.523 r  manual/aluUnit/M_result_q[15]_i_4/O
                         net (fo=1, routed)           0.469    10.992    manual/aluUnit/multiplyUnit/M_result_q_reg[15]_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I2_O)        0.328    11.320 r  manual/aluUnit/multiplyUnit/M_result_q[15]_i_2/O
                         net (fo=2, routed)           0.569    11.889    manual/aluUnit/multiplyUnit/M_result_q[15]_i_2_n_0
    SLICE_X56Y49         LUT3 (Prop_lut3_I0_O)        0.117    12.006 r  manual/aluUnit/multiplyUnit/M_segs_q[15]_i_1/O
                         net (fo=1, routed)           0.551    12.557    manual/M_segs_d[15]
    SLICE_X55Y50         FDRE                                         r  manual/M_segs_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.443    14.847    manual/CLK
    SLICE_X55Y50         FDRE                                         r  manual/M_segs_q_reg[15]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X55Y50         FDRE (Setup_fdre_C_D)       -0.305    14.765    manual/M_segs_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -12.557    
  -------------------------------------------------------------------
                         slack                                  2.207    

Slack (MET) :             2.209ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.268ns  (logic 4.375ns (60.199%)  route 2.893ns (39.801%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.662     5.246    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y19          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     9.255 r  manual/aluUnit/multiplyUnit/out0/P[13]
                         net (fo=1, routed)           0.954    10.208    manual/aluUnit/multiplyUnit/out0_n_92
    SLICE_X56Y46         LUT6 (Prop_lut6_I3_O)        0.124    10.332 r  manual/aluUnit/multiplyUnit/M_result_q[13]_i_6/O
                         net (fo=1, routed)           0.390    10.723    manual/aluUnit/multiplyUnit/M_result_q[13]_i_6_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.847 r  manual/aluUnit/multiplyUnit/M_result_q[13]_i_2/O
                         net (fo=2, routed)           0.843    11.689    manual/aluUnit/multiplyUnit/M_result_q[13]_i_2_n_0
    SLICE_X58Y52         LUT3 (Prop_lut3_I0_O)        0.118    11.807 r  manual/aluUnit/multiplyUnit/M_segs_q[13]_i_1/O
                         net (fo=1, routed)           0.706    12.514    manual/M_segs_d[13]
    SLICE_X55Y52         FDRE                                         r  manual/M_segs_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.443    14.847    manual/CLK
    SLICE_X55Y52         FDRE                                         r  manual/M_segs_q_reg[13]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X55Y52         FDRE (Setup_fdre_C_D)       -0.269    14.722    manual/M_segs_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -12.514    
  -------------------------------------------------------------------
                         slack                                  2.209    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.241ns  (logic 4.373ns (60.395%)  route 2.868ns (39.605%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.662     5.246    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y19          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      4.009     9.255 r  manual/aluUnit/multiplyUnit/out0/P[9]
                         net (fo=1, routed)           1.016    10.271    manual/aluUnit/multiplyUnit/out0_n_96
    SLICE_X53Y46         LUT6 (Prop_lut6_I3_O)        0.124    10.395 r  manual/aluUnit/multiplyUnit/M_result_q[9]_i_3/O
                         net (fo=1, routed)           0.562    10.958    manual/aluUnit/multiplyUnit/M_result_q[9]_i_3_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I1_O)        0.124    11.082 r  manual/aluUnit/multiplyUnit/M_result_q[9]_i_2/O
                         net (fo=2, routed)           0.758    11.839    manual/aluUnit/multiplyUnit/M_result_q[9]_i_2_n_0
    SLICE_X56Y53         LUT3 (Prop_lut3_I1_O)        0.116    11.955 r  manual/aluUnit/multiplyUnit/M_segs_q[9]_i_1/O
                         net (fo=1, routed)           0.531    12.487    manual/M_segs_d[9]
    SLICE_X55Y53         FDRE                                         r  manual/M_segs_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.442    14.846    manual/CLK
    SLICE_X55Y53         FDRE                                         r  manual/M_segs_q_reg[9]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X55Y53         FDRE (Setup_fdre_C_D)       -0.271    14.719    manual/M_segs_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -12.487    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 4.375ns (60.565%)  route 2.849ns (39.435%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.662     5.246    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y19          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     9.255 r  manual/aluUnit/multiplyUnit/out0/P[6]
                         net (fo=1, routed)           1.336    10.591    manual/aluUnit/multiplyUnit/out0_n_99
    SLICE_X55Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.715 r  manual/aluUnit/multiplyUnit/M_result_q[6]_i_3/O
                         net (fo=1, routed)           0.297    11.012    manual/aluUnit/multiplyUnit/M_result_q[6]_i_3_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I1_O)        0.124    11.136 r  manual/aluUnit/multiplyUnit/M_result_q[6]_i_2/O
                         net (fo=2, routed)           0.881    12.017    manual/aluUnit/multiplyUnit/M_result_q[6]_i_2_n_0
    SLICE_X57Y50         LUT3 (Prop_lut3_I1_O)        0.118    12.135 r  manual/aluUnit/multiplyUnit/M_segs_q[6]_i_1/O
                         net (fo=1, routed)           0.335    12.470    manual/M_segs_d[6]
    SLICE_X57Y51         FDRE                                         r  manual/M_segs_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.444    14.848    manual/CLK
    SLICE_X57Y51         FDRE                                         r  manual/M_segs_q_reg[6]/C
                         clock pessimism              0.179    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X57Y51         FDRE (Setup_fdre_C_D)       -0.263    14.729    manual/M_segs_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -12.470    
  -------------------------------------------------------------------
                         slack                                  2.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.563     1.507    reset_cond/CLK
    SLICE_X46Y51         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDSE (Prop_fdse_C_Q)         0.164     1.671 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.116     1.787    reset_cond/M_stage_d[2]
    SLICE_X47Y51         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.833     2.022    reset_cond/CLK
    SLICE_X47Y51         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X47Y51         FDSE (Hold_fdse_C_D)         0.070     1.590    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_current_test_case_register_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.246%)  route 0.157ns (45.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.565     1.509    auto/test_adder/clk_IBUF_BUFG
    SLICE_X57Y58         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  auto/test_adder/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=12, routed)          0.157     1.807    auto/test_adder/M_state_q[1]
    SLICE_X56Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.852 r  auto/test_adder/M_current_test_case_register_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.852    auto/test_adder/M_current_test_case_register_q[4]_i_2_n_0
    SLICE_X56Y58         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.833     2.023    auto/test_adder/clk_IBUF_BUFG
    SLICE_X56Y58         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[4]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X56Y58         FDRE (Hold_fdre_C_D)         0.120     1.642    auto/test_adder/M_current_test_case_register_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 auto/test_adder/M_current_test_case_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_current_test_case_register_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.246ns (67.554%)  route 0.118ns (32.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.565     1.509    auto/test_adder/clk_IBUF_BUFG
    SLICE_X56Y57         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57         FDRE (Prop_fdre_C_Q)         0.148     1.657 r  auto/test_adder/M_current_test_case_register_q_reg[2]/Q
                         net (fo=47, routed)          0.118     1.775    auto/test_adder/M_current_test_case_register_q_reg[4]_0[2]
    SLICE_X56Y57         LUT6 (Prop_lut6_I4_O)        0.098     1.873 r  auto/test_adder/M_current_test_case_register_q[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.873    auto/test_adder/M_current_test_case_register_q[3]_i_1__2_n_0
    SLICE_X56Y57         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.833     2.023    auto/test_adder/clk_IBUF_BUFG
    SLICE_X56Y57         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[3]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X56Y57         FDRE (Hold_fdre_C_D)         0.121     1.630    auto/test_adder/M_current_test_case_register_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/FSM_sequential_M_state_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.853%)  route 0.335ns (67.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.565     1.509    reset_cond/CLK
    SLICE_X52Y52         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDSE (Prop_fdse_C_Q)         0.164     1.673 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=79, routed)          0.335     2.008    auto/test_multiply/Q[0]
    SLICE_X53Y47         FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.838     2.028    auto/test_multiply/clk_IBUF_BUFG
    SLICE_X53Y47         FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X53Y47         FDRE (Hold_fdre_C_R)        -0.018     1.764    auto/test_multiply/FSM_sequential_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/FSM_sequential_M_state_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.853%)  route 0.335ns (67.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.565     1.509    reset_cond/CLK
    SLICE_X52Y52         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDSE (Prop_fdse_C_Q)         0.164     1.673 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=79, routed)          0.335     2.008    auto/test_multiply/Q[0]
    SLICE_X53Y47         FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.838     2.028    auto/test_multiply/clk_IBUF_BUFG
    SLICE_X53Y47         FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[1]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X53Y47         FDRE (Hold_fdre_C_R)        -0.018     1.764    auto/test_multiply/FSM_sequential_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/FSM_sequential_M_tester_function_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.839%)  route 0.159ns (46.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.591     1.535    auto/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  auto/FSM_sequential_M_tester_function_state_q_reg[2]/Q
                         net (fo=51, routed)          0.159     1.835    auto/M_tester_function_state_q[2]
    SLICE_X59Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.880 r  auto/FSM_sequential_M_tester_function_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.880    auto/FSM_sequential_M_tester_function_state_q[1]_i_1_n_0
    SLICE_X59Y58         FDRE                                         r  auto/FSM_sequential_M_tester_function_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.860     2.050    auto/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X59Y58         FDRE (Hold_fdre_C_D)         0.092     1.627    auto/FSM_sequential_M_tester_function_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_current_test_case_register_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.189ns (46.328%)  route 0.219ns (53.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.565     1.509    auto/test_adder/clk_IBUF_BUFG
    SLICE_X57Y58         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  auto/test_adder/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=12, routed)          0.219     1.869    auto/test_adder/M_state_q[1]
    SLICE_X56Y57         LUT5 (Prop_lut5_I0_O)        0.048     1.917 r  auto/test_adder/M_current_test_case_register_q[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.917    auto/test_adder/M_current_test_case_register_q[2]_i_1__3_n_0
    SLICE_X56Y57         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.833     2.023    auto/test_adder/clk_IBUF_BUFG
    SLICE_X56Y57         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[2]/C
                         clock pessimism             -0.499     1.525    
    SLICE_X56Y57         FDRE (Hold_fdre_C_D)         0.131     1.656    auto/test_adder/M_current_test_case_register_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.591     1.535    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X61Y57         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.118     1.794    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
    SLICE_X61Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.902    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]_i_1__0_n_4
    SLICE_X61Y57         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.860     2.050    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X61Y57         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X61Y57         FDRE (Hold_fdre_C_D)         0.105     1.640    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.590     1.534    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X63Y62         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.118     1.793    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.901    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]_i_1__1_n_4
    SLICE_X63Y62         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.859     2.049    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X63Y62         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.105     1.639    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.592     1.536    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X61Y54         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.796    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.904    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X61Y54         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.861     2.051    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X61Y54         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X61Y54         FDRE (Hold_fdre_C_D)         0.105     1.641    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y54   M_auto_mode_register_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y54   M_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y58   auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y58   auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y58   auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y46   auto/test_multiply/M_current_test_case_register_q_reg[0]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y46   auto/test_multiply/M_current_test_case_register_q_reg[0]_replica_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y49   auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y49   auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y54   M_auto_mode_register_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y54   M_mode_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y46   auto/test_multiply/M_current_test_case_register_q_reg[0]_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y46   auto/test_multiply/M_current_test_case_register_q_reg[0]_replica_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   auto/test_adder/M_speed_through_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y53   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y54   M_auto_mode_register_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y54   M_mode_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y58   auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y58   auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y58   auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y46   auto/test_multiply/M_current_test_case_register_q_reg[0]_replica_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y59   auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   auto/test_adder/M_speed_through_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y59   auto/test_adder/M_track_failure_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y55   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C



