vertex in0
    attr type str __MODULE_INPUT_PORT__
    attr device str TOP.in0
vertex in1
    attr type str __MODULE_INPUT_PORT__
    attr device str TOP.in1
vertex in2
    attr type str __MODULE_INPUT_PORT__
    attr device str TOP.in2
vertex in3
    attr type str __MODULE_INPUT_PORT__
    attr device str TOP.in3
vertex in4
    attr type str __MODULE_INPUT_PORT__
    attr device str TOP.in4
vertex in5
    attr type str __MODULE_INPUT_PORT__
    attr device str TOP.in5
vertex in6
    attr type str __MODULE_INPUT_PORT__
    attr device str TOP.in6
vertex in7
    attr type str __MODULE_INPUT_PORT__
    attr device str TOP.in7
vertex out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str TOP.out0
vertex out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str TOP.out1
vertex out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str TOP.out2
vertex out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str TOP.out3
vertex out4
    attr type str __MODULE_OUTPUT_PORT__
    attr device str TOP.out4
vertex out5
    attr type str __MODULE_OUTPUT_PORT__
    attr device str TOP.out5
vertex out6
    attr type str __MODULE_OUTPUT_PORT__
    attr device str TOP.out6
vertex out7
    attr type str __MODULE_OUTPUT_PORT__
    attr device str TOP.out7
vertex SW8X1_BlockPE12_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in0
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE12_in0_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in1
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE12_in0_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in2
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE12_in0_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in3
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE12_in0_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in4
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE12_in0_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in5
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE12_in0_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in6
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE12_in0_CONNECT.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in7
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE12_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_8X1.out0
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE12_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in0
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE12_in1_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in1
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE12_in1_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in2
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE12_in1_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in3
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE12_in1_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in4
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE12_in1_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in5
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE12_in1_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in6
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE12_in1_CONNECT.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in7
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE12_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_8X1.out0
    attr switch str FULLYCONN_8X1
vertex SW9X1_BlockPE4_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in0
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE4_in0_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in1
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE4_in0_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in2
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE4_in0_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in3
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE4_in0_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in4
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE4_in0_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in5
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE4_in0_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in6
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE4_in0_CONNECT.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in7
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE4_in0_CONNECT.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in8
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE4_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_9X1.out0
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE4_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in0
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE4_in1_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in1
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE4_in1_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in2
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE4_in1_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in3
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE4_in1_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in4
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE4_in1_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in5
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE4_in1_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in6
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE4_in1_CONNECT.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in7
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE4_in1_CONNECT.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in8
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE4_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_9X1.out0
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE3_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in0
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE3_in0_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in1
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE3_in0_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in2
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE3_in0_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in3
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE3_in0_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in4
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE3_in0_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in5
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE3_in0_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in6
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE3_in0_CONNECT.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in7
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE3_in0_CONNECT.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in8
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE3_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_9X1.out0
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE3_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in0
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE3_in1_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in1
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE3_in1_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in2
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE3_in1_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in3
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE3_in1_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in4
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE3_in1_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in5
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE3_in1_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in6
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE3_in1_CONNECT.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in7
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE3_in1_CONNECT.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in8
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE3_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_9X1.out0
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE1_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in0
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE1_in0_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in1
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE1_in0_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in2
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE1_in0_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in3
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE1_in0_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in4
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE1_in0_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in5
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE1_in0_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in6
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE1_in0_CONNECT.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in7
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE1_in0_CONNECT.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in8
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE1_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_9X1.out0
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE1_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in0
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE1_in1_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in1
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE1_in1_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in2
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE1_in1_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in3
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE1_in1_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in4
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE1_in1_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in5
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE1_in1_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in6
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE1_in1_CONNECT.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in7
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE1_in1_CONNECT.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in8
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE1_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_9X1.out0
    attr switch str FULLYCONN_9X1
vertex SW6X1_BlockPE13_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in0
    attr switch str FULLYCONN_6X1
vertex SW6X1_BlockPE13_in0_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in1
    attr switch str FULLYCONN_6X1
vertex SW6X1_BlockPE13_in0_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in2
    attr switch str FULLYCONN_6X1
vertex SW6X1_BlockPE13_in0_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in3
    attr switch str FULLYCONN_6X1
vertex SW6X1_BlockPE13_in0_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in4
    attr switch str FULLYCONN_6X1
vertex SW6X1_BlockPE13_in0_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in5
    attr switch str FULLYCONN_6X1
vertex SW6X1_BlockPE13_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_6X1.out0
    attr switch str FULLYCONN_6X1
vertex SW6X1_BlockPE13_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in0
    attr switch str FULLYCONN_6X1
vertex SW6X1_BlockPE13_in1_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in1
    attr switch str FULLYCONN_6X1
vertex SW6X1_BlockPE13_in1_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in2
    attr switch str FULLYCONN_6X1
vertex SW6X1_BlockPE13_in1_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in3
    attr switch str FULLYCONN_6X1
vertex SW6X1_BlockPE13_in1_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in4
    attr switch str FULLYCONN_6X1
vertex SW6X1_BlockPE13_in1_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in5
    attr switch str FULLYCONN_6X1
vertex SW6X1_BlockPE13_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_6X1.out0
    attr switch str FULLYCONN_6X1
vertex SW7X1_BlockPE5_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in0
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE5_in0_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in1
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE5_in0_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in2
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE5_in0_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in3
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE5_in0_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in4
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE5_in0_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in5
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE5_in0_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in6
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE5_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_7X1.out0
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE5_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in0
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE5_in1_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in1
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE5_in1_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in2
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE5_in1_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in3
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE5_in1_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in4
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE5_in1_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in5
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE5_in1_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in6
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE5_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_7X1.out0
    attr switch str FULLYCONN_7X1
vertex SW8X1_BlockPE0_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in0
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE0_in0_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in1
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE0_in0_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in2
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE0_in0_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in3
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE0_in0_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in4
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE0_in0_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in5
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE0_in0_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in6
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE0_in0_CONNECT.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in7
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE0_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_8X1.out0
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE0_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in0
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE0_in1_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in1
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE0_in1_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in2
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE0_in1_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in3
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE0_in1_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in4
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE0_in1_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in5
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE0_in1_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in6
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE0_in1_CONNECT.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in7
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE0_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_8X1.out0
    attr switch str FULLYCONN_8X1
vertex SW7X1_BlockPE2_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in0
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE2_in0_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in1
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE2_in0_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in2
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE2_in0_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in3
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE2_in0_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in4
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE2_in0_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in5
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE2_in0_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in6
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE2_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_7X1.out0
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE2_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in0
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE2_in1_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in1
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE2_in1_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in2
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE2_in1_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in3
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE2_in1_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in4
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE2_in1_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in5
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE2_in1_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in6
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE2_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_7X1.out0
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE14_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in0
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE14_in0_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in1
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE14_in0_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in2
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE14_in0_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in3
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE14_in0_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in4
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE14_in0_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in5
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE14_in0_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in6
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE14_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_7X1.out0
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE14_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in0
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE14_in1_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in1
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE14_in1_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in2
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE14_in1_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in3
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE14_in1_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in4
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE14_in1_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in5
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE14_in1_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in6
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE14_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_7X1.out0
    attr switch str FULLYCONN_7X1
vertex SW8X1_BlockPE6_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in0
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE6_in0_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in1
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE6_in0_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in2
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE6_in0_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in3
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE6_in0_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in4
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE6_in0_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in5
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE6_in0_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in6
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE6_in0_CONNECT.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in7
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE6_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_8X1.out0
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE6_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in0
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE6_in1_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in1
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE6_in1_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in2
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE6_in1_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in3
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE6_in1_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in4
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE6_in1_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in5
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE6_in1_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in6
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE6_in1_CONNECT.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in7
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE6_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_8X1.out0
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE15_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in0
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE15_in0_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in1
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE15_in0_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in2
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE15_in0_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in3
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE15_in0_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in4
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE15_in0_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in5
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE15_in0_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in6
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE15_in0_CONNECT.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in7
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE15_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_8X1.out0
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE15_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in0
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE15_in1_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in1
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE15_in1_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in2
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE15_in1_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in3
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE15_in1_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in4
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE15_in1_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in5
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE15_in1_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in6
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE15_in1_CONNECT.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in7
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE15_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_8X1.out0
    attr switch str FULLYCONN_8X1
vertex SW9X1_BlockPE7_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in0
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE7_in0_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in1
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE7_in0_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in2
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE7_in0_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in3
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE7_in0_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in4
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE7_in0_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in5
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE7_in0_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in6
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE7_in0_CONNECT.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in7
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE7_in0_CONNECT.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in8
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE7_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_9X1.out0
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE7_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in0
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE7_in1_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in1
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE7_in1_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in2
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE7_in1_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in3
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE7_in1_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in4
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE7_in1_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in5
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE7_in1_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in6
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE7_in1_CONNECT.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in7
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE7_in1_CONNECT.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in8
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE7_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_9X1.out0
    attr switch str FULLYCONN_9X1
vertex SW8X1_BlockPE8_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in0
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE8_in0_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in1
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE8_in0_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in2
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE8_in0_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in3
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE8_in0_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in4
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE8_in0_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in5
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE8_in0_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in6
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE8_in0_CONNECT.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in7
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE8_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_8X1.out0
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE8_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in0
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE8_in1_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in1
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE8_in1_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in2
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE8_in1_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in3
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE8_in1_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in4
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE8_in1_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in5
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE8_in1_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in6
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE8_in1_CONNECT.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_8X1.in7
    attr switch str FULLYCONN_8X1
vertex SW8X1_BlockPE8_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_8X1.out0
    attr switch str FULLYCONN_8X1
vertex SW9X1_BlockPE9_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in0
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE9_in0_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in1
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE9_in0_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in2
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE9_in0_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in3
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE9_in0_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in4
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE9_in0_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in5
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE9_in0_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in6
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE9_in0_CONNECT.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in7
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE9_in0_CONNECT.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in8
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE9_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_9X1.out0
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE9_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in0
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE9_in1_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in1
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE9_in1_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in2
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE9_in1_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in3
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE9_in1_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in4
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE9_in1_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in5
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE9_in1_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in6
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE9_in1_CONNECT.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in7
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE9_in1_CONNECT.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in8
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE9_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_9X1.out0
    attr switch str FULLYCONN_9X1
vertex SW7X1_BlockPE10_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in0
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE10_in0_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in1
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE10_in0_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in2
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE10_in0_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in3
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE10_in0_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in4
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE10_in0_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in5
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE10_in0_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in6
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE10_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_7X1.out0
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE10_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in0
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE10_in1_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in1
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE10_in1_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in2
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE10_in1_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in3
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE10_in1_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in4
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE10_in1_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in5
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE10_in1_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_7X1.in6
    attr switch str FULLYCONN_7X1
vertex SW7X1_BlockPE10_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_7X1.out0
    attr switch str FULLYCONN_7X1
vertex SW9X1_BlockPE11_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in0
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE11_in0_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in1
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE11_in0_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in2
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE11_in0_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in3
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE11_in0_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in4
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE11_in0_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in5
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE11_in0_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in6
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE11_in0_CONNECT.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in7
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE11_in0_CONNECT.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in8
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE11_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_9X1.out0
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE11_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in0
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE11_in1_CONNECT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in1
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE11_in1_CONNECT.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in2
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE11_in1_CONNECT.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in3
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE11_in1_CONNECT.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in4
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE11_in1_CONNECT.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in5
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE11_in1_CONNECT.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in6
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE11_in1_CONNECT.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in7
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE11_in1_CONNECT.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_9X1.in8
    attr switch str FULLYCONN_9X1
vertex SW9X1_BlockPE11_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_9X1.out0
    attr switch str FULLYCONN_9X1
vertex SW1X1_BlockIO0_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO0_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO0_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO0_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO1_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO1_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO1_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO1_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO2_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO2_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO2_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO2_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO3_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO3_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO3_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO3_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO4_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO4_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO4_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO4_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO5_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO5_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO5_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO5_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO6_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO6_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO6_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO6_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO7_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO7_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO7_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO7_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO8_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO8_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO8_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO8_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO9_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO9_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO9_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO9_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO10_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO10_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO10_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO10_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO11_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO11_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO11_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockIO11_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM0_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM0_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM0_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM0_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM4_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM4_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM4_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM4_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM1_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM1_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM1_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM1_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM5_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM5_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM5_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM5_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM2_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM2_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM2_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM2_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM6_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM6_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM6_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM6_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM3_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM3_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM3_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM3_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM7_in0_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM7_in0_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM7_in1_CONNECT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex SW1X1_BlockMEM7_in1_CONNECT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex BlockPE0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE0.in0
vertex BlockPE0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE0.in1
vertex BlockPE0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockPE0.out0
vertex BlockPE0.ALU0
    attr type str ALU0
    attr device str ALU0
    attr unit str ALU0
vertex BlockPE0.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU0.in0
vertex BlockPE0.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU0.in1
vertex BlockPE0.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU0.out0
vertex BlockPE0.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex BlockPE0.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex BlockPE0.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex BlockPE0.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex BlockPE0.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex BlockPE0.SW_INPORT_FU.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in0
    attr switch str FULLYCONN_4X4
vertex BlockPE0.SW_INPORT_FU.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in1
    attr switch str FULLYCONN_4X4
vertex BlockPE0.SW_INPORT_FU.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in2
    attr switch str FULLYCONN_4X4
vertex BlockPE0.SW_INPORT_FU.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in3
    attr switch str FULLYCONN_4X4
vertex BlockPE0.SW_INPORT_FU.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out0
    attr switch str FULLYCONN_4X4
vertex BlockPE0.SW_INPORT_FU.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out1
    attr switch str FULLYCONN_4X4
vertex BlockPE0.SW_INPORT_FU.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out2
    attr switch str FULLYCONN_4X4
vertex BlockPE0.SW_INPORT_FU.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out3
    attr switch str FULLYCONN_4X4
vertex BlockPE0.SW_FU_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in0
    attr switch str FULLYCONN_2X1
vertex BlockPE0.SW_FU_OUTPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in1
    attr switch str FULLYCONN_2X1
vertex BlockPE0.SW_FU_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X1.out0
    attr switch str FULLYCONN_2X1
vertex BlockPE1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE1.in0
vertex BlockPE1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE1.in1
vertex BlockPE1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockPE1.out0
vertex BlockPE1.ALU0
    attr type str ALU0
    attr device str ALU0
    attr unit str ALU0
vertex BlockPE1.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU0.in0
vertex BlockPE1.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU0.in1
vertex BlockPE1.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU0.out0
vertex BlockPE1.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex BlockPE1.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex BlockPE1.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex BlockPE1.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex BlockPE1.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex BlockPE1.SW_INPORT_FU.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in0
    attr switch str FULLYCONN_4X4
vertex BlockPE1.SW_INPORT_FU.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in1
    attr switch str FULLYCONN_4X4
vertex BlockPE1.SW_INPORT_FU.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in2
    attr switch str FULLYCONN_4X4
vertex BlockPE1.SW_INPORT_FU.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in3
    attr switch str FULLYCONN_4X4
vertex BlockPE1.SW_INPORT_FU.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out0
    attr switch str FULLYCONN_4X4
vertex BlockPE1.SW_INPORT_FU.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out1
    attr switch str FULLYCONN_4X4
vertex BlockPE1.SW_INPORT_FU.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out2
    attr switch str FULLYCONN_4X4
vertex BlockPE1.SW_INPORT_FU.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out3
    attr switch str FULLYCONN_4X4
vertex BlockPE1.SW_FU_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in0
    attr switch str FULLYCONN_2X1
vertex BlockPE1.SW_FU_OUTPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in1
    attr switch str FULLYCONN_2X1
vertex BlockPE1.SW_FU_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X1.out0
    attr switch str FULLYCONN_2X1
vertex BlockPE2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE2.in0
vertex BlockPE2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE2.in1
vertex BlockPE2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockPE2.out0
vertex BlockPE2.ALU0
    attr type str ALU0
    attr device str ALU0
    attr unit str ALU0
vertex BlockPE2.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU0.in0
vertex BlockPE2.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU0.in1
vertex BlockPE2.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU0.out0
vertex BlockPE2.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex BlockPE2.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex BlockPE2.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex BlockPE2.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex BlockPE2.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex BlockPE2.SW_INPORT_FU.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in0
    attr switch str FULLYCONN_4X4
vertex BlockPE2.SW_INPORT_FU.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in1
    attr switch str FULLYCONN_4X4
vertex BlockPE2.SW_INPORT_FU.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in2
    attr switch str FULLYCONN_4X4
vertex BlockPE2.SW_INPORT_FU.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in3
    attr switch str FULLYCONN_4X4
vertex BlockPE2.SW_INPORT_FU.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out0
    attr switch str FULLYCONN_4X4
vertex BlockPE2.SW_INPORT_FU.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out1
    attr switch str FULLYCONN_4X4
vertex BlockPE2.SW_INPORT_FU.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out2
    attr switch str FULLYCONN_4X4
vertex BlockPE2.SW_INPORT_FU.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out3
    attr switch str FULLYCONN_4X4
vertex BlockPE2.SW_FU_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in0
    attr switch str FULLYCONN_2X1
vertex BlockPE2.SW_FU_OUTPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in1
    attr switch str FULLYCONN_2X1
vertex BlockPE2.SW_FU_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X1.out0
    attr switch str FULLYCONN_2X1
vertex BlockPE3.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE3.in0
vertex BlockPE3.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE3.in1
vertex BlockPE3.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockPE3.out0
vertex BlockPE3.ALU0
    attr type str ALU1
    attr device str ALU1
    attr unit str ALU1
vertex BlockPE3.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU1.in0
vertex BlockPE3.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU1.in1
vertex BlockPE3.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU1.out0
vertex BlockPE3.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex BlockPE3.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex BlockPE3.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex BlockPE3.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex BlockPE3.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex BlockPE3.SW_INPORT_FU.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in0
    attr switch str FULLYCONN_4X4
vertex BlockPE3.SW_INPORT_FU.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in1
    attr switch str FULLYCONN_4X4
vertex BlockPE3.SW_INPORT_FU.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in2
    attr switch str FULLYCONN_4X4
vertex BlockPE3.SW_INPORT_FU.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in3
    attr switch str FULLYCONN_4X4
vertex BlockPE3.SW_INPORT_FU.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out0
    attr switch str FULLYCONN_4X4
vertex BlockPE3.SW_INPORT_FU.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out1
    attr switch str FULLYCONN_4X4
vertex BlockPE3.SW_INPORT_FU.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out2
    attr switch str FULLYCONN_4X4
vertex BlockPE3.SW_INPORT_FU.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out3
    attr switch str FULLYCONN_4X4
vertex BlockPE3.SW_FU_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in0
    attr switch str FULLYCONN_2X1
vertex BlockPE3.SW_FU_OUTPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in1
    attr switch str FULLYCONN_2X1
vertex BlockPE3.SW_FU_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X1.out0
    attr switch str FULLYCONN_2X1
vertex BlockPE4.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE4.in0
vertex BlockPE4.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE4.in1
vertex BlockPE4.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockPE4.out0
vertex BlockPE4.ALU0
    attr type str ALU1
    attr device str ALU1
    attr unit str ALU1
vertex BlockPE4.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU1.in0
vertex BlockPE4.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU1.in1
vertex BlockPE4.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU1.out0
vertex BlockPE4.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex BlockPE4.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex BlockPE4.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex BlockPE4.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex BlockPE4.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex BlockPE4.SW_INPORT_FU.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in0
    attr switch str FULLYCONN_4X4
vertex BlockPE4.SW_INPORT_FU.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in1
    attr switch str FULLYCONN_4X4
vertex BlockPE4.SW_INPORT_FU.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in2
    attr switch str FULLYCONN_4X4
vertex BlockPE4.SW_INPORT_FU.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in3
    attr switch str FULLYCONN_4X4
vertex BlockPE4.SW_INPORT_FU.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out0
    attr switch str FULLYCONN_4X4
vertex BlockPE4.SW_INPORT_FU.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out1
    attr switch str FULLYCONN_4X4
vertex BlockPE4.SW_INPORT_FU.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out2
    attr switch str FULLYCONN_4X4
vertex BlockPE4.SW_INPORT_FU.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out3
    attr switch str FULLYCONN_4X4
vertex BlockPE4.SW_FU_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in0
    attr switch str FULLYCONN_2X1
vertex BlockPE4.SW_FU_OUTPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in1
    attr switch str FULLYCONN_2X1
vertex BlockPE4.SW_FU_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X1.out0
    attr switch str FULLYCONN_2X1
vertex BlockPE5.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE5.in0
vertex BlockPE5.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE5.in1
vertex BlockPE5.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockPE5.out0
vertex BlockPE5.ALU0
    attr type str ALU1
    attr device str ALU1
    attr unit str ALU1
vertex BlockPE5.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU1.in0
vertex BlockPE5.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU1.in1
vertex BlockPE5.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU1.out0
vertex BlockPE5.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex BlockPE5.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex BlockPE5.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex BlockPE5.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex BlockPE5.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex BlockPE5.SW_INPORT_FU.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in0
    attr switch str FULLYCONN_4X4
vertex BlockPE5.SW_INPORT_FU.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in1
    attr switch str FULLYCONN_4X4
vertex BlockPE5.SW_INPORT_FU.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in2
    attr switch str FULLYCONN_4X4
vertex BlockPE5.SW_INPORT_FU.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in3
    attr switch str FULLYCONN_4X4
vertex BlockPE5.SW_INPORT_FU.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out0
    attr switch str FULLYCONN_4X4
vertex BlockPE5.SW_INPORT_FU.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out1
    attr switch str FULLYCONN_4X4
vertex BlockPE5.SW_INPORT_FU.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out2
    attr switch str FULLYCONN_4X4
vertex BlockPE5.SW_INPORT_FU.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out3
    attr switch str FULLYCONN_4X4
vertex BlockPE5.SW_FU_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in0
    attr switch str FULLYCONN_2X1
vertex BlockPE5.SW_FU_OUTPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in1
    attr switch str FULLYCONN_2X1
vertex BlockPE5.SW_FU_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X1.out0
    attr switch str FULLYCONN_2X1
vertex BlockPE6.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE6.in0
vertex BlockPE6.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE6.in1
vertex BlockPE6.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockPE6.out0
vertex BlockPE6.ALU0
    attr type str ALU2
    attr device str ALU2
    attr unit str ALU2
vertex BlockPE6.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU2.in0
vertex BlockPE6.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU2.in1
vertex BlockPE6.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU2.out0
vertex BlockPE6.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex BlockPE6.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex BlockPE6.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex BlockPE6.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex BlockPE6.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex BlockPE6.SW_INPORT_FU.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in0
    attr switch str FULLYCONN_4X4
vertex BlockPE6.SW_INPORT_FU.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in1
    attr switch str FULLYCONN_4X4
vertex BlockPE6.SW_INPORT_FU.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in2
    attr switch str FULLYCONN_4X4
vertex BlockPE6.SW_INPORT_FU.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in3
    attr switch str FULLYCONN_4X4
vertex BlockPE6.SW_INPORT_FU.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out0
    attr switch str FULLYCONN_4X4
vertex BlockPE6.SW_INPORT_FU.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out1
    attr switch str FULLYCONN_4X4
vertex BlockPE6.SW_INPORT_FU.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out2
    attr switch str FULLYCONN_4X4
vertex BlockPE6.SW_INPORT_FU.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out3
    attr switch str FULLYCONN_4X4
vertex BlockPE6.SW_FU_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in0
    attr switch str FULLYCONN_2X1
vertex BlockPE6.SW_FU_OUTPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in1
    attr switch str FULLYCONN_2X1
vertex BlockPE6.SW_FU_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X1.out0
    attr switch str FULLYCONN_2X1
vertex BlockPE7.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE7.in0
vertex BlockPE7.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE7.in1
vertex BlockPE7.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockPE7.out0
vertex BlockPE7.ALU0
    attr type str ALU1
    attr device str ALU1
    attr unit str ALU1
vertex BlockPE7.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU1.in0
vertex BlockPE7.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU1.in1
vertex BlockPE7.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU1.out0
vertex BlockPE7.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex BlockPE7.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex BlockPE7.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex BlockPE7.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex BlockPE7.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex BlockPE7.SW_INPORT_FU.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in0
    attr switch str FULLYCONN_4X4
vertex BlockPE7.SW_INPORT_FU.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in1
    attr switch str FULLYCONN_4X4
vertex BlockPE7.SW_INPORT_FU.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in2
    attr switch str FULLYCONN_4X4
vertex BlockPE7.SW_INPORT_FU.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in3
    attr switch str FULLYCONN_4X4
vertex BlockPE7.SW_INPORT_FU.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out0
    attr switch str FULLYCONN_4X4
vertex BlockPE7.SW_INPORT_FU.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out1
    attr switch str FULLYCONN_4X4
vertex BlockPE7.SW_INPORT_FU.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out2
    attr switch str FULLYCONN_4X4
vertex BlockPE7.SW_INPORT_FU.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out3
    attr switch str FULLYCONN_4X4
vertex BlockPE7.SW_FU_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in0
    attr switch str FULLYCONN_2X1
vertex BlockPE7.SW_FU_OUTPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in1
    attr switch str FULLYCONN_2X1
vertex BlockPE7.SW_FU_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X1.out0
    attr switch str FULLYCONN_2X1
vertex BlockPE8.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE8.in0
vertex BlockPE8.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE8.in1
vertex BlockPE8.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockPE8.out0
vertex BlockPE8.ALU0
    attr type str ALU0
    attr device str ALU0
    attr unit str ALU0
vertex BlockPE8.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU0.in0
vertex BlockPE8.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU0.in1
vertex BlockPE8.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU0.out0
vertex BlockPE8.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex BlockPE8.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex BlockPE8.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex BlockPE8.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex BlockPE8.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex BlockPE8.SW_INPORT_FU.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in0
    attr switch str FULLYCONN_4X4
vertex BlockPE8.SW_INPORT_FU.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in1
    attr switch str FULLYCONN_4X4
vertex BlockPE8.SW_INPORT_FU.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in2
    attr switch str FULLYCONN_4X4
vertex BlockPE8.SW_INPORT_FU.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in3
    attr switch str FULLYCONN_4X4
vertex BlockPE8.SW_INPORT_FU.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out0
    attr switch str FULLYCONN_4X4
vertex BlockPE8.SW_INPORT_FU.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out1
    attr switch str FULLYCONN_4X4
vertex BlockPE8.SW_INPORT_FU.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out2
    attr switch str FULLYCONN_4X4
vertex BlockPE8.SW_INPORT_FU.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out3
    attr switch str FULLYCONN_4X4
vertex BlockPE8.SW_FU_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in0
    attr switch str FULLYCONN_2X1
vertex BlockPE8.SW_FU_OUTPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in1
    attr switch str FULLYCONN_2X1
vertex BlockPE8.SW_FU_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X1.out0
    attr switch str FULLYCONN_2X1
vertex BlockPE9.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE9.in0
vertex BlockPE9.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE9.in1
vertex BlockPE9.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockPE9.out0
vertex BlockPE9.ALU0
    attr type str ALU0
    attr device str ALU0
    attr unit str ALU0
vertex BlockPE9.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU0.in0
vertex BlockPE9.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU0.in1
vertex BlockPE9.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU0.out0
vertex BlockPE9.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex BlockPE9.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex BlockPE9.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex BlockPE9.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex BlockPE9.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex BlockPE9.SW_INPORT_FU.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in0
    attr switch str FULLYCONN_4X4
vertex BlockPE9.SW_INPORT_FU.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in1
    attr switch str FULLYCONN_4X4
vertex BlockPE9.SW_INPORT_FU.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in2
    attr switch str FULLYCONN_4X4
vertex BlockPE9.SW_INPORT_FU.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in3
    attr switch str FULLYCONN_4X4
vertex BlockPE9.SW_INPORT_FU.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out0
    attr switch str FULLYCONN_4X4
vertex BlockPE9.SW_INPORT_FU.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out1
    attr switch str FULLYCONN_4X4
vertex BlockPE9.SW_INPORT_FU.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out2
    attr switch str FULLYCONN_4X4
vertex BlockPE9.SW_INPORT_FU.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out3
    attr switch str FULLYCONN_4X4
vertex BlockPE9.SW_FU_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in0
    attr switch str FULLYCONN_2X1
vertex BlockPE9.SW_FU_OUTPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in1
    attr switch str FULLYCONN_2X1
vertex BlockPE9.SW_FU_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X1.out0
    attr switch str FULLYCONN_2X1
vertex BlockPE10.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE10.in0
vertex BlockPE10.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE10.in1
vertex BlockPE10.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockPE10.out0
vertex BlockPE10.ALU0
    attr type str ALU2
    attr device str ALU2
    attr unit str ALU2
vertex BlockPE10.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU2.in0
vertex BlockPE10.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU2.in1
vertex BlockPE10.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU2.out0
vertex BlockPE10.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex BlockPE10.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex BlockPE10.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex BlockPE10.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex BlockPE10.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex BlockPE10.SW_INPORT_FU.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in0
    attr switch str FULLYCONN_4X4
vertex BlockPE10.SW_INPORT_FU.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in1
    attr switch str FULLYCONN_4X4
vertex BlockPE10.SW_INPORT_FU.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in2
    attr switch str FULLYCONN_4X4
vertex BlockPE10.SW_INPORT_FU.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in3
    attr switch str FULLYCONN_4X4
vertex BlockPE10.SW_INPORT_FU.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out0
    attr switch str FULLYCONN_4X4
vertex BlockPE10.SW_INPORT_FU.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out1
    attr switch str FULLYCONN_4X4
vertex BlockPE10.SW_INPORT_FU.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out2
    attr switch str FULLYCONN_4X4
vertex BlockPE10.SW_INPORT_FU.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out3
    attr switch str FULLYCONN_4X4
vertex BlockPE10.SW_FU_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in0
    attr switch str FULLYCONN_2X1
vertex BlockPE10.SW_FU_OUTPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in1
    attr switch str FULLYCONN_2X1
vertex BlockPE10.SW_FU_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X1.out0
    attr switch str FULLYCONN_2X1
vertex BlockPE11.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE11.in0
vertex BlockPE11.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE11.in1
vertex BlockPE11.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockPE11.out0
vertex BlockPE11.ALU0
    attr type str ALU0
    attr device str ALU0
    attr unit str ALU0
vertex BlockPE11.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU0.in0
vertex BlockPE11.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU0.in1
vertex BlockPE11.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU0.out0
vertex BlockPE11.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex BlockPE11.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex BlockPE11.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex BlockPE11.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex BlockPE11.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex BlockPE11.SW_INPORT_FU.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in0
    attr switch str FULLYCONN_4X4
vertex BlockPE11.SW_INPORT_FU.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in1
    attr switch str FULLYCONN_4X4
vertex BlockPE11.SW_INPORT_FU.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in2
    attr switch str FULLYCONN_4X4
vertex BlockPE11.SW_INPORT_FU.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in3
    attr switch str FULLYCONN_4X4
vertex BlockPE11.SW_INPORT_FU.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out0
    attr switch str FULLYCONN_4X4
vertex BlockPE11.SW_INPORT_FU.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out1
    attr switch str FULLYCONN_4X4
vertex BlockPE11.SW_INPORT_FU.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out2
    attr switch str FULLYCONN_4X4
vertex BlockPE11.SW_INPORT_FU.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out3
    attr switch str FULLYCONN_4X4
vertex BlockPE11.SW_FU_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in0
    attr switch str FULLYCONN_2X1
vertex BlockPE11.SW_FU_OUTPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in1
    attr switch str FULLYCONN_2X1
vertex BlockPE11.SW_FU_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X1.out0
    attr switch str FULLYCONN_2X1
vertex BlockPE12.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE12.in0
vertex BlockPE12.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE12.in1
vertex BlockPE12.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockPE12.out0
vertex BlockPE12.ALU0
    attr type str ALU2
    attr device str ALU2
    attr unit str ALU2
vertex BlockPE12.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU2.in0
vertex BlockPE12.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU2.in1
vertex BlockPE12.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU2.out0
vertex BlockPE12.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex BlockPE12.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex BlockPE12.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex BlockPE12.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex BlockPE12.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex BlockPE12.SW_INPORT_FU.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in0
    attr switch str FULLYCONN_4X4
vertex BlockPE12.SW_INPORT_FU.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in1
    attr switch str FULLYCONN_4X4
vertex BlockPE12.SW_INPORT_FU.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in2
    attr switch str FULLYCONN_4X4
vertex BlockPE12.SW_INPORT_FU.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in3
    attr switch str FULLYCONN_4X4
vertex BlockPE12.SW_INPORT_FU.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out0
    attr switch str FULLYCONN_4X4
vertex BlockPE12.SW_INPORT_FU.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out1
    attr switch str FULLYCONN_4X4
vertex BlockPE12.SW_INPORT_FU.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out2
    attr switch str FULLYCONN_4X4
vertex BlockPE12.SW_INPORT_FU.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out3
    attr switch str FULLYCONN_4X4
vertex BlockPE12.SW_FU_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in0
    attr switch str FULLYCONN_2X1
vertex BlockPE12.SW_FU_OUTPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in1
    attr switch str FULLYCONN_2X1
vertex BlockPE12.SW_FU_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X1.out0
    attr switch str FULLYCONN_2X1
vertex BlockPE13.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE13.in0
vertex BlockPE13.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE13.in1
vertex BlockPE13.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockPE13.out0
vertex BlockPE13.ALU0
    attr type str ALU2
    attr device str ALU2
    attr unit str ALU2
vertex BlockPE13.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU2.in0
vertex BlockPE13.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU2.in1
vertex BlockPE13.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU2.out0
vertex BlockPE13.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex BlockPE13.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex BlockPE13.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex BlockPE13.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex BlockPE13.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex BlockPE13.SW_INPORT_FU.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in0
    attr switch str FULLYCONN_4X4
vertex BlockPE13.SW_INPORT_FU.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in1
    attr switch str FULLYCONN_4X4
vertex BlockPE13.SW_INPORT_FU.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in2
    attr switch str FULLYCONN_4X4
vertex BlockPE13.SW_INPORT_FU.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in3
    attr switch str FULLYCONN_4X4
vertex BlockPE13.SW_INPORT_FU.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out0
    attr switch str FULLYCONN_4X4
vertex BlockPE13.SW_INPORT_FU.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out1
    attr switch str FULLYCONN_4X4
vertex BlockPE13.SW_INPORT_FU.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out2
    attr switch str FULLYCONN_4X4
vertex BlockPE13.SW_INPORT_FU.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out3
    attr switch str FULLYCONN_4X4
vertex BlockPE13.SW_FU_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in0
    attr switch str FULLYCONN_2X1
vertex BlockPE13.SW_FU_OUTPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in1
    attr switch str FULLYCONN_2X1
vertex BlockPE13.SW_FU_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X1.out0
    attr switch str FULLYCONN_2X1
vertex BlockPE14.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE14.in0
vertex BlockPE14.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE14.in1
vertex BlockPE14.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockPE14.out0
vertex BlockPE14.ALU0
    attr type str ALU0
    attr device str ALU0
    attr unit str ALU0
vertex BlockPE14.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU0.in0
vertex BlockPE14.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU0.in1
vertex BlockPE14.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU0.out0
vertex BlockPE14.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex BlockPE14.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex BlockPE14.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex BlockPE14.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex BlockPE14.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex BlockPE14.SW_INPORT_FU.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in0
    attr switch str FULLYCONN_4X4
vertex BlockPE14.SW_INPORT_FU.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in1
    attr switch str FULLYCONN_4X4
vertex BlockPE14.SW_INPORT_FU.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in2
    attr switch str FULLYCONN_4X4
vertex BlockPE14.SW_INPORT_FU.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in3
    attr switch str FULLYCONN_4X4
vertex BlockPE14.SW_INPORT_FU.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out0
    attr switch str FULLYCONN_4X4
vertex BlockPE14.SW_INPORT_FU.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out1
    attr switch str FULLYCONN_4X4
vertex BlockPE14.SW_INPORT_FU.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out2
    attr switch str FULLYCONN_4X4
vertex BlockPE14.SW_INPORT_FU.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out3
    attr switch str FULLYCONN_4X4
vertex BlockPE14.SW_FU_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in0
    attr switch str FULLYCONN_2X1
vertex BlockPE14.SW_FU_OUTPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in1
    attr switch str FULLYCONN_2X1
vertex BlockPE14.SW_FU_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X1.out0
    attr switch str FULLYCONN_2X1
vertex BlockPE15.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE15.in0
vertex BlockPE15.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockPE15.in1
vertex BlockPE15.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockPE15.out0
vertex BlockPE15.ALU0
    attr type str ALU2
    attr device str ALU2
    attr unit str ALU2
vertex BlockPE15.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU2.in0
vertex BlockPE15.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU2.in1
vertex BlockPE15.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU2.out0
vertex BlockPE15.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex BlockPE15.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex BlockPE15.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex BlockPE15.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex BlockPE15.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex BlockPE15.SW_INPORT_FU.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in0
    attr switch str FULLYCONN_4X4
vertex BlockPE15.SW_INPORT_FU.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in1
    attr switch str FULLYCONN_4X4
vertex BlockPE15.SW_INPORT_FU.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in2
    attr switch str FULLYCONN_4X4
vertex BlockPE15.SW_INPORT_FU.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_4X4.in3
    attr switch str FULLYCONN_4X4
vertex BlockPE15.SW_INPORT_FU.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out0
    attr switch str FULLYCONN_4X4
vertex BlockPE15.SW_INPORT_FU.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out1
    attr switch str FULLYCONN_4X4
vertex BlockPE15.SW_INPORT_FU.out2
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out2
    attr switch str FULLYCONN_4X4
vertex BlockPE15.SW_INPORT_FU.out3
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_4X4.out3
    attr switch str FULLYCONN_4X4
vertex BlockPE15.SW_FU_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in0
    attr switch str FULLYCONN_2X1
vertex BlockPE15.SW_FU_OUTPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in1
    attr switch str FULLYCONN_2X1
vertex BlockPE15.SW_FU_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X1.out0
    attr switch str FULLYCONN_2X1
vertex BlockMEM0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockMEM.in0
vertex BlockMEM0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockMEM.in1
vertex BlockMEM0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockMEM.out0
vertex BlockMEM0.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex BlockMEM0.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex BlockMEM0.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex BlockMEM0.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex BlockMEM0.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex BlockMEM1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockMEM.in0
vertex BlockMEM1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockMEM.in1
vertex BlockMEM1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockMEM.out0
vertex BlockMEM1.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex BlockMEM1.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex BlockMEM1.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex BlockMEM1.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex BlockMEM1.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex BlockMEM2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockMEM.in0
vertex BlockMEM2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockMEM.in1
vertex BlockMEM2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockMEM.out0
vertex BlockMEM2.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex BlockMEM2.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex BlockMEM2.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex BlockMEM2.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex BlockMEM2.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex BlockMEM3.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockMEM.in0
vertex BlockMEM3.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockMEM.in1
vertex BlockMEM3.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockMEM.out0
vertex BlockMEM3.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex BlockMEM3.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex BlockMEM3.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex BlockMEM3.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex BlockMEM3.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex BlockMEM4.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockMEM.in0
vertex BlockMEM4.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockMEM.in1
vertex BlockMEM4.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockMEM.out0
vertex BlockMEM4.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex BlockMEM4.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex BlockMEM4.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex BlockMEM4.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex BlockMEM4.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex BlockMEM5.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockMEM.in0
vertex BlockMEM5.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockMEM.in1
vertex BlockMEM5.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockMEM.out0
vertex BlockMEM5.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex BlockMEM5.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex BlockMEM5.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex BlockMEM5.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex BlockMEM5.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex BlockMEM6.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockMEM.in0
vertex BlockMEM6.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockMEM.in1
vertex BlockMEM6.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockMEM.out0
vertex BlockMEM6.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex BlockMEM6.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex BlockMEM6.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex BlockMEM6.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex BlockMEM6.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex BlockMEM7.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockMEM.in0
vertex BlockMEM7.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockMEM.in1
vertex BlockMEM7.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockMEM.out0
vertex BlockMEM7.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex BlockMEM7.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex BlockMEM7.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex BlockMEM7.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex BlockMEM7.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex BlockIO0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockIO.in0
vertex BlockIO0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockIO.in1
vertex BlockIO0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockIO.out0
vertex BlockIO0.IO0
    attr type str IO
    attr device str IO
    attr unit str IO
vertex BlockIO0.IO0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in0
vertex BlockIO0.IO0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in1
vertex BlockIO0.IO0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str IO.out0
vertex BlockIO0.SW2X2_INPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X2.in0
    attr switch str FULLYCONN_2X2
vertex BlockIO0.SW2X2_INPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X2.in1
    attr switch str FULLYCONN_2X2
vertex BlockIO0.SW2X2_INPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X2.out0
    attr switch str FULLYCONN_2X2
vertex BlockIO0.SW2X2_INPORT.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X2.out1
    attr switch str FULLYCONN_2X2
vertex BlockIO0.SW1X1_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex BlockIO0.SW1X1_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex BlockIO1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockIO.in0
vertex BlockIO1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockIO.in1
vertex BlockIO1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockIO.out0
vertex BlockIO1.IO0
    attr type str IO
    attr device str IO
    attr unit str IO
vertex BlockIO1.IO0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in0
vertex BlockIO1.IO0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in1
vertex BlockIO1.IO0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str IO.out0
vertex BlockIO1.SW2X2_INPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X2.in0
    attr switch str FULLYCONN_2X2
vertex BlockIO1.SW2X2_INPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X2.in1
    attr switch str FULLYCONN_2X2
vertex BlockIO1.SW2X2_INPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X2.out0
    attr switch str FULLYCONN_2X2
vertex BlockIO1.SW2X2_INPORT.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X2.out1
    attr switch str FULLYCONN_2X2
vertex BlockIO1.SW1X1_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex BlockIO1.SW1X1_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex BlockIO2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockIO.in0
vertex BlockIO2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockIO.in1
vertex BlockIO2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockIO.out0
vertex BlockIO2.IO0
    attr type str IO
    attr device str IO
    attr unit str IO
vertex BlockIO2.IO0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in0
vertex BlockIO2.IO0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in1
vertex BlockIO2.IO0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str IO.out0
vertex BlockIO2.SW2X2_INPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X2.in0
    attr switch str FULLYCONN_2X2
vertex BlockIO2.SW2X2_INPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X2.in1
    attr switch str FULLYCONN_2X2
vertex BlockIO2.SW2X2_INPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X2.out0
    attr switch str FULLYCONN_2X2
vertex BlockIO2.SW2X2_INPORT.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X2.out1
    attr switch str FULLYCONN_2X2
vertex BlockIO2.SW1X1_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex BlockIO2.SW1X1_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex BlockIO3.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockIO.in0
vertex BlockIO3.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockIO.in1
vertex BlockIO3.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockIO.out0
vertex BlockIO3.IO0
    attr type str IO
    attr device str IO
    attr unit str IO
vertex BlockIO3.IO0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in0
vertex BlockIO3.IO0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in1
vertex BlockIO3.IO0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str IO.out0
vertex BlockIO3.SW2X2_INPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X2.in0
    attr switch str FULLYCONN_2X2
vertex BlockIO3.SW2X2_INPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X2.in1
    attr switch str FULLYCONN_2X2
vertex BlockIO3.SW2X2_INPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X2.out0
    attr switch str FULLYCONN_2X2
vertex BlockIO3.SW2X2_INPORT.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X2.out1
    attr switch str FULLYCONN_2X2
vertex BlockIO3.SW1X1_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex BlockIO3.SW1X1_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex BlockIO4.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockIO.in0
vertex BlockIO4.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockIO.in1
vertex BlockIO4.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockIO.out0
vertex BlockIO4.IO0
    attr type str IO
    attr device str IO
    attr unit str IO
vertex BlockIO4.IO0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in0
vertex BlockIO4.IO0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in1
vertex BlockIO4.IO0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str IO.out0
vertex BlockIO4.SW2X2_INPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X2.in0
    attr switch str FULLYCONN_2X2
vertex BlockIO4.SW2X2_INPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X2.in1
    attr switch str FULLYCONN_2X2
vertex BlockIO4.SW2X2_INPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X2.out0
    attr switch str FULLYCONN_2X2
vertex BlockIO4.SW2X2_INPORT.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X2.out1
    attr switch str FULLYCONN_2X2
vertex BlockIO4.SW1X1_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex BlockIO4.SW1X1_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex BlockIO5.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockIO.in0
vertex BlockIO5.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockIO.in1
vertex BlockIO5.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockIO.out0
vertex BlockIO5.IO0
    attr type str IO
    attr device str IO
    attr unit str IO
vertex BlockIO5.IO0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in0
vertex BlockIO5.IO0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in1
vertex BlockIO5.IO0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str IO.out0
vertex BlockIO5.SW2X2_INPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X2.in0
    attr switch str FULLYCONN_2X2
vertex BlockIO5.SW2X2_INPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X2.in1
    attr switch str FULLYCONN_2X2
vertex BlockIO5.SW2X2_INPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X2.out0
    attr switch str FULLYCONN_2X2
vertex BlockIO5.SW2X2_INPORT.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X2.out1
    attr switch str FULLYCONN_2X2
vertex BlockIO5.SW1X1_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex BlockIO5.SW1X1_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex BlockIO6.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockIO.in0
vertex BlockIO6.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockIO.in1
vertex BlockIO6.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockIO.out0
vertex BlockIO6.IO0
    attr type str IO
    attr device str IO
    attr unit str IO
vertex BlockIO6.IO0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in0
vertex BlockIO6.IO0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in1
vertex BlockIO6.IO0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str IO.out0
vertex BlockIO6.SW2X2_INPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X2.in0
    attr switch str FULLYCONN_2X2
vertex BlockIO6.SW2X2_INPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X2.in1
    attr switch str FULLYCONN_2X2
vertex BlockIO6.SW2X2_INPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X2.out0
    attr switch str FULLYCONN_2X2
vertex BlockIO6.SW2X2_INPORT.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X2.out1
    attr switch str FULLYCONN_2X2
vertex BlockIO6.SW1X1_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex BlockIO6.SW1X1_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex BlockIO7.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockIO.in0
vertex BlockIO7.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockIO.in1
vertex BlockIO7.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockIO.out0
vertex BlockIO7.IO0
    attr type str IO
    attr device str IO
    attr unit str IO
vertex BlockIO7.IO0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in0
vertex BlockIO7.IO0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in1
vertex BlockIO7.IO0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str IO.out0
vertex BlockIO7.SW2X2_INPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X2.in0
    attr switch str FULLYCONN_2X2
vertex BlockIO7.SW2X2_INPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X2.in1
    attr switch str FULLYCONN_2X2
vertex BlockIO7.SW2X2_INPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X2.out0
    attr switch str FULLYCONN_2X2
vertex BlockIO7.SW2X2_INPORT.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X2.out1
    attr switch str FULLYCONN_2X2
vertex BlockIO7.SW1X1_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex BlockIO7.SW1X1_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex BlockIO8.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockIO.in0
vertex BlockIO8.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockIO.in1
vertex BlockIO8.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockIO.out0
vertex BlockIO8.IO0
    attr type str IO
    attr device str IO
    attr unit str IO
vertex BlockIO8.IO0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in0
vertex BlockIO8.IO0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in1
vertex BlockIO8.IO0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str IO.out0
vertex BlockIO8.SW2X2_INPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X2.in0
    attr switch str FULLYCONN_2X2
vertex BlockIO8.SW2X2_INPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X2.in1
    attr switch str FULLYCONN_2X2
vertex BlockIO8.SW2X2_INPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X2.out0
    attr switch str FULLYCONN_2X2
vertex BlockIO8.SW2X2_INPORT.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X2.out1
    attr switch str FULLYCONN_2X2
vertex BlockIO8.SW1X1_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex BlockIO8.SW1X1_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex BlockIO9.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockIO.in0
vertex BlockIO9.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockIO.in1
vertex BlockIO9.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockIO.out0
vertex BlockIO9.IO0
    attr type str IO
    attr device str IO
    attr unit str IO
vertex BlockIO9.IO0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in0
vertex BlockIO9.IO0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in1
vertex BlockIO9.IO0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str IO.out0
vertex BlockIO9.SW2X2_INPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X2.in0
    attr switch str FULLYCONN_2X2
vertex BlockIO9.SW2X2_INPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X2.in1
    attr switch str FULLYCONN_2X2
vertex BlockIO9.SW2X2_INPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X2.out0
    attr switch str FULLYCONN_2X2
vertex BlockIO9.SW2X2_INPORT.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X2.out1
    attr switch str FULLYCONN_2X2
vertex BlockIO9.SW1X1_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex BlockIO9.SW1X1_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex BlockIO10.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockIO.in0
vertex BlockIO10.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockIO.in1
vertex BlockIO10.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockIO.out0
vertex BlockIO10.IO0
    attr type str IO
    attr device str IO
    attr unit str IO
vertex BlockIO10.IO0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in0
vertex BlockIO10.IO0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in1
vertex BlockIO10.IO0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str IO.out0
vertex BlockIO10.SW2X2_INPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X2.in0
    attr switch str FULLYCONN_2X2
vertex BlockIO10.SW2X2_INPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X2.in1
    attr switch str FULLYCONN_2X2
vertex BlockIO10.SW2X2_INPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X2.out0
    attr switch str FULLYCONN_2X2
vertex BlockIO10.SW2X2_INPORT.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X2.out1
    attr switch str FULLYCONN_2X2
vertex BlockIO10.SW1X1_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex BlockIO10.SW1X1_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
vertex BlockIO11.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockIO.in0
vertex BlockIO11.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str BlockIO.in1
vertex BlockIO11.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str BlockIO.out0
vertex BlockIO11.IO0
    attr type str IO
    attr device str IO
    attr unit str IO
vertex BlockIO11.IO0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in0
vertex BlockIO11.IO0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in1
vertex BlockIO11.IO0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str IO.out0
vertex BlockIO11.SW2X2_INPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X2.in0
    attr switch str FULLYCONN_2X2
vertex BlockIO11.SW2X2_INPORT.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X2.in1
    attr switch str FULLYCONN_2X2
vertex BlockIO11.SW2X2_INPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X2.out0
    attr switch str FULLYCONN_2X2
vertex BlockIO11.SW2X2_INPORT.out1
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X2.out1
    attr switch str FULLYCONN_2X2
vertex BlockIO11.SW1X1_OUTPORT.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_1X1.in0
    attr switch str FULLYCONN_1X1
vertex BlockIO11.SW1X1_OUTPORT.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_1X1.out0
    attr switch str FULLYCONN_1X1
net SW8X1_BlockPE12_in0_CONNECT.in0 SW8X1_BlockPE12_in0_CONNECT.out0
net SW8X1_BlockPE12_in0_CONNECT.in1 SW8X1_BlockPE12_in0_CONNECT.out0
net SW8X1_BlockPE12_in0_CONNECT.in2 SW8X1_BlockPE12_in0_CONNECT.out0
net SW8X1_BlockPE12_in0_CONNECT.in3 SW8X1_BlockPE12_in0_CONNECT.out0
net SW8X1_BlockPE12_in0_CONNECT.in4 SW8X1_BlockPE12_in0_CONNECT.out0
net SW8X1_BlockPE12_in0_CONNECT.in5 SW8X1_BlockPE12_in0_CONNECT.out0
net SW8X1_BlockPE12_in0_CONNECT.in6 SW8X1_BlockPE12_in0_CONNECT.out0
net SW8X1_BlockPE12_in0_CONNECT.in7 SW8X1_BlockPE12_in0_CONNECT.out0
net SW8X1_BlockPE12_in0_CONNECT.out0 BlockPE12.in0
net SW8X1_BlockPE12_in1_CONNECT.in0 SW8X1_BlockPE12_in1_CONNECT.out0
net SW8X1_BlockPE12_in1_CONNECT.in1 SW8X1_BlockPE12_in1_CONNECT.out0
net SW8X1_BlockPE12_in1_CONNECT.in2 SW8X1_BlockPE12_in1_CONNECT.out0
net SW8X1_BlockPE12_in1_CONNECT.in3 SW8X1_BlockPE12_in1_CONNECT.out0
net SW8X1_BlockPE12_in1_CONNECT.in4 SW8X1_BlockPE12_in1_CONNECT.out0
net SW8X1_BlockPE12_in1_CONNECT.in5 SW8X1_BlockPE12_in1_CONNECT.out0
net SW8X1_BlockPE12_in1_CONNECT.in6 SW8X1_BlockPE12_in1_CONNECT.out0
net SW8X1_BlockPE12_in1_CONNECT.in7 SW8X1_BlockPE12_in1_CONNECT.out0
net SW8X1_BlockPE12_in1_CONNECT.out0 BlockPE12.in1
net SW9X1_BlockPE4_in0_CONNECT.in0 SW9X1_BlockPE4_in0_CONNECT.out0
net SW9X1_BlockPE4_in0_CONNECT.in1 SW9X1_BlockPE4_in0_CONNECT.out0
net SW9X1_BlockPE4_in0_CONNECT.in2 SW9X1_BlockPE4_in0_CONNECT.out0
net SW9X1_BlockPE4_in0_CONNECT.in3 SW9X1_BlockPE4_in0_CONNECT.out0
net SW9X1_BlockPE4_in0_CONNECT.in4 SW9X1_BlockPE4_in0_CONNECT.out0
net SW9X1_BlockPE4_in0_CONNECT.in5 SW9X1_BlockPE4_in0_CONNECT.out0
net SW9X1_BlockPE4_in0_CONNECT.in6 SW9X1_BlockPE4_in0_CONNECT.out0
net SW9X1_BlockPE4_in0_CONNECT.in7 SW9X1_BlockPE4_in0_CONNECT.out0
net SW9X1_BlockPE4_in0_CONNECT.in8 SW9X1_BlockPE4_in0_CONNECT.out0
net SW9X1_BlockPE4_in0_CONNECT.out0 BlockPE4.in0
net SW9X1_BlockPE4_in1_CONNECT.in0 SW9X1_BlockPE4_in1_CONNECT.out0
net SW9X1_BlockPE4_in1_CONNECT.in1 SW9X1_BlockPE4_in1_CONNECT.out0
net SW9X1_BlockPE4_in1_CONNECT.in2 SW9X1_BlockPE4_in1_CONNECT.out0
net SW9X1_BlockPE4_in1_CONNECT.in3 SW9X1_BlockPE4_in1_CONNECT.out0
net SW9X1_BlockPE4_in1_CONNECT.in4 SW9X1_BlockPE4_in1_CONNECT.out0
net SW9X1_BlockPE4_in1_CONNECT.in5 SW9X1_BlockPE4_in1_CONNECT.out0
net SW9X1_BlockPE4_in1_CONNECT.in6 SW9X1_BlockPE4_in1_CONNECT.out0
net SW9X1_BlockPE4_in1_CONNECT.in7 SW9X1_BlockPE4_in1_CONNECT.out0
net SW9X1_BlockPE4_in1_CONNECT.in8 SW9X1_BlockPE4_in1_CONNECT.out0
net SW9X1_BlockPE4_in1_CONNECT.out0 BlockPE4.in1
net SW9X1_BlockPE3_in0_CONNECT.in0 SW9X1_BlockPE3_in0_CONNECT.out0
net SW9X1_BlockPE3_in0_CONNECT.in1 SW9X1_BlockPE3_in0_CONNECT.out0
net SW9X1_BlockPE3_in0_CONNECT.in2 SW9X1_BlockPE3_in0_CONNECT.out0
net SW9X1_BlockPE3_in0_CONNECT.in3 SW9X1_BlockPE3_in0_CONNECT.out0
net SW9X1_BlockPE3_in0_CONNECT.in4 SW9X1_BlockPE3_in0_CONNECT.out0
net SW9X1_BlockPE3_in0_CONNECT.in5 SW9X1_BlockPE3_in0_CONNECT.out0
net SW9X1_BlockPE3_in0_CONNECT.in6 SW9X1_BlockPE3_in0_CONNECT.out0
net SW9X1_BlockPE3_in0_CONNECT.in7 SW9X1_BlockPE3_in0_CONNECT.out0
net SW9X1_BlockPE3_in0_CONNECT.in8 SW9X1_BlockPE3_in0_CONNECT.out0
net SW9X1_BlockPE3_in0_CONNECT.out0 BlockPE3.in0
net SW9X1_BlockPE3_in1_CONNECT.in0 SW9X1_BlockPE3_in1_CONNECT.out0
net SW9X1_BlockPE3_in1_CONNECT.in1 SW9X1_BlockPE3_in1_CONNECT.out0
net SW9X1_BlockPE3_in1_CONNECT.in2 SW9X1_BlockPE3_in1_CONNECT.out0
net SW9X1_BlockPE3_in1_CONNECT.in3 SW9X1_BlockPE3_in1_CONNECT.out0
net SW9X1_BlockPE3_in1_CONNECT.in4 SW9X1_BlockPE3_in1_CONNECT.out0
net SW9X1_BlockPE3_in1_CONNECT.in5 SW9X1_BlockPE3_in1_CONNECT.out0
net SW9X1_BlockPE3_in1_CONNECT.in6 SW9X1_BlockPE3_in1_CONNECT.out0
net SW9X1_BlockPE3_in1_CONNECT.in7 SW9X1_BlockPE3_in1_CONNECT.out0
net SW9X1_BlockPE3_in1_CONNECT.in8 SW9X1_BlockPE3_in1_CONNECT.out0
net SW9X1_BlockPE3_in1_CONNECT.out0 BlockPE3.in1
net SW9X1_BlockPE1_in0_CONNECT.in0 SW9X1_BlockPE1_in0_CONNECT.out0
net SW9X1_BlockPE1_in0_CONNECT.in1 SW9X1_BlockPE1_in0_CONNECT.out0
net SW9X1_BlockPE1_in0_CONNECT.in2 SW9X1_BlockPE1_in0_CONNECT.out0
net SW9X1_BlockPE1_in0_CONNECT.in3 SW9X1_BlockPE1_in0_CONNECT.out0
net SW9X1_BlockPE1_in0_CONNECT.in4 SW9X1_BlockPE1_in0_CONNECT.out0
net SW9X1_BlockPE1_in0_CONNECT.in5 SW9X1_BlockPE1_in0_CONNECT.out0
net SW9X1_BlockPE1_in0_CONNECT.in6 SW9X1_BlockPE1_in0_CONNECT.out0
net SW9X1_BlockPE1_in0_CONNECT.in7 SW9X1_BlockPE1_in0_CONNECT.out0
net SW9X1_BlockPE1_in0_CONNECT.in8 SW9X1_BlockPE1_in0_CONNECT.out0
net SW9X1_BlockPE1_in0_CONNECT.out0 BlockPE1.in0
net SW9X1_BlockPE1_in1_CONNECT.in0 SW9X1_BlockPE1_in1_CONNECT.out0
net SW9X1_BlockPE1_in1_CONNECT.in1 SW9X1_BlockPE1_in1_CONNECT.out0
net SW9X1_BlockPE1_in1_CONNECT.in2 SW9X1_BlockPE1_in1_CONNECT.out0
net SW9X1_BlockPE1_in1_CONNECT.in3 SW9X1_BlockPE1_in1_CONNECT.out0
net SW9X1_BlockPE1_in1_CONNECT.in4 SW9X1_BlockPE1_in1_CONNECT.out0
net SW9X1_BlockPE1_in1_CONNECT.in5 SW9X1_BlockPE1_in1_CONNECT.out0
net SW9X1_BlockPE1_in1_CONNECT.in6 SW9X1_BlockPE1_in1_CONNECT.out0
net SW9X1_BlockPE1_in1_CONNECT.in7 SW9X1_BlockPE1_in1_CONNECT.out0
net SW9X1_BlockPE1_in1_CONNECT.in8 SW9X1_BlockPE1_in1_CONNECT.out0
net SW9X1_BlockPE1_in1_CONNECT.out0 BlockPE1.in1
net SW6X1_BlockPE13_in0_CONNECT.in0 SW6X1_BlockPE13_in0_CONNECT.out0
net SW6X1_BlockPE13_in0_CONNECT.in1 SW6X1_BlockPE13_in0_CONNECT.out0
net SW6X1_BlockPE13_in0_CONNECT.in2 SW6X1_BlockPE13_in0_CONNECT.out0
net SW6X1_BlockPE13_in0_CONNECT.in3 SW6X1_BlockPE13_in0_CONNECT.out0
net SW6X1_BlockPE13_in0_CONNECT.in4 SW6X1_BlockPE13_in0_CONNECT.out0
net SW6X1_BlockPE13_in0_CONNECT.in5 SW6X1_BlockPE13_in0_CONNECT.out0
net SW6X1_BlockPE13_in0_CONNECT.out0 BlockPE13.in0
net SW6X1_BlockPE13_in1_CONNECT.in0 SW6X1_BlockPE13_in1_CONNECT.out0
net SW6X1_BlockPE13_in1_CONNECT.in1 SW6X1_BlockPE13_in1_CONNECT.out0
net SW6X1_BlockPE13_in1_CONNECT.in2 SW6X1_BlockPE13_in1_CONNECT.out0
net SW6X1_BlockPE13_in1_CONNECT.in3 SW6X1_BlockPE13_in1_CONNECT.out0
net SW6X1_BlockPE13_in1_CONNECT.in4 SW6X1_BlockPE13_in1_CONNECT.out0
net SW6X1_BlockPE13_in1_CONNECT.in5 SW6X1_BlockPE13_in1_CONNECT.out0
net SW6X1_BlockPE13_in1_CONNECT.out0 BlockPE13.in1
net SW7X1_BlockPE5_in0_CONNECT.in0 SW7X1_BlockPE5_in0_CONNECT.out0
net SW7X1_BlockPE5_in0_CONNECT.in1 SW7X1_BlockPE5_in0_CONNECT.out0
net SW7X1_BlockPE5_in0_CONNECT.in2 SW7X1_BlockPE5_in0_CONNECT.out0
net SW7X1_BlockPE5_in0_CONNECT.in3 SW7X1_BlockPE5_in0_CONNECT.out0
net SW7X1_BlockPE5_in0_CONNECT.in4 SW7X1_BlockPE5_in0_CONNECT.out0
net SW7X1_BlockPE5_in0_CONNECT.in5 SW7X1_BlockPE5_in0_CONNECT.out0
net SW7X1_BlockPE5_in0_CONNECT.in6 SW7X1_BlockPE5_in0_CONNECT.out0
net SW7X1_BlockPE5_in0_CONNECT.out0 BlockPE5.in0
net SW7X1_BlockPE5_in1_CONNECT.in0 SW7X1_BlockPE5_in1_CONNECT.out0
net SW7X1_BlockPE5_in1_CONNECT.in1 SW7X1_BlockPE5_in1_CONNECT.out0
net SW7X1_BlockPE5_in1_CONNECT.in2 SW7X1_BlockPE5_in1_CONNECT.out0
net SW7X1_BlockPE5_in1_CONNECT.in3 SW7X1_BlockPE5_in1_CONNECT.out0
net SW7X1_BlockPE5_in1_CONNECT.in4 SW7X1_BlockPE5_in1_CONNECT.out0
net SW7X1_BlockPE5_in1_CONNECT.in5 SW7X1_BlockPE5_in1_CONNECT.out0
net SW7X1_BlockPE5_in1_CONNECT.in6 SW7X1_BlockPE5_in1_CONNECT.out0
net SW7X1_BlockPE5_in1_CONNECT.out0 BlockPE5.in1
net SW8X1_BlockPE0_in0_CONNECT.in0 SW8X1_BlockPE0_in0_CONNECT.out0
net SW8X1_BlockPE0_in0_CONNECT.in1 SW8X1_BlockPE0_in0_CONNECT.out0
net SW8X1_BlockPE0_in0_CONNECT.in2 SW8X1_BlockPE0_in0_CONNECT.out0
net SW8X1_BlockPE0_in0_CONNECT.in3 SW8X1_BlockPE0_in0_CONNECT.out0
net SW8X1_BlockPE0_in0_CONNECT.in4 SW8X1_BlockPE0_in0_CONNECT.out0
net SW8X1_BlockPE0_in0_CONNECT.in5 SW8X1_BlockPE0_in0_CONNECT.out0
net SW8X1_BlockPE0_in0_CONNECT.in6 SW8X1_BlockPE0_in0_CONNECT.out0
net SW8X1_BlockPE0_in0_CONNECT.in7 SW8X1_BlockPE0_in0_CONNECT.out0
net SW8X1_BlockPE0_in0_CONNECT.out0 BlockPE0.in0
net SW8X1_BlockPE0_in1_CONNECT.in0 SW8X1_BlockPE0_in1_CONNECT.out0
net SW8X1_BlockPE0_in1_CONNECT.in1 SW8X1_BlockPE0_in1_CONNECT.out0
net SW8X1_BlockPE0_in1_CONNECT.in2 SW8X1_BlockPE0_in1_CONNECT.out0
net SW8X1_BlockPE0_in1_CONNECT.in3 SW8X1_BlockPE0_in1_CONNECT.out0
net SW8X1_BlockPE0_in1_CONNECT.in4 SW8X1_BlockPE0_in1_CONNECT.out0
net SW8X1_BlockPE0_in1_CONNECT.in5 SW8X1_BlockPE0_in1_CONNECT.out0
net SW8X1_BlockPE0_in1_CONNECT.in6 SW8X1_BlockPE0_in1_CONNECT.out0
net SW8X1_BlockPE0_in1_CONNECT.in7 SW8X1_BlockPE0_in1_CONNECT.out0
net SW8X1_BlockPE0_in1_CONNECT.out0 BlockPE0.in1
net SW7X1_BlockPE2_in0_CONNECT.in0 SW7X1_BlockPE2_in0_CONNECT.out0
net SW7X1_BlockPE2_in0_CONNECT.in1 SW7X1_BlockPE2_in0_CONNECT.out0
net SW7X1_BlockPE2_in0_CONNECT.in2 SW7X1_BlockPE2_in0_CONNECT.out0
net SW7X1_BlockPE2_in0_CONNECT.in3 SW7X1_BlockPE2_in0_CONNECT.out0
net SW7X1_BlockPE2_in0_CONNECT.in4 SW7X1_BlockPE2_in0_CONNECT.out0
net SW7X1_BlockPE2_in0_CONNECT.in5 SW7X1_BlockPE2_in0_CONNECT.out0
net SW7X1_BlockPE2_in0_CONNECT.in6 SW7X1_BlockPE2_in0_CONNECT.out0
net SW7X1_BlockPE2_in0_CONNECT.out0 BlockPE2.in0
net SW7X1_BlockPE2_in1_CONNECT.in0 SW7X1_BlockPE2_in1_CONNECT.out0
net SW7X1_BlockPE2_in1_CONNECT.in1 SW7X1_BlockPE2_in1_CONNECT.out0
net SW7X1_BlockPE2_in1_CONNECT.in2 SW7X1_BlockPE2_in1_CONNECT.out0
net SW7X1_BlockPE2_in1_CONNECT.in3 SW7X1_BlockPE2_in1_CONNECT.out0
net SW7X1_BlockPE2_in1_CONNECT.in4 SW7X1_BlockPE2_in1_CONNECT.out0
net SW7X1_BlockPE2_in1_CONNECT.in5 SW7X1_BlockPE2_in1_CONNECT.out0
net SW7X1_BlockPE2_in1_CONNECT.in6 SW7X1_BlockPE2_in1_CONNECT.out0
net SW7X1_BlockPE2_in1_CONNECT.out0 BlockPE2.in1
net SW7X1_BlockPE14_in0_CONNECT.in0 SW7X1_BlockPE14_in0_CONNECT.out0
net SW7X1_BlockPE14_in0_CONNECT.in1 SW7X1_BlockPE14_in0_CONNECT.out0
net SW7X1_BlockPE14_in0_CONNECT.in2 SW7X1_BlockPE14_in0_CONNECT.out0
net SW7X1_BlockPE14_in0_CONNECT.in3 SW7X1_BlockPE14_in0_CONNECT.out0
net SW7X1_BlockPE14_in0_CONNECT.in4 SW7X1_BlockPE14_in0_CONNECT.out0
net SW7X1_BlockPE14_in0_CONNECT.in5 SW7X1_BlockPE14_in0_CONNECT.out0
net SW7X1_BlockPE14_in0_CONNECT.in6 SW7X1_BlockPE14_in0_CONNECT.out0
net SW7X1_BlockPE14_in0_CONNECT.out0 BlockPE14.in0
net SW7X1_BlockPE14_in1_CONNECT.in0 SW7X1_BlockPE14_in1_CONNECT.out0
net SW7X1_BlockPE14_in1_CONNECT.in1 SW7X1_BlockPE14_in1_CONNECT.out0
net SW7X1_BlockPE14_in1_CONNECT.in2 SW7X1_BlockPE14_in1_CONNECT.out0
net SW7X1_BlockPE14_in1_CONNECT.in3 SW7X1_BlockPE14_in1_CONNECT.out0
net SW7X1_BlockPE14_in1_CONNECT.in4 SW7X1_BlockPE14_in1_CONNECT.out0
net SW7X1_BlockPE14_in1_CONNECT.in5 SW7X1_BlockPE14_in1_CONNECT.out0
net SW7X1_BlockPE14_in1_CONNECT.in6 SW7X1_BlockPE14_in1_CONNECT.out0
net SW7X1_BlockPE14_in1_CONNECT.out0 BlockPE14.in1
net SW8X1_BlockPE6_in0_CONNECT.in0 SW8X1_BlockPE6_in0_CONNECT.out0
net SW8X1_BlockPE6_in0_CONNECT.in1 SW8X1_BlockPE6_in0_CONNECT.out0
net SW8X1_BlockPE6_in0_CONNECT.in2 SW8X1_BlockPE6_in0_CONNECT.out0
net SW8X1_BlockPE6_in0_CONNECT.in3 SW8X1_BlockPE6_in0_CONNECT.out0
net SW8X1_BlockPE6_in0_CONNECT.in4 SW8X1_BlockPE6_in0_CONNECT.out0
net SW8X1_BlockPE6_in0_CONNECT.in5 SW8X1_BlockPE6_in0_CONNECT.out0
net SW8X1_BlockPE6_in0_CONNECT.in6 SW8X1_BlockPE6_in0_CONNECT.out0
net SW8X1_BlockPE6_in0_CONNECT.in7 SW8X1_BlockPE6_in0_CONNECT.out0
net SW8X1_BlockPE6_in0_CONNECT.out0 BlockPE6.in0
net SW8X1_BlockPE6_in1_CONNECT.in0 SW8X1_BlockPE6_in1_CONNECT.out0
net SW8X1_BlockPE6_in1_CONNECT.in1 SW8X1_BlockPE6_in1_CONNECT.out0
net SW8X1_BlockPE6_in1_CONNECT.in2 SW8X1_BlockPE6_in1_CONNECT.out0
net SW8X1_BlockPE6_in1_CONNECT.in3 SW8X1_BlockPE6_in1_CONNECT.out0
net SW8X1_BlockPE6_in1_CONNECT.in4 SW8X1_BlockPE6_in1_CONNECT.out0
net SW8X1_BlockPE6_in1_CONNECT.in5 SW8X1_BlockPE6_in1_CONNECT.out0
net SW8X1_BlockPE6_in1_CONNECT.in6 SW8X1_BlockPE6_in1_CONNECT.out0
net SW8X1_BlockPE6_in1_CONNECT.in7 SW8X1_BlockPE6_in1_CONNECT.out0
net SW8X1_BlockPE6_in1_CONNECT.out0 BlockPE6.in1
net SW8X1_BlockPE15_in0_CONNECT.in0 SW8X1_BlockPE15_in0_CONNECT.out0
net SW8X1_BlockPE15_in0_CONNECT.in1 SW8X1_BlockPE15_in0_CONNECT.out0
net SW8X1_BlockPE15_in0_CONNECT.in2 SW8X1_BlockPE15_in0_CONNECT.out0
net SW8X1_BlockPE15_in0_CONNECT.in3 SW8X1_BlockPE15_in0_CONNECT.out0
net SW8X1_BlockPE15_in0_CONNECT.in4 SW8X1_BlockPE15_in0_CONNECT.out0
net SW8X1_BlockPE15_in0_CONNECT.in5 SW8X1_BlockPE15_in0_CONNECT.out0
net SW8X1_BlockPE15_in0_CONNECT.in6 SW8X1_BlockPE15_in0_CONNECT.out0
net SW8X1_BlockPE15_in0_CONNECT.in7 SW8X1_BlockPE15_in0_CONNECT.out0
net SW8X1_BlockPE15_in0_CONNECT.out0 BlockPE15.in0
net SW8X1_BlockPE15_in1_CONNECT.in0 SW8X1_BlockPE15_in1_CONNECT.out0
net SW8X1_BlockPE15_in1_CONNECT.in1 SW8X1_BlockPE15_in1_CONNECT.out0
net SW8X1_BlockPE15_in1_CONNECT.in2 SW8X1_BlockPE15_in1_CONNECT.out0
net SW8X1_BlockPE15_in1_CONNECT.in3 SW8X1_BlockPE15_in1_CONNECT.out0
net SW8X1_BlockPE15_in1_CONNECT.in4 SW8X1_BlockPE15_in1_CONNECT.out0
net SW8X1_BlockPE15_in1_CONNECT.in5 SW8X1_BlockPE15_in1_CONNECT.out0
net SW8X1_BlockPE15_in1_CONNECT.in6 SW8X1_BlockPE15_in1_CONNECT.out0
net SW8X1_BlockPE15_in1_CONNECT.in7 SW8X1_BlockPE15_in1_CONNECT.out0
net SW8X1_BlockPE15_in1_CONNECT.out0 BlockPE15.in1
net SW9X1_BlockPE7_in0_CONNECT.in0 SW9X1_BlockPE7_in0_CONNECT.out0
net SW9X1_BlockPE7_in0_CONNECT.in1 SW9X1_BlockPE7_in0_CONNECT.out0
net SW9X1_BlockPE7_in0_CONNECT.in2 SW9X1_BlockPE7_in0_CONNECT.out0
net SW9X1_BlockPE7_in0_CONNECT.in3 SW9X1_BlockPE7_in0_CONNECT.out0
net SW9X1_BlockPE7_in0_CONNECT.in4 SW9X1_BlockPE7_in0_CONNECT.out0
net SW9X1_BlockPE7_in0_CONNECT.in5 SW9X1_BlockPE7_in0_CONNECT.out0
net SW9X1_BlockPE7_in0_CONNECT.in6 SW9X1_BlockPE7_in0_CONNECT.out0
net SW9X1_BlockPE7_in0_CONNECT.in7 SW9X1_BlockPE7_in0_CONNECT.out0
net SW9X1_BlockPE7_in0_CONNECT.in8 SW9X1_BlockPE7_in0_CONNECT.out0
net SW9X1_BlockPE7_in0_CONNECT.out0 BlockPE7.in0
net SW9X1_BlockPE7_in1_CONNECT.in0 SW9X1_BlockPE7_in1_CONNECT.out0
net SW9X1_BlockPE7_in1_CONNECT.in1 SW9X1_BlockPE7_in1_CONNECT.out0
net SW9X1_BlockPE7_in1_CONNECT.in2 SW9X1_BlockPE7_in1_CONNECT.out0
net SW9X1_BlockPE7_in1_CONNECT.in3 SW9X1_BlockPE7_in1_CONNECT.out0
net SW9X1_BlockPE7_in1_CONNECT.in4 SW9X1_BlockPE7_in1_CONNECT.out0
net SW9X1_BlockPE7_in1_CONNECT.in5 SW9X1_BlockPE7_in1_CONNECT.out0
net SW9X1_BlockPE7_in1_CONNECT.in6 SW9X1_BlockPE7_in1_CONNECT.out0
net SW9X1_BlockPE7_in1_CONNECT.in7 SW9X1_BlockPE7_in1_CONNECT.out0
net SW9X1_BlockPE7_in1_CONNECT.in8 SW9X1_BlockPE7_in1_CONNECT.out0
net SW9X1_BlockPE7_in1_CONNECT.out0 BlockPE7.in1
net SW8X1_BlockPE8_in0_CONNECT.in0 SW8X1_BlockPE8_in0_CONNECT.out0
net SW8X1_BlockPE8_in0_CONNECT.in1 SW8X1_BlockPE8_in0_CONNECT.out0
net SW8X1_BlockPE8_in0_CONNECT.in2 SW8X1_BlockPE8_in0_CONNECT.out0
net SW8X1_BlockPE8_in0_CONNECT.in3 SW8X1_BlockPE8_in0_CONNECT.out0
net SW8X1_BlockPE8_in0_CONNECT.in4 SW8X1_BlockPE8_in0_CONNECT.out0
net SW8X1_BlockPE8_in0_CONNECT.in5 SW8X1_BlockPE8_in0_CONNECT.out0
net SW8X1_BlockPE8_in0_CONNECT.in6 SW8X1_BlockPE8_in0_CONNECT.out0
net SW8X1_BlockPE8_in0_CONNECT.in7 SW8X1_BlockPE8_in0_CONNECT.out0
net SW8X1_BlockPE8_in0_CONNECT.out0 BlockPE8.in0
net SW8X1_BlockPE8_in1_CONNECT.in0 SW8X1_BlockPE8_in1_CONNECT.out0
net SW8X1_BlockPE8_in1_CONNECT.in1 SW8X1_BlockPE8_in1_CONNECT.out0
net SW8X1_BlockPE8_in1_CONNECT.in2 SW8X1_BlockPE8_in1_CONNECT.out0
net SW8X1_BlockPE8_in1_CONNECT.in3 SW8X1_BlockPE8_in1_CONNECT.out0
net SW8X1_BlockPE8_in1_CONNECT.in4 SW8X1_BlockPE8_in1_CONNECT.out0
net SW8X1_BlockPE8_in1_CONNECT.in5 SW8X1_BlockPE8_in1_CONNECT.out0
net SW8X1_BlockPE8_in1_CONNECT.in6 SW8X1_BlockPE8_in1_CONNECT.out0
net SW8X1_BlockPE8_in1_CONNECT.in7 SW8X1_BlockPE8_in1_CONNECT.out0
net SW8X1_BlockPE8_in1_CONNECT.out0 BlockPE8.in1
net SW9X1_BlockPE9_in0_CONNECT.in0 SW9X1_BlockPE9_in0_CONNECT.out0
net SW9X1_BlockPE9_in0_CONNECT.in1 SW9X1_BlockPE9_in0_CONNECT.out0
net SW9X1_BlockPE9_in0_CONNECT.in2 SW9X1_BlockPE9_in0_CONNECT.out0
net SW9X1_BlockPE9_in0_CONNECT.in3 SW9X1_BlockPE9_in0_CONNECT.out0
net SW9X1_BlockPE9_in0_CONNECT.in4 SW9X1_BlockPE9_in0_CONNECT.out0
net SW9X1_BlockPE9_in0_CONNECT.in5 SW9X1_BlockPE9_in0_CONNECT.out0
net SW9X1_BlockPE9_in0_CONNECT.in6 SW9X1_BlockPE9_in0_CONNECT.out0
net SW9X1_BlockPE9_in0_CONNECT.in7 SW9X1_BlockPE9_in0_CONNECT.out0
net SW9X1_BlockPE9_in0_CONNECT.in8 SW9X1_BlockPE9_in0_CONNECT.out0
net SW9X1_BlockPE9_in0_CONNECT.out0 BlockPE9.in0
net SW9X1_BlockPE9_in1_CONNECT.in0 SW9X1_BlockPE9_in1_CONNECT.out0
net SW9X1_BlockPE9_in1_CONNECT.in1 SW9X1_BlockPE9_in1_CONNECT.out0
net SW9X1_BlockPE9_in1_CONNECT.in2 SW9X1_BlockPE9_in1_CONNECT.out0
net SW9X1_BlockPE9_in1_CONNECT.in3 SW9X1_BlockPE9_in1_CONNECT.out0
net SW9X1_BlockPE9_in1_CONNECT.in4 SW9X1_BlockPE9_in1_CONNECT.out0
net SW9X1_BlockPE9_in1_CONNECT.in5 SW9X1_BlockPE9_in1_CONNECT.out0
net SW9X1_BlockPE9_in1_CONNECT.in6 SW9X1_BlockPE9_in1_CONNECT.out0
net SW9X1_BlockPE9_in1_CONNECT.in7 SW9X1_BlockPE9_in1_CONNECT.out0
net SW9X1_BlockPE9_in1_CONNECT.in8 SW9X1_BlockPE9_in1_CONNECT.out0
net SW9X1_BlockPE9_in1_CONNECT.out0 BlockPE9.in1
net SW7X1_BlockPE10_in0_CONNECT.in0 SW7X1_BlockPE10_in0_CONNECT.out0
net SW7X1_BlockPE10_in0_CONNECT.in1 SW7X1_BlockPE10_in0_CONNECT.out0
net SW7X1_BlockPE10_in0_CONNECT.in2 SW7X1_BlockPE10_in0_CONNECT.out0
net SW7X1_BlockPE10_in0_CONNECT.in3 SW7X1_BlockPE10_in0_CONNECT.out0
net SW7X1_BlockPE10_in0_CONNECT.in4 SW7X1_BlockPE10_in0_CONNECT.out0
net SW7X1_BlockPE10_in0_CONNECT.in5 SW7X1_BlockPE10_in0_CONNECT.out0
net SW7X1_BlockPE10_in0_CONNECT.in6 SW7X1_BlockPE10_in0_CONNECT.out0
net SW7X1_BlockPE10_in0_CONNECT.out0 BlockPE10.in0
net SW7X1_BlockPE10_in1_CONNECT.in0 SW7X1_BlockPE10_in1_CONNECT.out0
net SW7X1_BlockPE10_in1_CONNECT.in1 SW7X1_BlockPE10_in1_CONNECT.out0
net SW7X1_BlockPE10_in1_CONNECT.in2 SW7X1_BlockPE10_in1_CONNECT.out0
net SW7X1_BlockPE10_in1_CONNECT.in3 SW7X1_BlockPE10_in1_CONNECT.out0
net SW7X1_BlockPE10_in1_CONNECT.in4 SW7X1_BlockPE10_in1_CONNECT.out0
net SW7X1_BlockPE10_in1_CONNECT.in5 SW7X1_BlockPE10_in1_CONNECT.out0
net SW7X1_BlockPE10_in1_CONNECT.in6 SW7X1_BlockPE10_in1_CONNECT.out0
net SW7X1_BlockPE10_in1_CONNECT.out0 BlockPE10.in1
net SW9X1_BlockPE11_in0_CONNECT.in0 SW9X1_BlockPE11_in0_CONNECT.out0
net SW9X1_BlockPE11_in0_CONNECT.in1 SW9X1_BlockPE11_in0_CONNECT.out0
net SW9X1_BlockPE11_in0_CONNECT.in2 SW9X1_BlockPE11_in0_CONNECT.out0
net SW9X1_BlockPE11_in0_CONNECT.in3 SW9X1_BlockPE11_in0_CONNECT.out0
net SW9X1_BlockPE11_in0_CONNECT.in4 SW9X1_BlockPE11_in0_CONNECT.out0
net SW9X1_BlockPE11_in0_CONNECT.in5 SW9X1_BlockPE11_in0_CONNECT.out0
net SW9X1_BlockPE11_in0_CONNECT.in6 SW9X1_BlockPE11_in0_CONNECT.out0
net SW9X1_BlockPE11_in0_CONNECT.in7 SW9X1_BlockPE11_in0_CONNECT.out0
net SW9X1_BlockPE11_in0_CONNECT.in8 SW9X1_BlockPE11_in0_CONNECT.out0
net SW9X1_BlockPE11_in0_CONNECT.out0 BlockPE11.in0
net SW9X1_BlockPE11_in1_CONNECT.in0 SW9X1_BlockPE11_in1_CONNECT.out0
net SW9X1_BlockPE11_in1_CONNECT.in1 SW9X1_BlockPE11_in1_CONNECT.out0
net SW9X1_BlockPE11_in1_CONNECT.in2 SW9X1_BlockPE11_in1_CONNECT.out0
net SW9X1_BlockPE11_in1_CONNECT.in3 SW9X1_BlockPE11_in1_CONNECT.out0
net SW9X1_BlockPE11_in1_CONNECT.in4 SW9X1_BlockPE11_in1_CONNECT.out0
net SW9X1_BlockPE11_in1_CONNECT.in5 SW9X1_BlockPE11_in1_CONNECT.out0
net SW9X1_BlockPE11_in1_CONNECT.in6 SW9X1_BlockPE11_in1_CONNECT.out0
net SW9X1_BlockPE11_in1_CONNECT.in7 SW9X1_BlockPE11_in1_CONNECT.out0
net SW9X1_BlockPE11_in1_CONNECT.in8 SW9X1_BlockPE11_in1_CONNECT.out0
net SW9X1_BlockPE11_in1_CONNECT.out0 BlockPE11.in1
net SW1X1_BlockIO0_in0_CONNECT.in0 SW1X1_BlockIO0_in0_CONNECT.out0
net SW1X1_BlockIO0_in0_CONNECT.out0 BlockIO0.in0
net SW1X1_BlockIO0_in1_CONNECT.in0 SW1X1_BlockIO0_in1_CONNECT.out0
net SW1X1_BlockIO0_in1_CONNECT.out0 BlockIO0.in1
net SW1X1_BlockIO1_in0_CONNECT.in0 SW1X1_BlockIO1_in0_CONNECT.out0
net SW1X1_BlockIO1_in0_CONNECT.out0 BlockIO1.in0
net SW1X1_BlockIO1_in1_CONNECT.in0 SW1X1_BlockIO1_in1_CONNECT.out0
net SW1X1_BlockIO1_in1_CONNECT.out0 BlockIO1.in1
net SW1X1_BlockIO2_in0_CONNECT.in0 SW1X1_BlockIO2_in0_CONNECT.out0
net SW1X1_BlockIO2_in0_CONNECT.out0 BlockIO2.in0
net SW1X1_BlockIO2_in1_CONNECT.in0 SW1X1_BlockIO2_in1_CONNECT.out0
net SW1X1_BlockIO2_in1_CONNECT.out0 BlockIO2.in1
net SW1X1_BlockIO3_in0_CONNECT.in0 SW1X1_BlockIO3_in0_CONNECT.out0
net SW1X1_BlockIO3_in0_CONNECT.out0 BlockIO3.in0
net SW1X1_BlockIO3_in1_CONNECT.in0 SW1X1_BlockIO3_in1_CONNECT.out0
net SW1X1_BlockIO3_in1_CONNECT.out0 BlockIO3.in1
net SW1X1_BlockIO4_in0_CONNECT.in0 SW1X1_BlockIO4_in0_CONNECT.out0
net SW1X1_BlockIO4_in0_CONNECT.out0 BlockIO4.in0
net SW1X1_BlockIO4_in1_CONNECT.in0 SW1X1_BlockIO4_in1_CONNECT.out0
net SW1X1_BlockIO4_in1_CONNECT.out0 BlockIO4.in1
net SW1X1_BlockIO5_in0_CONNECT.in0 SW1X1_BlockIO5_in0_CONNECT.out0
net SW1X1_BlockIO5_in0_CONNECT.out0 BlockIO5.in0
net SW1X1_BlockIO5_in1_CONNECT.in0 SW1X1_BlockIO5_in1_CONNECT.out0
net SW1X1_BlockIO5_in1_CONNECT.out0 BlockIO5.in1
net SW1X1_BlockIO6_in0_CONNECT.in0 SW1X1_BlockIO6_in0_CONNECT.out0
net SW1X1_BlockIO6_in0_CONNECT.out0 BlockIO6.in0
net SW1X1_BlockIO6_in1_CONNECT.in0 SW1X1_BlockIO6_in1_CONNECT.out0
net SW1X1_BlockIO6_in1_CONNECT.out0 BlockIO6.in1
net SW1X1_BlockIO7_in0_CONNECT.in0 SW1X1_BlockIO7_in0_CONNECT.out0
net SW1X1_BlockIO7_in0_CONNECT.out0 BlockIO7.in0
net SW1X1_BlockIO7_in1_CONNECT.in0 SW1X1_BlockIO7_in1_CONNECT.out0
net SW1X1_BlockIO7_in1_CONNECT.out0 BlockIO7.in1
net SW1X1_BlockIO8_in0_CONNECT.in0 SW1X1_BlockIO8_in0_CONNECT.out0
net SW1X1_BlockIO8_in0_CONNECT.out0 BlockIO8.in0
net SW1X1_BlockIO8_in1_CONNECT.in0 SW1X1_BlockIO8_in1_CONNECT.out0
net SW1X1_BlockIO8_in1_CONNECT.out0 BlockIO8.in1
net SW1X1_BlockIO9_in0_CONNECT.in0 SW1X1_BlockIO9_in0_CONNECT.out0
net SW1X1_BlockIO9_in0_CONNECT.out0 BlockIO9.in0
net SW1X1_BlockIO9_in1_CONNECT.in0 SW1X1_BlockIO9_in1_CONNECT.out0
net SW1X1_BlockIO9_in1_CONNECT.out0 BlockIO9.in1
net SW1X1_BlockIO10_in0_CONNECT.in0 SW1X1_BlockIO10_in0_CONNECT.out0
net SW1X1_BlockIO10_in0_CONNECT.out0 BlockIO10.in0
net SW1X1_BlockIO10_in1_CONNECT.in0 SW1X1_BlockIO10_in1_CONNECT.out0
net SW1X1_BlockIO10_in1_CONNECT.out0 BlockIO10.in1
net SW1X1_BlockIO11_in0_CONNECT.in0 SW1X1_BlockIO11_in0_CONNECT.out0
net SW1X1_BlockIO11_in0_CONNECT.out0 BlockIO11.in0
net SW1X1_BlockIO11_in1_CONNECT.in0 SW1X1_BlockIO11_in1_CONNECT.out0
net SW1X1_BlockIO11_in1_CONNECT.out0 BlockIO11.in1
net SW1X1_BlockMEM0_in0_CONNECT.in0 SW1X1_BlockMEM0_in0_CONNECT.out0
net SW1X1_BlockMEM0_in0_CONNECT.out0 BlockMEM0.in0
net SW1X1_BlockMEM0_in1_CONNECT.in0 SW1X1_BlockMEM0_in1_CONNECT.out0
net SW1X1_BlockMEM0_in1_CONNECT.out0 BlockMEM0.in1
net SW1X1_BlockMEM4_in0_CONNECT.in0 SW1X1_BlockMEM4_in0_CONNECT.out0
net SW1X1_BlockMEM4_in0_CONNECT.out0 BlockMEM4.in0
net SW1X1_BlockMEM4_in1_CONNECT.in0 SW1X1_BlockMEM4_in1_CONNECT.out0
net SW1X1_BlockMEM4_in1_CONNECT.out0 BlockMEM4.in1
net SW1X1_BlockMEM1_in0_CONNECT.in0 SW1X1_BlockMEM1_in0_CONNECT.out0
net SW1X1_BlockMEM1_in0_CONNECT.out0 BlockMEM1.in0
net SW1X1_BlockMEM1_in1_CONNECT.in0 SW1X1_BlockMEM1_in1_CONNECT.out0
net SW1X1_BlockMEM1_in1_CONNECT.out0 BlockMEM1.in1
net SW1X1_BlockMEM5_in0_CONNECT.in0 SW1X1_BlockMEM5_in0_CONNECT.out0
net SW1X1_BlockMEM5_in0_CONNECT.out0 BlockMEM5.in0
net SW1X1_BlockMEM5_in1_CONNECT.in0 SW1X1_BlockMEM5_in1_CONNECT.out0
net SW1X1_BlockMEM5_in1_CONNECT.out0 BlockMEM5.in1
net SW1X1_BlockMEM2_in0_CONNECT.in0 SW1X1_BlockMEM2_in0_CONNECT.out0
net SW1X1_BlockMEM2_in0_CONNECT.out0 BlockMEM2.in0
net SW1X1_BlockMEM2_in1_CONNECT.in0 SW1X1_BlockMEM2_in1_CONNECT.out0
net SW1X1_BlockMEM2_in1_CONNECT.out0 BlockMEM2.in1
net SW1X1_BlockMEM6_in0_CONNECT.in0 SW1X1_BlockMEM6_in0_CONNECT.out0
net SW1X1_BlockMEM6_in0_CONNECT.out0 BlockMEM6.in0
net SW1X1_BlockMEM6_in1_CONNECT.in0 SW1X1_BlockMEM6_in1_CONNECT.out0
net SW1X1_BlockMEM6_in1_CONNECT.out0 BlockMEM6.in1
net SW1X1_BlockMEM3_in0_CONNECT.in0 SW1X1_BlockMEM3_in0_CONNECT.out0
net SW1X1_BlockMEM3_in0_CONNECT.out0 BlockMEM3.in0
net SW1X1_BlockMEM3_in1_CONNECT.in0 SW1X1_BlockMEM3_in1_CONNECT.out0
net SW1X1_BlockMEM3_in1_CONNECT.out0 BlockMEM3.in1
net SW1X1_BlockMEM7_in0_CONNECT.in0 SW1X1_BlockMEM7_in0_CONNECT.out0
net SW1X1_BlockMEM7_in0_CONNECT.out0 BlockMEM7.in0
net SW1X1_BlockMEM7_in1_CONNECT.in0 SW1X1_BlockMEM7_in1_CONNECT.out0
net SW1X1_BlockMEM7_in1_CONNECT.out0 BlockMEM7.in1
net BlockPE0.in0 BlockPE0.SW_INPORT_FU.in0
net BlockPE0.in1 BlockPE0.SW_INPORT_FU.in1
net BlockPE0.out0 SW8X1_BlockPE12_in0_CONNECT.in0
net BlockPE0.out0 SW8X1_BlockPE12_in1_CONNECT.in0
net BlockPE0.out0 SW9X1_BlockPE4_in0_CONNECT.in0
net BlockPE0.out0 SW9X1_BlockPE4_in1_CONNECT.in0
net BlockPE0.out0 SW9X1_BlockPE3_in0_CONNECT.in0
net BlockPE0.out0 SW9X1_BlockPE3_in1_CONNECT.in0
net BlockPE0.out0 SW9X1_BlockPE1_in0_CONNECT.in0
net BlockPE0.out0 SW9X1_BlockPE1_in1_CONNECT.in0
net BlockPE0.out0 SW1X1_BlockIO0_in0_CONNECT.in0
net BlockPE0.out0 SW1X1_BlockIO0_in1_CONNECT.in0
net BlockPE0.out0 SW1X1_BlockMEM0_in0_CONNECT.in0
net BlockPE0.out0 SW1X1_BlockMEM0_in1_CONNECT.in0
net BlockPE0.ALU0 BlockPE0.ALU0.out0
net BlockPE0.ALU0.in0 BlockPE0.ALU0
net BlockPE0.ALU0.in1 BlockPE0.ALU0
net BlockPE0.ALU0.out0 BlockPE0.SW_INPORT_FU.in2
net BlockPE0.ALU0.out0 BlockPE0.SW_FU_OUTPORT.in0
net BlockPE0.MEM0 BlockPE0.MEM0.out0
net BlockPE0.MEM0.in0 BlockPE0.MEM0
net BlockPE0.MEM0.in1 BlockPE0.MEM0
net BlockPE0.MEM0.in2 BlockPE0.MEM0
net BlockPE0.MEM0.out0 BlockPE0.SW_INPORT_FU.in3
net BlockPE0.MEM0.out0 BlockPE0.SW_FU_OUTPORT.in1
net BlockPE0.SW_INPORT_FU.in0 BlockPE0.SW_INPORT_FU.out0
net BlockPE0.SW_INPORT_FU.in0 BlockPE0.SW_INPORT_FU.out1
net BlockPE0.SW_INPORT_FU.in0 BlockPE0.SW_INPORT_FU.out2
net BlockPE0.SW_INPORT_FU.in0 BlockPE0.SW_INPORT_FU.out3
net BlockPE0.SW_INPORT_FU.in1 BlockPE0.SW_INPORT_FU.out0
net BlockPE0.SW_INPORT_FU.in1 BlockPE0.SW_INPORT_FU.out1
net BlockPE0.SW_INPORT_FU.in1 BlockPE0.SW_INPORT_FU.out2
net BlockPE0.SW_INPORT_FU.in1 BlockPE0.SW_INPORT_FU.out3
net BlockPE0.SW_INPORT_FU.in2 BlockPE0.SW_INPORT_FU.out0
net BlockPE0.SW_INPORT_FU.in2 BlockPE0.SW_INPORT_FU.out1
net BlockPE0.SW_INPORT_FU.in2 BlockPE0.SW_INPORT_FU.out2
net BlockPE0.SW_INPORT_FU.in2 BlockPE0.SW_INPORT_FU.out3
net BlockPE0.SW_INPORT_FU.in3 BlockPE0.SW_INPORT_FU.out0
net BlockPE0.SW_INPORT_FU.in3 BlockPE0.SW_INPORT_FU.out1
net BlockPE0.SW_INPORT_FU.in3 BlockPE0.SW_INPORT_FU.out2
net BlockPE0.SW_INPORT_FU.in3 BlockPE0.SW_INPORT_FU.out3
net BlockPE0.SW_INPORT_FU.out0 BlockPE0.ALU0.in0
net BlockPE0.SW_INPORT_FU.out1 BlockPE0.ALU0.in1
net BlockPE0.SW_INPORT_FU.out2 BlockPE0.MEM0.in0
net BlockPE0.SW_INPORT_FU.out3 BlockPE0.MEM0.in1
net BlockPE0.SW_FU_OUTPORT.in0 BlockPE0.SW_FU_OUTPORT.out0
net BlockPE0.SW_FU_OUTPORT.in1 BlockPE0.SW_FU_OUTPORT.out0
net BlockPE0.SW_FU_OUTPORT.out0 BlockPE0.out0
net BlockPE1.in0 BlockPE1.SW_INPORT_FU.in0
net BlockPE1.in1 BlockPE1.SW_INPORT_FU.in1
net BlockPE1.out0 SW8X1_BlockPE12_in0_CONNECT.in1
net BlockPE1.out0 SW8X1_BlockPE12_in1_CONNECT.in1
net BlockPE1.out0 SW9X1_BlockPE4_in0_CONNECT.in1
net BlockPE1.out0 SW9X1_BlockPE4_in1_CONNECT.in1
net BlockPE1.out0 SW6X1_BlockPE13_in0_CONNECT.in0
net BlockPE1.out0 SW6X1_BlockPE13_in1_CONNECT.in0
net BlockPE1.out0 SW7X1_BlockPE5_in0_CONNECT.in0
net BlockPE1.out0 SW7X1_BlockPE5_in1_CONNECT.in0
net BlockPE1.out0 SW8X1_BlockPE0_in0_CONNECT.in0
net BlockPE1.out0 SW8X1_BlockPE0_in1_CONNECT.in0
net BlockPE1.out0 SW7X1_BlockPE2_in0_CONNECT.in0
net BlockPE1.out0 SW7X1_BlockPE2_in1_CONNECT.in0
net BlockPE1.out0 SW7X1_BlockPE14_in0_CONNECT.in0
net BlockPE1.out0 SW7X1_BlockPE14_in1_CONNECT.in0
net BlockPE1.out0 SW8X1_BlockPE6_in0_CONNECT.in0
net BlockPE1.out0 SW8X1_BlockPE6_in1_CONNECT.in0
net BlockPE1.out0 SW1X1_BlockIO1_in0_CONNECT.in0
net BlockPE1.out0 SW1X1_BlockIO1_in1_CONNECT.in0
net BlockPE1.ALU0 BlockPE1.ALU0.out0
net BlockPE1.ALU0.in0 BlockPE1.ALU0
net BlockPE1.ALU0.in1 BlockPE1.ALU0
net BlockPE1.ALU0.out0 BlockPE1.SW_INPORT_FU.in2
net BlockPE1.ALU0.out0 BlockPE1.SW_FU_OUTPORT.in0
net BlockPE1.MEM0 BlockPE1.MEM0.out0
net BlockPE1.MEM0.in0 BlockPE1.MEM0
net BlockPE1.MEM0.in1 BlockPE1.MEM0
net BlockPE1.MEM0.in2 BlockPE1.MEM0
net BlockPE1.MEM0.out0 BlockPE1.SW_INPORT_FU.in3
net BlockPE1.MEM0.out0 BlockPE1.SW_FU_OUTPORT.in1
net BlockPE1.SW_INPORT_FU.in0 BlockPE1.SW_INPORT_FU.out0
net BlockPE1.SW_INPORT_FU.in0 BlockPE1.SW_INPORT_FU.out1
net BlockPE1.SW_INPORT_FU.in0 BlockPE1.SW_INPORT_FU.out2
net BlockPE1.SW_INPORT_FU.in0 BlockPE1.SW_INPORT_FU.out3
net BlockPE1.SW_INPORT_FU.in1 BlockPE1.SW_INPORT_FU.out0
net BlockPE1.SW_INPORT_FU.in1 BlockPE1.SW_INPORT_FU.out1
net BlockPE1.SW_INPORT_FU.in1 BlockPE1.SW_INPORT_FU.out2
net BlockPE1.SW_INPORT_FU.in1 BlockPE1.SW_INPORT_FU.out3
net BlockPE1.SW_INPORT_FU.in2 BlockPE1.SW_INPORT_FU.out0
net BlockPE1.SW_INPORT_FU.in2 BlockPE1.SW_INPORT_FU.out1
net BlockPE1.SW_INPORT_FU.in2 BlockPE1.SW_INPORT_FU.out2
net BlockPE1.SW_INPORT_FU.in2 BlockPE1.SW_INPORT_FU.out3
net BlockPE1.SW_INPORT_FU.in3 BlockPE1.SW_INPORT_FU.out0
net BlockPE1.SW_INPORT_FU.in3 BlockPE1.SW_INPORT_FU.out1
net BlockPE1.SW_INPORT_FU.in3 BlockPE1.SW_INPORT_FU.out2
net BlockPE1.SW_INPORT_FU.in3 BlockPE1.SW_INPORT_FU.out3
net BlockPE1.SW_INPORT_FU.out0 BlockPE1.ALU0.in0
net BlockPE1.SW_INPORT_FU.out1 BlockPE1.ALU0.in1
net BlockPE1.SW_INPORT_FU.out2 BlockPE1.MEM0.in0
net BlockPE1.SW_INPORT_FU.out3 BlockPE1.MEM0.in1
net BlockPE1.SW_FU_OUTPORT.in0 BlockPE1.SW_FU_OUTPORT.out0
net BlockPE1.SW_FU_OUTPORT.in1 BlockPE1.SW_FU_OUTPORT.out0
net BlockPE1.SW_FU_OUTPORT.out0 BlockPE1.out0
net BlockPE2.in0 BlockPE2.SW_INPORT_FU.in0
net BlockPE2.in1 BlockPE2.SW_INPORT_FU.in1
net BlockPE2.out0 SW9X1_BlockPE3_in0_CONNECT.in1
net BlockPE2.out0 SW9X1_BlockPE3_in1_CONNECT.in1
net BlockPE2.out0 SW9X1_BlockPE1_in0_CONNECT.in1
net BlockPE2.out0 SW9X1_BlockPE1_in1_CONNECT.in1
net BlockPE2.out0 SW7X1_BlockPE14_in0_CONNECT.in1
net BlockPE2.out0 SW7X1_BlockPE14_in1_CONNECT.in1
net BlockPE2.out0 SW8X1_BlockPE6_in0_CONNECT.in1
net BlockPE2.out0 SW8X1_BlockPE6_in1_CONNECT.in1
net BlockPE2.out0 SW1X1_BlockIO2_in0_CONNECT.in0
net BlockPE2.out0 SW1X1_BlockIO2_in1_CONNECT.in0
net BlockPE2.ALU0 BlockPE2.ALU0.out0
net BlockPE2.ALU0.in0 BlockPE2.ALU0
net BlockPE2.ALU0.in1 BlockPE2.ALU0
net BlockPE2.ALU0.out0 BlockPE2.SW_INPORT_FU.in2
net BlockPE2.ALU0.out0 BlockPE2.SW_FU_OUTPORT.in0
net BlockPE2.MEM0 BlockPE2.MEM0.out0
net BlockPE2.MEM0.in0 BlockPE2.MEM0
net BlockPE2.MEM0.in1 BlockPE2.MEM0
net BlockPE2.MEM0.in2 BlockPE2.MEM0
net BlockPE2.MEM0.out0 BlockPE2.SW_INPORT_FU.in3
net BlockPE2.MEM0.out0 BlockPE2.SW_FU_OUTPORT.in1
net BlockPE2.SW_INPORT_FU.in0 BlockPE2.SW_INPORT_FU.out0
net BlockPE2.SW_INPORT_FU.in0 BlockPE2.SW_INPORT_FU.out1
net BlockPE2.SW_INPORT_FU.in0 BlockPE2.SW_INPORT_FU.out2
net BlockPE2.SW_INPORT_FU.in0 BlockPE2.SW_INPORT_FU.out3
net BlockPE2.SW_INPORT_FU.in1 BlockPE2.SW_INPORT_FU.out0
net BlockPE2.SW_INPORT_FU.in1 BlockPE2.SW_INPORT_FU.out1
net BlockPE2.SW_INPORT_FU.in1 BlockPE2.SW_INPORT_FU.out2
net BlockPE2.SW_INPORT_FU.in1 BlockPE2.SW_INPORT_FU.out3
net BlockPE2.SW_INPORT_FU.in2 BlockPE2.SW_INPORT_FU.out0
net BlockPE2.SW_INPORT_FU.in2 BlockPE2.SW_INPORT_FU.out1
net BlockPE2.SW_INPORT_FU.in2 BlockPE2.SW_INPORT_FU.out2
net BlockPE2.SW_INPORT_FU.in2 BlockPE2.SW_INPORT_FU.out3
net BlockPE2.SW_INPORT_FU.in3 BlockPE2.SW_INPORT_FU.out0
net BlockPE2.SW_INPORT_FU.in3 BlockPE2.SW_INPORT_FU.out1
net BlockPE2.SW_INPORT_FU.in3 BlockPE2.SW_INPORT_FU.out2
net BlockPE2.SW_INPORT_FU.in3 BlockPE2.SW_INPORT_FU.out3
net BlockPE2.SW_INPORT_FU.out0 BlockPE2.ALU0.in0
net BlockPE2.SW_INPORT_FU.out1 BlockPE2.ALU0.in1
net BlockPE2.SW_INPORT_FU.out2 BlockPE2.MEM0.in0
net BlockPE2.SW_INPORT_FU.out3 BlockPE2.MEM0.in1
net BlockPE2.SW_FU_OUTPORT.in0 BlockPE2.SW_FU_OUTPORT.out0
net BlockPE2.SW_FU_OUTPORT.in1 BlockPE2.SW_FU_OUTPORT.out0
net BlockPE2.SW_FU_OUTPORT.out0 BlockPE2.out0
net BlockPE3.in0 BlockPE3.SW_INPORT_FU.in0
net BlockPE3.in1 BlockPE3.SW_INPORT_FU.in1
net BlockPE3.out0 SW8X1_BlockPE12_in0_CONNECT.in2
net BlockPE3.out0 SW8X1_BlockPE12_in1_CONNECT.in2
net BlockPE3.out0 SW9X1_BlockPE4_in0_CONNECT.in2
net BlockPE3.out0 SW9X1_BlockPE4_in1_CONNECT.in2
net BlockPE3.out0 SW8X1_BlockPE0_in0_CONNECT.in1
net BlockPE3.out0 SW8X1_BlockPE0_in1_CONNECT.in1
net BlockPE3.out0 SW7X1_BlockPE2_in0_CONNECT.in1
net BlockPE3.out0 SW7X1_BlockPE2_in1_CONNECT.in1
net BlockPE3.out0 SW7X1_BlockPE14_in0_CONNECT.in2
net BlockPE3.out0 SW7X1_BlockPE14_in1_CONNECT.in2
net BlockPE3.out0 SW8X1_BlockPE6_in0_CONNECT.in2
net BlockPE3.out0 SW8X1_BlockPE6_in1_CONNECT.in2
net BlockPE3.out0 SW8X1_BlockPE15_in0_CONNECT.in0
net BlockPE3.out0 SW8X1_BlockPE15_in1_CONNECT.in0
net BlockPE3.out0 SW9X1_BlockPE7_in0_CONNECT.in0
net BlockPE3.out0 SW9X1_BlockPE7_in1_CONNECT.in0
net BlockPE3.out0 SW1X1_BlockIO3_in0_CONNECT.in0
net BlockPE3.out0 SW1X1_BlockIO3_in1_CONNECT.in0
net BlockPE3.out0 SW1X1_BlockMEM4_in0_CONNECT.in0
net BlockPE3.out0 SW1X1_BlockMEM4_in1_CONNECT.in0
net BlockPE3.ALU0 BlockPE3.ALU0.out0
net BlockPE3.ALU0.in0 BlockPE3.ALU0
net BlockPE3.ALU0.in1 BlockPE3.ALU0
net BlockPE3.ALU0.out0 BlockPE3.SW_INPORT_FU.in2
net BlockPE3.ALU0.out0 BlockPE3.SW_FU_OUTPORT.in0
net BlockPE3.MEM0 BlockPE3.MEM0.out0
net BlockPE3.MEM0.in0 BlockPE3.MEM0
net BlockPE3.MEM0.in1 BlockPE3.MEM0
net BlockPE3.MEM0.in2 BlockPE3.MEM0
net BlockPE3.MEM0.out0 BlockPE3.SW_INPORT_FU.in3
net BlockPE3.MEM0.out0 BlockPE3.SW_FU_OUTPORT.in1
net BlockPE3.SW_INPORT_FU.in0 BlockPE3.SW_INPORT_FU.out0
net BlockPE3.SW_INPORT_FU.in0 BlockPE3.SW_INPORT_FU.out1
net BlockPE3.SW_INPORT_FU.in0 BlockPE3.SW_INPORT_FU.out2
net BlockPE3.SW_INPORT_FU.in0 BlockPE3.SW_INPORT_FU.out3
net BlockPE3.SW_INPORT_FU.in1 BlockPE3.SW_INPORT_FU.out0
net BlockPE3.SW_INPORT_FU.in1 BlockPE3.SW_INPORT_FU.out1
net BlockPE3.SW_INPORT_FU.in1 BlockPE3.SW_INPORT_FU.out2
net BlockPE3.SW_INPORT_FU.in1 BlockPE3.SW_INPORT_FU.out3
net BlockPE3.SW_INPORT_FU.in2 BlockPE3.SW_INPORT_FU.out0
net BlockPE3.SW_INPORT_FU.in2 BlockPE3.SW_INPORT_FU.out1
net BlockPE3.SW_INPORT_FU.in2 BlockPE3.SW_INPORT_FU.out2
net BlockPE3.SW_INPORT_FU.in2 BlockPE3.SW_INPORT_FU.out3
net BlockPE3.SW_INPORT_FU.in3 BlockPE3.SW_INPORT_FU.out0
net BlockPE3.SW_INPORT_FU.in3 BlockPE3.SW_INPORT_FU.out1
net BlockPE3.SW_INPORT_FU.in3 BlockPE3.SW_INPORT_FU.out2
net BlockPE3.SW_INPORT_FU.in3 BlockPE3.SW_INPORT_FU.out3
net BlockPE3.SW_INPORT_FU.out0 BlockPE3.ALU0.in0
net BlockPE3.SW_INPORT_FU.out1 BlockPE3.ALU0.in1
net BlockPE3.SW_INPORT_FU.out2 BlockPE3.MEM0.in0
net BlockPE3.SW_INPORT_FU.out3 BlockPE3.MEM0.in1
net BlockPE3.SW_FU_OUTPORT.in0 BlockPE3.SW_FU_OUTPORT.out0
net BlockPE3.SW_FU_OUTPORT.in1 BlockPE3.SW_FU_OUTPORT.out0
net BlockPE3.SW_FU_OUTPORT.out0 BlockPE3.out0
net BlockPE4.in0 BlockPE4.SW_INPORT_FU.in0
net BlockPE4.in1 BlockPE4.SW_INPORT_FU.in1
net BlockPE4.out0 SW9X1_BlockPE1_in0_CONNECT.in2
net BlockPE4.out0 SW9X1_BlockPE1_in1_CONNECT.in2
net BlockPE4.out0 SW7X1_BlockPE5_in0_CONNECT.in1
net BlockPE4.out0 SW7X1_BlockPE5_in1_CONNECT.in1
net BlockPE4.out0 SW8X1_BlockPE0_in0_CONNECT.in2
net BlockPE4.out0 SW8X1_BlockPE0_in1_CONNECT.in2
net BlockPE4.out0 SW8X1_BlockPE15_in0_CONNECT.in1
net BlockPE4.out0 SW8X1_BlockPE15_in1_CONNECT.in1
net BlockPE4.out0 SW9X1_BlockPE7_in0_CONNECT.in1
net BlockPE4.out0 SW9X1_BlockPE7_in0_CONNECT.in2
net BlockPE4.out0 SW9X1_BlockPE7_in1_CONNECT.in1
net BlockPE4.out0 SW9X1_BlockPE7_in1_CONNECT.in2
net BlockPE4.out0 SW8X1_BlockPE8_in0_CONNECT.in0
net BlockPE4.out0 SW8X1_BlockPE8_in1_CONNECT.in0
net BlockPE4.out0 SW9X1_BlockPE9_in0_CONNECT.in0
net BlockPE4.out0 SW9X1_BlockPE9_in1_CONNECT.in0
net BlockPE4.out0 SW1X1_BlockIO4_in0_CONNECT.in0
net BlockPE4.out0 SW1X1_BlockIO4_in1_CONNECT.in0
net BlockPE4.out0 SW1X1_BlockMEM1_in0_CONNECT.in0
net BlockPE4.out0 SW1X1_BlockMEM1_in1_CONNECT.in0
net BlockPE4.ALU0 BlockPE4.ALU0.out0
net BlockPE4.ALU0.in0 BlockPE4.ALU0
net BlockPE4.ALU0.in1 BlockPE4.ALU0
net BlockPE4.ALU0.out0 BlockPE4.SW_INPORT_FU.in2
net BlockPE4.ALU0.out0 BlockPE4.SW_FU_OUTPORT.in0
net BlockPE4.MEM0 BlockPE4.MEM0.out0
net BlockPE4.MEM0.in0 BlockPE4.MEM0
net BlockPE4.MEM0.in1 BlockPE4.MEM0
net BlockPE4.MEM0.in2 BlockPE4.MEM0
net BlockPE4.MEM0.out0 BlockPE4.SW_INPORT_FU.in3
net BlockPE4.MEM0.out0 BlockPE4.SW_FU_OUTPORT.in1
net BlockPE4.SW_INPORT_FU.in0 BlockPE4.SW_INPORT_FU.out0
net BlockPE4.SW_INPORT_FU.in0 BlockPE4.SW_INPORT_FU.out1
net BlockPE4.SW_INPORT_FU.in0 BlockPE4.SW_INPORT_FU.out2
net BlockPE4.SW_INPORT_FU.in0 BlockPE4.SW_INPORT_FU.out3
net BlockPE4.SW_INPORT_FU.in1 BlockPE4.SW_INPORT_FU.out0
net BlockPE4.SW_INPORT_FU.in1 BlockPE4.SW_INPORT_FU.out1
net BlockPE4.SW_INPORT_FU.in1 BlockPE4.SW_INPORT_FU.out2
net BlockPE4.SW_INPORT_FU.in1 BlockPE4.SW_INPORT_FU.out3
net BlockPE4.SW_INPORT_FU.in2 BlockPE4.SW_INPORT_FU.out0
net BlockPE4.SW_INPORT_FU.in2 BlockPE4.SW_INPORT_FU.out1
net BlockPE4.SW_INPORT_FU.in2 BlockPE4.SW_INPORT_FU.out2
net BlockPE4.SW_INPORT_FU.in2 BlockPE4.SW_INPORT_FU.out3
net BlockPE4.SW_INPORT_FU.in3 BlockPE4.SW_INPORT_FU.out0
net BlockPE4.SW_INPORT_FU.in3 BlockPE4.SW_INPORT_FU.out1
net BlockPE4.SW_INPORT_FU.in3 BlockPE4.SW_INPORT_FU.out2
net BlockPE4.SW_INPORT_FU.in3 BlockPE4.SW_INPORT_FU.out3
net BlockPE4.SW_INPORT_FU.out0 BlockPE4.ALU0.in0
net BlockPE4.SW_INPORT_FU.out1 BlockPE4.ALU0.in1
net BlockPE4.SW_INPORT_FU.out2 BlockPE4.MEM0.in0
net BlockPE4.SW_INPORT_FU.out3 BlockPE4.MEM0.in1
net BlockPE4.SW_FU_OUTPORT.in0 BlockPE4.SW_FU_OUTPORT.out0
net BlockPE4.SW_FU_OUTPORT.in1 BlockPE4.SW_FU_OUTPORT.out0
net BlockPE4.SW_FU_OUTPORT.out0 BlockPE4.out0
net BlockPE5.in0 BlockPE5.SW_INPORT_FU.in0
net BlockPE5.in1 BlockPE5.SW_INPORT_FU.in1
net BlockPE5.out0 SW9X1_BlockPE4_in0_CONNECT.in3
net BlockPE5.out0 SW9X1_BlockPE4_in1_CONNECT.in3
net BlockPE5.out0 SW9X1_BlockPE1_in0_CONNECT.in3
net BlockPE5.out0 SW9X1_BlockPE1_in1_CONNECT.in3
net BlockPE5.out0 SW8X1_BlockPE0_in0_CONNECT.in3
net BlockPE5.out0 SW8X1_BlockPE0_in1_CONNECT.in3
net BlockPE5.out0 SW7X1_BlockPE2_in0_CONNECT.in2
net BlockPE5.out0 SW7X1_BlockPE2_in1_CONNECT.in2
net BlockPE5.out0 SW8X1_BlockPE6_in0_CONNECT.in3
net BlockPE5.out0 SW8X1_BlockPE6_in1_CONNECT.in3
net BlockPE5.out0 SW8X1_BlockPE8_in0_CONNECT.in1
net BlockPE5.out0 SW8X1_BlockPE8_in1_CONNECT.in1
net BlockPE5.out0 SW9X1_BlockPE9_in0_CONNECT.in1
net BlockPE5.out0 SW9X1_BlockPE9_in1_CONNECT.in1
net BlockPE5.out0 SW7X1_BlockPE10_in0_CONNECT.in0
net BlockPE5.out0 SW7X1_BlockPE10_in1_CONNECT.in0
net BlockPE5.out0 SW1X1_BlockIO5_in0_CONNECT.in0
net BlockPE5.out0 SW1X1_BlockIO5_in1_CONNECT.in0
net BlockPE5.ALU0 BlockPE5.ALU0.out0
net BlockPE5.ALU0.in0 BlockPE5.ALU0
net BlockPE5.ALU0.in1 BlockPE5.ALU0
net BlockPE5.ALU0.out0 BlockPE5.SW_INPORT_FU.in2
net BlockPE5.ALU0.out0 BlockPE5.SW_FU_OUTPORT.in0
net BlockPE5.MEM0 BlockPE5.MEM0.out0
net BlockPE5.MEM0.in0 BlockPE5.MEM0
net BlockPE5.MEM0.in1 BlockPE5.MEM0
net BlockPE5.MEM0.in2 BlockPE5.MEM0
net BlockPE5.MEM0.out0 BlockPE5.SW_INPORT_FU.in3
net BlockPE5.MEM0.out0 BlockPE5.SW_FU_OUTPORT.in1
net BlockPE5.SW_INPORT_FU.in0 BlockPE5.SW_INPORT_FU.out0
net BlockPE5.SW_INPORT_FU.in0 BlockPE5.SW_INPORT_FU.out1
net BlockPE5.SW_INPORT_FU.in0 BlockPE5.SW_INPORT_FU.out2
net BlockPE5.SW_INPORT_FU.in0 BlockPE5.SW_INPORT_FU.out3
net BlockPE5.SW_INPORT_FU.in1 BlockPE5.SW_INPORT_FU.out0
net BlockPE5.SW_INPORT_FU.in1 BlockPE5.SW_INPORT_FU.out1
net BlockPE5.SW_INPORT_FU.in1 BlockPE5.SW_INPORT_FU.out2
net BlockPE5.SW_INPORT_FU.in1 BlockPE5.SW_INPORT_FU.out3
net BlockPE5.SW_INPORT_FU.in2 BlockPE5.SW_INPORT_FU.out0
net BlockPE5.SW_INPORT_FU.in2 BlockPE5.SW_INPORT_FU.out1
net BlockPE5.SW_INPORT_FU.in2 BlockPE5.SW_INPORT_FU.out2
net BlockPE5.SW_INPORT_FU.in2 BlockPE5.SW_INPORT_FU.out3
net BlockPE5.SW_INPORT_FU.in3 BlockPE5.SW_INPORT_FU.out0
net BlockPE5.SW_INPORT_FU.in3 BlockPE5.SW_INPORT_FU.out1
net BlockPE5.SW_INPORT_FU.in3 BlockPE5.SW_INPORT_FU.out2
net BlockPE5.SW_INPORT_FU.in3 BlockPE5.SW_INPORT_FU.out3
net BlockPE5.SW_INPORT_FU.out0 BlockPE5.ALU0.in0
net BlockPE5.SW_INPORT_FU.out1 BlockPE5.ALU0.in1
net BlockPE5.SW_INPORT_FU.out2 BlockPE5.MEM0.in0
net BlockPE5.SW_INPORT_FU.out3 BlockPE5.MEM0.in1
net BlockPE5.SW_FU_OUTPORT.in0 BlockPE5.SW_FU_OUTPORT.out0
net BlockPE5.SW_FU_OUTPORT.in1 BlockPE5.SW_FU_OUTPORT.out0
net BlockPE5.SW_FU_OUTPORT.out0 BlockPE5.out0
net BlockPE6.in0 BlockPE6.SW_INPORT_FU.in0
net BlockPE6.in1 BlockPE6.SW_INPORT_FU.in1
net BlockPE6.out0 SW9X1_BlockPE3_in0_CONNECT.in2
net BlockPE6.out0 SW9X1_BlockPE3_in1_CONNECT.in2
net BlockPE6.out0 SW9X1_BlockPE1_in0_CONNECT.in4
net BlockPE6.out0 SW9X1_BlockPE1_in1_CONNECT.in4
net BlockPE6.out0 SW7X1_BlockPE5_in0_CONNECT.in2
net BlockPE6.out0 SW7X1_BlockPE5_in1_CONNECT.in2
net BlockPE6.out0 SW7X1_BlockPE2_in0_CONNECT.in3
net BlockPE6.out0 SW7X1_BlockPE2_in1_CONNECT.in3
net BlockPE6.out0 SW9X1_BlockPE7_in0_CONNECT.in3
net BlockPE6.out0 SW9X1_BlockPE7_in1_CONNECT.in3
net BlockPE6.out0 SW9X1_BlockPE9_in0_CONNECT.in2
net BlockPE6.out0 SW9X1_BlockPE9_in1_CONNECT.in2
net BlockPE6.out0 SW7X1_BlockPE10_in0_CONNECT.in1
net BlockPE6.out0 SW7X1_BlockPE10_in1_CONNECT.in1
net BlockPE6.out0 SW9X1_BlockPE11_in0_CONNECT.in0
net BlockPE6.out0 SW9X1_BlockPE11_in1_CONNECT.in0
net BlockPE6.out0 SW1X1_BlockIO6_in0_CONNECT.in0
net BlockPE6.out0 SW1X1_BlockIO6_in1_CONNECT.in0
net BlockPE6.ALU0 BlockPE6.ALU0.out0
net BlockPE6.ALU0.in0 BlockPE6.ALU0
net BlockPE6.ALU0.in1 BlockPE6.ALU0
net BlockPE6.ALU0.out0 BlockPE6.SW_INPORT_FU.in2
net BlockPE6.ALU0.out0 BlockPE6.SW_FU_OUTPORT.in0
net BlockPE6.MEM0 BlockPE6.MEM0.out0
net BlockPE6.MEM0.in0 BlockPE6.MEM0
net BlockPE6.MEM0.in1 BlockPE6.MEM0
net BlockPE6.MEM0.in2 BlockPE6.MEM0
net BlockPE6.MEM0.out0 BlockPE6.SW_INPORT_FU.in3
net BlockPE6.MEM0.out0 BlockPE6.SW_FU_OUTPORT.in1
net BlockPE6.SW_INPORT_FU.in0 BlockPE6.SW_INPORT_FU.out0
net BlockPE6.SW_INPORT_FU.in0 BlockPE6.SW_INPORT_FU.out1
net BlockPE6.SW_INPORT_FU.in0 BlockPE6.SW_INPORT_FU.out2
net BlockPE6.SW_INPORT_FU.in0 BlockPE6.SW_INPORT_FU.out3
net BlockPE6.SW_INPORT_FU.in1 BlockPE6.SW_INPORT_FU.out0
net BlockPE6.SW_INPORT_FU.in1 BlockPE6.SW_INPORT_FU.out1
net BlockPE6.SW_INPORT_FU.in1 BlockPE6.SW_INPORT_FU.out2
net BlockPE6.SW_INPORT_FU.in1 BlockPE6.SW_INPORT_FU.out3
net BlockPE6.SW_INPORT_FU.in2 BlockPE6.SW_INPORT_FU.out0
net BlockPE6.SW_INPORT_FU.in2 BlockPE6.SW_INPORT_FU.out1
net BlockPE6.SW_INPORT_FU.in2 BlockPE6.SW_INPORT_FU.out2
net BlockPE6.SW_INPORT_FU.in2 BlockPE6.SW_INPORT_FU.out3
net BlockPE6.SW_INPORT_FU.in3 BlockPE6.SW_INPORT_FU.out0
net BlockPE6.SW_INPORT_FU.in3 BlockPE6.SW_INPORT_FU.out1
net BlockPE6.SW_INPORT_FU.in3 BlockPE6.SW_INPORT_FU.out2
net BlockPE6.SW_INPORT_FU.in3 BlockPE6.SW_INPORT_FU.out3
net BlockPE6.SW_INPORT_FU.out0 BlockPE6.ALU0.in0
net BlockPE6.SW_INPORT_FU.out1 BlockPE6.ALU0.in1
net BlockPE6.SW_INPORT_FU.out2 BlockPE6.MEM0.in0
net BlockPE6.SW_INPORT_FU.out3 BlockPE6.MEM0.in1
net BlockPE6.SW_FU_OUTPORT.in0 BlockPE6.SW_FU_OUTPORT.out0
net BlockPE6.SW_FU_OUTPORT.in1 BlockPE6.SW_FU_OUTPORT.out0
net BlockPE6.SW_FU_OUTPORT.out0 BlockPE6.out0
net BlockPE7.in0 BlockPE7.SW_INPORT_FU.in0
net BlockPE7.in1 BlockPE7.SW_INPORT_FU.in1
net BlockPE7.out0 SW9X1_BlockPE4_in0_CONNECT.in4
net BlockPE7.out0 SW9X1_BlockPE4_in1_CONNECT.in4
net BlockPE7.out0 SW9X1_BlockPE3_in0_CONNECT.in3
net BlockPE7.out0 SW9X1_BlockPE3_in1_CONNECT.in3
net BlockPE7.out0 SW8X1_BlockPE6_in0_CONNECT.in4
net BlockPE7.out0 SW8X1_BlockPE6_in1_CONNECT.in4
net BlockPE7.out0 SW9X1_BlockPE11_in0_CONNECT.in1
net BlockPE7.out0 SW9X1_BlockPE11_in1_CONNECT.in1
net BlockPE7.out0 SW1X1_BlockIO7_in0_CONNECT.in0
net BlockPE7.out0 SW1X1_BlockIO7_in1_CONNECT.in0
net BlockPE7.out0 SW1X1_BlockMEM5_in0_CONNECT.in0
net BlockPE7.out0 SW1X1_BlockMEM5_in1_CONNECT.in0
net BlockPE7.ALU0 BlockPE7.ALU0.out0
net BlockPE7.ALU0.in0 BlockPE7.ALU0
net BlockPE7.ALU0.in1 BlockPE7.ALU0
net BlockPE7.ALU0.out0 BlockPE7.SW_INPORT_FU.in2
net BlockPE7.ALU0.out0 BlockPE7.SW_FU_OUTPORT.in0
net BlockPE7.MEM0 BlockPE7.MEM0.out0
net BlockPE7.MEM0.in0 BlockPE7.MEM0
net BlockPE7.MEM0.in1 BlockPE7.MEM0
net BlockPE7.MEM0.in2 BlockPE7.MEM0
net BlockPE7.MEM0.out0 BlockPE7.SW_INPORT_FU.in3
net BlockPE7.MEM0.out0 BlockPE7.SW_FU_OUTPORT.in1
net BlockPE7.SW_INPORT_FU.in0 BlockPE7.SW_INPORT_FU.out0
net BlockPE7.SW_INPORT_FU.in0 BlockPE7.SW_INPORT_FU.out1
net BlockPE7.SW_INPORT_FU.in0 BlockPE7.SW_INPORT_FU.out2
net BlockPE7.SW_INPORT_FU.in0 BlockPE7.SW_INPORT_FU.out3
net BlockPE7.SW_INPORT_FU.in1 BlockPE7.SW_INPORT_FU.out0
net BlockPE7.SW_INPORT_FU.in1 BlockPE7.SW_INPORT_FU.out1
net BlockPE7.SW_INPORT_FU.in1 BlockPE7.SW_INPORT_FU.out2
net BlockPE7.SW_INPORT_FU.in1 BlockPE7.SW_INPORT_FU.out3
net BlockPE7.SW_INPORT_FU.in2 BlockPE7.SW_INPORT_FU.out0
net BlockPE7.SW_INPORT_FU.in2 BlockPE7.SW_INPORT_FU.out1
net BlockPE7.SW_INPORT_FU.in2 BlockPE7.SW_INPORT_FU.out2
net BlockPE7.SW_INPORT_FU.in2 BlockPE7.SW_INPORT_FU.out3
net BlockPE7.SW_INPORT_FU.in3 BlockPE7.SW_INPORT_FU.out0
net BlockPE7.SW_INPORT_FU.in3 BlockPE7.SW_INPORT_FU.out1
net BlockPE7.SW_INPORT_FU.in3 BlockPE7.SW_INPORT_FU.out2
net BlockPE7.SW_INPORT_FU.in3 BlockPE7.SW_INPORT_FU.out3
net BlockPE7.SW_INPORT_FU.out0 BlockPE7.ALU0.in0
net BlockPE7.SW_INPORT_FU.out1 BlockPE7.ALU0.in1
net BlockPE7.SW_INPORT_FU.out2 BlockPE7.MEM0.in0
net BlockPE7.SW_INPORT_FU.out3 BlockPE7.MEM0.in1
net BlockPE7.SW_FU_OUTPORT.in0 BlockPE7.SW_FU_OUTPORT.out0
net BlockPE7.SW_FU_OUTPORT.in1 BlockPE7.SW_FU_OUTPORT.out0
net BlockPE7.SW_FU_OUTPORT.out0 BlockPE7.out0
net BlockPE8.in0 BlockPE8.SW_INPORT_FU.in0
net BlockPE8.in1 BlockPE8.SW_INPORT_FU.in1
net BlockPE8.out0 SW8X1_BlockPE12_in0_CONNECT.in3
net BlockPE8.out0 SW8X1_BlockPE12_in1_CONNECT.in3
net BlockPE8.out0 SW9X1_BlockPE4_in0_CONNECT.in5
net BlockPE8.out0 SW9X1_BlockPE4_in1_CONNECT.in5
net BlockPE8.out0 SW9X1_BlockPE3_in0_CONNECT.in4
net BlockPE8.out0 SW9X1_BlockPE3_in1_CONNECT.in4
net BlockPE8.out0 SW6X1_BlockPE13_in0_CONNECT.in1
net BlockPE8.out0 SW6X1_BlockPE13_in1_CONNECT.in1
net BlockPE8.out0 SW7X1_BlockPE5_in0_CONNECT.in3
net BlockPE8.out0 SW7X1_BlockPE5_in1_CONNECT.in3
net BlockPE8.out0 SW9X1_BlockPE9_in0_CONNECT.in3
net BlockPE8.out0 SW9X1_BlockPE9_in1_CONNECT.in3
net BlockPE8.out0 SW9X1_BlockPE11_in0_CONNECT.in2
net BlockPE8.out0 SW9X1_BlockPE11_in0_CONNECT.in3
net BlockPE8.out0 SW9X1_BlockPE11_in1_CONNECT.in2
net BlockPE8.out0 SW9X1_BlockPE11_in1_CONNECT.in3
net BlockPE8.out0 SW1X1_BlockIO8_in0_CONNECT.in0
net BlockPE8.out0 SW1X1_BlockIO8_in1_CONNECT.in0
net BlockPE8.out0 SW1X1_BlockMEM2_in0_CONNECT.in0
net BlockPE8.out0 SW1X1_BlockMEM2_in1_CONNECT.in0
net BlockPE8.ALU0 BlockPE8.ALU0.out0
net BlockPE8.ALU0.in0 BlockPE8.ALU0
net BlockPE8.ALU0.in1 BlockPE8.ALU0
net BlockPE8.ALU0.out0 BlockPE8.SW_INPORT_FU.in2
net BlockPE8.ALU0.out0 BlockPE8.SW_FU_OUTPORT.in0
net BlockPE8.MEM0 BlockPE8.MEM0.out0
net BlockPE8.MEM0.in0 BlockPE8.MEM0
net BlockPE8.MEM0.in1 BlockPE8.MEM0
net BlockPE8.MEM0.in2 BlockPE8.MEM0
net BlockPE8.MEM0.out0 BlockPE8.SW_INPORT_FU.in3
net BlockPE8.MEM0.out0 BlockPE8.SW_FU_OUTPORT.in1
net BlockPE8.SW_INPORT_FU.in0 BlockPE8.SW_INPORT_FU.out0
net BlockPE8.SW_INPORT_FU.in0 BlockPE8.SW_INPORT_FU.out1
net BlockPE8.SW_INPORT_FU.in0 BlockPE8.SW_INPORT_FU.out2
net BlockPE8.SW_INPORT_FU.in0 BlockPE8.SW_INPORT_FU.out3
net BlockPE8.SW_INPORT_FU.in1 BlockPE8.SW_INPORT_FU.out0
net BlockPE8.SW_INPORT_FU.in1 BlockPE8.SW_INPORT_FU.out1
net BlockPE8.SW_INPORT_FU.in1 BlockPE8.SW_INPORT_FU.out2
net BlockPE8.SW_INPORT_FU.in1 BlockPE8.SW_INPORT_FU.out3
net BlockPE8.SW_INPORT_FU.in2 BlockPE8.SW_INPORT_FU.out0
net BlockPE8.SW_INPORT_FU.in2 BlockPE8.SW_INPORT_FU.out1
net BlockPE8.SW_INPORT_FU.in2 BlockPE8.SW_INPORT_FU.out2
net BlockPE8.SW_INPORT_FU.in2 BlockPE8.SW_INPORT_FU.out3
net BlockPE8.SW_INPORT_FU.in3 BlockPE8.SW_INPORT_FU.out0
net BlockPE8.SW_INPORT_FU.in3 BlockPE8.SW_INPORT_FU.out1
net BlockPE8.SW_INPORT_FU.in3 BlockPE8.SW_INPORT_FU.out2
net BlockPE8.SW_INPORT_FU.in3 BlockPE8.SW_INPORT_FU.out3
net BlockPE8.SW_INPORT_FU.out0 BlockPE8.ALU0.in0
net BlockPE8.SW_INPORT_FU.out1 BlockPE8.ALU0.in1
net BlockPE8.SW_INPORT_FU.out2 BlockPE8.MEM0.in0
net BlockPE8.SW_INPORT_FU.out3 BlockPE8.MEM0.in1
net BlockPE8.SW_FU_OUTPORT.in0 BlockPE8.SW_FU_OUTPORT.out0
net BlockPE8.SW_FU_OUTPORT.in1 BlockPE8.SW_FU_OUTPORT.out0
net BlockPE8.SW_FU_OUTPORT.out0 BlockPE8.out0
net BlockPE9.in0 BlockPE9.SW_INPORT_FU.in0
net BlockPE9.in1 BlockPE9.SW_INPORT_FU.in1
net BlockPE9.out0 SW8X1_BlockPE12_in0_CONNECT.in4
net BlockPE9.out0 SW8X1_BlockPE12_in1_CONNECT.in4
net BlockPE9.out0 SW9X1_BlockPE4_in0_CONNECT.in6
net BlockPE9.out0 SW9X1_BlockPE4_in1_CONNECT.in6
net BlockPE9.out0 SW6X1_BlockPE13_in0_CONNECT.in2
net BlockPE9.out0 SW6X1_BlockPE13_in1_CONNECT.in2
net BlockPE9.out0 SW7X1_BlockPE5_in0_CONNECT.in4
net BlockPE9.out0 SW7X1_BlockPE5_in1_CONNECT.in4
net BlockPE9.out0 SW7X1_BlockPE14_in0_CONNECT.in3
net BlockPE9.out0 SW7X1_BlockPE14_in1_CONNECT.in3
net BlockPE9.out0 SW8X1_BlockPE6_in0_CONNECT.in5
net BlockPE9.out0 SW8X1_BlockPE6_in1_CONNECT.in5
net BlockPE9.out0 SW8X1_BlockPE8_in0_CONNECT.in2
net BlockPE9.out0 SW8X1_BlockPE8_in1_CONNECT.in2
net BlockPE9.out0 SW7X1_BlockPE10_in0_CONNECT.in2
net BlockPE9.out0 SW7X1_BlockPE10_in1_CONNECT.in2
net BlockPE9.out0 SW1X1_BlockIO9_in0_CONNECT.in0
net BlockPE9.out0 SW1X1_BlockIO9_in1_CONNECT.in0
net BlockPE9.ALU0 BlockPE9.ALU0.out0
net BlockPE9.ALU0.in0 BlockPE9.ALU0
net BlockPE9.ALU0.in1 BlockPE9.ALU0
net BlockPE9.ALU0.out0 BlockPE9.SW_INPORT_FU.in2
net BlockPE9.ALU0.out0 BlockPE9.SW_FU_OUTPORT.in0
net BlockPE9.MEM0 BlockPE9.MEM0.out0
net BlockPE9.MEM0.in0 BlockPE9.MEM0
net BlockPE9.MEM0.in1 BlockPE9.MEM0
net BlockPE9.MEM0.in2 BlockPE9.MEM0
net BlockPE9.MEM0.out0 BlockPE9.SW_INPORT_FU.in3
net BlockPE9.MEM0.out0 BlockPE9.SW_FU_OUTPORT.in1
net BlockPE9.SW_INPORT_FU.in0 BlockPE9.SW_INPORT_FU.out0
net BlockPE9.SW_INPORT_FU.in0 BlockPE9.SW_INPORT_FU.out1
net BlockPE9.SW_INPORT_FU.in0 BlockPE9.SW_INPORT_FU.out2
net BlockPE9.SW_INPORT_FU.in0 BlockPE9.SW_INPORT_FU.out3
net BlockPE9.SW_INPORT_FU.in1 BlockPE9.SW_INPORT_FU.out0
net BlockPE9.SW_INPORT_FU.in1 BlockPE9.SW_INPORT_FU.out1
net BlockPE9.SW_INPORT_FU.in1 BlockPE9.SW_INPORT_FU.out2
net BlockPE9.SW_INPORT_FU.in1 BlockPE9.SW_INPORT_FU.out3
net BlockPE9.SW_INPORT_FU.in2 BlockPE9.SW_INPORT_FU.out0
net BlockPE9.SW_INPORT_FU.in2 BlockPE9.SW_INPORT_FU.out1
net BlockPE9.SW_INPORT_FU.in2 BlockPE9.SW_INPORT_FU.out2
net BlockPE9.SW_INPORT_FU.in2 BlockPE9.SW_INPORT_FU.out3
net BlockPE9.SW_INPORT_FU.in3 BlockPE9.SW_INPORT_FU.out0
net BlockPE9.SW_INPORT_FU.in3 BlockPE9.SW_INPORT_FU.out1
net BlockPE9.SW_INPORT_FU.in3 BlockPE9.SW_INPORT_FU.out2
net BlockPE9.SW_INPORT_FU.in3 BlockPE9.SW_INPORT_FU.out3
net BlockPE9.SW_INPORT_FU.out0 BlockPE9.ALU0.in0
net BlockPE9.SW_INPORT_FU.out1 BlockPE9.ALU0.in1
net BlockPE9.SW_INPORT_FU.out2 BlockPE9.MEM0.in0
net BlockPE9.SW_INPORT_FU.out3 BlockPE9.MEM0.in1
net BlockPE9.SW_FU_OUTPORT.in0 BlockPE9.SW_FU_OUTPORT.out0
net BlockPE9.SW_FU_OUTPORT.in1 BlockPE9.SW_FU_OUTPORT.out0
net BlockPE9.SW_FU_OUTPORT.out0 BlockPE9.out0
net BlockPE10.in0 BlockPE10.SW_INPORT_FU.in0
net BlockPE10.in1 BlockPE10.SW_INPORT_FU.in1
net BlockPE10.out0 SW6X1_BlockPE13_in0_CONNECT.in3
net BlockPE10.out0 SW6X1_BlockPE13_in1_CONNECT.in3
net BlockPE10.out0 SW7X1_BlockPE5_in0_CONNECT.in5
net BlockPE10.out0 SW7X1_BlockPE5_in1_CONNECT.in5
net BlockPE10.out0 SW7X1_BlockPE14_in0_CONNECT.in4
net BlockPE10.out0 SW7X1_BlockPE14_in1_CONNECT.in4
net BlockPE10.out0 SW8X1_BlockPE6_in0_CONNECT.in6
net BlockPE10.out0 SW8X1_BlockPE6_in1_CONNECT.in6
net BlockPE10.out0 SW8X1_BlockPE15_in0_CONNECT.in2
net BlockPE10.out0 SW8X1_BlockPE15_in1_CONNECT.in2
net BlockPE10.out0 SW9X1_BlockPE7_in0_CONNECT.in4
net BlockPE10.out0 SW9X1_BlockPE7_in1_CONNECT.in4
net BlockPE10.out0 SW9X1_BlockPE9_in0_CONNECT.in4
net BlockPE10.out0 SW9X1_BlockPE9_in1_CONNECT.in4
net BlockPE10.out0 SW9X1_BlockPE11_in0_CONNECT.in4
net BlockPE10.out0 SW9X1_BlockPE11_in1_CONNECT.in4
net BlockPE10.out0 SW1X1_BlockIO10_in0_CONNECT.in0
net BlockPE10.out0 SW1X1_BlockIO10_in1_CONNECT.in0
net BlockPE10.ALU0 BlockPE10.ALU0.out0
net BlockPE10.ALU0.in0 BlockPE10.ALU0
net BlockPE10.ALU0.in1 BlockPE10.ALU0
net BlockPE10.ALU0.out0 BlockPE10.SW_INPORT_FU.in2
net BlockPE10.ALU0.out0 BlockPE10.SW_FU_OUTPORT.in0
net BlockPE10.MEM0 BlockPE10.MEM0.out0
net BlockPE10.MEM0.in0 BlockPE10.MEM0
net BlockPE10.MEM0.in1 BlockPE10.MEM0
net BlockPE10.MEM0.in2 BlockPE10.MEM0
net BlockPE10.MEM0.out0 BlockPE10.SW_INPORT_FU.in3
net BlockPE10.MEM0.out0 BlockPE10.SW_FU_OUTPORT.in1
net BlockPE10.SW_INPORT_FU.in0 BlockPE10.SW_INPORT_FU.out0
net BlockPE10.SW_INPORT_FU.in0 BlockPE10.SW_INPORT_FU.out1
net BlockPE10.SW_INPORT_FU.in0 BlockPE10.SW_INPORT_FU.out2
net BlockPE10.SW_INPORT_FU.in0 BlockPE10.SW_INPORT_FU.out3
net BlockPE10.SW_INPORT_FU.in1 BlockPE10.SW_INPORT_FU.out0
net BlockPE10.SW_INPORT_FU.in1 BlockPE10.SW_INPORT_FU.out1
net BlockPE10.SW_INPORT_FU.in1 BlockPE10.SW_INPORT_FU.out2
net BlockPE10.SW_INPORT_FU.in1 BlockPE10.SW_INPORT_FU.out3
net BlockPE10.SW_INPORT_FU.in2 BlockPE10.SW_INPORT_FU.out0
net BlockPE10.SW_INPORT_FU.in2 BlockPE10.SW_INPORT_FU.out1
net BlockPE10.SW_INPORT_FU.in2 BlockPE10.SW_INPORT_FU.out2
net BlockPE10.SW_INPORT_FU.in2 BlockPE10.SW_INPORT_FU.out3
net BlockPE10.SW_INPORT_FU.in3 BlockPE10.SW_INPORT_FU.out0
net BlockPE10.SW_INPORT_FU.in3 BlockPE10.SW_INPORT_FU.out1
net BlockPE10.SW_INPORT_FU.in3 BlockPE10.SW_INPORT_FU.out2
net BlockPE10.SW_INPORT_FU.in3 BlockPE10.SW_INPORT_FU.out3
net BlockPE10.SW_INPORT_FU.out0 BlockPE10.ALU0.in0
net BlockPE10.SW_INPORT_FU.out1 BlockPE10.ALU0.in1
net BlockPE10.SW_INPORT_FU.out2 BlockPE10.MEM0.in0
net BlockPE10.SW_INPORT_FU.out3 BlockPE10.MEM0.in1
net BlockPE10.SW_FU_OUTPORT.in0 BlockPE10.SW_FU_OUTPORT.out0
net BlockPE10.SW_FU_OUTPORT.in1 BlockPE10.SW_FU_OUTPORT.out0
net BlockPE10.SW_FU_OUTPORT.out0 BlockPE10.out0
net BlockPE11.in0 BlockPE11.SW_INPORT_FU.in0
net BlockPE11.in1 BlockPE11.SW_INPORT_FU.in1
net BlockPE11.out0 SW8X1_BlockPE15_in0_CONNECT.in3
net BlockPE11.out0 SW8X1_BlockPE15_in1_CONNECT.in3
net BlockPE11.out0 SW9X1_BlockPE7_in0_CONNECT.in5
net BlockPE11.out0 SW9X1_BlockPE7_in1_CONNECT.in5
net BlockPE11.out0 SW8X1_BlockPE8_in0_CONNECT.in3
net BlockPE11.out0 SW8X1_BlockPE8_in1_CONNECT.in3
net BlockPE11.out0 SW7X1_BlockPE10_in0_CONNECT.in3
net BlockPE11.out0 SW7X1_BlockPE10_in1_CONNECT.in3
net BlockPE11.out0 SW1X1_BlockIO11_in0_CONNECT.in0
net BlockPE11.out0 SW1X1_BlockIO11_in1_CONNECT.in0
net BlockPE11.out0 SW1X1_BlockMEM6_in0_CONNECT.in0
net BlockPE11.out0 SW1X1_BlockMEM6_in1_CONNECT.in0
net BlockPE11.ALU0 BlockPE11.ALU0.out0
net BlockPE11.ALU0.in0 BlockPE11.ALU0
net BlockPE11.ALU0.in1 BlockPE11.ALU0
net BlockPE11.ALU0.out0 BlockPE11.SW_INPORT_FU.in2
net BlockPE11.ALU0.out0 BlockPE11.SW_FU_OUTPORT.in0
net BlockPE11.MEM0 BlockPE11.MEM0.out0
net BlockPE11.MEM0.in0 BlockPE11.MEM0
net BlockPE11.MEM0.in1 BlockPE11.MEM0
net BlockPE11.MEM0.in2 BlockPE11.MEM0
net BlockPE11.MEM0.out0 BlockPE11.SW_INPORT_FU.in3
net BlockPE11.MEM0.out0 BlockPE11.SW_FU_OUTPORT.in1
net BlockPE11.SW_INPORT_FU.in0 BlockPE11.SW_INPORT_FU.out0
net BlockPE11.SW_INPORT_FU.in0 BlockPE11.SW_INPORT_FU.out1
net BlockPE11.SW_INPORT_FU.in0 BlockPE11.SW_INPORT_FU.out2
net BlockPE11.SW_INPORT_FU.in0 BlockPE11.SW_INPORT_FU.out3
net BlockPE11.SW_INPORT_FU.in1 BlockPE11.SW_INPORT_FU.out0
net BlockPE11.SW_INPORT_FU.in1 BlockPE11.SW_INPORT_FU.out1
net BlockPE11.SW_INPORT_FU.in1 BlockPE11.SW_INPORT_FU.out2
net BlockPE11.SW_INPORT_FU.in1 BlockPE11.SW_INPORT_FU.out3
net BlockPE11.SW_INPORT_FU.in2 BlockPE11.SW_INPORT_FU.out0
net BlockPE11.SW_INPORT_FU.in2 BlockPE11.SW_INPORT_FU.out1
net BlockPE11.SW_INPORT_FU.in2 BlockPE11.SW_INPORT_FU.out2
net BlockPE11.SW_INPORT_FU.in2 BlockPE11.SW_INPORT_FU.out3
net BlockPE11.SW_INPORT_FU.in3 BlockPE11.SW_INPORT_FU.out0
net BlockPE11.SW_INPORT_FU.in3 BlockPE11.SW_INPORT_FU.out1
net BlockPE11.SW_INPORT_FU.in3 BlockPE11.SW_INPORT_FU.out2
net BlockPE11.SW_INPORT_FU.in3 BlockPE11.SW_INPORT_FU.out3
net BlockPE11.SW_INPORT_FU.out0 BlockPE11.ALU0.in0
net BlockPE11.SW_INPORT_FU.out1 BlockPE11.ALU0.in1
net BlockPE11.SW_INPORT_FU.out2 BlockPE11.MEM0.in0
net BlockPE11.SW_INPORT_FU.out3 BlockPE11.MEM0.in1
net BlockPE11.SW_FU_OUTPORT.in0 BlockPE11.SW_FU_OUTPORT.out0
net BlockPE11.SW_FU_OUTPORT.in1 BlockPE11.SW_FU_OUTPORT.out0
net BlockPE11.SW_FU_OUTPORT.out0 BlockPE11.out0
net BlockPE12.in0 BlockPE12.SW_INPORT_FU.in0
net BlockPE12.in1 BlockPE12.SW_INPORT_FU.in1
net BlockPE12.out0 SW9X1_BlockPE1_in0_CONNECT.in5
net BlockPE12.out0 SW9X1_BlockPE1_in1_CONNECT.in5
net BlockPE12.out0 SW6X1_BlockPE13_in0_CONNECT.in4
net BlockPE12.out0 SW6X1_BlockPE13_in1_CONNECT.in4
net BlockPE12.out0 SW8X1_BlockPE0_in0_CONNECT.in4
net BlockPE12.out0 SW8X1_BlockPE0_in1_CONNECT.in4
net BlockPE12.out0 SW8X1_BlockPE15_in0_CONNECT.in4
net BlockPE12.out0 SW8X1_BlockPE15_in0_CONNECT.in5
net BlockPE12.out0 SW8X1_BlockPE15_in1_CONNECT.in4
net BlockPE12.out0 SW8X1_BlockPE15_in1_CONNECT.in5
net BlockPE12.out0 SW9X1_BlockPE7_in0_CONNECT.in6
net BlockPE12.out0 SW9X1_BlockPE7_in1_CONNECT.in6
net BlockPE12.out0 SW8X1_BlockPE8_in0_CONNECT.in4
net BlockPE12.out0 SW8X1_BlockPE8_in1_CONNECT.in4
net BlockPE12.out0 SW9X1_BlockPE9_in0_CONNECT.in5
net BlockPE12.out0 SW9X1_BlockPE9_in1_CONNECT.in5
net BlockPE12.out0 SW1X1_BlockMEM3_in0_CONNECT.in0
net BlockPE12.out0 SW1X1_BlockMEM3_in1_CONNECT.in0
net BlockPE12.ALU0 BlockPE12.ALU0.out0
net BlockPE12.ALU0.in0 BlockPE12.ALU0
net BlockPE12.ALU0.in1 BlockPE12.ALU0
net BlockPE12.ALU0.out0 BlockPE12.SW_INPORT_FU.in2
net BlockPE12.ALU0.out0 BlockPE12.SW_FU_OUTPORT.in0
net BlockPE12.MEM0 BlockPE12.MEM0.out0
net BlockPE12.MEM0.in0 BlockPE12.MEM0
net BlockPE12.MEM0.in1 BlockPE12.MEM0
net BlockPE12.MEM0.in2 BlockPE12.MEM0
net BlockPE12.MEM0.out0 BlockPE12.SW_INPORT_FU.in3
net BlockPE12.MEM0.out0 BlockPE12.SW_FU_OUTPORT.in1
net BlockPE12.SW_INPORT_FU.in0 BlockPE12.SW_INPORT_FU.out0
net BlockPE12.SW_INPORT_FU.in0 BlockPE12.SW_INPORT_FU.out1
net BlockPE12.SW_INPORT_FU.in0 BlockPE12.SW_INPORT_FU.out2
net BlockPE12.SW_INPORT_FU.in0 BlockPE12.SW_INPORT_FU.out3
net BlockPE12.SW_INPORT_FU.in1 BlockPE12.SW_INPORT_FU.out0
net BlockPE12.SW_INPORT_FU.in1 BlockPE12.SW_INPORT_FU.out1
net BlockPE12.SW_INPORT_FU.in1 BlockPE12.SW_INPORT_FU.out2
net BlockPE12.SW_INPORT_FU.in1 BlockPE12.SW_INPORT_FU.out3
net BlockPE12.SW_INPORT_FU.in2 BlockPE12.SW_INPORT_FU.out0
net BlockPE12.SW_INPORT_FU.in2 BlockPE12.SW_INPORT_FU.out1
net BlockPE12.SW_INPORT_FU.in2 BlockPE12.SW_INPORT_FU.out2
net BlockPE12.SW_INPORT_FU.in2 BlockPE12.SW_INPORT_FU.out3
net BlockPE12.SW_INPORT_FU.in3 BlockPE12.SW_INPORT_FU.out0
net BlockPE12.SW_INPORT_FU.in3 BlockPE12.SW_INPORT_FU.out1
net BlockPE12.SW_INPORT_FU.in3 BlockPE12.SW_INPORT_FU.out2
net BlockPE12.SW_INPORT_FU.in3 BlockPE12.SW_INPORT_FU.out3
net BlockPE12.SW_INPORT_FU.out0 BlockPE12.ALU0.in0
net BlockPE12.SW_INPORT_FU.out1 BlockPE12.ALU0.in1
net BlockPE12.SW_INPORT_FU.out2 BlockPE12.MEM0.in0
net BlockPE12.SW_INPORT_FU.out3 BlockPE12.MEM0.in1
net BlockPE12.SW_FU_OUTPORT.in0 BlockPE12.SW_FU_OUTPORT.out0
net BlockPE12.SW_FU_OUTPORT.in1 BlockPE12.SW_FU_OUTPORT.out0
net BlockPE12.SW_FU_OUTPORT.out0 BlockPE12.out0
net BlockPE13.in0 BlockPE13.SW_INPORT_FU.in0
net BlockPE13.in1 BlockPE13.SW_INPORT_FU.in1
net BlockPE13.out0 SW8X1_BlockPE12_in0_CONNECT.in5
net BlockPE13.out0 SW8X1_BlockPE12_in1_CONNECT.in5
net BlockPE13.out0 SW9X1_BlockPE1_in0_CONNECT.in6
net BlockPE13.out0 SW9X1_BlockPE1_in1_CONNECT.in6
net BlockPE13.out0 SW8X1_BlockPE0_in0_CONNECT.in5
net BlockPE13.out0 SW8X1_BlockPE0_in1_CONNECT.in5
net BlockPE13.out0 SW7X1_BlockPE2_in0_CONNECT.in4
net BlockPE13.out0 SW7X1_BlockPE2_in1_CONNECT.in4
net BlockPE13.out0 SW7X1_BlockPE14_in0_CONNECT.in5
net BlockPE13.out0 SW7X1_BlockPE14_in1_CONNECT.in5
net BlockPE13.out0 SW8X1_BlockPE8_in0_CONNECT.in5
net BlockPE13.out0 SW8X1_BlockPE8_in1_CONNECT.in5
net BlockPE13.out0 SW9X1_BlockPE9_in0_CONNECT.in6
net BlockPE13.out0 SW9X1_BlockPE9_in1_CONNECT.in6
net BlockPE13.out0 SW7X1_BlockPE10_in0_CONNECT.in4
net BlockPE13.out0 SW7X1_BlockPE10_in1_CONNECT.in4
net BlockPE13.ALU0 BlockPE13.ALU0.out0
net BlockPE13.ALU0.in0 BlockPE13.ALU0
net BlockPE13.ALU0.in1 BlockPE13.ALU0
net BlockPE13.ALU0.out0 BlockPE13.SW_INPORT_FU.in2
net BlockPE13.ALU0.out0 BlockPE13.SW_FU_OUTPORT.in0
net BlockPE13.MEM0 BlockPE13.MEM0.out0
net BlockPE13.MEM0.in0 BlockPE13.MEM0
net BlockPE13.MEM0.in1 BlockPE13.MEM0
net BlockPE13.MEM0.in2 BlockPE13.MEM0
net BlockPE13.MEM0.out0 BlockPE13.SW_INPORT_FU.in3
net BlockPE13.MEM0.out0 BlockPE13.SW_FU_OUTPORT.in1
net BlockPE13.SW_INPORT_FU.in0 BlockPE13.SW_INPORT_FU.out0
net BlockPE13.SW_INPORT_FU.in0 BlockPE13.SW_INPORT_FU.out1
net BlockPE13.SW_INPORT_FU.in0 BlockPE13.SW_INPORT_FU.out2
net BlockPE13.SW_INPORT_FU.in0 BlockPE13.SW_INPORT_FU.out3
net BlockPE13.SW_INPORT_FU.in1 BlockPE13.SW_INPORT_FU.out0
net BlockPE13.SW_INPORT_FU.in1 BlockPE13.SW_INPORT_FU.out1
net BlockPE13.SW_INPORT_FU.in1 BlockPE13.SW_INPORT_FU.out2
net BlockPE13.SW_INPORT_FU.in1 BlockPE13.SW_INPORT_FU.out3
net BlockPE13.SW_INPORT_FU.in2 BlockPE13.SW_INPORT_FU.out0
net BlockPE13.SW_INPORT_FU.in2 BlockPE13.SW_INPORT_FU.out1
net BlockPE13.SW_INPORT_FU.in2 BlockPE13.SW_INPORT_FU.out2
net BlockPE13.SW_INPORT_FU.in2 BlockPE13.SW_INPORT_FU.out3
net BlockPE13.SW_INPORT_FU.in3 BlockPE13.SW_INPORT_FU.out0
net BlockPE13.SW_INPORT_FU.in3 BlockPE13.SW_INPORT_FU.out1
net BlockPE13.SW_INPORT_FU.in3 BlockPE13.SW_INPORT_FU.out2
net BlockPE13.SW_INPORT_FU.in3 BlockPE13.SW_INPORT_FU.out3
net BlockPE13.SW_INPORT_FU.out0 BlockPE13.ALU0.in0
net BlockPE13.SW_INPORT_FU.out1 BlockPE13.ALU0.in1
net BlockPE13.SW_INPORT_FU.out2 BlockPE13.MEM0.in0
net BlockPE13.SW_INPORT_FU.out3 BlockPE13.MEM0.in1
net BlockPE13.SW_FU_OUTPORT.in0 BlockPE13.SW_FU_OUTPORT.out0
net BlockPE13.SW_FU_OUTPORT.in1 BlockPE13.SW_FU_OUTPORT.out0
net BlockPE13.SW_FU_OUTPORT.out0 BlockPE13.out0
net BlockPE14.in0 BlockPE14.SW_INPORT_FU.in0
net BlockPE14.in1 BlockPE14.SW_INPORT_FU.in1
net BlockPE14.out0 SW9X1_BlockPE3_in0_CONNECT.in5
net BlockPE14.out0 SW9X1_BlockPE3_in1_CONNECT.in5
net BlockPE14.out0 SW9X1_BlockPE1_in0_CONNECT.in7
net BlockPE14.out0 SW9X1_BlockPE1_in1_CONNECT.in7
net BlockPE14.out0 SW6X1_BlockPE13_in0_CONNECT.in5
net BlockPE14.out0 SW6X1_BlockPE13_in1_CONNECT.in5
net BlockPE14.out0 SW7X1_BlockPE2_in0_CONNECT.in5
net BlockPE14.out0 SW7X1_BlockPE2_in1_CONNECT.in5
net BlockPE14.out0 SW8X1_BlockPE15_in0_CONNECT.in6
net BlockPE14.out0 SW8X1_BlockPE15_in1_CONNECT.in6
net BlockPE14.out0 SW9X1_BlockPE9_in0_CONNECT.in7
net BlockPE14.out0 SW9X1_BlockPE9_in1_CONNECT.in7
net BlockPE14.out0 SW7X1_BlockPE10_in0_CONNECT.in5
net BlockPE14.out0 SW7X1_BlockPE10_in1_CONNECT.in5
net BlockPE14.out0 SW9X1_BlockPE11_in0_CONNECT.in5
net BlockPE14.out0 SW9X1_BlockPE11_in1_CONNECT.in5
net BlockPE14.ALU0 BlockPE14.ALU0.out0
net BlockPE14.ALU0.in0 BlockPE14.ALU0
net BlockPE14.ALU0.in1 BlockPE14.ALU0
net BlockPE14.ALU0.out0 BlockPE14.SW_INPORT_FU.in2
net BlockPE14.ALU0.out0 BlockPE14.SW_FU_OUTPORT.in0
net BlockPE14.MEM0 BlockPE14.MEM0.out0
net BlockPE14.MEM0.in0 BlockPE14.MEM0
net BlockPE14.MEM0.in1 BlockPE14.MEM0
net BlockPE14.MEM0.in2 BlockPE14.MEM0
net BlockPE14.MEM0.out0 BlockPE14.SW_INPORT_FU.in3
net BlockPE14.MEM0.out0 BlockPE14.SW_FU_OUTPORT.in1
net BlockPE14.SW_INPORT_FU.in0 BlockPE14.SW_INPORT_FU.out0
net BlockPE14.SW_INPORT_FU.in0 BlockPE14.SW_INPORT_FU.out1
net BlockPE14.SW_INPORT_FU.in0 BlockPE14.SW_INPORT_FU.out2
net BlockPE14.SW_INPORT_FU.in0 BlockPE14.SW_INPORT_FU.out3
net BlockPE14.SW_INPORT_FU.in1 BlockPE14.SW_INPORT_FU.out0
net BlockPE14.SW_INPORT_FU.in1 BlockPE14.SW_INPORT_FU.out1
net BlockPE14.SW_INPORT_FU.in1 BlockPE14.SW_INPORT_FU.out2
net BlockPE14.SW_INPORT_FU.in1 BlockPE14.SW_INPORT_FU.out3
net BlockPE14.SW_INPORT_FU.in2 BlockPE14.SW_INPORT_FU.out0
net BlockPE14.SW_INPORT_FU.in2 BlockPE14.SW_INPORT_FU.out1
net BlockPE14.SW_INPORT_FU.in2 BlockPE14.SW_INPORT_FU.out2
net BlockPE14.SW_INPORT_FU.in2 BlockPE14.SW_INPORT_FU.out3
net BlockPE14.SW_INPORT_FU.in3 BlockPE14.SW_INPORT_FU.out0
net BlockPE14.SW_INPORT_FU.in3 BlockPE14.SW_INPORT_FU.out1
net BlockPE14.SW_INPORT_FU.in3 BlockPE14.SW_INPORT_FU.out2
net BlockPE14.SW_INPORT_FU.in3 BlockPE14.SW_INPORT_FU.out3
net BlockPE14.SW_INPORT_FU.out0 BlockPE14.ALU0.in0
net BlockPE14.SW_INPORT_FU.out1 BlockPE14.ALU0.in1
net BlockPE14.SW_INPORT_FU.out2 BlockPE14.MEM0.in0
net BlockPE14.SW_INPORT_FU.out3 BlockPE14.MEM0.in1
net BlockPE14.SW_FU_OUTPORT.in0 BlockPE14.SW_FU_OUTPORT.out0
net BlockPE14.SW_FU_OUTPORT.in1 BlockPE14.SW_FU_OUTPORT.out0
net BlockPE14.SW_FU_OUTPORT.out0 BlockPE14.out0
net BlockPE15.in0 BlockPE15.SW_INPORT_FU.in0
net BlockPE15.in1 BlockPE15.SW_INPORT_FU.in1
net BlockPE15.out0 SW8X1_BlockPE12_in0_CONNECT.in6
net BlockPE15.out0 SW8X1_BlockPE12_in1_CONNECT.in6
net BlockPE15.out0 SW9X1_BlockPE3_in0_CONNECT.in6
net BlockPE15.out0 SW9X1_BlockPE3_in1_CONNECT.in6
net BlockPE15.out0 SW7X1_BlockPE14_in0_CONNECT.in6
net BlockPE15.out0 SW7X1_BlockPE14_in1_CONNECT.in6
net BlockPE15.out0 SW9X1_BlockPE11_in0_CONNECT.in6
net BlockPE15.out0 SW9X1_BlockPE11_in1_CONNECT.in6
net BlockPE15.out0 SW1X1_BlockMEM7_in0_CONNECT.in0
net BlockPE15.out0 SW1X1_BlockMEM7_in1_CONNECT.in0
net BlockPE15.ALU0 BlockPE15.ALU0.out0
net BlockPE15.ALU0.in0 BlockPE15.ALU0
net BlockPE15.ALU0.in1 BlockPE15.ALU0
net BlockPE15.ALU0.out0 BlockPE15.SW_INPORT_FU.in2
net BlockPE15.ALU0.out0 BlockPE15.SW_FU_OUTPORT.in0
net BlockPE15.MEM0 BlockPE15.MEM0.out0
net BlockPE15.MEM0.in0 BlockPE15.MEM0
net BlockPE15.MEM0.in1 BlockPE15.MEM0
net BlockPE15.MEM0.in2 BlockPE15.MEM0
net BlockPE15.MEM0.out0 BlockPE15.SW_INPORT_FU.in3
net BlockPE15.MEM0.out0 BlockPE15.SW_FU_OUTPORT.in1
net BlockPE15.SW_INPORT_FU.in0 BlockPE15.SW_INPORT_FU.out0
net BlockPE15.SW_INPORT_FU.in0 BlockPE15.SW_INPORT_FU.out1
net BlockPE15.SW_INPORT_FU.in0 BlockPE15.SW_INPORT_FU.out2
net BlockPE15.SW_INPORT_FU.in0 BlockPE15.SW_INPORT_FU.out3
net BlockPE15.SW_INPORT_FU.in1 BlockPE15.SW_INPORT_FU.out0
net BlockPE15.SW_INPORT_FU.in1 BlockPE15.SW_INPORT_FU.out1
net BlockPE15.SW_INPORT_FU.in1 BlockPE15.SW_INPORT_FU.out2
net BlockPE15.SW_INPORT_FU.in1 BlockPE15.SW_INPORT_FU.out3
net BlockPE15.SW_INPORT_FU.in2 BlockPE15.SW_INPORT_FU.out0
net BlockPE15.SW_INPORT_FU.in2 BlockPE15.SW_INPORT_FU.out1
net BlockPE15.SW_INPORT_FU.in2 BlockPE15.SW_INPORT_FU.out2
net BlockPE15.SW_INPORT_FU.in2 BlockPE15.SW_INPORT_FU.out3
net BlockPE15.SW_INPORT_FU.in3 BlockPE15.SW_INPORT_FU.out0
net BlockPE15.SW_INPORT_FU.in3 BlockPE15.SW_INPORT_FU.out1
net BlockPE15.SW_INPORT_FU.in3 BlockPE15.SW_INPORT_FU.out2
net BlockPE15.SW_INPORT_FU.in3 BlockPE15.SW_INPORT_FU.out3
net BlockPE15.SW_INPORT_FU.out0 BlockPE15.ALU0.in0
net BlockPE15.SW_INPORT_FU.out1 BlockPE15.ALU0.in1
net BlockPE15.SW_INPORT_FU.out2 BlockPE15.MEM0.in0
net BlockPE15.SW_INPORT_FU.out3 BlockPE15.MEM0.in1
net BlockPE15.SW_FU_OUTPORT.in0 BlockPE15.SW_FU_OUTPORT.out0
net BlockPE15.SW_FU_OUTPORT.in1 BlockPE15.SW_FU_OUTPORT.out0
net BlockPE15.SW_FU_OUTPORT.out0 BlockPE15.out0
net BlockMEM0.in0 BlockMEM0.MEM0.in0
net BlockMEM0.in1 BlockMEM0.MEM0.in1
net BlockMEM0.out0 SW8X1_BlockPE0_in0_CONNECT.in7
net BlockMEM0.out0 SW8X1_BlockPE0_in1_CONNECT.in7
net BlockMEM0.MEM0 BlockMEM0.MEM0.out0
net BlockMEM0.MEM0.in0 BlockMEM0.MEM0
net BlockMEM0.MEM0.in1 BlockMEM0.MEM0
net BlockMEM0.MEM0.in2 BlockMEM0.MEM0
net BlockMEM0.MEM0.out0 BlockMEM0.out0
net BlockMEM1.in0 BlockMEM1.MEM0.in0
net BlockMEM1.in1 BlockMEM1.MEM0.in1
net BlockMEM1.out0 SW9X1_BlockPE4_in0_CONNECT.in8
net BlockMEM1.out0 SW9X1_BlockPE4_in1_CONNECT.in8
net BlockMEM1.MEM0 BlockMEM1.MEM0.out0
net BlockMEM1.MEM0.in0 BlockMEM1.MEM0
net BlockMEM1.MEM0.in1 BlockMEM1.MEM0
net BlockMEM1.MEM0.in2 BlockMEM1.MEM0
net BlockMEM1.MEM0.out0 BlockMEM1.out0
net BlockMEM2.in0 BlockMEM2.MEM0.in0
net BlockMEM2.in1 BlockMEM2.MEM0.in1
net BlockMEM2.out0 SW8X1_BlockPE8_in0_CONNECT.in7
net BlockMEM2.out0 SW8X1_BlockPE8_in1_CONNECT.in7
net BlockMEM2.MEM0 BlockMEM2.MEM0.out0
net BlockMEM2.MEM0.in0 BlockMEM2.MEM0
net BlockMEM2.MEM0.in1 BlockMEM2.MEM0
net BlockMEM2.MEM0.in2 BlockMEM2.MEM0
net BlockMEM2.MEM0.out0 BlockMEM2.out0
net BlockMEM3.in0 BlockMEM3.MEM0.in0
net BlockMEM3.in1 BlockMEM3.MEM0.in1
net BlockMEM3.out0 SW8X1_BlockPE12_in0_CONNECT.in7
net BlockMEM3.out0 SW8X1_BlockPE12_in1_CONNECT.in7
net BlockMEM3.MEM0 BlockMEM3.MEM0.out0
net BlockMEM3.MEM0.in0 BlockMEM3.MEM0
net BlockMEM3.MEM0.in1 BlockMEM3.MEM0
net BlockMEM3.MEM0.in2 BlockMEM3.MEM0
net BlockMEM3.MEM0.out0 BlockMEM3.out0
net BlockMEM4.in0 BlockMEM4.MEM0.in0
net BlockMEM4.in1 BlockMEM4.MEM0.in1
net BlockMEM4.out0 SW9X1_BlockPE3_in0_CONNECT.in8
net BlockMEM4.out0 SW9X1_BlockPE3_in1_CONNECT.in8
net BlockMEM4.MEM0 BlockMEM4.MEM0.out0
net BlockMEM4.MEM0.in0 BlockMEM4.MEM0
net BlockMEM4.MEM0.in1 BlockMEM4.MEM0
net BlockMEM4.MEM0.in2 BlockMEM4.MEM0
net BlockMEM4.MEM0.out0 BlockMEM4.out0
net BlockMEM5.in0 BlockMEM5.MEM0.in0
net BlockMEM5.in1 BlockMEM5.MEM0.in1
net BlockMEM5.out0 SW9X1_BlockPE7_in0_CONNECT.in8
net BlockMEM5.out0 SW9X1_BlockPE7_in1_CONNECT.in8
net BlockMEM5.MEM0 BlockMEM5.MEM0.out0
net BlockMEM5.MEM0.in0 BlockMEM5.MEM0
net BlockMEM5.MEM0.in1 BlockMEM5.MEM0
net BlockMEM5.MEM0.in2 BlockMEM5.MEM0
net BlockMEM5.MEM0.out0 BlockMEM5.out0
net BlockMEM6.in0 BlockMEM6.MEM0.in0
net BlockMEM6.in1 BlockMEM6.MEM0.in1
net BlockMEM6.out0 SW9X1_BlockPE11_in0_CONNECT.in8
net BlockMEM6.out0 SW9X1_BlockPE11_in1_CONNECT.in8
net BlockMEM6.MEM0 BlockMEM6.MEM0.out0
net BlockMEM6.MEM0.in0 BlockMEM6.MEM0
net BlockMEM6.MEM0.in1 BlockMEM6.MEM0
net BlockMEM6.MEM0.in2 BlockMEM6.MEM0
net BlockMEM6.MEM0.out0 BlockMEM6.out0
net BlockMEM7.in0 BlockMEM7.MEM0.in0
net BlockMEM7.in1 BlockMEM7.MEM0.in1
net BlockMEM7.out0 SW8X1_BlockPE15_in0_CONNECT.in7
net BlockMEM7.out0 SW8X1_BlockPE15_in1_CONNECT.in7
net BlockMEM7.MEM0 BlockMEM7.MEM0.out0
net BlockMEM7.MEM0.in0 BlockMEM7.MEM0
net BlockMEM7.MEM0.in1 BlockMEM7.MEM0
net BlockMEM7.MEM0.in2 BlockMEM7.MEM0
net BlockMEM7.MEM0.out0 BlockMEM7.out0
net BlockIO0.in0 BlockIO0.SW2X2_INPORT.in0
net BlockIO0.in1 BlockIO0.SW2X2_INPORT.in1
net BlockIO0.out0 SW8X1_BlockPE0_in0_CONNECT.in6
net BlockIO0.out0 SW8X1_BlockPE0_in1_CONNECT.in6
net BlockIO0.IO0 BlockIO0.IO0.out0
net BlockIO0.IO0.in0 BlockIO0.IO0
net BlockIO0.IO0.in1 BlockIO0.IO0
net BlockIO0.IO0.out0 BlockIO0.SW1X1_OUTPORT.in0
net BlockIO0.SW2X2_INPORT.in0 BlockIO0.SW2X2_INPORT.out0
net BlockIO0.SW2X2_INPORT.in0 BlockIO0.SW2X2_INPORT.out1
net BlockIO0.SW2X2_INPORT.in1 BlockIO0.SW2X2_INPORT.out0
net BlockIO0.SW2X2_INPORT.in1 BlockIO0.SW2X2_INPORT.out1
net BlockIO0.SW2X2_INPORT.out0 BlockIO0.IO0.in0
net BlockIO0.SW2X2_INPORT.out1 BlockIO0.IO0.in1
net BlockIO0.SW1X1_OUTPORT.in0 BlockIO0.SW1X1_OUTPORT.out0
net BlockIO0.SW1X1_OUTPORT.out0 BlockIO0.out0
net BlockIO1.in0 BlockIO1.SW2X2_INPORT.in0
net BlockIO1.in1 BlockIO1.SW2X2_INPORT.in1
net BlockIO1.out0 SW9X1_BlockPE1_in0_CONNECT.in8
net BlockIO1.out0 SW9X1_BlockPE1_in1_CONNECT.in8
net BlockIO1.IO0 BlockIO1.IO0.out0
net BlockIO1.IO0.in0 BlockIO1.IO0
net BlockIO1.IO0.in1 BlockIO1.IO0
net BlockIO1.IO0.out0 BlockIO1.SW1X1_OUTPORT.in0
net BlockIO1.SW2X2_INPORT.in0 BlockIO1.SW2X2_INPORT.out0
net BlockIO1.SW2X2_INPORT.in0 BlockIO1.SW2X2_INPORT.out1
net BlockIO1.SW2X2_INPORT.in1 BlockIO1.SW2X2_INPORT.out0
net BlockIO1.SW2X2_INPORT.in1 BlockIO1.SW2X2_INPORT.out1
net BlockIO1.SW2X2_INPORT.out0 BlockIO1.IO0.in0
net BlockIO1.SW2X2_INPORT.out1 BlockIO1.IO0.in1
net BlockIO1.SW1X1_OUTPORT.in0 BlockIO1.SW1X1_OUTPORT.out0
net BlockIO1.SW1X1_OUTPORT.out0 BlockIO1.out0
net BlockIO2.in0 BlockIO2.SW2X2_INPORT.in0
net BlockIO2.in1 BlockIO2.SW2X2_INPORT.in1
net BlockIO2.out0 SW7X1_BlockPE2_in0_CONNECT.in6
net BlockIO2.out0 SW7X1_BlockPE2_in1_CONNECT.in6
net BlockIO2.IO0 BlockIO2.IO0.out0
net BlockIO2.IO0.in0 BlockIO2.IO0
net BlockIO2.IO0.in1 BlockIO2.IO0
net BlockIO2.IO0.out0 BlockIO2.SW1X1_OUTPORT.in0
net BlockIO2.SW2X2_INPORT.in0 BlockIO2.SW2X2_INPORT.out0
net BlockIO2.SW2X2_INPORT.in0 BlockIO2.SW2X2_INPORT.out1
net BlockIO2.SW2X2_INPORT.in1 BlockIO2.SW2X2_INPORT.out0
net BlockIO2.SW2X2_INPORT.in1 BlockIO2.SW2X2_INPORT.out1
net BlockIO2.SW2X2_INPORT.out0 BlockIO2.IO0.in0
net BlockIO2.SW2X2_INPORT.out1 BlockIO2.IO0.in1
net BlockIO2.SW1X1_OUTPORT.in0 BlockIO2.SW1X1_OUTPORT.out0
net BlockIO2.SW1X1_OUTPORT.out0 BlockIO2.out0
net BlockIO3.in0 BlockIO3.SW2X2_INPORT.in0
net BlockIO3.in1 BlockIO3.SW2X2_INPORT.in1
net BlockIO3.out0 SW9X1_BlockPE3_in0_CONNECT.in7
net BlockIO3.out0 SW9X1_BlockPE3_in1_CONNECT.in7
net BlockIO3.IO0 BlockIO3.IO0.out0
net BlockIO3.IO0.in0 BlockIO3.IO0
net BlockIO3.IO0.in1 BlockIO3.IO0
net BlockIO3.IO0.out0 BlockIO3.SW1X1_OUTPORT.in0
net BlockIO3.SW2X2_INPORT.in0 BlockIO3.SW2X2_INPORT.out0
net BlockIO3.SW2X2_INPORT.in0 BlockIO3.SW2X2_INPORT.out1
net BlockIO3.SW2X2_INPORT.in1 BlockIO3.SW2X2_INPORT.out0
net BlockIO3.SW2X2_INPORT.in1 BlockIO3.SW2X2_INPORT.out1
net BlockIO3.SW2X2_INPORT.out0 BlockIO3.IO0.in0
net BlockIO3.SW2X2_INPORT.out1 BlockIO3.IO0.in1
net BlockIO3.SW1X1_OUTPORT.in0 BlockIO3.SW1X1_OUTPORT.out0
net BlockIO3.SW1X1_OUTPORT.out0 BlockIO3.out0
net BlockIO4.in0 BlockIO4.SW2X2_INPORT.in0
net BlockIO4.in1 BlockIO4.SW2X2_INPORT.in1
net BlockIO4.out0 SW9X1_BlockPE4_in0_CONNECT.in7
net BlockIO4.out0 SW9X1_BlockPE4_in1_CONNECT.in7
net BlockIO4.IO0 BlockIO4.IO0.out0
net BlockIO4.IO0.in0 BlockIO4.IO0
net BlockIO4.IO0.in1 BlockIO4.IO0
net BlockIO4.IO0.out0 BlockIO4.SW1X1_OUTPORT.in0
net BlockIO4.SW2X2_INPORT.in0 BlockIO4.SW2X2_INPORT.out0
net BlockIO4.SW2X2_INPORT.in0 BlockIO4.SW2X2_INPORT.out1
net BlockIO4.SW2X2_INPORT.in1 BlockIO4.SW2X2_INPORT.out0
net BlockIO4.SW2X2_INPORT.in1 BlockIO4.SW2X2_INPORT.out1
net BlockIO4.SW2X2_INPORT.out0 BlockIO4.IO0.in0
net BlockIO4.SW2X2_INPORT.out1 BlockIO4.IO0.in1
net BlockIO4.SW1X1_OUTPORT.in0 BlockIO4.SW1X1_OUTPORT.out0
net BlockIO4.SW1X1_OUTPORT.out0 BlockIO4.out0
net BlockIO5.in0 BlockIO5.SW2X2_INPORT.in0
net BlockIO5.in1 BlockIO5.SW2X2_INPORT.in1
net BlockIO5.out0 SW7X1_BlockPE5_in0_CONNECT.in6
net BlockIO5.out0 SW7X1_BlockPE5_in1_CONNECT.in6
net BlockIO5.IO0 BlockIO5.IO0.out0
net BlockIO5.IO0.in0 BlockIO5.IO0
net BlockIO5.IO0.in1 BlockIO5.IO0
net BlockIO5.IO0.out0 BlockIO5.SW1X1_OUTPORT.in0
net BlockIO5.SW2X2_INPORT.in0 BlockIO5.SW2X2_INPORT.out0
net BlockIO5.SW2X2_INPORT.in0 BlockIO5.SW2X2_INPORT.out1
net BlockIO5.SW2X2_INPORT.in1 BlockIO5.SW2X2_INPORT.out0
net BlockIO5.SW2X2_INPORT.in1 BlockIO5.SW2X2_INPORT.out1
net BlockIO5.SW2X2_INPORT.out0 BlockIO5.IO0.in0
net BlockIO5.SW2X2_INPORT.out1 BlockIO5.IO0.in1
net BlockIO5.SW1X1_OUTPORT.in0 BlockIO5.SW1X1_OUTPORT.out0
net BlockIO5.SW1X1_OUTPORT.out0 BlockIO5.out0
net BlockIO6.in0 BlockIO6.SW2X2_INPORT.in0
net BlockIO6.in1 BlockIO6.SW2X2_INPORT.in1
net BlockIO6.out0 SW8X1_BlockPE6_in0_CONNECT.in7
net BlockIO6.out0 SW8X1_BlockPE6_in1_CONNECT.in7
net BlockIO6.IO0 BlockIO6.IO0.out0
net BlockIO6.IO0.in0 BlockIO6.IO0
net BlockIO6.IO0.in1 BlockIO6.IO0
net BlockIO6.IO0.out0 BlockIO6.SW1X1_OUTPORT.in0
net BlockIO6.SW2X2_INPORT.in0 BlockIO6.SW2X2_INPORT.out0
net BlockIO6.SW2X2_INPORT.in0 BlockIO6.SW2X2_INPORT.out1
net BlockIO6.SW2X2_INPORT.in1 BlockIO6.SW2X2_INPORT.out0
net BlockIO6.SW2X2_INPORT.in1 BlockIO6.SW2X2_INPORT.out1
net BlockIO6.SW2X2_INPORT.out0 BlockIO6.IO0.in0
net BlockIO6.SW2X2_INPORT.out1 BlockIO6.IO0.in1
net BlockIO6.SW1X1_OUTPORT.in0 BlockIO6.SW1X1_OUTPORT.out0
net BlockIO6.SW1X1_OUTPORT.out0 BlockIO6.out0
net BlockIO7.in0 BlockIO7.SW2X2_INPORT.in0
net BlockIO7.in1 BlockIO7.SW2X2_INPORT.in1
net BlockIO7.out0 SW9X1_BlockPE7_in0_CONNECT.in7
net BlockIO7.out0 SW9X1_BlockPE7_in1_CONNECT.in7
net BlockIO7.IO0 BlockIO7.IO0.out0
net BlockIO7.IO0.in0 BlockIO7.IO0
net BlockIO7.IO0.in1 BlockIO7.IO0
net BlockIO7.IO0.out0 BlockIO7.SW1X1_OUTPORT.in0
net BlockIO7.SW2X2_INPORT.in0 BlockIO7.SW2X2_INPORT.out0
net BlockIO7.SW2X2_INPORT.in0 BlockIO7.SW2X2_INPORT.out1
net BlockIO7.SW2X2_INPORT.in1 BlockIO7.SW2X2_INPORT.out0
net BlockIO7.SW2X2_INPORT.in1 BlockIO7.SW2X2_INPORT.out1
net BlockIO7.SW2X2_INPORT.out0 BlockIO7.IO0.in0
net BlockIO7.SW2X2_INPORT.out1 BlockIO7.IO0.in1
net BlockIO7.SW1X1_OUTPORT.in0 BlockIO7.SW1X1_OUTPORT.out0
net BlockIO7.SW1X1_OUTPORT.out0 BlockIO7.out0
net BlockIO8.in0 BlockIO8.SW2X2_INPORT.in0
net BlockIO8.in1 BlockIO8.SW2X2_INPORT.in1
net BlockIO8.out0 SW8X1_BlockPE8_in0_CONNECT.in6
net BlockIO8.out0 SW8X1_BlockPE8_in1_CONNECT.in6
net BlockIO8.IO0 BlockIO8.IO0.out0
net BlockIO8.IO0.in0 BlockIO8.IO0
net BlockIO8.IO0.in1 BlockIO8.IO0
net BlockIO8.IO0.out0 BlockIO8.SW1X1_OUTPORT.in0
net BlockIO8.SW2X2_INPORT.in0 BlockIO8.SW2X2_INPORT.out0
net BlockIO8.SW2X2_INPORT.in0 BlockIO8.SW2X2_INPORT.out1
net BlockIO8.SW2X2_INPORT.in1 BlockIO8.SW2X2_INPORT.out0
net BlockIO8.SW2X2_INPORT.in1 BlockIO8.SW2X2_INPORT.out1
net BlockIO8.SW2X2_INPORT.out0 BlockIO8.IO0.in0
net BlockIO8.SW2X2_INPORT.out1 BlockIO8.IO0.in1
net BlockIO8.SW1X1_OUTPORT.in0 BlockIO8.SW1X1_OUTPORT.out0
net BlockIO8.SW1X1_OUTPORT.out0 BlockIO8.out0
net BlockIO9.in0 BlockIO9.SW2X2_INPORT.in0
net BlockIO9.in1 BlockIO9.SW2X2_INPORT.in1
net BlockIO9.out0 SW9X1_BlockPE9_in0_CONNECT.in8
net BlockIO9.out0 SW9X1_BlockPE9_in1_CONNECT.in8
net BlockIO9.IO0 BlockIO9.IO0.out0
net BlockIO9.IO0.in0 BlockIO9.IO0
net BlockIO9.IO0.in1 BlockIO9.IO0
net BlockIO9.IO0.out0 BlockIO9.SW1X1_OUTPORT.in0
net BlockIO9.SW2X2_INPORT.in0 BlockIO9.SW2X2_INPORT.out0
net BlockIO9.SW2X2_INPORT.in0 BlockIO9.SW2X2_INPORT.out1
net BlockIO9.SW2X2_INPORT.in1 BlockIO9.SW2X2_INPORT.out0
net BlockIO9.SW2X2_INPORT.in1 BlockIO9.SW2X2_INPORT.out1
net BlockIO9.SW2X2_INPORT.out0 BlockIO9.IO0.in0
net BlockIO9.SW2X2_INPORT.out1 BlockIO9.IO0.in1
net BlockIO9.SW1X1_OUTPORT.in0 BlockIO9.SW1X1_OUTPORT.out0
net BlockIO9.SW1X1_OUTPORT.out0 BlockIO9.out0
net BlockIO10.in0 BlockIO10.SW2X2_INPORT.in0
net BlockIO10.in1 BlockIO10.SW2X2_INPORT.in1
net BlockIO10.out0 SW7X1_BlockPE10_in0_CONNECT.in6
net BlockIO10.out0 SW7X1_BlockPE10_in1_CONNECT.in6
net BlockIO10.IO0 BlockIO10.IO0.out0
net BlockIO10.IO0.in0 BlockIO10.IO0
net BlockIO10.IO0.in1 BlockIO10.IO0
net BlockIO10.IO0.out0 BlockIO10.SW1X1_OUTPORT.in0
net BlockIO10.SW2X2_INPORT.in0 BlockIO10.SW2X2_INPORT.out0
net BlockIO10.SW2X2_INPORT.in0 BlockIO10.SW2X2_INPORT.out1
net BlockIO10.SW2X2_INPORT.in1 BlockIO10.SW2X2_INPORT.out0
net BlockIO10.SW2X2_INPORT.in1 BlockIO10.SW2X2_INPORT.out1
net BlockIO10.SW2X2_INPORT.out0 BlockIO10.IO0.in0
net BlockIO10.SW2X2_INPORT.out1 BlockIO10.IO0.in1
net BlockIO10.SW1X1_OUTPORT.in0 BlockIO10.SW1X1_OUTPORT.out0
net BlockIO10.SW1X1_OUTPORT.out0 BlockIO10.out0
net BlockIO11.in0 BlockIO11.SW2X2_INPORT.in0
net BlockIO11.in1 BlockIO11.SW2X2_INPORT.in1
net BlockIO11.out0 SW9X1_BlockPE11_in0_CONNECT.in7
net BlockIO11.out0 SW9X1_BlockPE11_in1_CONNECT.in7
net BlockIO11.IO0 BlockIO11.IO0.out0
net BlockIO11.IO0.in0 BlockIO11.IO0
net BlockIO11.IO0.in1 BlockIO11.IO0
net BlockIO11.IO0.out0 BlockIO11.SW1X1_OUTPORT.in0
net BlockIO11.SW2X2_INPORT.in0 BlockIO11.SW2X2_INPORT.out0
net BlockIO11.SW2X2_INPORT.in0 BlockIO11.SW2X2_INPORT.out1
net BlockIO11.SW2X2_INPORT.in1 BlockIO11.SW2X2_INPORT.out0
net BlockIO11.SW2X2_INPORT.in1 BlockIO11.SW2X2_INPORT.out1
net BlockIO11.SW2X2_INPORT.out0 BlockIO11.IO0.in0
net BlockIO11.SW2X2_INPORT.out1 BlockIO11.IO0.in1
net BlockIO11.SW1X1_OUTPORT.in0 BlockIO11.SW1X1_OUTPORT.out0
net BlockIO11.SW1X1_OUTPORT.out0 BlockIO11.out0
