Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\read_from_ram.v" into library work
Parsing module <read_from_ram>.
Analyzing Verilog file "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\read_ram_and_uart.v" into library work
Parsing module <read_ram_and_uart>.
Analyzing Verilog file "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\ipcore_dir\ip_rom_input_code.v" into library work
Parsing module <ip_rom_input_code>.
Analyzing Verilog file "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\ipcore_dir\ip_ram_output_code.v" into library work
Parsing module <ip_ram_output_code>.
Analyzing Verilog file "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\CPU.v" into library work
Parsing module <CPU>.
Analyzing Verilog file "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\top_level.v" into library work
Parsing module <top_level>.
Parsing VHDL file "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\UART_TX_CTRL.vhd" into library work
Parsing entity <UART_TX_CTRL>.
Parsing architecture <Behavioral> of entity <uart_tx_ctrl>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_level>.

Elaborating module <ip_rom_input_code>.
WARNING:HDLCompiler:1499 - "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\ipcore_dir\ip_rom_input_code.v" Line 39: Empty module <ip_rom_input_code> remains a black box.

Elaborating module <CPU>.
WARNING:HDLCompiler:189 - "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\top_level.v" Line 168: Size mismatch in connection of port <data_ram>. Formal port size is 15-bit while actual signal size is 16-bit.

Elaborating module <ip_ram_output_code>.
WARNING:HDLCompiler:1499 - "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\ipcore_dir\ip_ram_output_code.v" Line 39: Empty module <ip_ram_output_code> remains a black box.

Elaborating module <read_ram_and_uart>.

Elaborating module <read_from_ram>.
Going to vhdl side to elaborate module UART_TX_CTRL

Elaborating entity <UART_TX_CTRL> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\UART_TX_CTRL.vhd" Line 97. Case statement is complete. others clause is never selected
Back to verilog to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\top_level.v".
    Found 1-bit register for signal <reset_read_ram>.
    Found 1-bit register for signal <reset_read_ram_done>.
    Found 4-bit register for signal <counter_read_ram_reset>.
    Found 4-bit adder for signal <counter_read_ram_reset[3]_GND_1_o_add_5_OUT> created at line 103.
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<15>> created at line 176
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<14>> created at line 176
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<13>> created at line 176
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<12>> created at line 176
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<11>> created at line 176
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<10>> created at line 176
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<9>> created at line 176
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<8>> created at line 176
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<7>> created at line 176
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<6>> created at line 176
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<5>> created at line 176
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<4>> created at line 176
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<3>> created at line 176
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<2>> created at line 176
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<1>> created at line 176
    Found 1-bit tristate buffer for signal <wr_data_ram_from_cpu<0>> created at line 176
    Found 1-bit tristate buffer for signal <wr_data_to_ram<15>> created at line 189
    Found 1-bit tristate buffer for signal <wr_data_to_ram<14>> created at line 189
    Found 1-bit tristate buffer for signal <wr_data_to_ram<13>> created at line 189
    Found 1-bit tristate buffer for signal <wr_data_to_ram<12>> created at line 189
    Found 1-bit tristate buffer for signal <wr_data_to_ram<11>> created at line 189
    Found 1-bit tristate buffer for signal <wr_data_to_ram<10>> created at line 189
    Found 1-bit tristate buffer for signal <wr_data_to_ram<9>> created at line 189
    Found 1-bit tristate buffer for signal <wr_data_to_ram<8>> created at line 189
    Found 1-bit tristate buffer for signal <wr_data_to_ram<7>> created at line 189
    Found 1-bit tristate buffer for signal <wr_data_to_ram<6>> created at line 189
    Found 1-bit tristate buffer for signal <wr_data_to_ram<5>> created at line 189
    Found 1-bit tristate buffer for signal <wr_data_to_ram<4>> created at line 189
    Found 1-bit tristate buffer for signal <wr_data_to_ram<3>> created at line 189
    Found 1-bit tristate buffer for signal <wr_data_to_ram<2>> created at line 189
    Found 1-bit tristate buffer for signal <wr_data_to_ram<1>> created at line 189
    Found 1-bit tristate buffer for signal <wr_data_to_ram<0>> created at line 189
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <top_level> synthesized.

Synthesizing Unit <CPU>.
    Related source file is "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\CPU.v".
WARNING:Xst:647 - Input <data_from_rom> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data_ram> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <address_to_rom> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <address_to_ram> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <enable_to_rom> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <write_enable_to_ram> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <read_enable_to_ram> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <CPU> synthesized.

Synthesizing Unit <read_ram_and_uart>.
    Related source file is "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\read_ram_and_uart.v".
    Summary:
	no macro.
Unit <read_ram_and_uart> synthesized.

Synthesizing Unit <read_from_ram>.
    Related source file is "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\read_from_ram.v".
    Found 1-bit register for signal <stop>.
    Found 1-bit register for signal <read_enable_to_ram>.
    Found 3-bit register for signal <byte_counter>.
    Found 1-bit register for signal <read_input_from_ram>.
    Found 4-bit register for signal <hex3>.
    Found 4-bit register for signal <hex2>.
    Found 4-bit register for signal <hex1>.
    Found 1-bit register for signal <uart_send>.
    Found 8-bit register for signal <uart_data>.
    Found 1-bit register for signal <uart_sec_free>.
    Found 6-bit register for signal <address_to_ram>.
    Found 3-bit subtractor for signal <byte_counter[2]_GND_38_o_sub_10_OUT> created at line 82.
    Found 6-bit adder for signal <address_to_ram[5]_GND_38_o_add_1_OUT> created at line 46.
    Found 16x8-bit Read Only RAM for signal <hex3[3]_GND_38_o_wide_mux_30_OUT>
    Found 16x8-bit Read Only RAM for signal <hex2[3]_GND_38_o_wide_mux_31_OUT>
    Found 16x8-bit Read Only RAM for signal <hex1[3]_GND_38_o_wide_mux_32_OUT>
    Summary:
	inferred   3 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <read_from_ram> synthesized.

Synthesizing Unit <UART_TX_CTRL>.
    Related source file is "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\UART_TX_CTRL.vhd".
    Found 14-bit register for signal <bitTmr>.
    Found 31-bit register for signal <bitIndex>.
    Found 10-bit register for signal <txData>.
    Found 1-bit register for signal <txBit>.
    Found 2-bit register for signal <txState>.
    Found finite state machine <FSM_0> for signal <txState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | rdy                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit adder for signal <bitTmr[13]_GND_43_o_add_7_OUT> created at line 112.
    Found 31-bit adder for signal <bitIndex[30]_GND_43_o_add_14_OUT> created at line 127.
    Found 1-bit 10-to-1 multiplexer for signal <bitIndex[3]_X_43_o_Mux_22_o> created at line 147.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  56 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_TX_CTRL> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x8-bit single-port Read Only RAM                    : 3
# Adders/Subtractors                                   : 5
 14-bit adder                                          : 1
 3-bit subtractor                                      : 1
 31-bit adder                                          : 1
 4-bit adder                                           : 1
 6-bit adder                                           : 1
# Registers                                            : 18
 1-bit register                                        : 8
 10-bit register                                       : 1
 14-bit register                                       : 1
 3-bit register                                        : 1
 31-bit register                                       : 1
 4-bit register                                        : 4
 6-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 4
 1-bit 10-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ip_rom_input_code.ngc>.
Reading core <ipcore_dir/ip_ram_output_code.ngc>.
Loading core <ip_rom_input_code> for timing and area information for instance <ROM>.
Loading core <ip_ram_output_code> for timing and area information for instance <RAM>.
WARNING:Xst:1710 - FF/Latch <txData_0> (without init value) has a constant value of 0 in block <UART_cont>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <txData_9> (without init value) has a constant value of 1 in block <UART_cont>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <UART_TX_CTRL>.
The following registers are absorbed into counter <bitTmr>: 1 register on signal <bitTmr>.
The following registers are absorbed into counter <bitIndex>: 1 register on signal <bitIndex>.
Unit <UART_TX_CTRL> synthesized (advanced).

Synthesizing (advanced) Unit <read_from_ram>.
The following registers are absorbed into counter <address_to_ram>: 1 register on signal <address_to_ram>.
The following registers are absorbed into counter <byte_counter>: 1 register on signal <byte_counter>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <hex3> prevents it from being combined with the RAM <Mram_hex3[3]_GND_38_o_wide_mux_30_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex3>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <hex2> prevents it from being combined with the RAM <Mram_hex2[3]_GND_38_o_wide_mux_31_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex2>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <hex1> prevents it from being combined with the RAM <Mram_hex1[3]_GND_38_o_wide_mux_32_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex1>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <read_from_ram> synthesized (advanced).

Synthesizing (advanced) Unit <top_level>.
The following registers are absorbed into counter <counter_read_ram_reset>: 1 register on signal <counter_read_ram_reset>.
Unit <top_level> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x8-bit single-port distributed Read Only RAM        : 3
# Counters                                             : 5
 14-bit up counter                                     : 1
 3-bit down counter                                    : 1
 31-bit up counter                                     : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 38
 Flip-Flops                                            : 38
# Multiplexers                                         : 3
 1-bit 10-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <txData_0> (without init value) has a constant value of 0 in block <UART_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <txData_9> (without init value) has a constant value of 1 in block <UART_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <read_ram_and_uart/UART_cont/FSM_0> on signal <txState[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 rdy      | 00
 load_bit | 01
 send_bit | 10
----------------------

Optimizing unit <top_level> ...

Optimizing unit <read_from_ram> ...
INFO:Xst:2261 - The FF/Latch <uart_data_4> in Unit <read_from_ram> is equivalent to the following FF/Latch, which will be removed : <uart_data_5> 
INFO:Xst:2261 - The FF/Latch <uart_data_4> in Unit <read_from_ram> is equivalent to the following FF/Latch, which will be removed : <uart_data_5> 

Optimizing unit <UART_TX_CTRL> ...
INFO:Xst:2261 - The FF/Latch <read_ram_and_uart/UART_cont/txData_6> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <read_ram_and_uart/UART_cont/txData_5> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 94
 Flip-Flops                                            : 94

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 225
#      GND                         : 3
#      INV                         : 4
#      LUT1                        : 43
#      LUT2                        : 20
#      LUT3                        : 3
#      LUT4                        : 14
#      LUT5                        : 13
#      LUT6                        : 31
#      MUXCY                       : 43
#      MUXF7                       : 3
#      VCC                         : 3
#      XORCY                       : 45
# FlipFlops/Latches                : 94
#      FD                          : 18
#      FDE                         : 7
#      FDR                         : 8
#      FDRE                        : 59
#      FDS                         : 1
#      FDSE                        : 1
# RAMS                             : 2
#      RAMB18E1                    : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 2
#      IBUF                        : 1
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              94  out of  126800     0%  
 Number of Slice LUTs:                  128  out of  63400     0%  
    Number used as Logic:               128  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    147
   Number with an unused Flip Flop:      53  out of    147    36%  
   Number with an unused LUT:            19  out of    147    12%  
   Number of fully used LUT-FF pairs:    75  out of    147    51%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                           3
 Number of bonded IOBs:                   3  out of    210     1%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 96    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.541ns (Maximum Frequency: 282.406MHz)
   Minimum input arrival time before clock: 1.978ns
   Maximum output required time after clock: 0.877ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.541ns (frequency: 282.406MHz)
  Total number of paths / destination ports: 1385 / 242
-------------------------------------------------------------------------
Delay:               3.541ns (Levels of Logic = 2)
  Source:            RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:       read_ram_and_uart/read_RAM/uart_data_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to read_ram_and_uart/read_RAM/uart_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO8    3   2.454   0.933  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (douta<12>)
     end scope: 'RAM:douta<12>'
     LUT6:I1->O            1   0.124   0.000  read_ram_and_uart/read_RAM/Mmux_uart_data[7]_data_from_ram[15]_mux_35_OUT15 (read_ram_and_uart/read_RAM/uart_data[7]_data_from_ram[15]_mux_35_OUT<0>)
     FDRE:D                    0.030          read_ram_and_uart/read_RAM/uart_data_0
    ----------------------------------------
    Total                      3.541ns (2.608ns logic, 0.933ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.978ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       counter_read_ram_reset_1 (FF)
  Destination Clock: clk rising

  Data Path: reset to counter_read_ram_reset_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.946  reset_IBUF (reset_IBUF)
     LUT5:I0->O            3   0.124   0.413  Mcount_counter_read_ram_reset_val1 (Mcount_counter_read_ram_reset_val)
     FDRE:R                    0.494          counter_read_ram_reset_1
    ----------------------------------------
    Total                      1.978ns (0.619ns logic, 1.359ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 1)
  Source:            read_ram_and_uart/UART_cont/txBit (FF)
  Destination:       UART_TX (PAD)
  Source Clock:      clk rising

  Data Path: read_ram_and_uart/UART_cont/txBit to UART_TX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             1   0.478   0.399  read_ram_and_uart/UART_cont/txBit (read_ram_and_uart/UART_cont/txBit)
     OBUF:I->O                 0.000          UART_TX_OBUF (UART_TX)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.541|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.04 secs
 
--> 

Total memory usage is 4701436 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    6 (   0 filtered)

