// Seed: 1764082159
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    output tri1 id_2,
    output tri id_3,
    input tri id_4,
    output supply0 id_5,
    output wor id_6,
    output tri0 id_7,
    input tri0 id_8,
    output supply1 id_9,
    output wor id_10,
    input uwire id_11,
    output tri1 id_12
);
  wire id_14;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input wire id_2,
    output logic id_3,
    output wand id_4,
    output uwire id_5,
    input wire id_6,
    input supply0 id_7,
    input wire id_8
);
  always @(negedge id_0) begin
    id_3 <= 1;
    id_3 <= 1;
  end
  module_0(
      id_0, id_1, id_4, id_4, id_8, id_5, id_5, id_4, id_0, id_4, id_4, id_0, id_5
  );
  wire id_10;
endmodule
