
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 226605
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2391.062 ; gain = 0.000 ; free physical = 18045 ; free virtual = 24974
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/lukasjoc/fun/fromthetransistor/hardware/blinking_led/blinking_led.srcs/sources_1/new/top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rgb_blink_sw_control' [/home/lukasjoc/fun/fromthetransistor/hardware/blinking_led/blinking_led.srcs/sources_1/new/top.sv:115]
INFO: [Synth 8-6155] done synthesizing module 'rgb_blink_sw_control' (1#1) [/home/lukasjoc/fun/fromthetransistor/hardware/blinking_led/blinking_led.srcs/sources_1/new/top.sv:115]
WARNING: [Synth 8-689] width (1) of port connection 'o_led_r' does not match port width (2) of module 'rgb_blink_sw_control' [/home/lukasjoc/fun/fromthetransistor/hardware/blinking_led/blinking_led.srcs/sources_1/new/top.sv:24]
WARNING: [Synth 8-689] width (1) of port connection 'o_led_g' does not match port width (2) of module 'rgb_blink_sw_control' [/home/lukasjoc/fun/fromthetransistor/hardware/blinking_led/blinking_led.srcs/sources_1/new/top.sv:25]
WARNING: [Synth 8-689] width (1) of port connection 'o_led_b' does not match port width (2) of module 'rgb_blink_sw_control' [/home/lukasjoc/fun/fromthetransistor/hardware/blinking_led/blinking_led.srcs/sources_1/new/top.sv:26]
INFO: [Synth 8-6157] synthesizing module 'led_blink' [/home/lukasjoc/fun/fromthetransistor/hardware/blinking_led/blinking_led.srcs/sources_1/new/top.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'led_blink' (2#1) [/home/lukasjoc/fun/fromthetransistor/hardware/blinking_led/blinking_led.srcs/sources_1/new/top.sv:70]
WARNING: [Synth 8-689] width (1) of port connection 'o_led' does not match port width (2) of module 'led_blink' [/home/lukasjoc/fun/fromthetransistor/hardware/blinking_led/blinking_led.srcs/sources_1/new/top.sv:32]
INFO: [Synth 8-6157] synthesizing module 'led_blink_odd' [/home/lukasjoc/fun/fromthetransistor/hardware/blinking_led/blinking_led.srcs/sources_1/new/top.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'led_blink_odd' (3#1) [/home/lukasjoc/fun/fromthetransistor/hardware/blinking_led/blinking_led.srcs/sources_1/new/top.sv:82]
WARNING: [Synth 8-689] width (1) of port connection 'o_led' does not match port width (2) of module 'led_blink_odd' [/home/lukasjoc/fun/fromthetransistor/hardware/blinking_led/blinking_led.srcs/sources_1/new/top.sv:37]
INFO: [Synth 8-6157] synthesizing module 'on_sw_led_blink' [/home/lukasjoc/fun/fromthetransistor/hardware/blinking_led/blinking_led.srcs/sources_1/new/top.sv:98]
INFO: [Synth 8-6155] done synthesizing module 'on_sw_led_blink' (4#1) [/home/lukasjoc/fun/fromthetransistor/hardware/blinking_led/blinking_led.srcs/sources_1/new/top.sv:98]
WARNING: [Synth 8-689] width (1) of port connection 'o_led' does not match port width (2) of module 'on_sw_led_blink' [/home/lukasjoc/fun/fromthetransistor/hardware/blinking_led/blinking_led.srcs/sources_1/new/top.sv:43]
INFO: [Synth 8-6157] synthesizing module 'on_btn_led_pwm' [/home/lukasjoc/fun/fromthetransistor/hardware/blinking_led/blinking_led.srcs/sources_1/new/top.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'on_btn_led_pwm' (5#1) [/home/lukasjoc/fun/fromthetransistor/hardware/blinking_led/blinking_led.srcs/sources_1/new/top.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [/home/lukasjoc/fun/fromthetransistor/hardware/blinking_led/blinking_led.srcs/sources_1/new/top.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2391.062 ; gain = 0.000 ; free physical = 18083 ; free virtual = 25013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2391.062 ; gain = 0.000 ; free physical = 18768 ; free virtual = 25698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2391.062 ; gain = 0.000 ; free physical = 18768 ; free virtual = 25698
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.062 ; gain = 0.000 ; free physical = 18762 ; free virtual = 25692
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lukasjoc/fun/fromthetransistor/hardware/blinking_led/blinking_led.srcs/constrs_1/new/blinking_zybo7.xdc]
WARNING: [Vivado 12-584] No ports matched 'i_btn1'. [/home/lukasjoc/fun/fromthetransistor/hardware/blinking_led/blinking_led.srcs/constrs_1/new/blinking_zybo7.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lukasjoc/fun/fromthetransistor/hardware/blinking_led/blinking_led.srcs/constrs_1/new/blinking_zybo7.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/lukasjoc/fun/fromthetransistor/hardware/blinking_led/blinking_led.srcs/constrs_1/new/blinking_zybo7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lukasjoc/fun/fromthetransistor/hardware/blinking_led/blinking_led.srcs/constrs_1/new/blinking_zybo7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2522.762 ; gain = 0.000 ; free physical = 18738 ; free virtual = 25664
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2522.762 ; gain = 0.000 ; free physical = 18738 ; free virtual = 25664
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2522.762 ; gain = 131.699 ; free physical = 18809 ; free virtual = 25732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2522.762 ; gain = 131.699 ; free physical = 18809 ; free virtual = 25732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2522.762 ; gain = 131.699 ; free physical = 18811 ; free virtual = 25734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2522.762 ; gain = 131.699 ; free physical = 18801 ; free virtual = 25725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    2 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2522.762 ; gain = 131.699 ; free physical = 18788 ; free virtual = 25715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2522.762 ; gain = 131.699 ; free physical = 18627 ; free virtual = 25565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2522.762 ; gain = 131.699 ; free physical = 18627 ; free virtual = 25565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2522.762 ; gain = 131.699 ; free physical = 18627 ; free virtual = 25565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2522.762 ; gain = 131.699 ; free physical = 18643 ; free virtual = 25576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2522.762 ; gain = 131.699 ; free physical = 18643 ; free virtual = 25576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2522.762 ; gain = 131.699 ; free physical = 18645 ; free virtual = 25578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2522.762 ; gain = 131.699 ; free physical = 18645 ; free virtual = 25578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2522.762 ; gain = 131.699 ; free physical = 18645 ; free virtual = 25578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2522.762 ; gain = 131.699 ; free physical = 18645 ; free virtual = 25578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    42|
|3     |LUT1   |    12|
|4     |LUT2   |     2|
|5     |LUT3   |     3|
|6     |LUT4   |     2|
|7     |LUT6   |     2|
|8     |FDRE   |   169|
|9     |IBUF   |     6|
|10    |OBUF   |     7|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2522.762 ; gain = 131.699 ; free physical = 18645 ; free virtual = 25578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2522.762 ; gain = 0.000 ; free physical = 18700 ; free virtual = 25633
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2522.762 ; gain = 131.699 ; free physical = 18701 ; free virtual = 25634
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2522.762 ; gain = 0.000 ; free physical = 18784 ; free virtual = 25717
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2522.762 ; gain = 0.000 ; free physical = 18728 ; free virtual = 25661
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2522.762 ; gain = 131.781 ; free physical = 18862 ; free virtual = 25796
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/lukasjoc/fun/fromthetransistor/hardware/blinking_led/blinking_led.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 17 21:51:26 2021...
