'top/rst_ni' 'top/v_core/dec/instr_valid_i' 'top/v_core/dec/instr_i' 'top/v_core/dec/illegal_o' 'top/v_core/dec/valid_o' 'top/v_core/dec_buf_valid_q' 'top/v_core/dec_buf_valid_q2' 'top/v_core/dec_unit_q2' 'top/v_core/vreg_wr_hazard_map_q' 'top/v_core/vreg_wr_hazard_map_set' 'top/v_core/vreg_wr_hazard_map_clr' 'top/v_core/lsu/state_q' 'top/v_core/alu/state_q' 'top/v_core/mul/state_q' 'top/v_core/sld/state_q' 'top/v_core/elem/state_q' 'top/v_core/xreg/state_q'
