[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ConstantWithElabUhdm/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ConstantWithElabUhdm/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<75> s<74> l<2:1> el<1:2>
n<> u<2> t<Struct_keyword> p<3> l<2:9> el<2:15>
n<> u<3> t<Struct_union> p<22> c<2> s<4> l<2:9> el<2:15>
n<> u<4> t<Packed_keyword> p<22> s<21> l<2:16> el<2:22>
n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<2:24> el<2:29>
n<3> u<6> t<IntConst> p<7> l<2:31> el<2:32>
n<> u<7> t<Primary_literal> p<8> c<6> l<2:31> el<2:32>
n<> u<8> t<Constant_primary> p<9> c<7> l<2:31> el<2:32>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<2:31> el<2:32>
n<0> u<10> t<IntConst> p<11> l<2:33> el<2:34>
n<> u<11> t<Primary_literal> p<12> c<10> l<2:33> el<2:34>
n<> u<12> t<Constant_primary> p<13> c<11> l<2:33> el<2:34>
n<> u<13> t<Constant_expression> p<14> c<12> l<2:33> el<2:34>
n<> u<14> t<Constant_range> p<15> c<9> l<2:31> el<2:34>
n<> u<15> t<Packed_dimension> p<16> c<14> l<2:30> el<2:35>
n<> u<16> t<Data_type> p<17> c<5> l<2:24> el<2:35>
n<> u<17> t<Data_type_or_void> p<21> c<16> s<20> l<2:24> el<2:35>
n<a> u<18> t<StringConst> p<19> l<2:36> el<2:37>
n<> u<19> t<Variable_decl_assignment> p<20> c<18> l<2:36> el<2:37>
n<> u<20> t<List_of_variable_decl_assignments> p<21> c<19> l<2:36> el<2:37>
n<> u<21> t<Struct_union_member> p<22> c<17> l<2:24> el<2:38>
n<> u<22> t<Data_type> p<24> c<3> s<23> l<2:9> el<2:39>
n<my_struct_packed_t> u<23> t<StringConst> p<24> l<2:40> el<2:58>
n<> u<24> t<Type_declaration> p<25> c<22> l<2:1> el<2:59>
n<> u<25> t<Data_declaration> p<26> c<24> l<2:1> el<2:59>
n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<2:1> el<2:59>
n<> u<27> t<Package_item> p<28> c<26> l<2:1> el<2:59>
n<> u<28> t<Description> p<74> c<27> s<73> l<2:1> el<2:59>
n<module> u<29> t<Module_keyword> p<47> s<30> l<3:1> el<3:7>
n<top> u<30> t<StringConst> p<47> s<46> l<3:8> el<3:11>
n<> u<31> t<PortDir_Out> p<36> s<35> l<4:5> el<4:11>
n<my_struct_packed_t> u<32> t<StringConst> p<33> l<4:12> el<4:30>
n<> u<33> t<Data_type> p<34> c<32> l<4:12> el<4:30>
n<> u<34> t<Data_type_or_implicit> p<35> c<33> l<4:12> el<4:30>
n<> u<35> t<Net_port_type> p<36> c<34> l<4:12> el<4:30>
n<> u<36> t<Net_port_header> p<38> c<31> s<37> l<4:5> el<4:30>
n<out3> u<37> t<StringConst> p<38> l<4:31> el<4:35>
n<> u<38> t<Ansi_port_declaration> p<46> c<36> s<45> l<4:5> el<4:35>
n<> u<39> t<PortDir_Out> p<43> s<42> l<5:5> el<5:11>
n<> u<40> t<NetType_Wire> p<42> s<41> l<5:12> el<5:16>
n<> u<41> t<Data_type_or_implicit> p<42> l<5:17> el<5:17>
n<> u<42> t<Net_port_type> p<43> c<40> l<5:12> el<5:16>
n<> u<43> t<Net_port_header> p<45> c<39> s<44> l<5:5> el<5:16>
n<out4> u<44> t<StringConst> p<45> l<5:17> el<5:21>
n<> u<45> t<Ansi_port_declaration> p<46> c<43> l<5:5> el<5:21>
n<> u<46> t<List_of_port_declarations> p<47> c<38> l<3:12> el<6:2>
n<> u<47> t<Module_ansi_header> p<72> c<29> s<69> l<3:1> el<6:3>
n<out4> u<48> t<StringConst> p<49> l<7:10> el<7:14>
n<> u<49> t<Ps_or_hierarchical_identifier> p<52> c<48> s<51> l<7:10> el<7:14>
n<> u<50> t<Constant_bit_select> p<51> l<7:17> el<7:17>
n<> u<51> t<Constant_select> p<52> c<50> l<7:17> el<7:17>
n<> u<52> t<Net_lvalue> p<64> c<49> s<63> l<7:10> el<7:14>
n<out3> u<53> t<StringConst> p<54> l<7:21> el<7:25>
n<> u<54> t<Primary_literal> p<55> c<53> l<7:21> el<7:25>
n<> u<55> t<Primary> p<56> c<54> l<7:21> el<7:25>
n<> u<56> t<Expression> p<62> c<55> s<61> l<7:21> el<7:25>
n<> u<57> t<Number_Tick1> p<58> l<7:29> el<7:31>
n<> u<58> t<Primary_literal> p<59> c<57> l<7:29> el<7:31>
n<> u<59> t<Primary> p<60> c<58> l<7:29> el<7:31>
n<> u<60> t<Expression> p<62> c<59> l<7:29> el<7:31>
n<> u<61> t<BinOp_Equiv> p<62> s<60> l<7:26> el<7:28>
n<> u<62> t<Expression> p<63> c<56> l<7:21> el<7:31>
n<> u<63> t<Expression> p<64> c<62> l<7:20> el<7:32>
n<> u<64> t<Net_assignment> p<65> c<52> l<7:10> el<7:32>
n<> u<65> t<List_of_net_assignments> p<66> c<64> l<7:10> el<7:32>
n<> u<66> t<Continuous_assign> p<67> c<65> l<7:3> el<7:33>
n<> u<67> t<Module_common_item> p<68> c<66> l<7:3> el<7:33>
n<> u<68> t<Module_or_generate_item> p<69> c<67> l<7:3> el<7:33>
n<> u<69> t<Non_port_module_item> p<72> c<68> s<71> l<7:3> el<7:33>
n<top> u<70> t<StringConst> p<72> l<8:13> el<8:16>
n<> u<71> t<ENDMODULE> p<72> s<70> l<8:1> el<8:10>
n<> u<72> t<Module_declaration> p<73> c<47> l<3:1> el<8:16>
n<> u<73> t<Description> p<74> c<72> l<3:1> el<8:16>
n<> u<74> t<Source_text> p<75> c<28> l<2:1> el<8:16>
n<> u<75> t<Top_level_rule> c<1> l<2:1> el<9:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ConstantWithElabUhdm/dut.sv:3:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/ConstantWithElabUhdm/dut.sv:3:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/ConstantWithElabUhdm/dut.sv:3:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                               4
cont_assign                                            2
design                                                 1
logic_net                                              3
logic_typespec                                         4
module_inst                                            4
operation                                              2
port                                                   4
range                                                  1
ref_obj                                                8
ref_typespec                                           7
struct_net                                             1
struct_typespec                                        1
typespec_member                                        1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                               5
cont_assign                                            3
design                                                 1
logic_net                                              3
logic_typespec                                         4
module_inst                                            4
operation                                              3
port                                                   6
range                                                  1
ref_obj                                               12
ref_typespec                                           9
struct_net                                             1
struct_typespec                                        1
typespec_member                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ConstantWithElabUhdm/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ConstantWithElabUhdm/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ConstantWithElabUhdm/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstantWithElabUhdm/dut.sv, line:3:1, endln:8:16
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.out3), line:4:31, endln:4:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstantWithElabUhdm/dut.sv, line:3:1, endln:8:16
    |vpiName:out3
    |vpiFullName:work@top.out3
  |vpiNet:
  \_logic_net: (work@top.out4), line:5:17, endln:5:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstantWithElabUhdm/dut.sv, line:3:1, endln:8:16
    |vpiName:out4
    |vpiFullName:work@top.out4
    |vpiNetType:1
  |vpiPort:
  \_port: (out3), line:4:31, endln:4:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstantWithElabUhdm/dut.sv, line:3:1, endln:8:16
    |vpiName:out3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out3.out3), line:4:31, endln:4:35
      |vpiParent:
      \_port: (out3), line:4:31, endln:4:35
      |vpiName:out3
      |vpiFullName:work@top.out3.out3
      |vpiActual:
      \_logic_net: (work@top.out3), line:4:31, endln:4:35
    |vpiTypedef:
    \_ref_typespec: (work@top.out3)
      |vpiParent:
      \_port: (out3), line:4:31, endln:4:35
      |vpiFullName:work@top.out3
      |vpiActual:
      \_struct_typespec: (my_struct_packed_t), line:2:9, endln:2:39
  |vpiPort:
  \_port: (out4), line:5:17, endln:5:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstantWithElabUhdm/dut.sv, line:3:1, endln:8:16
    |vpiName:out4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out4.out4), line:5:17, endln:5:21
      |vpiParent:
      \_port: (out4), line:5:17, endln:5:21
      |vpiName:out4
      |vpiFullName:work@top.out4.out4
      |vpiActual:
      \_logic_net: (work@top.out4), line:5:17, endln:5:21
    |vpiTypedef:
    \_ref_typespec: (work@top.out4)
      |vpiParent:
      \_port: (out4), line:5:17, endln:5:21
      |vpiFullName:work@top.out4
      |vpiActual:
      \_logic_typespec: , line:5:12, endln:5:16
  |vpiContAssign:
  \_cont_assign: , line:7:10, endln:7:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstantWithElabUhdm/dut.sv, line:3:1, endln:8:16
    |vpiRhs:
    \_operation: , line:7:21, endln:7:31
      |vpiParent:
      \_cont_assign: , line:7:10, endln:7:32
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@top.out3), line:7:21, endln:7:25
        |vpiParent:
        \_operation: , line:7:21, endln:7:31
        |vpiName:out3
        |vpiFullName:work@top.out3
        |vpiActual:
        \_logic_net: (work@top.out3), line:4:31, endln:4:35
      |vpiOperand:
      \_constant: , line:7:29, endln:7:31
        |vpiParent:
        \_operation: , line:7:21, endln:7:31
        |vpiDecompile:'1
        |vpiSize:-1
        |BIN:1
        |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.out4), line:7:10, endln:7:14
      |vpiParent:
      \_cont_assign: , line:7:10, endln:7:32
      |vpiName:out4
      |vpiFullName:work@top.out4
      |vpiActual:
      \_logic_net: (work@top.out4), line:5:17, endln:5:21
|vpiTypedef:
\_struct_typespec: (my_struct_packed_t), line:2:9, endln:2:39
  |vpiParent:
  \_design: (work@top)
  |vpiName:my_struct_packed_t
  |vpiInstance:
  \_design: (work@top)
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (a), line:2:36, endln:2:37
    |vpiParent:
    \_struct_typespec: (my_struct_packed_t), line:2:9, endln:2:39
    |vpiName:a
    |vpiTypespec:
    \_ref_typespec: (my_struct_packed_t.a)
      |vpiParent:
      \_typespec_member: (a), line:2:36, endln:2:37
      |vpiFullName:my_struct_packed_t.a
      |vpiActual:
      \_logic_typespec: , line:2:24, endln:2:35
    |vpiRefFile:${SURELOG_DIR}/tests/ConstantWithElabUhdm/dut.sv
    |vpiRefLineNo:2
    |vpiRefColumnNo:24
    |vpiRefEndLineNo:2
    |vpiRefEndColumnNo:35
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstantWithElabUhdm/dut.sv, line:3:1, endln:8:16
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_struct_net: (work@top.out3), line:4:31, endln:4:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstantWithElabUhdm/dut.sv, line:3:1, endln:8:16
    |vpiTypespec:
    \_ref_typespec: (work@top.out3)
      |vpiParent:
      \_struct_net: (work@top.out3), line:4:31, endln:4:35
      |vpiFullName:work@top.out3
      |vpiActual:
      \_struct_typespec: (my_struct_packed_t), line:2:9, endln:2:39
    |vpiName:out3
    |vpiFullName:work@top.out3
  |vpiNet:
  \_logic_net: (work@top.out4), line:5:17, endln:5:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstantWithElabUhdm/dut.sv, line:3:1, endln:8:16
    |vpiTypespec:
    \_ref_typespec: (work@top.out4)
      |vpiParent:
      \_logic_net: (work@top.out4), line:5:17, endln:5:21
      |vpiFullName:work@top.out4
      |vpiActual:
      \_logic_typespec: , line:5:12, endln:5:16
    |vpiName:out4
    |vpiFullName:work@top.out4
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (out3), line:4:31, endln:4:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstantWithElabUhdm/dut.sv, line:3:1, endln:8:16
    |vpiName:out3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out3), line:4:31, endln:4:35
      |vpiParent:
      \_port: (out3), line:4:31, endln:4:35
      |vpiName:out3
      |vpiFullName:work@top.out3
      |vpiActual:
      \_struct_net: (work@top.out3), line:4:31, endln:4:35
    |vpiTypedef:
    \_ref_typespec: (work@top.out3)
      |vpiParent:
      \_port: (out3), line:4:31, endln:4:35
      |vpiFullName:work@top.out3
      |vpiActual:
      \_struct_typespec: (my_struct_packed_t), line:2:9, endln:2:39
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstantWithElabUhdm/dut.sv, line:3:1, endln:8:16
  |vpiPort:
  \_port: (out4), line:5:17, endln:5:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstantWithElabUhdm/dut.sv, line:3:1, endln:8:16
    |vpiName:out4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out4), line:5:17, endln:5:21
      |vpiParent:
      \_port: (out4), line:5:17, endln:5:21
      |vpiName:out4
      |vpiFullName:work@top.out4
      |vpiActual:
      \_logic_net: (work@top.out4), line:5:17, endln:5:21
    |vpiTypedef:
    \_ref_typespec: (work@top.out4)
      |vpiParent:
      \_port: (out4), line:5:17, endln:5:21
      |vpiFullName:work@top.out4
      |vpiActual:
      \_logic_typespec: , line:5:12, endln:5:16
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstantWithElabUhdm/dut.sv, line:3:1, endln:8:16
  |vpiContAssign:
  \_cont_assign: , line:7:10, endln:7:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ConstantWithElabUhdm/dut.sv, line:3:1, endln:8:16
    |vpiRhs:
    \_operation: , line:7:21, endln:7:31
      |vpiParent:
      \_cont_assign: , line:7:10, endln:7:32
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@top.out3), line:7:21, endln:7:25
        |vpiParent:
        \_operation: , line:7:21, endln:7:31
        |vpiName:out3
        |vpiFullName:work@top.out3
        |vpiActual:
        \_struct_net: (work@top.out3), line:4:31, endln:4:35
      |vpiOperand:
      \_constant: , line:7:29, endln:7:31
        |vpiDecompile:15
        |vpiSize:4
        |UINT:15
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.out4), line:7:10, endln:7:14
      |vpiParent:
      \_cont_assign: , line:7:10, endln:7:32
      |vpiName:out4
      |vpiFullName:work@top.out4
      |vpiActual:
      \_logic_net: (work@top.out4), line:5:17, endln:5:21
\_weaklyReferenced:
\_logic_typespec: , line:2:24, endln:2:35
  |vpiParent:
  \_typespec_member: (a), line:2:36, endln:2:37
  |vpiRange:
  \_range: , line:2:30, endln:2:35
    |vpiParent:
    \_logic_typespec: , line:2:24, endln:2:35
    |vpiLeftRange:
    \_constant: , line:2:31, endln:2:32
      |vpiParent:
      \_range: , line:2:30, endln:2:35
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:33, endln:2:34
      |vpiParent:
      \_range: , line:2:30, endln:2:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:12, endln:5:16
\_logic_typespec: , line:5:12, endln:5:16
\_logic_typespec: , line:5:12, endln:5:16
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ConstantWithElabUhdm/dut.sv | ${SURELOG_DIR}/build/regression/ConstantWithElabUhdm/roundtrip/dut_000.sv | 7 | 8 |