{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447185989491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447185989491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 10 18:06:29 2015 " "Processing started: Tue Nov 10 18:06:29 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447185989491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447185989491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj_teste -c proj_teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj_teste -c proj_teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447185989491 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1447185990033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula13-arq " "Found design unit 1: aula13-arq" {  } { { "aula13.vhd" "" { Text "C:/Users/stelvio.hibarboza/Desktop/Projeto_quartus/aula13.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447185990633 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula13 " "Found entity 1: aula13" {  } { { "aula13.vhd" "" { Text "C:/Users/stelvio.hibarboza/Desktop/Projeto_quartus/aula13.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447185990633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447185990633 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aula13 " "Elaborating entity \"aula13\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1447185990693 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A aula13.vhd(16) " "Verilog HDL or VHDL warning at aula13.vhd(16): object \"A\" assigned a value but never read" {  } { { "aula13.vhd" "" { Text "C:/Users/stelvio.hibarboza/Desktop/Projeto_quartus/aula13.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1447185990693 "|aula13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B aula13.vhd(17) " "Verilog HDL or VHDL warning at aula13.vhd(17): object \"B\" assigned a value but never read" {  } { { "aula13.vhd" "" { Text "C:/Users/stelvio.hibarboza/Desktop/Projeto_quartus/aula13.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1447185990693 "|aula13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C aula13.vhd(18) " "Verilog HDL or VHDL warning at aula13.vhd(18): object \"C\" assigned a value but never read" {  } { { "aula13.vhd" "" { Text "C:/Users/stelvio.hibarboza/Desktop/Projeto_quartus/aula13.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1447185990693 "|aula13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW aula13.vhd(35) " "VHDL Process Statement warning at aula13.vhd(35): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aula13.vhd" "" { Text "C:/Users/stelvio.hibarboza/Desktop/Projeto_quartus/aula13.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447185990693 "|aula13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW aula13.vhd(37) " "VHDL Process Statement warning at aula13.vhd(37): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aula13.vhd" "" { Text "C:/Users/stelvio.hibarboza/Desktop/Projeto_quartus/aula13.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447185990693 "|aula13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW aula13.vhd(39) " "VHDL Process Statement warning at aula13.vhd(39): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aula13.vhd" "" { Text "C:/Users/stelvio.hibarboza/Desktop/Projeto_quartus/aula13.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1447185990693 "|aula13"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1447185991473 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1447185992197 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447185992197 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1447185992247 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1447185992247 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1447185992247 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1447185992247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "573 " "Peak virtual memory: 573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447185992277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 10 18:06:32 2015 " "Processing ended: Tue Nov 10 18:06:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447185992277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447185992277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447185992277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447185992277 ""}
