# module-fuzz

Differential fuzzing framework for SystemVerilog modules with multi-simulator validation.

## ğŸ“š Documentation

**All documentation is now in the [`docs/`](docs/) directory.**

**Start here:** [docs/TRIPLE_SIMULATOR.md](docs/TRIPLE_SIMULATOR.md) â­

### Quick Links

- [Triple Simulator Guide](docs/TRIPLE_SIMULATOR.md) - **Recommended:** Verilator + Icarus + CXXRTL with arbitration
- [Documentation Index](docs/README.md) - Navigate all docs
- [Workflow Guide](docs/WORKFLOW.md) - Development process
- [Test Report](docs/TRIPLE_SIMULATOR_TEST_REPORT.md) - Verification results

## ğŸš€ Quick Start (5 minutes)

### Option 1: Docker (Recommended)

```bash
# Build image with all simulators
docker build -t modulefuzz:latest .

# Run container
docker run -it modulefuzz:latest

# Inside container - run triple simulator
cd /opt/module-fuzz/rewiring
python scripts/tri_fuzz_and_sim_loop.py \
  ../test_libraries/basic_tests/flattened/ \
  --rtl-dir ../test_libraries/basic_tests/unflattened/ \
  --incdir ../test_libraries/basic_tests/flattened/ \
  --incdir ../test_libraries/basic_tests/unflattened/ \
  --max-cycles 10
```

### Option 2: Quick Start Script

```bash
./quick_start.sh
```

## ğŸ¯ What Does This Do?

**module-fuzz** validates hardware designs by:

1. **Mutating** Verilog designs (rewiring module connections)
2. **Simulating** with multiple independent simulators
3. **Comparing** outputs to find disagreements
4. **Arbitrating** using 2-of-3 voting to identify bugs

### Triple Simulator (NEW! âœ¨)

Run your design through **three independent simulators**:

- **Verilator** - Fast C++ compiler-based simulator
- **Icarus Verilog** - Traditional event-driven simulator  
- **Yosys CXXRTL** - Cycle-based C++ simulator

When simulators disagree, automatic **majority voting** determines which is likely correct.

## ğŸ“Š Features

| Feature | Triple Sim | Dual Sim | Single Sim |
|---------|-----------|----------|------------|
| Simulators | 3 | 2 | 1 |
| Bug Detection | âœ… High confidence | âœ… Medium | âŒ None |
| Arbitration | âœ… 2-of-3 voting | âŒ | âŒ |
| Speed | Slower | Medium | Fast |

## ğŸ—ï¸ Project Structure

```
module-fuzz/
â”œâ”€â”€ docs/                      # ğŸ“š All documentation here
â”‚   â”œâ”€â”€ README.md             # Documentation index
â”‚   â”œâ”€â”€ TRIPLE_SIMULATOR.md   # â­ Start here
â”‚   â””â”€â”€ ...
â”‚
â”œâ”€â”€ rewiring/                  # Fuzzing engine
â”‚   â”œâ”€â”€ scripts/
â”‚   â”‚   â”œâ”€â”€ tri_fuzz_and_sim_loop.py    # Triple simulator
â”‚   â”‚   â”œâ”€â”€ dual_fuzz_and_sim_loop.py   # Dual simulator
â”‚   â”‚   â”œâ”€â”€ tri_simulator.py            # Comparison engine
â”‚   â”‚   â””â”€â”€ fuzz_state.py               # Mutation engine
â”‚   â””â”€â”€ examples/
â”‚       â””â”€â”€ simple_tri_sim.py
â”‚
â”œâ”€â”€ test_libraries/           # Test modules
â”‚   â””â”€â”€ basic_tests/
â”‚       â”œâ”€â”€ flattened/        # Wrapper modules
â”‚       â””â”€â”€ unflattened/      # Base modules
â”‚
â”œâ”€â”€ dockerfile                # Container with all tools
â””â”€â”€ quick_start.sh           # Automated setup
```

## ğŸ”§ Requirements

### Docker (Easiest)
- Docker 20.10+
- 4GB RAM
- 10GB disk space

### Manual Installation
- Python 3.8+
- Verilator 5.0+
- Icarus Verilog 11.0+
- Yosys 0.30+ (for CXXRTL)
- C++ compiler (clang++ or g++)

## ğŸ“– Usage Examples

### Basic Triple Simulation

```bash
cd rewiring
python scripts/tri_fuzz_and_sim_loop.py \
  ../test_libraries/basic_tests/flattened/ \
  --rtl-dir ../test_libraries/basic_tests/unflattened/ \
  --incdir ../test_libraries/basic_tests/flattened/ \
  --incdir ../test_libraries/basic_tests/unflattened/ \
  --max-cycles 100
```

### With Custom Options

```bash
python scripts/tri_fuzz_and_sim_loop.py \
  path/to/modules/ \
  --rtl-dir path/to/base_modules/ \
  --incdir path/to/modules/ \
  --incdir path/to/base_modules/ \
  --max-cycles 500 \
  --mutations-per-cycle 50 \
  --tb-cycles 1000 \
  --outdir my_results
```

### Fallback to Dual Sim

```bash
# Run with --yosys-optional to fall back if CXXRTL unavailable
python scripts/tri_fuzz_and_sim_loop.py \
  modules/ \
  --yosys-optional \
  --max-cycles 100
```

## ğŸ“ˆ Results

When complete, check:

```bash
# View bug summary
cat runs_triple/bug_summary.json

# Check arbitration results
grep -r "verdict" runs_triple/bugs/

# View cycle summaries
cat runs_triple/cycle_*/summary.json
```

## âœ… Status

**Production Ready** (November 2025)

- âœ… Triple simulator fully functional
- âœ… All three simulators produce identical outputs on test suite
- âœ… Arbitration logic verified
- âœ… Comprehensive documentation

See [docs/TRIPLE_SIMULATOR_TEST_REPORT.md](docs/TRIPLE_SIMULATOR_TEST_REPORT.md) for test results.

## ğŸ¤ Contributing

See [docs/WORKFLOW.md](docs/WORKFLOW.md) for development workflow.

## ğŸ“ License

See LICENSE file for details.

## ğŸ™ Credits

- **Yosys CXXRTL** - https://github.com/YosysHQ/yosys
- **Verilator** - https://www.veripool.org/verilator/
- **Icarus Verilog** - http://iverilog.icarus.com/

---

**For detailed documentation, visit [`docs/`](docs/) directory** ğŸ“š
