<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<part_info part_name="xcau25p-ffvb676-2-e">
<pins>
 
  <pin index="0" name ="PL_DDR4_REFCLKP" iostandard="DIFF_SSTL12" diff_term="FALSE" loc="AD20"/>
  <pin index="1" name ="PL_DDR4_REFCLKN" iostandard="DIFF_SSTL12" diff_term="FALSE" loc="AE20"/>
  
  <pin index="2" name ="c0_ddr4_act_n" iostandard="SSTL12_DCI" loc="Y18" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="3" name ="c0_ddr4_adr0" iostandard="SSTL12_DCI" loc="AD18" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="4" name ="c0_ddr4_adr1" iostandard="SSTL12_DCI" loc="AE17" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="5" name ="c0_ddr4_adr2" iostandard="SSTL12_DCI" loc="AB17" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="6" name ="c0_ddr4_adr3" iostandard="SSTL12_DCI" loc="AE18" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="7" name ="c0_ddr4_adr4" iostandard="SSTL12_DCI" loc="AD19" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="8" name ="c0_ddr4_adr5" iostandard="SSTL12_DCI" loc="AF17" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="9" name ="c0_ddr4_adr6" iostandard="SSTL12_DCI" loc="Y17" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="10" name ="c0_ddr4_adr7" iostandard="SSTL12_DCI" loc="AE16" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="11" name ="c0_ddr4_adr8" iostandard="SSTL12_DCI" loc="AA17" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="12" name ="c0_ddr4_adr9" iostandard="SSTL12_DCI" loc="AC17" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="13" name ="c0_ddr4_adr10" iostandard="SSTL12_DCI" loc="AC19" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="14" name ="c0_ddr4_adr11" iostandard="SSTL12_DCI" loc="AC16" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="15" name ="c0_ddr4_adr12" iostandard="SSTL12_DCI" loc="AF20" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="16" name ="c0_ddr4_adr13" iostandard="SSTL12_DCI" loc="AD16" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="17" name ="c0_ddr4_adr14" iostandard="SSTL12_DCI" loc="AA19" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="18" name ="c0_ddr4_adr15" iostandard="SSTL12_DCI" loc="AF19" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="19" name ="c0_ddr4_adr16" iostandard="SSTL12_DCI" loc="AA18" output_impedance="RDRV_40_40" slew="FAST"/> 
  <pin index="20" name ="c0_ddr4_ba0" iostandard="SSTL12_DCI" loc="AC18" output_impedance="RDRV_40_40" slew="FAST"/> 
  <pin index="21" name ="c0_ddr4_ba1" iostandard="SSTL12_DCI" loc="AF18" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="22" name ="c0_ddr4_bg0" iostandard="SSTL12_DCI" loc="AB19" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="23" name ="c0_ddr4_ck0_t" iostandard="DIFF_SSTL12_DCI" loc="Y20" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="24" name ="c0_ddr4_ck0_c" iostandard="DIFF_SSTL12_DCI" loc="Y21" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="25" name ="c0_ddr4_cke0" iostandard="SSTL12_DCI" loc="AA20" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="26" name ="c0_ddr4_cs0_n" iostandard="SSTL12_DCI" loc="AF22" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="27" name ="c0_ddr4_dm_dbi_n0" iostandard="POD12_DCI" loc="AE25" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="28" name ="c0_ddr4_dm_dbi_n1" iostandard="POD12_DCI" loc="AE22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="29" name ="c0_ddr4_dq0" iostandard="POD12_DCI" loc="AF24" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="30" name ="c0_ddr4_dq1" iostandard="POD12_DCI" loc="AB25" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="31" name ="c0_ddr4_dq2" iostandard="POD12_DCI" loc="AB26" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="32" name ="c0_ddr4_dq3" iostandard="POD12_DCI" loc="AC24" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="33" name ="c0_ddr4_dq4" iostandard="POD12_DCI" loc="AF25" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="34" name ="c0_ddr4_dq5" iostandard="POD12_DCI" loc="AB24" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="35" name ="c0_ddr4_dq6" iostandard="POD12_DCI" loc="AD24" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="36" name ="c0_ddr4_dq7" iostandard="POD12_DCI" loc="AD25" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="37" name ="c0_ddr4_dq8" iostandard="POD12_DCI" loc="AB21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="38" name ="c0_ddr4_dq9" iostandard="POD12_DCI" loc="AE21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="39" name ="c0_ddr4_dq10" iostandard="POD12_DCI" loc="AE23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="40" name ="c0_ddr4_dq11" iostandard="POD12_DCI" loc="AD23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="41" name ="c0_ddr4_dq12" iostandard="POD12_DCI" loc="AC23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="42" name ="c0_ddr4_dq13" iostandard="POD12_DCI" loc="AD21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="43" name ="c0_ddr4_dq14" iostandard="POD12_DCI" loc="AC22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="44" name ="c0_ddr4_dq15" iostandard="POD12_DCI" loc="AC21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="45" name ="c0_ddr4_dqs0_c" iostandard="DIFF_POD12_DCI" loc="AD26" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="46" name ="c0_ddr4_dqs0_t" iostandard="DIFF_POD12_DCI" loc="AC26" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="47" name ="c0_ddr4_dqs1_c" iostandard="DIFF_POD12_DCI" loc="AB22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="48" name ="c0_ddr4_dqs1_t" iostandard="DIFF_POD12_DCI" loc="AA22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="49" name ="c0_ddr4_odt0" iostandard="SSTL12_DCI" loc="AB20" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="50" name ="c0_ddr4_reset_n" iostandard="LVCMOS12" loc="AE26" drive="8"/>
 
  <pin index="51" name ="GPIO_LED_0_LS" loc="G19"/> 
  <pin index="52" name ="GPIO_LED_1_LS" loc="B16"/>
  <pin index="53" name ="GPIO_LED_2_LS" loc="F22"/>
  <pin index="54" name ="GPIO_LED_3_LS" loc="E22"/> 
  <pin index="55" name ="GPIO_LED_4_LS" loc="M24"/>
  <pin index="56" name ="GPIO_LED_5_LS" loc="G22"/>
  
  <pin index="57" name ="PL_FABRICP" iostandard="LVDS" diff_term="FALSE" loc="T24"/>
  <pin index="58" name ="PL_FABRICN" iostandard="LVDS" diff_term="FALSE" loc="U24"/>
  
  <pin index="59" name ="szg_porta_s0_d0p" loc="L18"/>
  <pin index="60" name ="szg_porta_s1_d1p" loc="M25"/>
  <pin index="61" name ="szg_porta_s2_d0n" loc="K18"/>
  <pin index="62" name ="szg_porta_s3_d1n" loc="M26"/>
  <pin index="63" name ="szg_porta_s4_d2p" loc="M20"/>
  <pin index="64" name ="szg_porta_s5_d3p" loc="L24"/>
  <pin index="65" name ="szg_porta_s6_d2n" loc="M21"/>
  <pin index="66" name ="szg_porta_s7_d3n" loc="L25"/>
  <pin index="67" name ="szg_porta_s8_d4p" loc="J19"/>
  <pin index="68" name ="szg_porta_s9_d5p" loc="K25"/>
  <pin index="69" name ="szg_porta_s10_d4n" loc="J20"/>
  <pin index="70" name ="szg_porta_s11_d5n" loc="K26"/>
  <pin index="71" name ="szg_porta_s12_d6p" loc="L22"/>
  <pin index="72" name ="szg_porta_s13_d7p" loc="K22"/>
  <pin index="73" name ="szg_porta_s14_d6n" loc="L23"/>
  <pin index="74" name ="szg_porta_s15_d7n" loc="K23"/>
  <pin index="75" name ="szg_porta_s16" loc="H24"/>
  <pin index="76" name ="szg_porta_s17" loc="L19"/>
  <pin index="77" name ="szg_porta_s18" loc="J21"/>
  <pin index="78" name ="szg_porta_s19" loc="M19"/>
  <pin index="79" name ="szg_porta_s20" loc="H23"/>
  <pin index="80" name ="szg_porta_s21" loc="L20"/>
  <pin index="81" name ="szg_porta_s22" loc="K21"/>
  <pin index="82" name ="szg_porta_s23" loc="K20"/>
  <pin index="83" name ="szg_porta_s24" loc="F24"/>
  <pin index="84" name ="szg_porta_s25" loc="J26"/>
  <pin index="85" name ="szg_porta_s26" loc="F25"/>
  <pin index="86" name ="szg_porta_s27" loc="J25"/>
  <pin index="87" name ="szg_porta_p2c_clkp" loc="J23"/>
  <pin index="88" name ="szg_porta_c2p_clkp" loc="H26"/>
  <pin index="89" name ="szg_porta_p2c_clkn" loc="J24"/>
  <pin index="90" name ="szg_porta_c2p_clkn" loc="G26"/>
  
  <pin index="91" name ="szg_portb_s0_d0p" loc="A22"/>
  <pin index="92" name ="szg_portb_s1_d1p" loc="A24"/>
  <pin index="93" name ="szg_portb_s2_d0n" loc="A23"/>
  <pin index="94" name ="szg_portb_s3_d1n" loc="A25"/>
  <pin index="95" name ="szg_portb_s4_d2p" loc="E21"/>
  <pin index="96" name ="szg_portb_s5_d3p" loc="D24"/>
  <pin index="97" name ="szg_portb_s6_d2n" loc="D21"/>
  <pin index="98" name ="szg_portb_s7_d3n" loc="D25"/>
  <pin index="99" name ="szg_portb_s8_d4p" loc="E25"/>
  <pin index="100" name ="szg_portb_s9_d5p" loc="C23"/>
  <pin index="101" name ="szg_portb_s10_d4n" loc="E26"/>
  <pin index="102" name ="szg_portb_s11_d5n" loc="B24"/>
  <pin index="103" name ="szg_portb_s12_d6p" loc="F23"/>
  <pin index="104" name ="szg_portb_s13_d7p" loc="C21"/>
  <pin index="105" name ="szg_portb_s14_d6n" loc="E23"/>
  <pin index="106" name ="szg_portb_s15_d7n" loc="B21"/>
  <pin index="107" name ="szg_portb_s16" loc="D26"/>
  <pin index="108" name ="szg_portb_s17" loc="C26"/>
  <pin index="109" name ="szg_portb_s18" loc="B26"/>
  <pin index="110" name ="szg_portb_s19" loc="B25"/>
  <pin index="111" name ="szg_portb_s20" loc="D23"/>
  <pin index="112" name ="szg_portb_s21" loc="C24"/>
  <pin index="113" name ="szg_portb_s22" loc="B20"/>
  <pin index="114" name ="szg_portb_s23" loc="C22"/>
  <pin index="115" name ="szg_portb_s24" loc="B22"/>
  <pin index="116" name ="szg_portb_s25" loc="A20"/>
  <pin index="117" name ="szg_portb_s26" loc="D20"/>
  <pin index="118" name ="szg_portb_s27" loc="G21"/>
  <pin index="119" name ="szg_portb_p2c_clkp" loc="G24"/>
  <pin index="120" name ="szg_portb_c2p_clkp" loc="H21"/>
  <pin index="121" name ="szg_portb_p2c_clkn" loc="G25"/>
  <pin index="122" name ="szg_portb_c2p_clkn" loc="H22"/>
  
  <pin index="123" name ="szg_portc_s0_d0p" loc="F20"/>
  <pin index="124" name ="szg_portc_s1_d1p" loc="C18"/>
  <pin index="125" name ="szg_portc_s2_d0n" loc="E20"/>
  <pin index="126" name ="szg_portc_s3_d1n" loc="C19"/>
  <pin index="127" name ="szg_portc_s4_d2p" loc="H18"/>
  <pin index="128" name ="szg_portc_s5_d3p" loc="H17"/>
  <pin index="129" name ="szg_portc_s6_d2n" loc="H19"/>
  <pin index="130" name ="szg_portc_s7_d3n" loc="G17"/>
  <pin index="131" name ="szg_portc_s8_d4p" loc="F18"/>
  <pin index="132" name ="szg_portc_s9_d5p" loc="A17"/>
  <pin index="133" name ="szg_portc_s10_d4n" loc="F19"/>
  <pin index="134" name ="szg_portc_s11_d5n" loc="A18"/>
  <pin index="135" name ="szg_portc_s12_d6p" loc="E16"/>
  <pin index="136" name ="szg_portc_s13_d7p" loc="B15"/>
  <pin index="137" name ="szg_portc_s14_d6n" loc="E17"/>
  <pin index="138" name ="szg_portc_s15_d7n" loc="A15"/>
  <pin index="139" name ="szg_portc_s16" loc="A19"/>
  <pin index="140" name ="szg_portc_s17" loc="B19"/>
  <pin index="141" name ="szg_portc_s18" loc="H16"/>
  <pin index="142" name ="szg_portc_s19" loc="D16"/>
  <pin index="143" name ="szg_portc_s20" loc="D19"/>
  <pin index="144" name ="szg_portc_s21" loc="E15"/>
  <pin index="145" name ="szg_portc_s22" loc="G20"/>
  <pin index="146" name ="szg_portc_s23" loc="C16"/>
  <pin index="147" name ="szg_portc_s24" loc="G16"/>
  <pin index="148" name ="szg_portc_s25" loc="F15"/>
  <pin index="149" name ="szg_portc_s26" loc="G15"/>
  <pin index="150" name ="szg_portc_s27" loc="D15"/>
  <pin index="151" name ="szg_portc_p2c_clkp" loc="E18"/>
  <pin index="152" name ="szg_portc_c2p_clkp" loc="C17"/>
  <pin index="153" name ="szg_portc_p2c_clkn" loc="D18"/>
  <pin index="154" name ="szg_portc_c2p_clkn" loc="B17"/>
  
  <pin index="155" name ="szg_portd_s0_d0p" loc="J12"/>
  <pin index="156" name ="szg_portd_s1_d1p" loc="W12"/>
  <pin index="157" name ="szg_portd_s2_d0n" loc="H12"/>
  <pin index="158" name ="szg_portd_s3_d1n" loc="W13"/>
  <pin index="159" name ="szg_portd_s4_d2p" loc="Y13"/>
  <pin index="160" name ="szg_portd_s5_d3p" loc="H14"/>
  <pin index="161" name ="szg_portd_s6_d2n" loc="AA13"/>
  <pin index="162" name ="szg_portd_s7_d3n" loc="G14"/>
  <pin index="163" name ="szg_portd_s8_d4p" loc="J13"/>
  <pin index="164" name ="szg_portd_s9_d5p" loc="AF14"/>
  <pin index="165" name ="szg_portd_s10_d4n" loc="H13"/>
  <pin index="166" name ="szg_portd_s11_d5n" loc="AF15"/>
  <pin index="167" name ="szg_portd_s12_d6p" loc="AE13"/>
  <pin index="168" name ="szg_portd_s13_d7p" loc="AC13"/>
  <pin index="169" name ="szg_portd_s14_d6n" loc="AF13"/>
  <pin index="170" name ="szg_portd_s15_d7n" loc="AC14"/>
  <pin index="171" name ="szg_portd_s16" loc="J14"/>
  <pin index="172" name ="szg_portd_s17" loc="J15"/>
  <pin index="173" name ="szg_portd_s18" loc="W14"/>
  <pin index="174" name ="szg_portd_s19" loc="Y15"/>
  <pin index="175" name ="szg_portd_s20" loc="AB16"/>
  <pin index="176" name ="szg_portd_s21" loc="W15"/>
  <pin index="177" name ="szg_portd_s22" loc="AB15"/>
  <pin index="178" name ="szg_portd_s23" loc="AE15"/>
  <pin index="179" name ="szg_portd_s24" loc="AA15"/>
  <pin index="180" name ="szg_portd_s25" loc="AD15"/>
  <pin index="181" name ="szg_portd_s26" loc="Y16"/>
  <pin index="182" name ="szg_portd_s27" loc="W16"/>
  <pin index="183" name ="szg_portd_p2c_clkp" loc="AA14"/>
  <pin index="184" name ="szg_portd_c2p_clkp" loc="AD13"/>
  <pin index="185" name ="szg_portd_p2c_clkn" loc="AB14"/>
  <pin index="186" name ="szg_portd_c2p_clkn" loc="AD14"/>
  
  <pin index="187" name ="szg_porte_rx0p" loc="AF2"/>
  <pin index="188" name ="szg_porte_rx0n" loc="AF1"/>
  <pin index="189" name ="szg_porte_rx1p" loc="AE4"/>
  <pin index="190" name ="szg_porte_rx1n" loc="AE3"/>
  <pin index="191" name ="szg_porte_rx2p" loc="AD2"/>
  <pin index="192" name ="szg_porte_rx2n" loc="AD1"/>
  <pin index="193" name ="szg_porte_rx3p" loc="AB2"/>
  <pin index="194" name ="szg_porte_rx3n" loc="AB1"/>
  <pin index="195" name ="szg_porte_tx0p" loc="AF7"/>
  <pin index="196" name ="szg_porte_tx0n" loc="AF6"/>
  <pin index="197" name ="szg_porte_tx1p" loc="AE9"/>
  <pin index="198" name ="szg_porte_tx1n" loc="AE8"/>
  <pin index="199" name ="szg_porte_tx2p" loc="AD7"/>
  <pin index="200" name ="szg_porte_tx2n" loc="AD6"/>
  <pin index="201" name ="szg_porte_tx3p" loc="AC5"/>
  <pin index="202" name ="szg_porte_tx3n" loc="AC4"/>
  <pin index="203" name ="szg_porte_refclk0p" loc="AB7"/>
  <pin index="204" name ="szg_porte_refclk0n" loc="AB6"/>
  <pin index="205" name ="szg_porte_s0" loc="H9"/>
  <pin index="206" name ="szg_porte_s1" loc="J9"/>
  <pin index="207" name ="szg_porte_s2" loc="J10"/>
  <pin index="208" name ="szg_porte_s3" loc="H11"/>
  <pin index="209" name ="szg_porte_s4" loc="K9"/>
  <pin index="210" name ="szg_porte_s5" loc="G9"/>
  <pin index="211" name ="szg_porte_s6" loc="K10"/>
  <pin index="212" name ="szg_porte_s7" loc="G10"/>
  <pin index="213" name ="szg_porte_s8" loc="J11"/>
  <pin index="214" name ="szg_porte_s9" loc="G11"/>
  <pin index="215" name ="szg_porte_p2c_clkp" loc="E11"/>
  <pin index="216" name ="szg_porte_c2p_clkp" loc="F10"/>
  <pin index="217" name ="szg_porte_p2c_clkn" loc="E10"/>
  <pin index="218" name ="szg_porte_c2p_clkn" loc="F9"/>
  
  <pin index="219" name ="szg_portf_rx0p" loc="Y2"/>
  <pin index="220" name ="szg_portf_rx0n" loc="Y1"/>
  <pin index="221" name ="szg_portf_rx1p" loc="V2"/>
  <pin index="222" name ="szg_portf_rx1n" loc="V1"/>
  <pin index="223" name ="szg_portf_rx2p" loc="T2"/>
  <pin index="224" name ="szg_portf_rx2n" loc="T1"/>
  <pin index="225" name ="szg_portf_rx3p" loc="P2"/>
  <pin index="226" name ="szg_portf_rx3n" loc="P1"/>
  <pin index="227" name ="szg_portf_tx0p" loc="AA5"/>
  <pin index="228" name ="szg_portf_tx0n" loc="AA4"/>
  <pin index="229" name ="szg_portf_tx1p" loc="W5"/>
  <pin index="230" name ="szg_portf_tx1n" loc="W4"/>
  <pin index="231" name ="szg_portf_tx2p" loc="U5"/>
  <pin index="232" name ="szg_portf_tx2n" loc="U4"/>
  <pin index="233" name ="szg_portf_tx3p" loc="R5"/>
  <pin index="234" name ="szg_portf_tx3n" loc="R4"/>
  <pin index="235" name ="szg_portf_refclk0p" loc="V7"/>
  <pin index="236" name ="szg_portf_refclk0n" loc="V6"/>
  <pin index="237" name ="szg_portf_s0" loc="B9"/>
  <pin index="238" name ="szg_portf_s1" loc="A10"/>
  <pin index="239" name ="szg_portf_s2" loc="B10"/>
  <pin index="240" name ="szg_portf_s3" loc="A9"/>
  <pin index="241" name ="szg_portf_s4" loc="D9"/>
  <pin index="242" name ="szg_portf_s5" loc="C9"/>
  <pin index="243" name ="szg_portf_s6" loc="NO_CONNECT_1"/>
  <pin index="244" name ="szg_portf_s7" loc="NO_CONNECT_2"/>
  <pin index="245" name ="szg_portf_s8" loc="NO_CONNECT_3"/>
  <pin index="246" name ="szg_portf_s9" loc="NO_CONNECT_4"/>
  <pin index="247" name ="szg_portf_p2c_clkp" loc="D11"/>
  <pin index="248" name ="szg_portf_c2p_clkp" loc="C11"/>
  <pin index="249" name ="szg_portf_p2c_clkn" loc="D10"/>
  <pin index="250" name ="szg_portf_c2p_clkn" loc="B11"/>
 
</pins>
</part_info>
