Timing Analyzer report for or1420SingleCore
Wed Apr 24 14:38:22 2024
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'clk2'
 15. Slow 1200mV 85C Model Setup: 'clk1'
 16. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'
 18. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'
 22. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Hold: 'clk2'
 24. Slow 1200mV 85C Model Hold: 'clk1'
 25. Slow 1200mV 85C Model Recovery: 'clk2'
 26. Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 85C Model Recovery: 'clk1'
 28. Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Removal: 'clk1'
 31. Slow 1200mV 85C Model Removal: 'clk2'
 32. Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'
 33. Slow 1200mV 85C Model Metastability Summary
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'
 41. Slow 1200mV 0C Model Setup: 'clk2'
 42. Slow 1200mV 0C Model Setup: 'clk1'
 43. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'
 44. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 46. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'
 47. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'
 49. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 50. Slow 1200mV 0C Model Hold: 'clk2'
 51. Slow 1200mV 0C Model Hold: 'clk1'
 52. Slow 1200mV 0C Model Recovery: 'clk2'
 53. Slow 1200mV 0C Model Recovery: 'clk1'
 54. Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'
 55. Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Removal: 'clk1'
 58. Slow 1200mV 0C Model Removal: 'clk2'
 59. Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'
 60. Slow 1200mV 0C Model Metastability Summary
 61. Fast 1200mV 0C Model Setup Summary
 62. Fast 1200mV 0C Model Hold Summary
 63. Fast 1200mV 0C Model Recovery Summary
 64. Fast 1200mV 0C Model Removal Summary
 65. Fast 1200mV 0C Model Minimum Pulse Width Summary
 66. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'
 67. Fast 1200mV 0C Model Setup: 'clk2'
 68. Fast 1200mV 0C Model Setup: 'clk1'
 69. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'
 70. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 72. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'
 73. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 74. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'
 75. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 76. Fast 1200mV 0C Model Hold: 'clk2'
 77. Fast 1200mV 0C Model Hold: 'clk1'
 78. Fast 1200mV 0C Model Recovery: 'clk2'
 79. Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'
 80. Fast 1200mV 0C Model Recovery: 'clk1'
 81. Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 82. Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Removal: 'clk1'
 84. Fast 1200mV 0C Model Removal: 'clk2'
 85. Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'
 86. Fast 1200mV 0C Model Metastability Summary
 87. Multicorner Timing Analysis Summary
 88. Board Trace Model Assignments
 89. Input Transition Times
 90. Signal Integrity Metrics (Slow 1200mv 0c Model)
 91. Signal Integrity Metrics (Slow 1200mv 85c Model)
 92. Signal Integrity Metrics (Fast 1200mv 0c Model)
 93. Setup Transfers
 94. Hold Transfers
 95. Recovery Transfers
 96. Removal Transfers
 97. Report TCCS
 98. Report RSKM
 99. Unconstrained Paths Summary
100. Clock Status Summary
101. Unconstrained Input Ports
102. Unconstrained Output Ports
103. Unconstrained Input Ports
104. Unconstrained Output Ports
105. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; or1420SingleCore                                    ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE30F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.58        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  24.6%      ;
;     Processor 3            ;  13.5%      ;
;     Processor 4            ;   9.8%      ;
;     Processors 5-8         ;   2.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------+
; SDC File List                                                 ;
+---------------------------+--------+--------------------------+
; SDC File Path             ; Status ; Read at                  ;
+---------------------------+--------+--------------------------+
; ../scripts/clocks_sdc.tcl ; OK     ; Wed Apr 24 14:38:16 2024 ;
+---------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------+-------------------------------------------------+
; Clock Name                                  ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                        ; Targets                                         ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------+-------------------------------------------------+
; altpll_component|auto_generated|pll1|clk[0] ; Generated ; 13.467 ; 74.26 MHz  ; 0.000 ; 6.733  ; 50.00      ; 16        ; 99          ;       ;        ;           ;            ; false    ; clk1   ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[0] } ;
; altpll_component|auto_generated|pll1|clk[1] ; Generated ; 6.733  ; 148.52 MHz ; 0.000 ; 3.366  ; 50.00      ; 8         ; 99          ;       ;        ;           ;            ; false    ; clk1   ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[1] } ;
; altpll_component|auto_generated|pll1|clk[2] ; Generated ; 13.467 ; 74.26 MHz  ; 0.000 ; 6.733  ; 50.00      ; 16        ; 99          ;       ;        ;           ;            ; false    ; clk1   ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[2] } ;
; altpll_component|auto_generated|pll1|clk[3] ; Generated ; 6.733  ; 148.52 MHz ; 0.000 ; 3.366  ; 50.00      ; 8         ; 99          ;       ;        ;           ;            ; false    ; clk1   ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[3] } ;
; clk1                                        ; Base      ; 83.333 ; 12.0 MHz   ; 0.000 ; 41.667 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                               ; { clock12MHz }                                  ;
; clk2                                        ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                               ; { clock50MHz }                                  ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                          ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note                                           ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
; 9.47 MHz   ; 9.47 MHz        ; altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 76.8 MHz   ; 76.8 MHz        ; altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 149.72 MHz ; 149.72 MHz      ; clk2                                        ;                                                ;
; 153.78 MHz ; 153.78 MHz      ; clk1                                        ;                                                ;
; 190.84 MHz ; 190.84 MHz      ; altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 648.51 MHz ; 402.09 MHz      ; altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                   ;
+---------------------------------------------+---------+---------------+
; Clock                                       ; Slack   ; End Point TNS ;
+---------------------------------------------+---------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; -92.175 ; -17237.858    ;
; clk2                                        ; -4.427  ; -70.832       ;
; clk1                                        ; -3.586  ; -17.488       ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.219   ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.483   ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.704   ; 0.000         ;
+---------------------------------------------+---------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                  ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; 0.407 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.451 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.451 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 0.464 ; 0.000         ;
; clk2                                        ; 0.760 ; 0.000         ;
; clk1                                        ; 1.393 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk2                                        ; -4.416 ; -4.416        ;
; altpll_component|auto_generated|pll1|clk[2] ; -4.184 ; -4.184        ;
; clk1                                        ; -3.739 ; -11.209       ;
; altpll_component|auto_generated|pll1|clk[0] ; 9.114  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                               ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 1.291 ; 0.000         ;
; clk1                                        ; 2.300 ; 0.000         ;
; clk2                                        ; 2.547 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 2.888 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                    ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[1] ; 3.056  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 3.057  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 6.301  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 6.421  ; 0.000         ;
; clk2                                        ; 9.758  ; 0.000         ;
; clk1                                        ; 41.424 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                        ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                               ; To Node                                                  ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -92.175 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.396      ; 106.039    ;
; -92.146 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.396      ; 106.010    ;
; -92.027 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.396      ; 105.891    ;
; -92.006 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.396      ; 105.870    ;
; -91.862 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.396      ; 105.726    ;
; -91.856 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.396      ; 105.720    ;
; -91.423 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.396      ; 105.287    ;
; -91.083 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.396      ; 104.947    ;
; -90.552 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.119     ; 103.901    ;
; -90.479 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.119     ; 103.828    ;
; -90.395 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.119     ; 103.744    ;
; -90.334 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.119     ; 103.683    ;
; -90.243 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.119     ; 103.592    ;
; -90.185 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.119     ; 103.534    ;
; -90.099 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.119     ; 103.448    ;
; -89.942 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.119     ; 103.291    ;
; -89.835 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.410      ; 103.713    ;
; -89.806 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.410      ; 103.684    ;
; -89.738 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.119     ; 103.087    ;
; -89.687 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.410      ; 103.565    ;
; -89.666 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.410      ; 103.544    ;
; -89.640 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.119     ; 102.989    ;
; -89.522 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.410      ; 103.400    ;
; -89.516 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.410      ; 103.394    ;
; -89.083 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.410      ; 102.961    ;
; -88.743 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.410      ; 102.621    ;
; -88.212 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 101.575    ;
; -88.139 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 101.502    ;
; -88.055 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 101.418    ;
; -87.994 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 101.357    ;
; -87.903 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 101.266    ;
; -87.845 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 101.208    ;
; -87.759 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 101.122    ;
; -87.602 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 100.965    ;
; -87.398 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 100.761    ;
; -87.300 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 100.663    ;
; -86.113 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.410      ; 99.991     ;
; -86.084 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.410      ; 99.962     ;
; -85.965 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.410      ; 99.843     ;
; -85.944 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.410      ; 99.822     ;
; -85.800 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.410      ; 99.678     ;
; -85.794 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.410      ; 99.672     ;
; -85.361 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.410      ; 99.239     ;
; -85.021 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.410      ; 98.899     ;
; -84.490 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 97.853     ;
; -84.417 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 97.780     ;
; -84.333 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 97.696     ;
; -84.272 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 97.635     ;
; -84.181 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 97.544     ;
; -84.123 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 97.486     ;
; -84.037 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 97.400     ;
; -83.880 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 97.243     ;
; -83.676 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 97.039     ;
; -83.578 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.105     ; 96.941     ;
; -83.150 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.064     ; 96.554     ;
; -83.121 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.064     ; 96.525     ;
; -83.002 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.064     ; 96.406     ;
; -82.981 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.064     ; 96.385     ;
; -82.837 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.064     ; 96.241     ;
; -82.831 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.064     ; 96.235     ;
; -82.398 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.064     ; 95.802     ;
; -82.058 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.064     ; 95.462     ;
; -81.527 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.579     ; 94.416     ;
; -81.454 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.579     ; 94.343     ;
; -81.370 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.579     ; 94.259     ;
; -81.309 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.579     ; 94.198     ;
; -81.218 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.579     ; 94.107     ;
; -81.160 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.579     ; 94.049     ;
; -81.074 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.579     ; 93.963     ;
; -80.917 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.579     ; 93.806     ;
; -80.713 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.579     ; 93.602     ;
; -80.615 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.579     ; 93.504     ;
; -79.709 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.395      ; 93.572     ;
; -79.680 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.395      ; 93.543     ;
; -79.561 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.395      ; 93.424     ;
; -79.540 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.395      ; 93.403     ;
; -79.396 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.395      ; 93.259     ;
; -79.390 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.395      ; 93.253     ;
; -78.957 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.395      ; 92.820     ;
; -78.617 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.395      ; 92.480     ;
; -78.086 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 91.434     ;
; -78.013 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 91.361     ;
; -77.929 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 91.277     ;
; -77.868 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 91.216     ;
; -77.777 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 91.125     ;
; -77.719 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 91.067     ;
; -77.633 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 90.981     ;
; -77.476 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 90.824     ;
; -77.272 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 90.620     ;
; -77.174 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 90.522     ;
; -76.289 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.395      ; 90.152     ;
; -76.260 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.395      ; 90.123     ;
; -76.141 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.395      ; 90.004     ;
; -76.120 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.395      ; 89.983     ;
; -75.976 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.395      ; 89.839     ;
; -75.970 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.395      ; 89.833     ;
; -75.537 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.395      ; 89.400     ;
; -75.197 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.395      ; 89.060     ;
; -74.666 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 88.014     ;
; -74.593 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.120     ; 87.941     ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk2'                                                                                                                                                                     ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.427 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.767      ;
; -4.427 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.767      ;
; -4.427 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.767      ;
; -4.427 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.767      ;
; -4.427 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.767      ;
; -4.427 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.767      ;
; -4.427 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.767      ;
; -4.427 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.767      ;
; -4.427 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.767      ;
; -4.427 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.767      ;
; -4.427 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.767      ;
; -4.427 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.767      ;
; -4.427 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.767      ;
; -4.427 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.767      ;
; -4.427 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.767      ;
; -4.427 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.767      ;
; -3.904 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.244      ;
; -3.904 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.244      ;
; -3.904 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.244      ;
; -3.904 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.244      ;
; -3.904 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.244      ;
; -3.904 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.244      ;
; -3.904 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.244      ;
; -3.904 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.244      ;
; -3.904 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.244      ;
; -3.904 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.244      ;
; -3.904 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.244      ;
; -3.904 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.244      ;
; -3.904 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.244      ;
; -3.904 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.244      ;
; -3.904 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.244      ;
; -3.904 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.244      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.597      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.597      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.597      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.597      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.597      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.597      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.597      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.597      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.597      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.597      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.597      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.597      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.597      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.597      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.597      ;
; 13.321 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.597      ;
; 13.370 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.548      ;
; 13.370 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.548      ;
; 13.370 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.548      ;
; 13.370 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.548      ;
; 13.370 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.548      ;
; 13.370 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.548      ;
; 13.370 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.548      ;
; 13.370 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.548      ;
; 13.370 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.548      ;
; 13.370 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.548      ;
; 13.370 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.548      ;
; 13.370 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.548      ;
; 13.370 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.548      ;
; 13.370 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.548      ;
; 13.370 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.548      ;
; 13.370 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.548      ;
; 13.452 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.466      ;
; 13.452 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.466      ;
; 13.452 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.466      ;
; 13.452 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.466      ;
; 13.452 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.466      ;
; 13.452 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.466      ;
; 13.452 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.466      ;
; 13.452 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.466      ;
; 13.452 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.466      ;
; 13.452 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.466      ;
; 13.452 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.466      ;
; 13.452 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.466      ;
; 13.452 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.466      ;
; 13.452 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.466      ;
; 13.452 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.466      ;
; 13.452 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.466      ;
; 13.568 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.350      ;
; 13.568 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.350      ;
; 13.568 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.350      ;
; 13.568 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.350      ;
; 13.568 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.350      ;
; 13.568 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.350      ;
; 13.568 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.350      ;
; 13.568 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.350      ;
; 13.568 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.350      ;
; 13.568 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.350      ;
; 13.568 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.350      ;
; 13.568 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.350      ;
; 13.568 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.350      ;
; 13.568 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.350      ;
; 13.568 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.350      ;
; 13.568 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.350      ;
; 13.577 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.341      ;
; 13.577 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.341      ;
; 13.577 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.341      ;
; 13.577 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.083     ; 6.341      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk1'                                                                                                                                                                                 ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -3.586 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.415      ; 6.839      ;
; -3.575 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.415      ; 6.828      ;
; -3.500 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.415      ; 6.753      ;
; -3.473 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.415      ; 6.726      ;
; -3.354 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.416      ; 6.608      ;
; -3.084 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.415      ; 6.337      ;
; -2.965 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.415      ; 6.218      ;
; -2.872 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.415      ; 6.125      ;
; -2.830 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.415      ; 6.083      ;
; 76.830 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.075     ; 6.429      ;
; 77.079 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.075     ; 6.180      ;
; 77.562 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 5.689      ;
; 77.881 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 5.370      ;
; 77.935 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 5.316      ;
; 77.964 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 5.287      ;
; 78.008 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 5.243      ;
; 78.086 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.075     ; 5.173      ;
; 78.102 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 5.149      ;
; 78.148 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.075     ; 5.111      ;
; 78.190 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 5.061      ;
; 78.260 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 4.991      ;
; 78.323 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 4.928      ;
; 78.352 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 4.899      ;
; 78.403 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 4.848      ;
; 78.588 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 4.663      ;
; 78.921 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 4.330      ;
; 80.488 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.090     ; 2.756      ;
; 80.555 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.090     ; 2.689      ;
; 80.740 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.090     ; 2.504      ;
; 80.866 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.090     ; 2.378      ;
; 81.301 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 83.333       ; -0.082     ; 1.951      ;
; 81.412 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 1.839      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.219 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.123      ; 13.419     ;
; 0.227 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.135      ; 13.423     ;
; 0.233 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.134      ; 13.416     ;
; 0.253 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.128      ; 13.390     ;
; 0.267 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.136      ; 13.384     ;
; 0.269 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.126      ; 13.372     ;
; 0.286 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.133      ; 13.362     ;
; 0.356 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.123      ; 13.282     ;
; 0.364 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.135      ; 13.286     ;
; 0.370 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.134      ; 13.279     ;
; 0.390 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.128      ; 13.253     ;
; 0.404 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.136      ; 13.247     ;
; 0.406 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.126      ; 13.235     ;
; 0.423 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.133      ; 13.225     ;
; 0.447 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.225      ; 13.293     ;
; 0.455 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 13.297     ;
; 0.461 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.236      ; 13.290     ;
; 0.481 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.230      ; 13.264     ;
; 0.495 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.238      ; 13.258     ;
; 0.497 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.228      ; 13.246     ;
; 0.498 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.226      ; 13.243     ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.238      ; 13.247     ;
; 0.512 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 13.240     ;
; 0.514 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.236     ;
; 0.532 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.231      ; 13.214     ;
; 0.546 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.239      ; 13.208     ;
; 0.548 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.229      ; 13.196     ;
; 0.551 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.225      ; 13.189     ;
; 0.559 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 13.193     ;
; 0.565 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.236      ; 13.186     ;
; 0.565 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.236      ; 13.186     ;
; 0.585 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.230      ; 13.160     ;
; 0.599 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.238      ; 13.154     ;
; 0.601 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.226      ; 13.140     ;
; 0.601 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.228      ; 13.142     ;
; 0.609 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.238      ; 13.144     ;
; 0.615 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 13.137     ;
; 0.618 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.132     ;
; 0.635 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.231      ; 13.111     ;
; 0.643 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.226      ; 13.098     ;
; 0.649 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.239      ; 13.105     ;
; 0.651 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.238      ; 13.102     ;
; 0.651 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.229      ; 13.093     ;
; 0.654 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.177     ; 12.637     ;
; 0.657 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 13.095     ;
; 0.668 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.236      ; 13.083     ;
; 0.677 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.231      ; 13.069     ;
; 0.683 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.145      ; 12.977     ;
; 0.691 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.239      ; 13.063     ;
; 0.693 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.229      ; 13.051     ;
; 0.710 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.236      ; 13.041     ;
; 0.745 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.226      ; 12.996     ;
; 0.753 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.238      ; 13.000     ;
; 0.759 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 12.993     ;
; 0.779 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.231      ; 12.967     ;
; 0.791 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.177     ; 12.500     ;
; 0.793 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.239      ; 12.961     ;
; 0.795 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.229      ; 12.949     ;
; 0.812 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.236      ; 12.939     ;
; 0.820 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.145      ; 12.840     ;
; 0.882 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.075     ; 12.511     ;
; 0.911 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.247      ; 12.851     ;
; 0.933 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.074     ; 12.461     ;
; 0.962 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.248      ; 12.801     ;
; 0.986 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.075     ; 12.407     ;
; 1.015 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.247      ; 12.747     ;
; 1.036 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.074     ; 12.358     ;
; 1.065 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.248      ; 12.698     ;
; 1.078 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.074     ; 12.316     ;
; 1.107 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.248      ; 12.656     ;
; 1.180 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.074     ; 12.214     ;
; 1.209 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.248      ; 12.554     ;
; 1.233 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.119      ; 12.401     ;
; 1.241 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.131      ; 12.405     ;
; 1.247 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.130      ; 12.398     ;
; 1.267 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.124      ; 12.372     ;
; 1.281 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.132      ; 12.366     ;
; 1.283 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.122      ; 12.354     ;
; 1.300 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.129      ; 12.344     ;
; 1.407 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.226      ; 12.334     ;
; 1.415 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.238      ; 12.338     ;
; 1.421 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 12.331     ;
; 1.441 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.231      ; 12.305     ;
; 1.455 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.239      ; 12.299     ;
; 1.457 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.229      ; 12.287     ;
; 1.474 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.236      ; 12.277     ;
; 1.530 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.034     ; 5.171      ;
; 1.530 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.034     ; 5.171      ;
; 1.530 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.034     ; 5.171      ;
; 1.530 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.034     ; 5.171      ;
; 1.643 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.034     ; 5.058      ;
; 1.643 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.034     ; 5.058      ;
; 1.643 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.034     ; 5.058      ;
; 1.643 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.034     ; 5.058      ;
; 1.666 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.034     ; 5.035      ;
; 1.666 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.034     ; 5.035      ;
; 1.666 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.034     ; 5.035      ;
; 1.666 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.034     ; 5.035      ;
; 1.668 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.181     ; 11.619     ;
; 1.697 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.141      ; 11.959     ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                 ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.483 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 6.057      ;
; 0.490 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 6.045      ;
; 0.555 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 5.980      ;
; 0.585 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 5.950      ;
; 0.628 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 5.912      ;
; 0.668 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.186     ; 5.880      ;
; 0.671 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 5.864      ;
; 0.713 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 5.822      ;
; 0.723 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 5.817      ;
; 0.734 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 5.801      ;
; 0.757 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.782      ;
; 0.766 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 5.769      ;
; 0.773 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 5.767      ;
; 0.813 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.186     ; 5.735      ;
; 0.825 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 5.710      ;
; 0.827 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 5.708      ;
; 0.851 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 5.684      ;
; 0.853 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 5.687      ;
; 0.868 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 5.672      ;
; 0.902 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.637      ;
; 0.908 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.186     ; 5.640      ;
; 0.914 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 5.626      ;
; 0.920 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 5.615      ;
; 0.926 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 5.614      ;
; 0.956 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 5.584      ;
; 0.958 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.186     ; 5.590      ;
; 0.972 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 5.563      ;
; 0.997 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.542      ;
; 0.998 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 5.542      ;
; 1.003 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 5.532      ;
; 1.007 ; bios:start|s_addressReg[7]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 5.533      ;
; 1.043 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 5.492      ;
; 1.043 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 5.492      ;
; 1.047 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.492      ;
; 1.053 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.186     ; 5.495      ;
; 1.061 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.186     ; 5.487      ;
; 1.067 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 5.468      ;
; 1.084 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 5.456      ;
; 1.093 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 5.447      ;
; 1.099 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.186     ; 5.449      ;
; 1.105 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 5.435      ;
; 1.107 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[1]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.198     ; 5.429      ;
; 1.107 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[31]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.198     ; 5.429      ;
; 1.107 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[3]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.198     ; 5.429      ;
; 1.107 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[2]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.198     ; 5.429      ;
; 1.107 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[9]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.198     ; 5.429      ;
; 1.111 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.186     ; 5.437      ;
; 1.117 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 5.418      ;
; 1.132 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 5.408      ;
; 1.136 ; bios:start|s_addressReg[7]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 5.399      ;
; 1.142 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.397      ;
; 1.143 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 5.397      ;
; 1.144 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 5.396      ;
; 1.148 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 5.387      ;
; 1.149 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[25]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.198     ; 5.387      ;
; 1.149 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[17]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.198     ; 5.387      ;
; 1.162 ; bios:start|s_addressReg[9]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.691     ; 4.881      ;
; 1.181 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[16]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.358      ;
; 1.181 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[12]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.358      ;
; 1.181 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[10]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.358      ;
; 1.181 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[29]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.358      ;
; 1.181 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[28]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.358      ;
; 1.181 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[27]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.358      ;
; 1.181 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[22]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.358      ;
; 1.181 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[20]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.358      ;
; 1.181 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[23]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.358      ;
; 1.181 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[18]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.358      ;
; 1.181 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[19]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.358      ;
; 1.181 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[13]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.358      ;
; 1.181 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[7]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.358      ;
; 1.181 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[8]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.358      ;
; 1.181 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[6]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.358      ;
; 1.181 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[4]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.358      ;
; 1.184 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.355      ;
; 1.188 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.351      ;
; 1.188 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 5.347      ;
; 1.192 ; bios:start|s_addressReg[7]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.186     ; 5.356      ;
; 1.200 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.339      ;
; 1.206 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.333      ;
; 1.210 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.186     ; 5.338      ;
; 1.212 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 5.323      ;
; 1.222 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 5.318      ;
; 1.223 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[5]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.316      ;
; 1.223 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[0]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.316      ;
; 1.223 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[11]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.316      ;
; 1.223 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[26]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.316      ;
; 1.223 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[24]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.316      ;
; 1.223 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[30]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.316      ;
; 1.223 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[21]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.316      ;
; 1.223 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[15]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.316      ;
; 1.223 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[14]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.316      ;
; 1.231 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 5.304      ;
; 1.237 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 5.298      ;
; 1.238 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 5.302      ;
; 1.243 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 5.292      ;
; 1.252 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 5.283      ;
; 1.258 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 5.277      ;
; 1.269 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.186     ; 5.279      ;
; 1.270 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.199     ; 5.265      ;
; 1.270 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.194     ; 5.270      ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.704 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.196     ; 2.834      ;
; 3.803 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.130     ; 2.801      ;
; 3.804 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.130     ; 2.800      ;
; 4.100 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.130     ; 2.504      ;
; 4.100 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.130     ; 2.504      ;
; 4.101 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.130     ; 2.503      ;
; 4.103 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.130     ; 2.501      ;
; 4.104 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.130     ; 2.500      ;
; 4.105 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.130     ; 2.499      ;
; 4.105 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.130     ; 2.499      ;
; 4.106 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.130     ; 2.498      ;
; 4.106 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.130     ; 2.498      ;
; 4.107 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.130     ; 2.497      ;
; 4.256 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.300      ;
; 4.265 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.177     ; 2.292      ;
; 4.298 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.258      ;
; 4.299 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.257      ;
; 4.301 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.255      ;
; 4.302 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.254      ;
; 4.304 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.252      ;
; 4.306 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.250      ;
; 4.311 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.177     ; 2.246      ;
; 4.343 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.177     ; 2.214      ;
; 4.349 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.174     ; 2.211      ;
; 4.390 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.166      ;
; 4.399 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.174     ; 2.161      ;
; 4.426 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.130      ;
; 4.428 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.128      ;
; 4.431 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.125      ;
; 4.433 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.123      ;
; 4.437 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.119      ;
; 4.438 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.118      ;
; 4.439 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.117      ;
; 4.441 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.115      ;
; 4.443 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.113      ;
; 4.461 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.095      ;
; 4.490 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.174     ; 2.070      ;
; 4.847 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.174     ; 1.713      ;
; 5.143 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.163     ; 1.428      ;
; 5.169 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.163     ; 1.402      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.191 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 1.461      ;
; 5.794 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.082     ; 0.858      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                           ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.407 ; sdramController:sdram|s_wordLoReg[11]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.489      ; 1.150      ;
; 0.417 ; sdramController:sdram|s_wordLoReg[3]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.489      ; 1.160      ;
; 0.426 ; sdramController:sdram|s_wordLoReg[5]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.489      ; 1.169      ;
; 0.429 ; sdramController:sdram|s_wordLoReg[13]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.489      ; 1.172      ;
; 0.429 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[28]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a4~porta_datain_reg0                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.165      ;
; 0.433 ; busArbiter:arbiter|s_queueInsertPointerReg[0]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~porta_address_reg0                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.167      ;
; 0.433 ; busArbiter:arbiter|s_queueInsertPointerReg[1]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~porta_address_reg0                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.167      ;
; 0.433 ; busArbiter:arbiter|s_queueInsertPointerReg[3]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~porta_address_reg0                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.167      ;
; 0.433 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[0]                   ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.475      ; 1.162      ;
; 0.435 ; busArbiter:arbiter|s_queueRemovePointerReg[1]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~portb_address_reg0                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.170      ;
; 0.437 ; sdramController:sdram|s_wordLoReg[15]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.489      ; 1.180      ;
; 0.439 ; sdramController:sdram|s_wordHiReg[0]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.490      ; 1.183      ;
; 0.441 ; busArbiter:arbiter|s_queueRemovePointerReg[0]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~portb_address_reg0                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.176      ;
; 0.442 ; busArbiter:arbiter|s_queueInsertPointerReg[2]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~porta_address_reg0                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.176      ;
; 0.447 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[2]                   ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.475      ; 1.176      ;
; 0.447 ; sdramController:sdram|s_wordLoReg[14]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.489      ; 1.190      ;
; 0.448 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[21]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a4~porta_datain_reg0                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.184      ;
; 0.450 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[1]       ; screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a3~porta_address_reg0                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 1.180      ;
; 0.450 ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[3]                     ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[3]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[1]                     ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[1]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITCOMMAND               ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITCOMMAND                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITADDRESS               ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITADDRESS                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.NOP                   ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.NOP                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; spiBus:flash|spiShiftQuad:quad|s_contReadModeEnabledReg             ; spiBus:flash|spiShiftQuad:quad|s_contReadModeEnabledReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; busArbiter:arbiter|s_queueRemovePointerReg[4]                       ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~portb_address_reg0                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.185      ;
; 0.450 ; screens:hdmi|graphicsController:graphics|s_grayScaleReg             ; screens:hdmi|graphicsController:graphics|s_grayScaleReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; screens:hdmi|graphicsController:graphics|s_transactionActiveReg     ; screens:hdmi|graphicsController:graphics|s_transactionActiveReg                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; sdramController:sdram|s_endTransactionPendingReg                    ; sdramController:sdram|s_endTransactionPendingReg                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; sdramController:sdram|s_dataOutValidReg[1]                          ; sdramController:sdram|s_dataOutValidReg[1]                                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.REQUEST_BUS           ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.REQUEST_BUS                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_busErrorReg                       ; or1420Top:cpu1|dCache:loadStore|s_busErrorReg                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.NOOP                  ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.NOOP                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_stateReg.WAIT_FOR_ACTION          ; or1420Top:cpu1|dCache:loadStore|s_stateReg.WAIT_FOR_ACTION                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_stateReg.IDLE                     ; or1420Top:cpu1|dCache:loadStore|s_stateReg.IDLE                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_stallReg                          ; or1420Top:cpu1|dCache:loadStore|s_stallReg                                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; sdramController:sdram|sdramFifo:buffer|s_readFullReg                ; sdramController:sdram|sdramFifo:buffer|s_readFullReg                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; sdramController:sdram|sdramFifo:buffer|s_readEmptyReg               ; sdramController:sdram|sdramFifo:buffer|s_readEmptyReg                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; sdramController:sdram|s_wordLoReg[4]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.490      ; 1.194      ;
; 0.450 ; ramDmaCi:attachedMemory|DMAController:DMA|status_register[1]        ; ramDmaCi:attachedMemory|DMAController:DMA|status_register[1]                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; i2cCustomInstr:i2cm|i2cMaster:master|s_clockCountReg[0]             ; i2cCustomInstr:i2cm|i2cMaster:master|s_clockCountReg[0]                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; processorId:cpuFreq|decimalCounter:cnt[3].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[3].dcount|s_countValueReg[2]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; processorId:cpuFreq|decimalCounter:cnt[3].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[3].dcount|s_countValueReg[1]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[7]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[7]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; i2cCustomInstr:i2cm|i2cMaster:master|s_clockCountReg[1]             ; i2cCustomInstr:i2cm|i2cMaster:master|s_clockCountReg[1]                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; i2cCustomInstr:i2cm|i2cMaster:master|s_ackErrorReg                  ; i2cCustomInstr:i2cm|i2cMaster:master|s_ackErrorReg                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; i2cCustomInstr:i2cm|i2cMaster:master|s_firstReadPassReg             ; i2cCustomInstr:i2cm|i2cMaster:master|s_firstReadPassReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; i2cCustomInstr:i2cm|i2cMaster:master|s_actionPendingReg             ; i2cCustomInstr:i2cm|i2cMaster:master|s_actionPendingReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; i2cCustomInstr:i2cm|i2cMaster:master|s_isReadActionReg              ; i2cCustomInstr:i2cm|i2cMaster:master|s_isReadActionReg                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[2]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[2]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[6]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[6]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[5]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[5]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[3]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[3]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[4]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[4]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[1]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[1]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[0]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[0]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; camera:camIf|s_grabberActiveReg                                     ; camera:camIf|s_grabberActiveReg                                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_cacheErrorReg                     ; or1420Top:cpu1|dCache:loadStore|s_cacheErrorReg                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[7]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[7]                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[5]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[5]                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[3]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[3]                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[2]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[2]                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[0]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[0]                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_writeIndexReg            ; screens:hdmi|graphicsController:graphics|s_writeIndexReg                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[4]       ; screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a3~porta_address_reg0                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 1.181      ;
; 0.451 ; uartBus:uart1|s_modemControlReg[4]                                  ; uartBus:uart1|s_modemControlReg[4]                                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|s_dataOutReg[4]                                       ; uartBus:uart1|s_dataOutReg[4]                                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRx:RXC|s_filteredRxReg                            ; uartBus:uart1|uartRx:RXC|s_filteredRxReg                                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartTxFifo:TXF|s_fifoEmptyReg                         ; uartBus:uart1|uartTxFifo:TXF|s_fifoEmptyReg                                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[1]                    ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[1]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[2]                    ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[2]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[3]                    ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[3]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[0]                    ; uartBus:uart1|uartRxFifo:RXF|s_readAddressReg[0]                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; busArbiter:arbiter|s_stateReg.WAIT_BEGIN                            ; busArbiter:arbiter|s_stateReg.WAIT_BEGIN                                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; busArbiter:arbiter|s_stateReg.IDLE                                  ; busArbiter:arbiter|s_stateReg.IDLE                                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; busArbiter:arbiter|s_timeOutReg[15]                                 ; busArbiter:arbiter|s_timeOutReg[15]                                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ1           ; screens:hdmi|graphicsController:graphics|s_dmaState.READ1                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST1        ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST1                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; busArbiter:arbiter|s_queuedRequests[29]                             ; busArbiter:arbiter|s_queuedRequests[29]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; busArbiter:arbiter|s_queuedRequests[27]                             ; busArbiter:arbiter|s_queuedRequests[27]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; busArbiter:arbiter|s_queuedRequests[31]                             ; busArbiter:arbiter|s_queuedRequests[31]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; busArbiter:arbiter|s_queuedRequests[30]                             ; busArbiter:arbiter|s_queuedRequests[30]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; busArbiter:arbiter|s_queuedRequests[28]                             ; busArbiter:arbiter|s_queuedRequests[28]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ            ; screens:hdmi|graphicsController:graphics|s_dmaState.READ                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.IDLE            ; screens:hdmi|graphicsController:graphics|s_dmaState.IDLE                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|s_dataOutReg[22]                                      ; uartBus:uart1|s_dataOutReg[22]                                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|textController:textC1|s_clearLineCounterReg[7]         ; screens:hdmi|textController:textC1|s_clearLineCounterReg[7]                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|textController:textC1|s_clearScreenCounterReg[13]      ; screens:hdmi|textController:textC1|s_clearScreenCounterReg[13]                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; busArbiter:arbiter|s_stateReg.BUS_ERROR                             ; busArbiter:arbiter|s_stateReg.BUS_ERROR                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|textController:textC1|s_cursorVisibleReg               ; screens:hdmi|textController:textC1|s_cursorVisibleReg                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dualLineReg              ; screens:hdmi|graphicsController:graphics|s_dualLineReg                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dualPixelReg             ; screens:hdmi|graphicsController:graphics|s_dualPixelReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartTx:TXC|s_bitDoneReg                               ; uartBus:uart1|uartTx:TXC|s_bitDoneReg                                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|textController:textC1|s_smallCharsReg                  ; screens:hdmi|textController:textC1|s_smallCharsReg                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST         ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.WRITE_BLACK     ; screens:hdmi|graphicsController:graphics|s_dmaState.WRITE_BLACK                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_lineCountReg             ; screens:hdmi|graphicsController:graphics|s_lineCountReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; bios:start|s_transactionActiveReg                                   ; bios:start|s_transactionActiveReg                                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.ERROR           ; screens:hdmi|graphicsController:graphics|s_dmaState.ERROR                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; bios:start|s_stateMachineReg.BUSERROR                               ; bios:start|s_stateMachineReg.BUSERROR                                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_transactionActiveReg                        ; sdramController:sdram|s_transactionActiveReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.451 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]               ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]             ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; screens:hdmi|s_cursorOnReg                                     ; screens:hdmi|s_cursorOnReg                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.483 ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.777      ;
; 0.499 ; screens:hdmi|s_hSyncOut[1]                                     ; screens:hdmi|s_hSyncOut[2]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; screens:hdmi|hdmi_720p:generator|hSyncOut                      ; screens:hdmi|s_hSyncOut[0]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.500 ; screens:hdmi|s_activeOut[0]                                    ; screens:hdmi|s_activeOut[1]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]          ; screens:hdmi|textController:textC1|asciiBitSelector[0]                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.507 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_selectReg                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; screens:hdmi|hdmi_720p:generator|pixelIndex[0]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.517 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.811      ;
; 0.524 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.818      ;
; 0.525 ; screens:hdmi|hdmi_720p:generator|requestPixel                  ; screens:hdmi|s_activeOut[0]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|vSyncOut                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|newScreen                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.640 ; screens:hdmi|s_hSyncOut[0]                                     ; screens:hdmi|s_hSyncOut[1]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.935      ;
; 0.662 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_selectReg                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.956      ;
; 0.666 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.960      ;
; 0.668 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_graySelectReg[1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.962      ;
; 0.668 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.962      ;
; 0.685 ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.979      ;
; 0.689 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_greenPixel[5]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.983      ;
; 0.690 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_BluePixel[4]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.984      ;
; 0.692 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]          ; screens:hdmi|textController:textC1|asciiBitSelector[1]                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.989      ;
; 0.697 ; screens:hdmi|textController:textC1|asciiLineIndex[2]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.423      ;
; 0.698 ; screens:hdmi|s_vSyncOut[0]                                     ; screens:hdmi|s_vSyncOut[1]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.699 ; screens:hdmi|textController:textC1|s_asciiBitIndex[2]          ; screens:hdmi|textController:textC1|asciiBitSelector[2]                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.993      ;
; 0.711 ; screens:hdmi|s_activeOut[1]                                    ; screens:hdmi|s_activeOut[2]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.004      ;
; 0.721 ; screens:hdmi|s_isInGraphicRegion[0]                            ; screens:hdmi|s_isInGraphicRegion[1]                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.016      ;
; 0.737 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.031      ;
; 0.738 ; screens:hdmi|textController:textC1|asciiLineIndex[1]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.464      ;
; 0.738 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.032      ;
; 0.739 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.033      ;
; 0.740 ; screens:hdmi|s_cursorBlinkCounterReg[10]                       ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.035      ;
; 0.741 ; screens:hdmi|s_cursorBlinkCounterReg[8]                        ; screens:hdmi|s_cursorBlinkCounterReg[8]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.036      ;
; 0.742 ; screens:hdmi|s_cursorBlinkCounterReg[2]                        ; screens:hdmi|s_cursorBlinkCounterReg[2]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.037      ;
; 0.743 ; screens:hdmi|s_cursorBlinkCounterReg[18]                       ; screens:hdmi|s_cursorBlinkCounterReg[18]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; screens:hdmi|s_cursorBlinkCounterReg[16]                       ; screens:hdmi|s_cursorBlinkCounterReg[16]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; screens:hdmi|s_cursorBlinkCounterReg[6]                        ; screens:hdmi|s_cursorBlinkCounterReg[6]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.038      ;
; 0.743 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[11]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.038      ;
; 0.743 ; screens:hdmi|s_isInGraphicRegion[0]                            ; screens:hdmi|s_nextGraphicLineReg                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.038      ;
; 0.744 ; screens:hdmi|s_cursorBlinkCounterReg[4]                        ; screens:hdmi|s_cursorBlinkCounterReg[4]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.039      ;
; 0.744 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[9]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.039      ;
; 0.746 ; screens:hdmi|s_cursorBlinkCounterReg[20]                       ; screens:hdmi|s_cursorBlinkCounterReg[20]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; screens:hdmi|s_cursorBlinkCounterReg[17]                       ; screens:hdmi|s_cursorBlinkCounterReg[17]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; screens:hdmi|s_cursorBlinkCounterReg[1]                        ; screens:hdmi|s_cursorBlinkCounterReg[1]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.041      ;
; 0.746 ; screens:hdmi|s_cursorBlinkCounterReg[5]                        ; screens:hdmi|s_cursorBlinkCounterReg[5]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.041      ;
; 0.748 ; screens:hdmi|s_cursorBlinkCounterReg[23]                       ; screens:hdmi|s_cursorBlinkCounterReg[23]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.042      ;
; 0.748 ; screens:hdmi|s_cursorBlinkCounterReg[21]                       ; screens:hdmi|s_cursorBlinkCounterReg[21]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.042      ;
; 0.758 ; screens:hdmi|s_cursorBlinkCounterReg[12]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.053      ;
; 0.760 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_readPixelCounterReg[2]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_readPixelCounterReg[1]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; screens:hdmi|s_readPixelCounterReg[5]                          ; screens:hdmi|s_readPixelCounterReg[5]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; screens:hdmi|s_cursorBlinkCounterReg[0]                        ; screens:hdmi|s_cursorBlinkCounterReg[0]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.056      ;
; 0.761 ; screens:hdmi|s_cursorBlinkCounterReg[3]                        ; screens:hdmi|s_cursorBlinkCounterReg[3]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.056      ;
; 0.761 ; screens:hdmi|s_cursorBlinkCounterReg[14]                       ; screens:hdmi|s_cursorBlinkCounterReg[14]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; screens:hdmi|s_cursorBlinkCounterReg[24]                       ; screens:hdmi|s_cursorBlinkCounterReg[24]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; screens:hdmi|s_readPixelCounterReg[7]                          ; screens:hdmi|s_readPixelCounterReg[7]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; screens:hdmi|s_cursorBlinkCounterReg[26]                       ; screens:hdmi|s_cursorBlinkCounterReg[26]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; screens:hdmi|s_cursorBlinkCounterReg[22]                       ; screens:hdmi|s_cursorBlinkCounterReg[22]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; screens:hdmi|s_cursorBlinkCounterReg[19]                       ; screens:hdmi|s_cursorBlinkCounterReg[19]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; screens:hdmi|s_cursorBlinkCounterReg[7]                        ; screens:hdmi|s_cursorBlinkCounterReg[7]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.058      ;
; 0.763 ; screens:hdmi|s_cursorBlinkCounterReg[13]                       ; screens:hdmi|s_cursorBlinkCounterReg[13]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; screens:hdmi|s_cursorBlinkCounterReg[15]                       ; screens:hdmi|s_cursorBlinkCounterReg[15]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.765 ; screens:hdmi|s_readPixelCounterReg[9]                          ; screens:hdmi|s_readPixelCounterReg[9]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; screens:hdmi|s_readPixelCounterReg[8]                          ; screens:hdmi|s_readPixelCounterReg[8]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; screens:hdmi|s_readPixelCounterReg[6]                          ; screens:hdmi|s_readPixelCounterReg[6]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_readPixelCounterReg[0]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; screens:hdmi|s_cursorBlinkCounterReg[25]                       ; screens:hdmi|s_cursorBlinkCounterReg[25]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.766 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_graySelectReg[1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.060      ;
; 0.771 ; screens:hdmi|s_readPixelCounterReg[4]                          ; screens:hdmi|s_readPixelCounterReg[4]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.065      ;
; 0.776 ; screens:hdmi|textController:textC1|asciiLineIndex[0]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.502      ;
; 0.785 ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                  ; screens:hdmi|textController:textC1|asciiLineIndex[0]                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.081      ;
; 0.791 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.085      ;
; 0.792 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.086      ;
; 0.798 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|lineIndex[0]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.092      ;
; 0.808 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.102      ;
; 0.853 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.147      ;
; 0.902 ; screens:hdmi|hdmi_720p:generator|vSyncOut                      ; screens:hdmi|s_vSyncOut[0]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.196      ;
; 0.949 ; screens:hdmi|s_readPixelCounterReg[3]                          ; screens:hdmi|s_readPixelCounterReg[3]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.243      ;
; 0.950 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]          ; screens:hdmi|hdmi_720p:generator|lineIndex[8]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.259      ;
; 0.952 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.246      ;
; 0.952 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.246      ;
; 1.002 ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                  ; screens:hdmi|textController:textC1|asciiLineIndex[2]                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.301      ;
; 1.002 ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                  ; screens:hdmi|textController:textC1|asciiLineIndex[1]                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.301      ;
; 1.035 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_BluePixel[2]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.329      ;
; 1.035 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_greenPixel[3]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.329      ;
; 1.047 ; screens:hdmi|hdmi_720p:generator|pixelIndex[1]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.337      ;
; 1.048 ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                  ; screens:hdmi|textController:textC1|asciiLineIndex[1]                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.344      ;
; 1.053 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; screens:hdmi|hdmi_720p:generator|lineIndex[9]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.362      ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.451 ; sdramController:sdram|s_columnAddressReg[0]                     ; sdramController:sdram|s_columnAddressReg[0]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; sdramController:sdram|s_sdramCurrentState.RESET_STATE            ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.500 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.794      ;
; 0.525 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_HI         ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.820      ;
; 0.559 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_HI          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.854      ;
; 0.639 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.934      ;
; 0.640 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.935      ;
; 0.641 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST2      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.935      ;
; 0.654 ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE       ; sdramController:sdram|s_sdramCurrentState.WRITE_LO               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.949      ;
; 0.666 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST          ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.960      ;
; 0.666 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|s_sdramCurrentState.DO_PRECHARGE           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.961      ;
; 0.673 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.968      ;
; 0.675 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.970      ;
; 0.693 ; sdramController:sdram|s_dataToRamReg[19]                        ; sdramController:sdram|s_sdramDataOutReg[3]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.987      ;
; 0.697 ; sdramController:sdram|s_sdramCurrentState.IDLE                  ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.991      ;
; 0.697 ; sdramController:sdram|s_sdramCurrentState.WAIT_PRECHARGE        ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH1       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.992      ;
; 0.697 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; sdramController:sdram|sdramCsN                                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.990      ;
; 0.698 ; sdramController:sdram|s_dataToRamReg[22]                        ; sdramController:sdram|s_sdramDataOutReg[6]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO         ; sdramController:sdram|s_sdramCurrentState.WRITE_HI               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.993      ;
; 0.699 ; sdramController:sdram|s_sdramCurrentState.WAIT_MODE_REG         ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.994      ;
; 0.721 ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG ; sdramController:sdram|s_sdramCurrentState.WAIT_EXTENDED_MODE_REG ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.016      ;
; 0.722 ; sdramController:sdram|s_dataToRamReg[18]                        ; sdramController:sdram|s_sdramDataOutReg[2]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.016      ;
; 0.724 ; sdramController:sdram|s_dataToRamReg[23]                        ; sdramController:sdram|s_sdramDataOutReg[7]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.018      ;
; 0.725 ; sdramController:sdram|s_dataToRamReg[28]                        ; sdramController:sdram|s_sdramDataOutReg[12]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.019      ;
; 0.729 ; sdramController:sdram|s_dataToRamReg[27]                        ; sdramController:sdram|s_sdramDataOutReg[11]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.023      ;
; 0.741 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_sdramCurrentState.RESET_STATE            ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.034      ;
; 0.743 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4      ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.037      ;
; 0.756 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_PRECHARGE  ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.050      ;
; 0.760 ; sdramController:sdram|s_rowAddressReg[5]                        ; sdramController:sdram|s_rowAddressReg[5]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.055      ;
; 0.760 ; sdramController:sdram|s_rowAddressReg[1]                        ; sdramController:sdram|s_rowAddressReg[1]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.055      ;
; 0.761 ; sdramController:sdram|s_rowAddressReg[13]                       ; sdramController:sdram|s_rowAddressReg[13]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.056      ;
; 0.761 ; sdramController:sdram|s_rowAddressReg[3]                        ; sdramController:sdram|s_rowAddressReg[3]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.056      ;
; 0.761 ; sdramController:sdram|s_rowAddressReg[2]                        ; sdramController:sdram|s_rowAddressReg[2]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.056      ;
; 0.762 ; sdramController:sdram|s_rowAddressReg[12]                       ; sdramController:sdram|s_rowAddressReg[12]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; sdramController:sdram|s_rowAddressReg[11]                       ; sdramController:sdram|s_rowAddressReg[11]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; sdramController:sdram|s_rowAddressReg[10]                       ; sdramController:sdram|s_rowAddressReg[10]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; sdramController:sdram|s_rowAddressReg[9]                        ; sdramController:sdram|s_rowAddressReg[9]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; sdramController:sdram|s_rowAddressReg[7]                        ; sdramController:sdram|s_rowAddressReg[7]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; sdramController:sdram|s_rowAddressReg[4]                        ; sdramController:sdram|s_rowAddressReg[4]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.057      ;
; 0.763 ; sdramController:sdram|s_rowAddressReg[14]                       ; sdramController:sdram|s_rowAddressReg[14]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.058      ;
; 0.764 ; sdramController:sdram|s_rowAddressReg[8]                        ; sdramController:sdram|s_rowAddressReg[8]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.059      ;
; 0.764 ; sdramController:sdram|s_rowAddressReg[6]                        ; sdramController:sdram|s_rowAddressReg[6]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.059      ;
; 0.765 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH       ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.059      ;
; 0.768 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|sdramDqmN[0]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.063      ;
; 0.772 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.067      ;
; 0.774 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2      ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.069      ;
; 0.785 ; sdramController:sdram|s_rowAddressReg[0]                        ; sdramController:sdram|s_rowAddressReg[0]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.080      ;
; 0.791 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[25]     ; sdramController:sdram|s_dataToRamReg[25]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.204      ; 1.226      ;
; 0.798 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[17]     ; sdramController:sdram|s_dataToRamReg[17]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.204      ; 1.233      ;
; 0.803 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.097      ;
; 0.806 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[23]     ; sdramController:sdram|s_dataToRamReg[23]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.243      ;
; 0.807 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; sdramController:sdram|s_sdramCurrentState.IDLE                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.101      ;
; 0.810 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|sdramDqmN[1]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.105      ;
; 0.821 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; sdramController:sdram|sdramDqmN[1]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.116      ;
; 0.827 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[2]      ; sdramController:sdram|s_dataToRamReg[2]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.264      ;
; 0.836 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[12]     ; sdramController:sdram|s_dataToRamReg[12]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.273      ;
; 0.838 ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE       ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.133      ;
; 0.845 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[24]     ; sdramController:sdram|s_dataToRamReg[24]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.282      ;
; 0.846 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[11]     ; sdramController:sdram|s_dataToRamReg[11]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.283      ;
; 0.851 ; sdramController:sdram|s_dataToRamReg[8]                         ; sdramController:sdram|s_sdramDataOutReg[8]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.145      ;
; 0.855 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[10]     ; sdramController:sdram|s_dataToRamReg[10]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.292      ;
; 0.857 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[3]      ; sdramController:sdram|s_dataToRamReg[3]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.294      ;
; 0.858 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[19]     ; sdramController:sdram|s_dataToRamReg[19]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.295      ;
; 0.859 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; sdramController:sdram|sdramDqmN[0]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.154      ;
; 0.862 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[18]     ; sdramController:sdram|s_dataToRamReg[18]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.299      ;
; 0.871 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[1]      ; sdramController:sdram|s_dataToRamReg[1]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.308      ;
; 0.889 ; sdramController:sdram|s_dataToRamReg[6]                         ; sdramController:sdram|s_sdramDataOutReg[6]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.183      ;
; 0.890 ; sdramController:sdram|s_dataToRamReg[7]                         ; sdramController:sdram|s_sdramDataOutReg[7]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.184      ;
; 0.892 ; sdramController:sdram|s_dataToRamReg[12]                        ; sdramController:sdram|s_sdramDataOutReg[12]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.186      ;
; 0.898 ; sdramController:sdram|s_readPendingReg                          ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.204      ; 1.333      ;
; 0.905 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[0]      ; sdramController:sdram|s_dataToRamReg[0]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.342      ;
; 0.906 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[15]     ; sdramController:sdram|s_dataToRamReg[15]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.343      ;
; 0.910 ; sdramController:sdram|s_dataToRamReg[26]                        ; sdramController:sdram|s_sdramDataOutReg[10]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.204      ;
; 0.918 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[27]     ; sdramController:sdram|s_dataToRamReg[27]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.355      ;
; 0.923 ; sdramController:sdram|s_dataToRamReg[4]                         ; sdramController:sdram|s_sdramDataOutReg[4]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.217      ;
; 0.944 ; sdramController:sdram|s_dataToRamReg[29]                        ; sdramController:sdram|s_sdramDataOutReg[13]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.238      ;
; 0.949 ; sdramController:sdram|s_dataToRamReg[13]                        ; sdramController:sdram|s_sdramDataOutReg[13]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.243      ;
; 0.951 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.245      ;
; 0.960 ; sdramController:sdram|s_dataToRamReg[21]                        ; sdramController:sdram|s_sdramDataOutReg[5]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.254      ;
; 0.984 ; sdramController:sdram|s_dataToRamReg[20]                        ; sdramController:sdram|s_sdramDataOutReg[4]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.278      ;
; 0.992 ; bios:start|s_addressReg[24]                                     ; sdramController:sdram|s_rowAddressReg[14]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.217      ; 1.440      ;
; 0.998 ; sdramController:sdram|s_dataToRamReg[16]                        ; sdramController:sdram|s_sdramDataOutReg[0]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.292      ;
; 1.002 ; bios:start|s_addressReg[21]                                     ; sdramController:sdram|s_rowAddressReg[11]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.217      ; 1.450      ;
; 1.011 ; sdramController:sdram|s_dataToRamReg[0]                         ; sdramController:sdram|s_sdramDataOutReg[0]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.305      ;
; 1.039 ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG          ; sdramController:sdram|sdramAddr[6]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.333      ;
; 1.050 ; sdramController:sdram|s_dataToRamReg[24]                        ; sdramController:sdram|s_sdramDataOutReg[8]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.344      ;
; 1.053 ; sdramController:sdram|s_dataToRamReg[30]                        ; sdramController:sdram|s_sdramDataOutReg[14]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.347      ;
; 1.062 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[14]     ; sdramController:sdram|s_dataToRamReg[14]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.499      ;
; 1.071 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[16]     ; sdramController:sdram|s_dataToRamReg[16]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.508      ;
; 1.074 ; sdramController:sdram|s_sdramCurrentState.IDLE                  ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.368      ;
; 1.075 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|sdramAddr[11]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.367      ;
; 1.077 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|sdramAddr[12]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.369      ;
; 1.085 ; sdramController:sdram|s_dataToRamReg[10]                        ; sdramController:sdram|s_sdramDataOutReg[10]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.379      ;
; 1.095 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[26]     ; sdramController:sdram|s_dataToRamReg[26]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.532      ;
; 1.102 ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG          ; sdramController:sdram|sdramAddr[4]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.397      ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.464 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.758      ;
; 0.845 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.232      ; 1.308      ;
; 0.865 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.232      ; 1.328      ;
; 1.114 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.221      ; 1.566      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.227 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.521      ;
; 1.378 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.221      ; 1.830      ;
; 1.444 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.218      ; 1.893      ;
; 1.524 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.221      ; 1.976      ;
; 1.528 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.218      ; 1.977      ;
; 1.548 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.218      ; 1.997      ;
; 1.552 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.221      ; 2.004      ;
; 1.561 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.217      ; 2.009      ;
; 1.562 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.217      ; 2.010      ;
; 1.563 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.217      ; 2.011      ;
; 1.564 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.217      ; 2.012      ;
; 1.565 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.217      ; 2.013      ;
; 1.566 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.218      ; 2.015      ;
; 1.568 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.217      ; 2.016      ;
; 1.570 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.217      ; 2.018      ;
; 1.572 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.217      ; 2.020      ;
; 1.574 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.217      ; 2.022      ;
; 1.585 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.217      ; 2.033      ;
; 1.588 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.217      ; 2.036      ;
; 1.604 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.218      ; 2.053      ;
; 1.610 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.217      ; 2.058      ;
; 1.619 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.217      ; 2.067      ;
; 1.662 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.217      ; 2.110      ;
; 1.665 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.217      ; 2.113      ;
; 1.667 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.217      ; 2.115      ;
; 1.767 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.265      ; 2.263      ;
; 1.768 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.265      ; 2.264      ;
; 1.769 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.265      ; 2.265      ;
; 1.770 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.265      ; 2.266      ;
; 1.770 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.265      ; 2.266      ;
; 1.771 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.265      ; 2.267      ;
; 1.772 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.265      ; 2.268      ;
; 1.775 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.265      ; 2.271      ;
; 1.776 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.265      ; 2.272      ;
; 1.776 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.265      ; 2.272      ;
; 2.042 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.265      ; 2.538      ;
; 2.044 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.265      ; 2.540      ;
; 2.244 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.200      ; 2.675      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk2'                                                                                                                                      ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.760 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.055      ;
; 0.760 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.055      ;
; 0.761 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.056      ;
; 0.761 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.056      ;
; 0.761 ; processorId:cpuFreq|s_miliSecCounterReg[14] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.056      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[12] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.057      ;
; 0.763 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.058      ;
; 0.764 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.059      ;
; 0.764 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.059      ;
; 0.784 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.079      ;
; 1.114 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.409      ;
; 1.114 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.409      ;
; 1.115 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.410      ;
; 1.115 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.410      ;
; 1.115 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.410      ;
; 1.116 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.411      ;
; 1.116 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.411      ;
; 1.122 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.417      ;
; 1.123 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.418      ;
; 1.123 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.418      ;
; 1.124 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.419      ;
; 1.124 ; processorId:cpuFreq|s_miliSecCounterReg[14] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.419      ;
; 1.125 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.420      ;
; 1.125 ; processorId:cpuFreq|s_miliSecCounterReg[12] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.420      ;
; 1.125 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.420      ;
; 1.131 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.426      ;
; 1.132 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.427      ;
; 1.132 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.427      ;
; 1.133 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.428      ;
; 1.134 ; processorId:cpuFreq|s_miliSecCounterReg[12] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.429      ;
; 1.134 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.429      ;
; 1.134 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.429      ;
; 1.245 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.540      ;
; 1.245 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.540      ;
; 1.246 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.541      ;
; 1.246 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.541      ;
; 1.246 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.541      ;
; 1.247 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.542      ;
; 1.247 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.542      ;
; 1.254 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.549      ;
; 1.254 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.549      ;
; 1.255 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.550      ;
; 1.255 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.550      ;
; 1.256 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.551      ;
; 1.256 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.551      ;
; 1.262 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.557      ;
; 1.263 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.558      ;
; 1.263 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.558      ;
; 1.264 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.559      ;
; 1.265 ; processorId:cpuFreq|s_miliSecCounterReg[12] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.560      ;
; 1.265 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.560      ;
; 1.265 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.560      ;
; 1.271 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.566      ;
; 1.272 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.567      ;
; 1.272 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.567      ;
; 1.273 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.568      ;
; 1.274 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.569      ;
; 1.274 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.569      ;
; 1.385 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.680      ;
; 1.385 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.680      ;
; 1.386 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.681      ;
; 1.386 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.681      ;
; 1.387 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.682      ;
; 1.387 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.682      ;
; 1.394 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.689      ;
; 1.394 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.689      ;
; 1.395 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.690      ;
; 1.396 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.691      ;
; 1.396 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.691      ;
; 1.402 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.697      ;
; 1.403 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.698      ;
; 1.403 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.698      ;
; 1.404 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.699      ;
; 1.405 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.700      ;
; 1.405 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.700      ;
; 1.411 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.706      ;
; 1.412 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.707      ;
; 1.412 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.707      ;
; 1.413 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.708      ;
; 1.414 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.709      ;
; 1.525 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.820      ;
; 1.525 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.820      ;
; 1.526 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.821      ;
; 1.527 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.822      ;
; 1.527 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.822      ;
; 1.534 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.829      ;
; 1.534 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.829      ;
; 1.535 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.830      ;
; 1.536 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.831      ;
; 1.542 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.837      ;
; 1.543 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.838      ;
; 1.543 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.838      ;
; 1.544 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.839      ;
; 1.545 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.840      ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk1'                                                                                                                                                                                 ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 1.393 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 1.688      ;
; 1.510 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 1.804      ;
; 1.798 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.076      ; 2.086      ;
; 1.929 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.076      ; 2.217      ;
; 2.139 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.076      ; 2.427      ;
; 2.172 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.076      ; 2.460      ;
; 2.369 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.037      ; 5.773      ;
; 2.412 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.037      ; 5.816      ;
; 2.457 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.037      ; 5.861      ;
; 2.615 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.037      ; 6.019      ;
; 2.628 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.037      ; 6.032      ;
; 2.676 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.036      ; 6.079      ;
; 2.726 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.037      ; 6.130      ;
; 2.789 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.037      ; 6.193      ;
; 3.035 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.037      ; 6.439      ;
; 3.549 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 3.844      ;
; 3.787 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.082      ;
; 3.918 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.213      ;
; 4.077 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.372      ;
; 4.121 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.416      ;
; 4.128 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.423      ;
; 4.161 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.456      ;
; 4.240 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.535      ;
; 4.340 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.090      ; 4.642      ;
; 4.359 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.654      ;
; 4.411 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.090      ; 4.713      ;
; 4.472 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.767      ;
; 4.496 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.791      ;
; 4.538 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.833      ;
; 4.602 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.897      ;
; 5.271 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.090      ; 5.573      ;
; 5.795 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.090      ; 6.097      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk2'                                                                                                                                                                              ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.416 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.416      ; 6.754      ;
; -4.274 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.418      ; 6.614      ;
; -3.814 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.416      ; 6.152      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                        ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -4.184 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -3.036     ; 1.921      ;
; 6.315  ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.085     ; 7.068      ;
; 6.315  ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.085     ; 7.068      ;
; 6.711  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.091     ; 6.666      ;
; 6.711  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.091     ; 6.666      ;
; 6.711  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.091     ; 6.666      ;
; 6.711  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.091     ; 6.666      ;
; 6.936  ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.085     ; 6.447      ;
; 6.936  ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.085     ; 6.447      ;
; 7.332  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.091     ; 6.045      ;
; 7.332  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.091     ; 6.045      ;
; 7.332  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.091     ; 6.045      ;
; 7.332  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.091     ; 6.045      ;
; 7.557  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.090     ; 5.821      ;
; 7.557  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.090     ; 5.821      ;
; 8.056  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.090     ; 5.322      ;
; 8.056  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.090     ; 5.322      ;
; 8.246  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 5.139      ;
; 8.246  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 5.139      ;
; 8.276  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 5.109      ;
; 8.276  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 5.109      ;
; 8.419  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 4.966      ;
; 8.419  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 4.966      ;
; 8.493  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.090     ; 4.885      ;
; 8.555  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 4.830      ;
; 8.555  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 4.830      ;
; 8.785  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.090     ; 4.593      ;
; 8.969  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.086     ; 4.413      ;
; 9.124  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 4.261      ;
; 9.124  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 4.261      ;
; 9.144  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.086     ; 4.238      ;
; 9.260  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.086     ; 4.122      ;
; 9.314  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 4.071      ;
; 9.314  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 4.071      ;
; 9.327  ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 4.058      ;
; 9.327  ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 4.058      ;
; 9.328  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.113     ; 4.027      ;
; 9.397  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.086     ; 3.985      ;
; 9.490  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.110     ; 3.868      ;
; 9.490  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.110     ; 3.868      ;
; 9.522  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.113     ; 3.833      ;
; 9.928  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 3.457      ;
; 9.928  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 3.457      ;
; 9.983  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 3.402      ;
; 9.983  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 3.402      ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk1'                                                                                                                                                                              ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -3.739 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.408      ; 6.985      ;
; -3.739 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.408      ; 6.985      ;
; -3.731 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.415      ; 6.984      ;
; -3.571 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.415      ; 6.824      ;
; -3.479 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.415      ; 6.732      ;
; -3.472 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.415      ; 6.725      ;
; -3.449 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.415      ; 6.702      ;
; -3.387 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.415      ; 6.640      ;
; -3.363 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.415      ; 6.616      ;
; -3.327 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.408      ; 6.573      ;
; -3.306 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.415      ; 6.559      ;
; -3.170 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.415      ; 6.423      ;
; -3.118 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.408      ; 6.364      ;
; -3.118 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.408      ; 6.364      ;
; -3.032 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.408      ; 6.278      ;
; -2.865 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.415      ; 6.118      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 9.114  ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.205     ; 4.149      ;
; 9.153  ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.208     ; 4.107      ;
; 11.440 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.198     ; 1.830      ;
; 11.451 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.198     ; 1.819      ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.291 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 1.721      ;
; 1.299 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 1.729      ;
; 3.450 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 3.870      ;
; 3.465 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 3.888      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk1'                                                                                                                                                                              ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 2.300 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.037      ; 5.704      ;
; 2.390 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.037      ; 5.794      ;
; 2.556 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.037      ; 5.960      ;
; 2.581 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.030      ; 5.978      ;
; 2.622 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.037      ; 6.026      ;
; 2.631 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.037      ; 6.035      ;
; 2.640 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.029      ; 6.036      ;
; 2.640 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.029      ; 6.036      ;
; 2.703 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.037      ; 6.107      ;
; 2.731 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.037      ; 6.135      ;
; 2.750 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.030      ; 6.147      ;
; 2.771 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.037      ; 6.175      ;
; 2.867 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.037      ; 6.271      ;
; 2.890 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.037      ; 6.294      ;
; 2.899 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.029      ; 6.295      ;
; 2.899 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.029      ; 6.295      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk2'                                                                                                                                                                              ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 2.547 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 3.038      ; 5.867      ;
; 2.728 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 3.040      ; 6.050      ;
; 2.818 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 3.038      ; 6.138      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                        ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.888 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.183      ;
; 2.888 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.183      ;
; 2.999 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.294      ;
; 2.999 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.294      ;
; 3.246 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 3.551      ;
; 3.265 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 3.573      ;
; 3.265 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 3.573      ;
; 3.378 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.670      ;
; 3.491 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.786      ;
; 3.491 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.786      ;
; 3.505 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 3.810      ;
; 3.524 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.819      ;
; 3.524 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.819      ;
; 3.613 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.905      ;
; 3.645 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.940      ;
; 3.645 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.940      ;
; 3.657 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.949      ;
; 3.857 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 4.149      ;
; 3.952 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 4.239      ;
; 3.994 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; -0.095       ; -2.416     ; 1.785      ;
; 4.242 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 4.537      ;
; 4.242 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 4.537      ;
; 4.250 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 4.537      ;
; 4.408 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 4.703      ;
; 4.408 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 4.703      ;
; 4.555 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 4.850      ;
; 4.555 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 4.850      ;
; 4.583 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 4.878      ;
; 4.583 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 4.878      ;
; 4.700 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 4.988      ;
; 4.700 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 4.988      ;
; 5.080 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 5.368      ;
; 5.080 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 5.368      ;
; 5.417 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.115      ; 5.744      ;
; 5.417 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.115      ; 5.744      ;
; 5.417 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.115      ; 5.744      ;
; 5.417 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.115      ; 5.744      ;
; 5.676 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.115      ; 6.003      ;
; 5.676 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.115      ; 6.003      ;
; 5.676 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.115      ; 6.003      ;
; 5.676 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.115      ; 6.003      ;
; 5.786 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 6.079      ;
; 5.786 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 6.079      ;
; 6.045 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 6.338      ;
; 6.045 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 6.338      ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                           ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note                                           ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
; 10.39 MHz  ; 10.39 MHz       ; altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 82.63 MHz  ; 82.63 MHz       ; altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 159.92 MHz ; 159.92 MHz      ; clk2                                        ;                                                ;
; 164.88 MHz ; 164.88 MHz      ; clk1                                        ;                                                ;
; 206.53 MHz ; 206.53 MHz      ; altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 706.71 MHz ; 402.09 MHz      ; altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                    ;
+---------------------------------------------+---------+---------------+
; Clock                                       ; Slack   ; End Point TNS ;
+---------------------------------------------+---------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; -82.743 ; -14105.683    ;
; clk2                                        ; -4.448  ; -71.168       ;
; clk1                                        ; -3.620  ; -17.663       ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.932   ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 1.105   ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.898   ; 0.000         ;
+---------------------------------------------+---------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; 0.389 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.400 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 0.415 ; 0.000         ;
; clk2                                        ; 0.703 ; 0.000         ;
; clk1                                        ; 1.252 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk2                                        ; -4.411 ; -4.411        ;
; clk1                                        ; -3.723 ; -11.165       ;
; altpll_component|auto_generated|pll1|clk[2] ; -3.590 ; -3.590        ;
; altpll_component|auto_generated|pll1|clk[0] ; 9.399  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 1.168 ; 0.000         ;
; clk1                                        ; 2.237 ; 0.000         ;
; clk2                                        ; 2.542 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 2.580 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[1] ; 3.062  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 3.062  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 6.309  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 6.426  ; 0.000         ;
; clk2                                        ; 9.749  ; 0.000         ;
; clk1                                        ; 41.414 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                         ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                               ; To Node                                                  ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -82.743 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.377      ; 96.589     ;
; -82.656 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.377      ; 96.502     ;
; -82.590 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.377      ; 96.436     ;
; -82.542 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.377      ; 96.388     ;
; -82.467 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.377      ; 96.313     ;
; -82.393 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.377      ; 96.239     ;
; -81.926 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.377      ; 95.772     ;
; -81.720 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.377      ; 95.566     ;
; -81.242 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.106     ; 94.605     ;
; -81.071 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.106     ; 94.434     ;
; -80.996 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.106     ; 94.359     ;
; -80.946 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.106     ; 94.309     ;
; -80.915 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.106     ; 94.278     ;
; -80.816 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.106     ; 94.179     ;
; -80.791 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.106     ; 94.154     ;
; -80.683 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.386      ; 94.538     ;
; -80.638 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.106     ; 94.001     ;
; -80.596 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.386      ; 94.451     ;
; -80.530 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.386      ; 94.385     ;
; -80.512 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.106     ; 93.875     ;
; -80.482 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.386      ; 94.337     ;
; -80.407 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.386      ; 94.262     ;
; -80.400 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.106     ; 93.763     ;
; -80.333 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.386      ; 94.188     ;
; -79.866 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.386      ; 93.721     ;
; -79.660 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.386      ; 93.515     ;
; -79.182 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.097     ; 92.554     ;
; -79.011 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.097     ; 92.383     ;
; -78.936 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.097     ; 92.308     ;
; -78.886 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.097     ; 92.258     ;
; -78.855 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.097     ; 92.227     ;
; -78.756 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.097     ; 92.128     ;
; -78.731 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.097     ; 92.103     ;
; -78.578 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.097     ; 91.950     ;
; -78.452 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.097     ; 91.824     ;
; -78.340 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.097     ; 91.712     ;
; -77.283 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.386      ; 91.138     ;
; -77.196 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.386      ; 91.051     ;
; -77.130 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.386      ; 90.985     ;
; -77.082 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.386      ; 90.937     ;
; -77.007 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.386      ; 90.862     ;
; -76.933 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.386      ; 90.788     ;
; -76.466 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.386      ; 90.321     ;
; -76.260 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.386      ; 90.115     ;
; -75.782 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.097     ; 89.154     ;
; -75.611 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.097     ; 88.983     ;
; -75.536 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.097     ; 88.908     ;
; -75.486 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.097     ; 88.858     ;
; -75.455 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.097     ; 88.827     ;
; -75.356 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.097     ; 88.728     ;
; -75.331 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.097     ; 88.703     ;
; -75.178 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.097     ; 88.550     ;
; -75.052 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.097     ; 88.424     ;
; -74.940 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.097     ; 88.312     ;
; -74.622 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.061     ; 88.030     ;
; -74.535 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.061     ; 87.943     ;
; -74.469 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.061     ; 87.877     ;
; -74.421 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.061     ; 87.829     ;
; -74.346 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.061     ; 87.754     ;
; -74.272 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.061     ; 87.680     ;
; -73.805 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.061     ; 87.213     ;
; -73.599 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.061     ; 87.007     ;
; -73.121 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.544     ; 86.046     ;
; -72.950 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.544     ; 85.875     ;
; -72.875 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.544     ; 85.800     ;
; -72.825 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.544     ; 85.750     ;
; -72.794 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.544     ; 85.719     ;
; -72.695 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.544     ; 85.620     ;
; -72.670 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.544     ; 85.595     ;
; -72.517 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.544     ; 85.442     ;
; -72.391 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.544     ; 85.316     ;
; -72.279 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.544     ; 85.204     ;
; -71.477 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.374      ; 85.320     ;
; -71.390 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.374      ; 85.233     ;
; -71.324 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.374      ; 85.167     ;
; -71.276 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.374      ; 85.119     ;
; -71.201 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.374      ; 85.044     ;
; -71.127 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.374      ; 84.970     ;
; -70.660 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.374      ; 84.503     ;
; -70.454 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.374      ; 84.297     ;
; -69.976 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.109     ; 83.336     ;
; -69.805 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.109     ; 83.165     ;
; -69.730 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.109     ; 83.090     ;
; -69.680 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.109     ; 83.040     ;
; -69.649 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.109     ; 83.009     ;
; -69.550 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.109     ; 82.910     ;
; -69.525 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.109     ; 82.885     ;
; -69.372 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.109     ; 82.732     ;
; -69.246 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.109     ; 82.606     ;
; -69.134 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.109     ; 82.494     ;
; -68.349 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.374      ; 82.192     ;
; -68.262 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.374      ; 82.105     ;
; -68.196 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.374      ; 82.039     ;
; -68.148 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.374      ; 81.991     ;
; -68.073 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.374      ; 81.916     ;
; -67.999 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.374      ; 81.842     ;
; -67.532 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.374      ; 81.375     ;
; -67.326 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.374      ; 81.169     ;
; -66.848 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.109     ; 80.208     ;
; -66.677 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.109     ; 80.037     ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk2'                                                                                                                                                                      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.448 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 6.455      ;
; -4.448 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 6.455      ;
; -4.448 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 6.455      ;
; -4.448 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 6.455      ;
; -4.448 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 6.455      ;
; -4.448 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 6.455      ;
; -4.448 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 6.455      ;
; -4.448 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 6.455      ;
; -4.448 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 6.455      ;
; -4.448 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 6.455      ;
; -4.448 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 6.455      ;
; -4.448 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 6.455      ;
; -4.448 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 6.455      ;
; -4.448 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 6.455      ;
; -4.448 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 6.455      ;
; -4.448 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 6.455      ;
; -3.815 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 5.822      ;
; -3.815 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 5.822      ;
; -3.815 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 5.822      ;
; -3.815 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 5.822      ;
; -3.815 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 5.822      ;
; -3.815 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 5.822      ;
; -3.815 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 5.822      ;
; -3.815 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 5.822      ;
; -3.815 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 5.822      ;
; -3.815 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 5.822      ;
; -3.815 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 5.822      ;
; -3.815 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 5.822      ;
; -3.815 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 5.822      ;
; -3.815 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 5.822      ;
; -3.815 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 5.822      ;
; -3.815 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.084      ; 5.822      ;
; 13.747 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.180      ;
; 13.747 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.180      ;
; 13.747 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.180      ;
; 13.747 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.180      ;
; 13.747 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.180      ;
; 13.747 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.180      ;
; 13.747 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.180      ;
; 13.747 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.180      ;
; 13.747 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.180      ;
; 13.747 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.180      ;
; 13.747 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.180      ;
; 13.747 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.180      ;
; 13.747 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.180      ;
; 13.747 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.180      ;
; 13.747 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.180      ;
; 13.747 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.180      ;
; 13.788 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.139      ;
; 13.788 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.139      ;
; 13.788 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.139      ;
; 13.788 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.139      ;
; 13.788 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.139      ;
; 13.788 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.139      ;
; 13.788 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.139      ;
; 13.788 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.139      ;
; 13.788 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.139      ;
; 13.788 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.139      ;
; 13.788 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.139      ;
; 13.788 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.139      ;
; 13.788 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.139      ;
; 13.788 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.139      ;
; 13.788 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.139      ;
; 13.788 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.139      ;
; 13.866 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.061      ;
; 13.866 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.061      ;
; 13.866 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.061      ;
; 13.866 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.061      ;
; 13.866 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.061      ;
; 13.866 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.061      ;
; 13.866 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.061      ;
; 13.866 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.061      ;
; 13.866 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.061      ;
; 13.866 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.061      ;
; 13.866 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.061      ;
; 13.866 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.061      ;
; 13.866 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.061      ;
; 13.866 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.061      ;
; 13.866 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.061      ;
; 13.866 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 6.061      ;
; 13.961 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 5.966      ;
; 13.961 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 5.966      ;
; 13.961 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 5.966      ;
; 13.961 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 5.966      ;
; 13.961 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 5.966      ;
; 13.961 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 5.966      ;
; 13.961 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 5.966      ;
; 13.961 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 5.966      ;
; 13.961 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 5.966      ;
; 13.961 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 5.966      ;
; 13.961 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 5.966      ;
; 13.961 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 5.966      ;
; 13.961 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 5.966      ;
; 13.961 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 5.966      ;
; 13.961 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 5.966      ;
; 13.961 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 5.966      ;
; 13.968 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 5.959      ;
; 13.968 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 5.959      ;
; 13.968 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 5.959      ;
; 13.968 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.075     ; 5.959      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk1'                                                                                                                                                                                  ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -3.620 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.083      ; 6.542      ;
; -3.595 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.083      ; 6.517      ;
; -3.527 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.083      ; 6.449      ;
; -3.524 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.083      ; 6.446      ;
; -3.397 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.083      ; 6.319      ;
; -2.972 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.083      ; 5.894      ;
; -2.873 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.083      ; 5.795      ;
; -2.765 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.083      ; 5.687      ;
; -2.722 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.083      ; 5.644      ;
; 77.268 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.067     ; 6.000      ;
; 77.350 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.067     ; 5.918      ;
; 77.976 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 5.285      ;
; 78.183 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 5.078      ;
; 78.230 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 5.031      ;
; 78.318 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.067     ; 4.950      ;
; 78.339 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.922      ;
; 78.369 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.067     ; 4.899      ;
; 78.383 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.878      ;
; 78.417 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.844      ;
; 78.457 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.804      ;
; 78.517 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.744      ;
; 78.583 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.678      ;
; 78.603 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.658      ;
; 78.696 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.565      ;
; 78.853 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.408      ;
; 79.172 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.089      ;
; 80.686 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.081     ; 2.568      ;
; 80.744 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.081     ; 2.510      ;
; 80.901 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.081     ; 2.353      ;
; 81.018 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.081     ; 2.236      ;
; 81.398 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 1.863      ;
; 81.550 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 1.711      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                  ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.932 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 5.628      ;
; 0.981 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.585      ;
; 1.066 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.174     ; 5.495      ;
; 1.072 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.174     ; 5.489      ;
; 1.101 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 5.459      ;
; 1.107 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.459      ;
; 1.170 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 5.390      ;
; 1.193 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.373      ;
; 1.212 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.174     ; 5.349      ;
; 1.218 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.166     ; 5.351      ;
; 1.232 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.334      ;
; 1.236 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 5.324      ;
; 1.244 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.174     ; 5.317      ;
; 1.281 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.170     ; 5.284      ;
; 1.295 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 5.265      ;
; 1.318 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.248      ;
; 1.330 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.174     ; 5.231      ;
; 1.344 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.166     ; 5.225      ;
; 1.352 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.214      ;
; 1.364 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.176     ; 5.195      ;
; 1.390 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.176      ;
; 1.407 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.170     ; 5.158      ;
; 1.430 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.166     ; 5.139      ;
; 1.438 ; bios:start|s_addressReg[7]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.128      ;
; 1.458 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.168     ; 5.109      ;
; 1.469 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.166     ; 5.100      ;
; 1.481 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.168     ; 5.086      ;
; 1.490 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.176     ; 5.069      ;
; 1.493 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.170     ; 5.072      ;
; 1.495 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 5.075      ;
; 1.504 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.176     ; 5.055      ;
; 1.516 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.050      ;
; 1.522 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[1]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.177     ; 5.036      ;
; 1.522 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[31]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.177     ; 5.036      ;
; 1.522 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[3]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.177     ; 5.036      ;
; 1.522 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[2]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.177     ; 5.036      ;
; 1.522 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[9]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.177     ; 5.036      ;
; 1.529 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 5.031      ;
; 1.532 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.170     ; 5.033      ;
; 1.552 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 5.008      ;
; 1.555 ; bios:start|s_addressReg[9]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.636     ; 4.544      ;
; 1.555 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.166     ; 5.014      ;
; 1.565 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[25]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.177     ; 4.993      ;
; 1.565 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[17]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.177     ; 4.993      ;
; 1.576 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.176     ; 4.983      ;
; 1.589 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.166     ; 4.980      ;
; 1.594 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[16]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 4.966      ;
; 1.594 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[12]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 4.966      ;
; 1.594 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[10]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 4.966      ;
; 1.594 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[29]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 4.966      ;
; 1.594 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[28]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 4.966      ;
; 1.594 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[27]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 4.966      ;
; 1.594 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[22]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 4.966      ;
; 1.594 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[20]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 4.966      ;
; 1.594 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[23]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 4.966      ;
; 1.594 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[18]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 4.966      ;
; 1.594 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[19]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 4.966      ;
; 1.594 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[13]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 4.966      ;
; 1.594 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[7]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 4.966      ;
; 1.594 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[8]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 4.966      ;
; 1.594 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[6]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 4.966      ;
; 1.594 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[4]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 4.966      ;
; 1.596 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[10]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.978      ;
; 1.596 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[0]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.978      ;
; 1.596 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.978      ;
; 1.596 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.978      ;
; 1.596 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.978      ;
; 1.596 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.978      ;
; 1.596 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.978      ;
; 1.596 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.978      ;
; 1.596 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.978      ;
; 1.596 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.978      ;
; 1.596 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[9]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.978      ;
; 1.596 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[11]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.978      ;
; 1.596 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[12]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.978      ;
; 1.596 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[13]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.978      ;
; 1.596 ; bios:start|s_addressReg[28]  ; sdramController:sdram|s_rowAddressReg[14]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.978      ;
; 1.596 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 4.974      ;
; 1.598 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.168     ; 4.969      ;
; 1.602 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 4.964      ;
; 1.602 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[10]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.972      ;
; 1.602 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[0]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.972      ;
; 1.602 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[1]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.972      ;
; 1.602 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.972      ;
; 1.602 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[3]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.972      ;
; 1.602 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[4]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.972      ;
; 1.602 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.972      ;
; 1.602 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.972      ;
; 1.602 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.972      ;
; 1.602 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.972      ;
; 1.602 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[9]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.972      ;
; 1.602 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[11]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.972      ;
; 1.602 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[12]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.972      ;
; 1.602 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[13]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.972      ;
; 1.602 ; bios:start|s_addressReg[25]  ; sdramController:sdram|s_rowAddressReg[14]                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.161     ; 4.972      ;
; 1.610 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.168     ; 4.957      ;
; 1.615 ; bios:start|s_addressReg[7]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.175     ; 4.945      ;
; 1.615 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.176     ; 4.944      ;
; 1.618 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.170     ; 4.947      ;
; 1.624 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.165     ; 4.946      ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.105 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.111      ; 12.512     ;
; 1.114 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.124      ; 12.516     ;
; 1.120 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.123      ; 12.509     ;
; 1.141 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.117      ; 12.482     ;
; 1.156 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.125      ; 12.475     ;
; 1.157 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.115      ; 12.464     ;
; 1.174 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.121      ; 12.453     ;
; 1.276 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.111      ; 12.341     ;
; 1.285 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.124      ; 12.345     ;
; 1.291 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.123      ; 12.338     ;
; 1.312 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.117      ; 12.311     ;
; 1.327 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.125      ; 12.304     ;
; 1.328 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.115      ; 12.293     ;
; 1.345 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.121      ; 12.282     ;
; 1.365 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.200      ; 12.341     ;
; 1.374 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.213      ; 12.345     ;
; 1.380 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.212      ; 12.338     ;
; 1.401 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 12.311     ;
; 1.406 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.201      ; 12.301     ;
; 1.415 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.214      ; 12.305     ;
; 1.416 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.214      ; 12.304     ;
; 1.417 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.204      ; 12.293     ;
; 1.421 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.213      ; 12.298     ;
; 1.434 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.210      ; 12.282     ;
; 1.442 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.207      ; 12.271     ;
; 1.457 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.215      ; 12.264     ;
; 1.458 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.205      ; 12.253     ;
; 1.475 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.211      ; 12.242     ;
; 1.485 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.200      ; 12.221     ;
; 1.494 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.213      ; 12.225     ;
; 1.500 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.212      ; 12.218     ;
; 1.521 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.206      ; 12.191     ;
; 1.527 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.201      ; 12.180     ;
; 1.531 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.201      ; 12.176     ;
; 1.536 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.214      ; 12.184     ;
; 1.536 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.214      ; 12.184     ;
; 1.537 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.204      ; 12.173     ;
; 1.540 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.214      ; 12.180     ;
; 1.542 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.213      ; 12.177     ;
; 1.546 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.213      ; 12.173     ;
; 1.548 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.128      ; 12.086     ;
; 1.554 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.210      ; 12.162     ;
; 1.563 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.207      ; 12.150     ;
; 1.567 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.207      ; 12.146     ;
; 1.578 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.215      ; 12.143     ;
; 1.579 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.205      ; 12.132     ;
; 1.582 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.215      ; 12.139     ;
; 1.583 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.205      ; 12.128     ;
; 1.596 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.211      ; 12.121     ;
; 1.600 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.211      ; 12.117     ;
; 1.651 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.201      ; 12.056     ;
; 1.660 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.214      ; 12.060     ;
; 1.666 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.213      ; 12.053     ;
; 1.679 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.159     ; 11.631     ;
; 1.687 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.207      ; 12.026     ;
; 1.702 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.215      ; 12.019     ;
; 1.703 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.205      ; 12.008     ;
; 1.719 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.128      ; 11.915     ;
; 1.720 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.211      ; 11.997     ;
; 1.808 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.217      ; 11.915     ;
; 1.849 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.218      ; 11.875     ;
; 1.850 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.159     ; 11.460     ;
; 1.858 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.017     ; 4.861      ;
; 1.858 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.017     ; 4.861      ;
; 1.858 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.017     ; 4.861      ;
; 1.858 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.017     ; 4.861      ;
; 1.928 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.217      ; 11.795     ;
; 1.939 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.070     ; 11.460     ;
; 1.961 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.017     ; 4.758      ;
; 1.961 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.017     ; 4.758      ;
; 1.961 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.017     ; 4.758      ;
; 1.961 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.017     ; 4.758      ;
; 1.970 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.218      ; 11.754     ;
; 1.974 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.218      ; 11.750     ;
; 1.980 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.069     ; 11.420     ;
; 1.982 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.017     ; 4.737      ;
; 1.982 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.017     ; 4.737      ;
; 1.982 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.017     ; 4.737      ;
; 1.982 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.017     ; 4.737      ;
; 2.001 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.016     ; 4.719      ;
; 2.001 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.016     ; 4.719      ;
; 2.001 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.016     ; 4.719      ;
; 2.001 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.016     ; 4.719      ;
; 2.019 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.106      ; 11.593     ;
; 2.028 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.119      ; 11.597     ;
; 2.034 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.118      ; 11.590     ;
; 2.052 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.017     ; 4.667      ;
; 2.052 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.017     ; 4.667      ;
; 2.052 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.017     ; 4.667      ;
; 2.052 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]   ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.017     ; 4.667      ;
; 2.055 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.112      ; 11.563     ;
; 2.059 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.070     ; 11.340     ;
; 2.070 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.120      ; 11.556     ;
; 2.071 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.110      ; 11.545     ;
; 2.088 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.116      ; 11.534     ;
; 2.094 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.218      ; 11.630     ;
; 2.101 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.069     ; 11.299     ;
; 2.105 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.069     ; 11.295     ;
; 2.115 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.016     ; 4.605      ;
; 2.115 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.016     ; 4.605      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.898 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.659      ;
; 3.970 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.102     ; 2.663      ;
; 3.972 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.102     ; 2.661      ;
; 4.246 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.102     ; 2.387      ;
; 4.247 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.102     ; 2.386      ;
; 4.247 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.102     ; 2.386      ;
; 4.250 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.102     ; 2.383      ;
; 4.251 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.102     ; 2.382      ;
; 4.251 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.102     ; 2.382      ;
; 4.252 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.102     ; 2.381      ;
; 4.253 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.102     ; 2.380      ;
; 4.253 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.102     ; 2.380      ;
; 4.254 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.102     ; 2.379      ;
; 4.379 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.156     ; 2.200      ;
; 4.386 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.155     ; 2.194      ;
; 4.423 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.156     ; 2.156      ;
; 4.423 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.156     ; 2.156      ;
; 4.429 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.156     ; 2.150      ;
; 4.435 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.155     ; 2.145      ;
; 4.445 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.159     ; 2.131      ;
; 4.447 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.159     ; 2.129      ;
; 4.449 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.159     ; 2.127      ;
; 4.469 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.155     ; 2.111      ;
; 4.469 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.154     ; 2.112      ;
; 4.505 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.156     ; 2.074      ;
; 4.509 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.154     ; 2.072      ;
; 4.571 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.158     ; 2.006      ;
; 4.579 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.159     ; 1.997      ;
; 4.581 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.159     ; 1.995      ;
; 4.583 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.159     ; 1.993      ;
; 4.585 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.159     ; 1.991      ;
; 4.588 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.159     ; 1.988      ;
; 4.589 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.159     ; 1.987      ;
; 4.590 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.159     ; 1.986      ;
; 4.591 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.159     ; 1.985      ;
; 4.593 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.159     ; 1.983      ;
; 4.600 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.154     ; 1.981      ;
; 4.941 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.154     ; 1.640      ;
; 5.231 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.144     ; 1.360      ;
; 5.254 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.144     ; 1.337      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.891 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 0.770      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                           ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.389 ; sdramController:sdram|s_wordLoReg[11]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.432      ; 1.051      ;
; 0.398 ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[3]                     ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[3]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[1]                     ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[1]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITCOMMAND               ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITCOMMAND                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITADDRESS               ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITADDRESS                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.399 ; uartBus:uart1|s_dataOutReg[4]                                       ; uartBus:uart1|s_dataOutReg[4]                                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; busArbiter:arbiter|s_stateReg.WAIT_BEGIN                            ; busArbiter:arbiter|s_stateReg.WAIT_BEGIN                                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; busArbiter:arbiter|s_stateReg.IDLE                                  ; busArbiter:arbiter|s_stateReg.IDLE                                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; busArbiter:arbiter|s_timeOutReg[15]                                 ; busArbiter:arbiter|s_timeOutReg[15]                                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; busArbiter:arbiter|s_queuedRequests[29]                             ; busArbiter:arbiter|s_queuedRequests[29]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; busArbiter:arbiter|s_queuedRequests[27]                             ; busArbiter:arbiter|s_queuedRequests[27]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; busArbiter:arbiter|s_queuedRequests[31]                             ; busArbiter:arbiter|s_queuedRequests[31]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; busArbiter:arbiter|s_queuedRequests[30]                             ; busArbiter:arbiter|s_queuedRequests[30]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; busArbiter:arbiter|s_queuedRequests[28]                             ; busArbiter:arbiter|s_queuedRequests[28]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|s_dataOutReg[22]                                      ; uartBus:uart1|s_dataOutReg[22]                                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|textController:textC1|s_clearScreenCounterReg[13]      ; screens:hdmi|textController:textC1|s_clearScreenCounterReg[13]                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.NOP                   ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.NOP                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftQuad:quad|s_contReadModeEnabledReg             ; spiBus:flash|spiShiftQuad:quad|s_contReadModeEnabledReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|textController:textC1|s_cursorVisibleReg               ; screens:hdmi|textController:textC1|s_cursorVisibleReg                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_grayScaleReg             ; screens:hdmi|graphicsController:graphics|s_grayScaleReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|uartTx:TXC|s_bitDoneReg                               ; uartBus:uart1|uartTx:TXC|s_bitDoneReg                                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_lineCountReg             ; screens:hdmi|graphicsController:graphics|s_lineCountReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; bios:start|s_transactionActiveReg                                   ; bios:start|s_transactionActiveReg                                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dmaState.ERROR           ; screens:hdmi|graphicsController:graphics|s_dmaState.ERROR                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; bios:start|s_stateMachineReg.BUSERROR                               ; bios:start|s_stateMachineReg.BUSERROR                                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sdramController:sdram|s_transactionActiveReg                        ; sdramController:sdram|s_transactionActiveReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_transactionActiveReg     ; screens:hdmi|graphicsController:graphics|s_transactionActiveReg                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sdramController:sdram|s_endTransactionPendingReg                    ; sdramController:sdram|s_endTransactionPendingReg                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sdramController:sdram|s_dataOutValidReg[1]                          ; sdramController:sdram|s_dataOutValidReg[1]                                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.REQUEST_BUS           ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.REQUEST_BUS                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_busErrorReg                       ; or1420Top:cpu1|dCache:loadStore|s_busErrorReg                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.NOOP                  ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.NOOP                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_stateReg.WAIT_FOR_ACTION          ; or1420Top:cpu1|dCache:loadStore|s_stateReg.WAIT_FOR_ACTION                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_stateReg.IDLE                     ; or1420Top:cpu1|dCache:loadStore|s_stateReg.IDLE                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_stallReg                          ; or1420Top:cpu1|dCache:loadStore|s_stallReg                                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sdramController:sdram|s_writeCountReg[8]                            ; sdramController:sdram|s_writeCountReg[8]                                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sdramController:sdram|sdramFifo:buffer|s_readFullReg                ; sdramController:sdram|sdramFifo:buffer|s_readFullReg                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sdramController:sdram|sdramFifo:buffer|s_readEmptyReg               ; sdramController:sdram|sdramFifo:buffer|s_readEmptyReg                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.IDLE                      ; spiBus:flash|spiShiftQuad:quad|s_stateReg.IDLE                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITDUMMY                 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITDUMMY                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sdramController:sdram|s_delayedWriteDoneReg[0]                      ; sdramController:sdram|s_delayedWriteDoneReg[0]                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|uartTx:TXC|s_stateMachineReg.SHIFT                    ; uartBus:uart1|uartTx:TXC|s_stateMachineReg.SHIFT                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|uartTx:TXC|s_halfBitCountReg[4]                       ; uartBus:uart1|uartTx:TXC|s_halfBitCountReg[4]                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; ramDmaCi:attachedMemory|DMAController:DMA|bus_address[2]            ; ramDmaCi:attachedMemory|DMAController:DMA|bus_address[2]                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sdramController:sdram|s_initBusyReg                                 ; sdramController:sdram|s_initBusyReg                                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; ramDmaCi:attachedMemory|DMAController:DMA|status_register[1]        ; ramDmaCi:attachedMemory|DMAController:DMA|status_register[1]                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|synchroFlop:sfps|s_states[0]                           ; camera:camIf|synchroFlop:sfps|s_states[0]                                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_hzCountReg[8]                                        ; camera:camIf|s_hzCountReg[8]                                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_hzCountReg[0]                                        ; camera:camIf|s_hzCountReg[0]                                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_hzCountReg[2]                                        ; camera:camIf|s_hzCountReg[2]                                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_hzCountReg[3]                                        ; camera:camIf|s_hzCountReg[3]                                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_hzCountReg[9]                                        ; camera:camIf|s_hzCountReg[9]                                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_clockCountReg[0]             ; i2cCustomInstr:i2cm|i2cMaster:master|s_clockCountReg[0]                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[2]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[3].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[3].dcount|s_countValueReg[2]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[1]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[0].dcount|s_countValueReg[3] ; processorId:cpuFreq|decimalCounter:cnt[0].dcount|s_countValueReg[3]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[0].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[0].dcount|s_countValueReg[1]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[0].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[0].dcount|s_countValueReg[2]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[3].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[3].dcount|s_countValueReg[1]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[5].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[5].dcount|s_countValueReg[1]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[5].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[5].dcount|s_countValueReg[2]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|synchroFlop:spclk|s_states[0]                          ; camera:camIf|synchroFlop:spclk|s_states[0]                                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[7]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[7]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_clockCountReg[1]             ; i2cCustomInstr:i2cm|i2cMaster:master|s_clockCountReg[1]                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_ackErrorReg                  ; i2cCustomInstr:i2cm|i2cMaster:master|s_ackErrorReg                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_firstReadPassReg             ; i2cCustomInstr:i2cm|i2cMaster:master|s_firstReadPassReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_actionPendingReg             ; i2cCustomInstr:i2cm|i2cMaster:master|s_actionPendingReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_isReadActionReg              ; i2cCustomInstr:i2cm|i2cMaster:master|s_isReadActionReg                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[2]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[2]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[6]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[6]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[5]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[5]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[3]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[3]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[4]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[4]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[1]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[1]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[0]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[0]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_grabberActiveReg                                     ; camera:camIf|s_grabberActiveReg                                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_writePendingReg                ; spiBus:flash|spiShiftSingle:single|s_writePendingReg                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_erasePendingReg                ; spiBus:flash|spiShiftSingle:single|s_erasePendingReg                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITSTATUS3           ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITSTATUS3                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_eraseErrorIndicatorReg         ; spiBus:flash|spiShiftSingle:single|s_eraseErrorIndicatorReg                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE0        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE0                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_writeErrorIndicatorReg         ; spiBus:flash|spiShiftSingle:single|s_writeErrorIndicatorReg                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITSTATUS2           ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITSTATUS2                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITSTATUSWRITE   ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITSTATUSWRITE                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITJEDECID           ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITJEDECID                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITRESCONTREAD       ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITRESCONTREAD                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE1        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE1                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE0        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE0                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE1        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE1                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; s_resetCountReg[4]                                                  ; s_resetCountReg[4]                                                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_cacheErrorReg                     ; or1420Top:cpu1|dCache:loadStore|s_cacheErrorReg                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem~3  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem~3                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~3  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~3                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem~11 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem~11                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~11 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~11                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem~9  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem~9                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~9  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~9                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem~1  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram2|mem~1                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~1  ; or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[3].ram1|mem~1                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.400 ; screens:hdmi|s_cursorOnReg                                     ; screens:hdmi|s_cursorOnReg                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]               ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]             ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.447 ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.716      ;
; 0.468 ; screens:hdmi|hdmi_720p:generator|pixelIndex[0]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; screens:hdmi|s_activeOut[0]                                    ; screens:hdmi|s_activeOut[1]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; screens:hdmi|s_hSyncOut[1]                                     ; screens:hdmi|s_hSyncOut[2]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; screens:hdmi|hdmi_720p:generator|hSyncOut                      ; screens:hdmi|s_hSyncOut[0]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]          ; screens:hdmi|textController:textC1|asciiBitSelector[0]                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.476 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_selectReg                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.745      ;
; 0.481 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|vSyncOut                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.750      ;
; 0.481 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.750      ;
; 0.481 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.747      ;
; 0.482 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|newScreen                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.751      ;
; 0.486 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.487 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.753      ;
; 0.490 ; screens:hdmi|hdmi_720p:generator|requestPixel                  ; screens:hdmi|s_activeOut[0]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.759      ;
; 0.598 ; screens:hdmi|s_hSyncOut[0]                                     ; screens:hdmi|s_hSyncOut[1]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.867      ;
; 0.619 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]          ; screens:hdmi|textController:textC1|asciiBitSelector[1]                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.889      ;
; 0.619 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_selectReg                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.888      ;
; 0.621 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.887      ;
; 0.623 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.889      ;
; 0.625 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_graySelectReg[1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.894      ;
; 0.628 ; screens:hdmi|s_activeOut[1]                                    ; screens:hdmi|s_activeOut[2]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.896      ;
; 0.639 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_greenPixel[5]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.908      ;
; 0.640 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_BluePixel[4]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.909      ;
; 0.645 ; screens:hdmi|s_vSyncOut[0]                                     ; screens:hdmi|s_vSyncOut[1]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.914      ;
; 0.645 ; screens:hdmi|textController:textC1|s_asciiBitIndex[2]          ; screens:hdmi|textController:textC1|asciiBitSelector[2]                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.914      ;
; 0.645 ; screens:hdmi|textController:textC1|asciiLineIndex[2]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.289      ;
; 0.646 ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.915      ;
; 0.659 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.925      ;
; 0.660 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.926      ;
; 0.661 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.927      ;
; 0.665 ; screens:hdmi|s_isInGraphicRegion[0]                            ; screens:hdmi|s_isInGraphicRegion[1]                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.934      ;
; 0.687 ; screens:hdmi|textController:textC1|asciiLineIndex[1]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.331      ;
; 0.688 ; screens:hdmi|s_cursorBlinkCounterReg[16]                       ; screens:hdmi|s_cursorBlinkCounterReg[16]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.958      ;
; 0.688 ; screens:hdmi|s_cursorBlinkCounterReg[8]                        ; screens:hdmi|s_cursorBlinkCounterReg[8]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.958      ;
; 0.688 ; screens:hdmi|s_cursorBlinkCounterReg[10]                       ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.958      ;
; 0.689 ; screens:hdmi|s_isInGraphicRegion[0]                            ; screens:hdmi|s_nextGraphicLineReg                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.959      ;
; 0.690 ; screens:hdmi|s_cursorBlinkCounterReg[18]                       ; screens:hdmi|s_cursorBlinkCounterReg[18]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.960      ;
; 0.691 ; screens:hdmi|s_cursorBlinkCounterReg[2]                        ; screens:hdmi|s_cursorBlinkCounterReg[2]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.961      ;
; 0.692 ; screens:hdmi|s_cursorBlinkCounterReg[4]                        ; screens:hdmi|s_cursorBlinkCounterReg[4]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.962      ;
; 0.692 ; screens:hdmi|s_cursorBlinkCounterReg[6]                        ; screens:hdmi|s_cursorBlinkCounterReg[6]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.962      ;
; 0.693 ; screens:hdmi|s_cursorBlinkCounterReg[20]                       ; screens:hdmi|s_cursorBlinkCounterReg[20]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.963      ;
; 0.693 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[9]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.963      ;
; 0.693 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[11]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.963      ;
; 0.694 ; screens:hdmi|s_cursorBlinkCounterReg[5]                        ; screens:hdmi|s_cursorBlinkCounterReg[5]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.964      ;
; 0.695 ; screens:hdmi|s_cursorBlinkCounterReg[17]                       ; screens:hdmi|s_cursorBlinkCounterReg[17]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.965      ;
; 0.695 ; screens:hdmi|s_cursorBlinkCounterReg[1]                        ; screens:hdmi|s_cursorBlinkCounterReg[1]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.965      ;
; 0.696 ; screens:hdmi|s_cursorBlinkCounterReg[21]                       ; screens:hdmi|s_cursorBlinkCounterReg[21]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.966      ;
; 0.697 ; screens:hdmi|s_cursorBlinkCounterReg[23]                       ; screens:hdmi|s_cursorBlinkCounterReg[23]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.967      ;
; 0.699 ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                  ; screens:hdmi|textController:textC1|asciiLineIndex[0]                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.969      ;
; 0.702 ; screens:hdmi|s_cursorBlinkCounterReg[12]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.972      ;
; 0.704 ; screens:hdmi|s_cursorBlinkCounterReg[24]                       ; screens:hdmi|s_cursorBlinkCounterReg[24]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.974      ;
; 0.705 ; screens:hdmi|s_readPixelCounterReg[5]                          ; screens:hdmi|s_readPixelCounterReg[5]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; screens:hdmi|s_cursorBlinkCounterReg[26]                       ; screens:hdmi|s_cursorBlinkCounterReg[26]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.975      ;
; 0.705 ; screens:hdmi|s_cursorBlinkCounterReg[3]                        ; screens:hdmi|s_cursorBlinkCounterReg[3]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.975      ;
; 0.705 ; screens:hdmi|s_cursorBlinkCounterReg[14]                       ; screens:hdmi|s_cursorBlinkCounterReg[14]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.975      ;
; 0.706 ; screens:hdmi|s_cursorBlinkCounterReg[19]                       ; screens:hdmi|s_cursorBlinkCounterReg[19]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.976      ;
; 0.707 ; screens:hdmi|s_cursorBlinkCounterReg[22]                       ; screens:hdmi|s_cursorBlinkCounterReg[22]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.977      ;
; 0.707 ; screens:hdmi|s_cursorBlinkCounterReg[13]                       ; screens:hdmi|s_cursorBlinkCounterReg[13]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.977      ;
; 0.708 ; screens:hdmi|s_readPixelCounterReg[7]                          ; screens:hdmi|s_readPixelCounterReg[7]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_readPixelCounterReg[2]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; screens:hdmi|s_cursorBlinkCounterReg[7]                        ; screens:hdmi|s_cursorBlinkCounterReg[7]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.978      ;
; 0.708 ; screens:hdmi|s_cursorBlinkCounterReg[15]                       ; screens:hdmi|s_cursorBlinkCounterReg[15]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.978      ;
; 0.709 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_readPixelCounterReg[1]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.978      ;
; 0.710 ; screens:hdmi|s_readPixelCounterReg[9]                          ; screens:hdmi|s_readPixelCounterReg[9]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; screens:hdmi|s_cursorBlinkCounterReg[25]                       ; screens:hdmi|s_cursorBlinkCounterReg[25]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.980      ;
; 0.711 ; screens:hdmi|s_readPixelCounterReg[8]                          ; screens:hdmi|s_readPixelCounterReg[8]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.980      ;
; 0.711 ; screens:hdmi|s_readPixelCounterReg[6]                          ; screens:hdmi|s_readPixelCounterReg[6]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.980      ;
; 0.711 ; screens:hdmi|s_cursorBlinkCounterReg[0]                        ; screens:hdmi|s_cursorBlinkCounterReg[0]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.981      ;
; 0.713 ; screens:hdmi|s_readPixelCounterReg[4]                          ; screens:hdmi|s_readPixelCounterReg[4]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.982      ;
; 0.714 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_readPixelCounterReg[0]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.983      ;
; 0.715 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_graySelectReg[1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.984      ;
; 0.721 ; screens:hdmi|textController:textC1|asciiLineIndex[0]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.365      ;
; 0.735 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.004      ;
; 0.739 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.008      ;
; 0.745 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|lineIndex[0]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.014      ;
; 0.755 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.021      ;
; 0.798 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.064      ;
; 0.834 ; screens:hdmi|hdmi_720p:generator|vSyncOut                      ; screens:hdmi|s_vSyncOut[0]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.103      ;
; 0.854 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]          ; screens:hdmi|hdmi_720p:generator|lineIndex[8]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.135      ;
; 0.871 ; screens:hdmi|s_readPixelCounterReg[3]                          ; screens:hdmi|s_readPixelCounterReg[3]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.140      ;
; 0.872 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.141      ;
; 0.872 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.141      ;
; 0.887 ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                  ; screens:hdmi|textController:textC1|asciiLineIndex[2]                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.161      ;
; 0.888 ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                  ; screens:hdmi|textController:textC1|asciiLineIndex[1]                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.162      ;
; 0.933 ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                  ; screens:hdmi|textController:textC1|asciiLineIndex[1]                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.203      ;
; 0.937 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; screens:hdmi|hdmi_720p:generator|lineIndex[9]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.218      ;
; 0.940 ; screens:hdmi|s_vSyncOut[1]                                     ; screens:hdmi|s_vSyncOut[2]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.194      ;
; 0.940 ; screens:hdmi|s_textContent[0]                                  ; screens:hdmi|s_textContent[1]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.202      ;
; 0.942 ; screens:hdmi|s_drawCursorReg[0]                                ; screens:hdmi|s_drawCursorReg[1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.199      ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.400 ; sdramController:sdram|s_columnAddressReg[0]                     ; sdramController:sdram|s_columnAddressReg[0]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; sdramController:sdram|s_sdramCurrentState.RESET_STATE            ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.469 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.738      ;
; 0.491 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_HI         ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.760      ;
; 0.526 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_HI          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.795      ;
; 0.596 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.865      ;
; 0.597 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST2      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.866      ;
; 0.613 ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE       ; sdramController:sdram|s_sdramCurrentState.WRITE_LO               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.882      ;
; 0.618 ; sdramController:sdram|s_dataToRamReg[19]                        ; sdramController:sdram|s_sdramDataOutReg[3]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.887      ;
; 0.618 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST          ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.887      ;
; 0.620 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|s_sdramCurrentState.DO_PRECHARGE           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.889      ;
; 0.622 ; sdramController:sdram|s_dataToRamReg[22]                        ; sdramController:sdram|s_sdramDataOutReg[6]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.891      ;
; 0.627 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.896      ;
; 0.628 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.897      ;
; 0.642 ; sdramController:sdram|s_dataToRamReg[18]                        ; sdramController:sdram|s_sdramDataOutReg[2]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.911      ;
; 0.643 ; sdramController:sdram|s_dataToRamReg[23]                        ; sdramController:sdram|s_sdramDataOutReg[7]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.912      ;
; 0.644 ; sdramController:sdram|s_dataToRamReg[28]                        ; sdramController:sdram|s_sdramDataOutReg[12]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.913      ;
; 0.645 ; sdramController:sdram|s_sdramCurrentState.WAIT_PRECHARGE        ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH1       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.914      ;
; 0.647 ; sdramController:sdram|s_sdramCurrentState.IDLE                  ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.916      ;
; 0.647 ; sdramController:sdram|s_sdramCurrentState.WAIT_MODE_REG         ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.916      ;
; 0.648 ; sdramController:sdram|s_dataToRamReg[27]                        ; sdramController:sdram|s_sdramDataOutReg[11]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.917      ;
; 0.650 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO         ; sdramController:sdram|s_sdramCurrentState.WRITE_HI               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.919      ;
; 0.653 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; sdramController:sdram|sdramCsN                                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.921      ;
; 0.665 ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG ; sdramController:sdram|s_sdramCurrentState.WAIT_EXTENDED_MODE_REG ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.934      ;
; 0.666 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_sdramCurrentState.RESET_STATE            ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.934      ;
; 0.691 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4      ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.960      ;
; 0.704 ; sdramController:sdram|s_rowAddressReg[5]                        ; sdramController:sdram|s_rowAddressReg[5]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_PRECHARGE  ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.973      ;
; 0.706 ; sdramController:sdram|s_rowAddressReg[12]                       ; sdramController:sdram|s_rowAddressReg[12]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; sdramController:sdram|s_rowAddressReg[4]                        ; sdramController:sdram|s_rowAddressReg[4]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; sdramController:sdram|s_rowAddressReg[2]                        ; sdramController:sdram|s_rowAddressReg[2]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; sdramController:sdram|s_rowAddressReg[1]                        ; sdramController:sdram|s_rowAddressReg[1]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.975      ;
; 0.707 ; sdramController:sdram|s_rowAddressReg[13]                       ; sdramController:sdram|s_rowAddressReg[13]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; sdramController:sdram|s_rowAddressReg[11]                       ; sdramController:sdram|s_rowAddressReg[11]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; sdramController:sdram|s_rowAddressReg[10]                       ; sdramController:sdram|s_rowAddressReg[10]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; sdramController:sdram|s_rowAddressReg[9]                        ; sdramController:sdram|s_rowAddressReg[9]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; sdramController:sdram|s_rowAddressReg[3]                        ; sdramController:sdram|s_rowAddressReg[3]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.976      ;
; 0.708 ; sdramController:sdram|s_rowAddressReg[14]                       ; sdramController:sdram|s_rowAddressReg[14]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; sdramController:sdram|s_rowAddressReg[7]                        ; sdramController:sdram|s_rowAddressReg[7]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.977      ;
; 0.709 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH       ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.978      ;
; 0.710 ; sdramController:sdram|s_rowAddressReg[8]                        ; sdramController:sdram|s_rowAddressReg[8]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; sdramController:sdram|s_rowAddressReg[6]                        ; sdramController:sdram|s_rowAddressReg[6]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.979      ;
; 0.716 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[25]     ; sdramController:sdram|s_dataToRamReg[25]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.182      ; 1.112      ;
; 0.717 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[23]     ; sdramController:sdram|s_dataToRamReg[23]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.179      ; 1.110      ;
; 0.718 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|sdramDqmN[0]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.987      ;
; 0.719 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[17]     ; sdramController:sdram|s_dataToRamReg[17]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.182      ; 1.115      ;
; 0.720 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2      ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.989      ;
; 0.722 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.991      ;
; 0.732 ; sdramController:sdram|s_rowAddressReg[0]                        ; sdramController:sdram|s_rowAddressReg[0]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.001      ;
; 0.739 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[2]      ; sdramController:sdram|s_dataToRamReg[2]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.179      ; 1.132      ;
; 0.743 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[12]     ; sdramController:sdram|s_dataToRamReg[12]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.179      ; 1.136      ;
; 0.749 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; sdramController:sdram|s_sdramCurrentState.IDLE                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.018      ;
; 0.752 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.021      ;
; 0.755 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|sdramDqmN[1]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.024      ;
; 0.760 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[10]     ; sdramController:sdram|s_dataToRamReg[10]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.184      ; 1.158      ;
; 0.762 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[19]     ; sdramController:sdram|s_dataToRamReg[19]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.184      ; 1.160      ;
; 0.766 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[18]     ; sdramController:sdram|s_dataToRamReg[18]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.184      ; 1.164      ;
; 0.767 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[3]      ; sdramController:sdram|s_dataToRamReg[3]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.179      ; 1.160      ;
; 0.769 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; sdramController:sdram|sdramDqmN[1]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.038      ;
; 0.775 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[1]      ; sdramController:sdram|s_dataToRamReg[1]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.179      ; 1.168      ;
; 0.778 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[11]     ; sdramController:sdram|s_dataToRamReg[11]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.180      ; 1.172      ;
; 0.785 ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE       ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.054      ;
; 0.787 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[24]     ; sdramController:sdram|s_dataToRamReg[24]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.180      ; 1.181      ;
; 0.787 ; sdramController:sdram|s_dataToRamReg[8]                         ; sdramController:sdram|s_sdramDataOutReg[8]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.056      ;
; 0.804 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; sdramController:sdram|sdramDqmN[0]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.073      ;
; 0.806 ; sdramController:sdram|s_dataToRamReg[6]                         ; sdramController:sdram|s_sdramDataOutReg[6]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.075      ;
; 0.807 ; sdramController:sdram|s_dataToRamReg[7]                         ; sdramController:sdram|s_sdramDataOutReg[7]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.076      ;
; 0.809 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[0]      ; sdramController:sdram|s_dataToRamReg[0]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.180      ; 1.203      ;
; 0.809 ; sdramController:sdram|s_dataToRamReg[26]                        ; sdramController:sdram|s_sdramDataOutReg[10]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.077      ;
; 0.812 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[27]     ; sdramController:sdram|s_dataToRamReg[27]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.184      ; 1.210      ;
; 0.812 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[15]     ; sdramController:sdram|s_dataToRamReg[15]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.180      ; 1.206      ;
; 0.816 ; sdramController:sdram|s_dataToRamReg[4]                         ; sdramController:sdram|s_sdramDataOutReg[4]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.085      ;
; 0.816 ; sdramController:sdram|s_dataToRamReg[12]                        ; sdramController:sdram|s_sdramDataOutReg[12]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.085      ;
; 0.838 ; sdramController:sdram|s_readPendingReg                          ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.183      ; 1.235      ;
; 0.851 ; sdramController:sdram|s_dataToRamReg[21]                        ; sdramController:sdram|s_sdramDataOutReg[5]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.119      ;
; 0.853 ; sdramController:sdram|s_dataToRamReg[29]                        ; sdramController:sdram|s_sdramDataOutReg[13]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.122      ;
; 0.872 ; sdramController:sdram|s_dataToRamReg[13]                        ; sdramController:sdram|s_sdramDataOutReg[13]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.141      ;
; 0.875 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.143      ;
; 0.875 ; sdramController:sdram|s_dataToRamReg[20]                        ; sdramController:sdram|s_sdramDataOutReg[4]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.144      ;
; 0.898 ; sdramController:sdram|s_dataToRamReg[16]                        ; sdramController:sdram|s_sdramDataOutReg[0]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.167      ;
; 0.899 ; sdramController:sdram|s_dataToRamReg[0]                         ; sdramController:sdram|s_sdramDataOutReg[0]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.167      ;
; 0.901 ; bios:start|s_addressReg[24]                                     ; sdramController:sdram|s_rowAddressReg[14]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.189      ; 1.304      ;
; 0.908 ; bios:start|s_addressReg[21]                                     ; sdramController:sdram|s_rowAddressReg[11]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.189      ; 1.311      ;
; 0.934 ; sdramController:sdram|s_dataToRamReg[24]                        ; sdramController:sdram|s_sdramDataOutReg[8]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.202      ;
; 0.936 ; sdramController:sdram|s_dataToRamReg[30]                        ; sdramController:sdram|s_sdramDataOutReg[14]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.204      ;
; 0.949 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[14]     ; sdramController:sdram|s_dataToRamReg[14]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.180      ; 1.343      ;
; 0.952 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|sdramAddr[11]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.218      ;
; 0.952 ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG          ; sdramController:sdram|sdramAddr[6]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.219      ;
; 0.954 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|sdramAddr[12]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.220      ;
; 0.955 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[16]     ; sdramController:sdram|s_dataToRamReg[16]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.184      ; 1.353      ;
; 0.967 ; sdramController:sdram|s_dataToRamReg[10]                        ; sdramController:sdram|s_sdramDataOutReg[10]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.236      ;
; 0.979 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[26]     ; sdramController:sdram|s_dataToRamReg[26]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.180      ; 1.373      ;
; 0.979 ; sdramController:sdram|s_sdramCurrentState.IDLE                  ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.248      ;
; 0.988 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[31]     ; sdramController:sdram|s_dataToRamReg[31]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.179      ; 1.381      ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.415 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.684      ;
; 0.754 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.205      ; 1.173      ;
; 0.771 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.205      ; 1.190      ;
; 0.991 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.195      ; 1.400      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.228 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.195      ; 1.637      ;
; 1.292 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 1.697      ;
; 1.362 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.195      ; 1.771      ;
; 1.365 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.193      ; 1.772      ;
; 1.380 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.194      ; 1.788      ;
; 1.389 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.195      ; 1.798      ;
; 1.393 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.194      ; 1.801      ;
; 1.407 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.193      ; 1.814      ;
; 1.410 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.190      ; 1.814      ;
; 1.412 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.190      ; 1.816      ;
; 1.413 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.190      ; 1.817      ;
; 1.414 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.190      ; 1.818      ;
; 1.416 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.190      ; 1.820      ;
; 1.417 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.193      ; 1.824      ;
; 1.420 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.190      ; 1.824      ;
; 1.422 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.190      ; 1.826      ;
; 1.424 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.190      ; 1.828      ;
; 1.427 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.194      ; 1.835      ;
; 1.427 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.190      ; 1.831      ;
; 1.434 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.193      ; 1.841      ;
; 1.437 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.193      ; 1.844      ;
; 1.494 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.190      ; 1.898      ;
; 1.496 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.190      ; 1.900      ;
; 1.498 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.190      ; 1.902      ;
; 1.563 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.244      ; 2.021      ;
; 1.564 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.244      ; 2.022      ;
; 1.564 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.244      ; 2.022      ;
; 1.565 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.244      ; 2.023      ;
; 1.566 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.244      ; 2.024      ;
; 1.566 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.244      ; 2.024      ;
; 1.568 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.244      ; 2.026      ;
; 1.570 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.244      ; 2.028      ;
; 1.571 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.244      ; 2.029      ;
; 1.571 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.244      ; 2.029      ;
; 1.805 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.244      ; 2.263      ;
; 1.806 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.244      ; 2.264      ;
; 2.057 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.172      ; 2.443      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk2'                                                                                                                                       ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.703 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 0.973      ;
; 0.705 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 0.975      ;
; 0.705 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 0.975      ;
; 0.705 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 0.975      ;
; 0.705 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 0.975      ;
; 0.706 ; processorId:cpuFreq|s_miliSecCounterReg[12] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 0.976      ;
; 0.706 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 0.976      ;
; 0.706 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 0.976      ;
; 0.706 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 0.976      ;
; 0.706 ; processorId:cpuFreq|s_miliSecCounterReg[14] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 0.976      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 0.977      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 0.977      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 0.977      ;
; 0.709 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 0.979      ;
; 0.709 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 0.979      ;
; 0.731 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.001      ;
; 1.024 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.294      ;
; 1.025 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.295      ;
; 1.025 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.295      ;
; 1.025 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.295      ;
; 1.025 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.295      ;
; 1.026 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.296      ;
; 1.026 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.296      ;
; 1.026 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.296      ;
; 1.027 ; processorId:cpuFreq|s_miliSecCounterReg[12] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.297      ;
; 1.027 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.297      ;
; 1.027 ; processorId:cpuFreq|s_miliSecCounterReg[14] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.297      ;
; 1.028 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.298      ;
; 1.028 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.298      ;
; 1.030 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.300      ;
; 1.030 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.300      ;
; 1.039 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.309      ;
; 1.041 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.311      ;
; 1.042 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.312      ;
; 1.043 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.313      ;
; 1.043 ; processorId:cpuFreq|s_miliSecCounterReg[12] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.313      ;
; 1.043 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.313      ;
; 1.044 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.314      ;
; 1.118 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.388      ;
; 1.119 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.389      ;
; 1.119 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.389      ;
; 1.119 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.389      ;
; 1.123 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.393      ;
; 1.125 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.395      ;
; 1.126 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.396      ;
; 1.146 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.416      ;
; 1.147 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.417      ;
; 1.147 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.417      ;
; 1.147 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.417      ;
; 1.148 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.418      ;
; 1.148 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.418      ;
; 1.148 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.418      ;
; 1.149 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.419      ;
; 1.149 ; processorId:cpuFreq|s_miliSecCounterReg[12] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.419      ;
; 1.150 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.420      ;
; 1.150 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.420      ;
; 1.152 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.422      ;
; 1.152 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.422      ;
; 1.161 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.431      ;
; 1.163 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.433      ;
; 1.164 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.434      ;
; 1.165 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.435      ;
; 1.165 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.435      ;
; 1.166 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.436      ;
; 1.240 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.510      ;
; 1.241 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.511      ;
; 1.241 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.511      ;
; 1.245 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.515      ;
; 1.247 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.517      ;
; 1.248 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.518      ;
; 1.268 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.538      ;
; 1.269 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.539      ;
; 1.269 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.539      ;
; 1.269 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.539      ;
; 1.270 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.540      ;
; 1.270 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.540      ;
; 1.271 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.541      ;
; 1.272 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.542      ;
; 1.272 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.542      ;
; 1.274 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.544      ;
; 1.274 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.544      ;
; 1.283 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.553      ;
; 1.285 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.555      ;
; 1.286 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.556      ;
; 1.287 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.557      ;
; 1.288 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.558      ;
; 1.362 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.632      ;
; 1.363 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.633      ;
; 1.367 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.637      ;
; 1.369 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.639      ;
; 1.370 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.640      ;
; 1.390 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.660      ;
; 1.391 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.661      ;
; 1.391 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.661      ;
; 1.391 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.661      ;
; 1.392 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.662      ;
; 1.392 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.662      ;
; 1.394 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.664      ;
; 1.394 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.664      ;
; 1.396 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.075      ; 1.666      ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk1'                                                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 1.252 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 1.521      ;
; 1.349 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 1.618      ;
; 1.625 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.067      ; 1.887      ;
; 1.750 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.067      ; 2.012      ;
; 1.949 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.067      ; 2.211      ;
; 1.983 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.067      ; 2.245      ;
; 2.376 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.626      ; 5.352      ;
; 2.421 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.626      ; 5.397      ;
; 2.424 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.626      ; 5.400      ;
; 2.445 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.626      ; 5.421      ;
; 2.483 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.625      ; 5.458      ;
; 2.544 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.626      ; 5.520      ;
; 2.597 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.626      ; 5.573      ;
; 2.609 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.626      ; 5.585      ;
; 2.808 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.626      ; 5.784      ;
; 3.219 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.488      ;
; 3.429 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.698      ;
; 3.554 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.823      ;
; 3.668 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.937      ;
; 3.726 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.995      ;
; 3.753 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 4.022      ;
; 3.787 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 4.056      ;
; 3.852 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 4.121      ;
; 3.880 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.081      ; 4.156      ;
; 3.964 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 4.233      ;
; 3.971 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.081      ; 4.247      ;
; 4.034 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 4.303      ;
; 4.080 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 4.349      ;
; 4.115 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 4.384      ;
; 4.171 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 4.440      ;
; 4.734 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.081      ; 5.010      ;
; 5.353 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.081      ; 5.629      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk2'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.411 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.082      ; 6.416      ;
; -4.286 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.085      ; 6.294      ;
; -3.699 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.082      ; 5.704      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk1'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -3.723 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 6.638      ;
; -3.723 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 6.638      ;
; -3.719 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.083      ; 6.641      ;
; -3.579 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.083      ; 6.501      ;
; -3.483 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.083      ; 6.405      ;
; -3.389 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.083      ; 6.311      ;
; -3.379 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.083      ; 6.301      ;
; -3.364 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.083      ; 6.286      ;
; -3.339 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 6.254      ;
; -3.328 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.083      ; 6.250      ;
; -3.254 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.083      ; 6.176      ;
; -3.125 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.083      ; 6.047      ;
; -2.974 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 5.889      ;
; -2.974 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 5.889      ;
; -2.927 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 5.842      ;
; -2.760 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.083      ; 5.682      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                         ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.590 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -2.625     ; 1.739      ;
; 6.680  ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.078     ; 6.711      ;
; 6.680  ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.078     ; 6.711      ;
; 7.066  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.087     ; 6.316      ;
; 7.066  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.087     ; 6.316      ;
; 7.066  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.087     ; 6.316      ;
; 7.066  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.087     ; 6.316      ;
; 7.429  ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.078     ; 5.962      ;
; 7.429  ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.078     ; 5.962      ;
; 7.794  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.087     ; 5.588      ;
; 7.794  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.087     ; 5.588      ;
; 7.794  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.087     ; 5.588      ;
; 7.794  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.087     ; 5.588      ;
; 7.922  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.081     ; 5.466      ;
; 7.922  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.081     ; 5.466      ;
; 8.381  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.081     ; 5.007      ;
; 8.381  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.081     ; 5.007      ;
; 8.615  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 4.780      ;
; 8.615  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 4.780      ;
; 8.640  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 4.755      ;
; 8.640  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 4.755      ;
; 8.750  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 4.645      ;
; 8.750  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 4.645      ;
; 8.792  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.081     ; 4.596      ;
; 8.879  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 4.516      ;
; 8.879  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 4.516      ;
; 9.080  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.081     ; 4.308      ;
; 9.214  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.078     ; 4.177      ;
; 9.339  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 4.056      ;
; 9.339  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 4.056      ;
; 9.428  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.078     ; 3.963      ;
; 9.508  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.079     ; 3.882      ;
; 9.552  ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 3.843      ;
; 9.552  ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 3.843      ;
; 9.580  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.101     ; 3.788      ;
; 9.596  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 3.799      ;
; 9.596  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 3.799      ;
; 9.649  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.079     ; 3.741      ;
; 9.730  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.098     ; 3.641      ;
; 9.730  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.098     ; 3.641      ;
; 9.750  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.101     ; 3.618      ;
; 10.163 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 3.232      ;
; 10.163 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 3.232      ;
; 10.176 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 3.219      ;
; 10.176 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 3.219      ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 9.399  ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.181     ; 3.889      ;
; 9.427  ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.184     ; 3.858      ;
; 11.641 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.174     ; 1.654      ;
; 11.646 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.174     ; 1.649      ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.168 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 1.557      ;
; 1.178 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 1.567      ;
; 3.111 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 3.491      ;
; 3.122 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 3.505      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk1'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 2.237 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.625      ; 5.212      ;
; 2.251 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.625      ; 5.226      ;
; 2.411 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.625      ; 5.386      ;
; 2.413 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.625      ; 5.388      ;
; 2.471 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.625      ; 5.446      ;
; 2.530 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.619      ; 5.499      ;
; 2.532 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.619      ; 5.501      ;
; 2.536 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.625      ; 5.511      ;
; 2.557 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.625      ; 5.532      ;
; 2.578 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.625      ; 5.553      ;
; 2.611 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.619      ; 5.580      ;
; 2.611 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.619      ; 5.580      ;
; 2.638 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.625      ; 5.613      ;
; 2.642 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.625      ; 5.617      ;
; 2.683 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.619      ; 5.652      ;
; 2.683 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.619      ; 5.652      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk2'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 2.542 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 2.625      ; 5.432      ;
; 2.548 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 2.628      ; 5.441      ;
; 2.625 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 2.625      ; 5.515      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                         ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.580 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.849      ;
; 2.580 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.849      ;
; 2.726 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.995      ;
; 2.726 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.995      ;
; 2.912 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.189      ;
; 2.927 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 3.207      ;
; 2.927 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 3.207      ;
; 3.037 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 3.303      ;
; 3.148 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 3.417      ;
; 3.148 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 3.417      ;
; 3.154 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.432      ;
; 3.182 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 3.451      ;
; 3.182 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 3.451      ;
; 3.247 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 3.513      ;
; 3.252 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 3.521      ;
; 3.252 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 3.521      ;
; 3.320 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 3.587      ;
; 3.460 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 3.727      ;
; 3.533 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; -0.095       ; -2.083     ; 1.640      ;
; 3.569 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 3.832      ;
; 3.822 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 4.085      ;
; 3.848 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 4.117      ;
; 3.848 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 4.117      ;
; 4.010 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 4.279      ;
; 4.010 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 4.279      ;
; 4.154 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 4.423      ;
; 4.154 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 4.423      ;
; 4.175 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 4.444      ;
; 4.175 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 4.444      ;
; 4.261 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 4.524      ;
; 4.261 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 4.524      ;
; 4.614 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 4.877      ;
; 4.614 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 4.877      ;
; 5.011 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 5.303      ;
; 5.011 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 5.303      ;
; 5.011 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 5.303      ;
; 5.011 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 5.303      ;
; 5.111 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 5.403      ;
; 5.111 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 5.403      ;
; 5.111 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 5.403      ;
; 5.111 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 5.403      ;
; 5.351 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 5.618      ;
; 5.351 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 5.618      ;
; 5.423 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 5.690      ;
; 5.423 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 5.690      ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                    ;
+---------------------------------------------+---------+---------------+
; Clock                                       ; Slack   ; End Point TNS ;
+---------------------------------------------+---------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; -31.852 ; -261.223      ;
; clk2                                        ; -2.017  ; -32.272       ;
; clk1                                        ; -1.193  ; -5.535        ;
; altpll_component|auto_generated|pll1|clk[3] ; 4.042   ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 4.458   ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 5.247   ; 0.000         ;
+---------------------------------------------+---------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; 0.143 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.185 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.185 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 0.193 ; 0.000         ;
; clk2                                        ; 0.303 ; 0.000         ;
; clk1                                        ; 0.545 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk2                                        ; -2.002 ; -2.002        ;
; altpll_component|auto_generated|pll1|clk[2] ; -1.606 ; -1.606        ;
; clk1                                        ; -1.239 ; -3.619        ;
; altpll_component|auto_generated|pll1|clk[0] ; 11.402 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 0.535 ; 0.000         ;
; clk1                                        ; 0.718 ; 0.000         ;
; clk2                                        ; 0.912 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 1.205 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[3] ; 3.149  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.150  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 6.483  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 6.485  ; 0.000         ;
; clk2                                        ; 9.446  ; 0.000         ;
; clk1                                        ; 41.111 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                         ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                               ; To Node                                                  ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -31.852 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.156      ; 45.462     ;
; -31.841 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.156      ; 45.451     ;
; -31.788 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.156      ; 45.398     ;
; -31.786 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.156      ; 45.396     ;
; -31.708 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.156      ; 45.318     ;
; -31.650 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.156      ; 45.260     ;
; -31.502 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.156      ; 45.112     ;
; -31.335 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.156      ; 44.945     ;
; -31.112 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.054     ; 44.512     ;
; -31.085 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.054     ; 44.485     ;
; -31.053 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.054     ; 44.453     ;
; -31.017 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.054     ; 44.417     ;
; -30.969 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.054     ; 44.369     ;
; -30.945 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.054     ; 44.345     ;
; -30.904 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.054     ; 44.304     ;
; -30.835 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.054     ; 44.235     ;
; -30.817 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.163      ; 44.434     ;
; -30.806 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.163      ; 44.423     ;
; -30.753 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.163      ; 44.370     ;
; -30.751 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.163      ; 44.368     ;
; -30.715 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.054     ; 44.115     ;
; -30.673 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.163      ; 44.290     ;
; -30.646 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.054     ; 44.046     ;
; -30.615 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.163      ; 44.232     ;
; -30.467 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.163      ; 44.084     ;
; -30.300 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.163      ; 43.917     ;
; -30.077 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 43.484     ;
; -30.050 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 43.457     ;
; -30.018 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 43.425     ;
; -29.982 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 43.389     ;
; -29.934 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 43.341     ;
; -29.910 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 43.317     ;
; -29.869 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 43.276     ;
; -29.800 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 43.207     ;
; -29.680 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 43.087     ;
; -29.611 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 43.018     ;
; -29.243 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.163      ; 42.860     ;
; -29.232 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.163      ; 42.849     ;
; -29.179 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.163      ; 42.796     ;
; -29.177 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.163      ; 42.794     ;
; -29.099 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.163      ; 42.716     ;
; -29.041 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.163      ; 42.658     ;
; -28.893 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.163      ; 42.510     ;
; -28.726 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.163      ; 42.343     ;
; -28.503 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 41.910     ;
; -28.476 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 41.883     ;
; -28.444 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 41.851     ;
; -28.408 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 41.815     ;
; -28.360 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 41.767     ;
; -28.336 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 41.743     ;
; -28.295 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 41.702     ;
; -28.226 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 41.633     ;
; -28.106 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 41.513     ;
; -28.037 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 41.444     ;
; -27.932 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.029     ; 41.357     ;
; -27.921 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.029     ; 41.346     ;
; -27.868 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.029     ; 41.293     ;
; -27.866 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.029     ; 41.291     ;
; -27.788 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.029     ; 41.213     ;
; -27.730 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.029     ; 41.155     ;
; -27.582 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.029     ; 41.007     ;
; -27.415 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.029     ; 40.840     ;
; -27.192 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.239     ; 40.407     ;
; -27.165 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.239     ; 40.380     ;
; -27.133 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.239     ; 40.348     ;
; -27.097 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.239     ; 40.312     ;
; -27.049 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.239     ; 40.264     ;
; -27.025 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.239     ; 40.240     ;
; -26.984 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.239     ; 40.199     ;
; -26.915 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.239     ; 40.130     ;
; -26.795 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.239     ; 40.010     ;
; -26.726 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.239     ; 39.941     ;
; -26.463 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 40.070     ;
; -26.452 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 40.059     ;
; -26.399 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 40.006     ;
; -26.397 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 40.004     ;
; -26.319 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 39.926     ;
; -26.261 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 39.868     ;
; -26.113 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 39.720     ;
; -25.946 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 39.553     ;
; -25.723 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 39.120     ;
; -25.696 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 39.093     ;
; -25.664 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 39.061     ;
; -25.628 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 39.025     ;
; -25.580 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 38.977     ;
; -25.556 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 38.953     ;
; -25.515 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 38.912     ;
; -25.446 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 38.843     ;
; -25.326 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 38.723     ;
; -25.257 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 38.654     ;
; -25.033 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 38.640     ;
; -25.022 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 38.629     ;
; -24.969 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 38.576     ;
; -24.967 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 38.574     ;
; -24.889 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 38.496     ;
; -24.831 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 38.438     ;
; -24.683 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 38.290     ;
; -24.516 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 38.123     ;
; -24.293 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 37.690     ;
; -24.266 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.057     ; 37.663     ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk2'                                                                                                                                                                      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -2.017 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 3.156      ;
; -2.017 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 3.156      ;
; -2.017 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 3.156      ;
; -2.017 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 3.156      ;
; -2.017 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 3.156      ;
; -2.017 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 3.156      ;
; -2.017 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 3.156      ;
; -2.017 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 3.156      ;
; -2.017 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 3.156      ;
; -2.017 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 3.156      ;
; -2.017 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 3.156      ;
; -2.017 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 3.156      ;
; -2.017 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 3.156      ;
; -2.017 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 3.156      ;
; -2.017 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 3.156      ;
; -2.017 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 3.156      ;
; -1.647 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 2.786      ;
; -1.647 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 2.786      ;
; -1.647 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 2.786      ;
; -1.647 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 2.786      ;
; -1.647 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 2.786      ;
; -1.647 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 2.786      ;
; -1.647 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 2.786      ;
; -1.647 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 2.786      ;
; -1.647 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 2.786      ;
; -1.647 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 2.786      ;
; -1.647 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 2.786      ;
; -1.647 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 2.786      ;
; -1.647 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 2.786      ;
; -1.647 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 2.786      ;
; -1.647 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 2.786      ;
; -1.647 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 2.786      ;
; 17.011 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.938      ;
; 17.011 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.938      ;
; 17.011 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.938      ;
; 17.011 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.938      ;
; 17.011 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.938      ;
; 17.011 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.938      ;
; 17.011 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.938      ;
; 17.011 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.938      ;
; 17.011 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.938      ;
; 17.011 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.938      ;
; 17.011 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.938      ;
; 17.011 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.938      ;
; 17.011 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.938      ;
; 17.011 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.938      ;
; 17.011 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.938      ;
; 17.011 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.938      ;
; 17.022 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.927      ;
; 17.022 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.927      ;
; 17.022 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.927      ;
; 17.022 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.927      ;
; 17.022 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.927      ;
; 17.022 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.927      ;
; 17.022 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.927      ;
; 17.022 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.927      ;
; 17.022 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.927      ;
; 17.022 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.927      ;
; 17.022 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.927      ;
; 17.022 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.927      ;
; 17.022 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.927      ;
; 17.022 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.927      ;
; 17.022 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.927      ;
; 17.022 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.927      ;
; 17.085 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.864      ;
; 17.085 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.864      ;
; 17.085 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.864      ;
; 17.085 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.864      ;
; 17.085 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.864      ;
; 17.085 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.864      ;
; 17.085 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.864      ;
; 17.085 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.864      ;
; 17.085 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.864      ;
; 17.085 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.864      ;
; 17.085 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.864      ;
; 17.085 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.864      ;
; 17.085 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.864      ;
; 17.085 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.864      ;
; 17.085 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.864      ;
; 17.085 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.864      ;
; 17.112 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.837      ;
; 17.112 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.837      ;
; 17.112 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.837      ;
; 17.112 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.837      ;
; 17.112 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.837      ;
; 17.112 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.837      ;
; 17.112 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.837      ;
; 17.112 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.837      ;
; 17.112 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.837      ;
; 17.112 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.837      ;
; 17.112 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.837      ;
; 17.112 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.837      ;
; 17.112 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.837      ;
; 17.112 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.837      ;
; 17.112 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.837      ;
; 17.112 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.837      ;
; 17.121 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.828      ;
; 17.121 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.828      ;
; 17.121 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.828      ;
; 17.121 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.828      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk1'                                                                                                                                                                                  ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -1.193 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.230      ; 3.247      ;
; -1.105 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.230      ; 3.159      ;
; -1.097 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.230      ; 3.151      ;
; -1.074 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.230      ; 3.128      ;
; -1.066 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.230      ; 3.120      ;
; -0.812 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.230      ; 2.866      ;
; -0.771 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.230      ; 2.825      ;
; -0.690 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.230      ; 2.744      ;
; -0.657 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.230      ; 2.711      ;
; 80.476 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.029     ; 2.815      ;
; 80.492 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.029     ; 2.799      ;
; 80.763 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.519      ;
; 80.892 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.029     ; 2.399      ;
; 80.907 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.375      ;
; 80.924 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.358      ;
; 80.926 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.029     ; 2.365      ;
; 80.935 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.347      ;
; 80.968 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.314      ;
; 80.974 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.308      ;
; 81.017 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.265      ;
; 81.061 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.221      ;
; 81.068 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.214      ;
; 81.093 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.189      ;
; 81.136 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.146      ;
; 81.219 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.063      ;
; 81.329 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 1.953      ;
; 82.140 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.046     ; 1.134      ;
; 82.161 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.046     ; 1.113      ;
; 82.244 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.046     ; 1.030      ;
; 82.296 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.046     ; 0.978      ;
; 82.477 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 0.806      ;
; 82.482 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.037     ; 0.801      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                  ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 4.042 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.095     ; 2.583      ;
; 4.064 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.095     ; 2.561      ;
; 4.106 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.096     ; 2.518      ;
; 4.111 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.088     ; 2.521      ;
; 4.112 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.095     ; 2.513      ;
; 4.135 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.090     ; 2.495      ;
; 4.137 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.095     ; 2.488      ;
; 4.172 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.096     ; 2.452      ;
; 4.177 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.088     ; 2.455      ;
; 4.187 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.096     ; 2.437      ;
; 4.193 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.097     ; 2.430      ;
; 4.201 ; bios:start|s_burstSizeReg[4] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.095     ; 2.424      ;
; 4.201 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.090     ; 2.429      ;
; 4.204 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[1]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.095     ; 2.421      ;
; 4.204 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[31]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.095     ; 2.421      ;
; 4.204 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[3]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.095     ; 2.421      ;
; 4.204 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[2]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.095     ; 2.421      ;
; 4.204 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[9]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.095     ; 2.421      ;
; 4.205 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.091     ; 2.424      ;
; 4.209 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.424      ;
; 4.218 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[25]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.095     ; 2.407      ;
; 4.218 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[17]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.095     ; 2.407      ;
; 4.223 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.088     ; 2.409      ;
; 4.231 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.402      ;
; 4.233 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.089     ; 2.398      ;
; 4.238 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.090     ; 2.392      ;
; 4.239 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[16]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.388      ;
; 4.239 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[12]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.388      ;
; 4.239 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[10]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.388      ;
; 4.239 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[29]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.388      ;
; 4.239 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[28]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.388      ;
; 4.239 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[27]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.388      ;
; 4.239 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[22]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.388      ;
; 4.239 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[20]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.388      ;
; 4.239 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[23]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.388      ;
; 4.239 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[18]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.388      ;
; 4.239 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[19]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.388      ;
; 4.239 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[13]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.388      ;
; 4.239 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[7]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.388      ;
; 4.239 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[8]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.388      ;
; 4.239 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[6]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.388      ;
; 4.239 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[4]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.388      ;
; 4.240 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.090     ; 2.390      ;
; 4.241 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.096     ; 2.383      ;
; 4.246 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.088     ; 2.386      ;
; 4.250 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[5]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.092     ; 2.378      ;
; 4.250 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[0]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.092     ; 2.378      ;
; 4.250 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[11]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.092     ; 2.378      ;
; 4.250 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[26]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.092     ; 2.378      ;
; 4.250 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[24]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.092     ; 2.378      ;
; 4.250 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[30]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.092     ; 2.378      ;
; 4.250 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[21]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.092     ; 2.378      ;
; 4.250 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[15]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.092     ; 2.378      ;
; 4.250 ; s_resetCountReg[4]           ; sdramController:sdram|s_dataToRamReg[14]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.092     ; 2.378      ;
; 4.254 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.096     ; 2.370      ;
; 4.255 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.089     ; 2.376      ;
; 4.259 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.097     ; 2.364      ;
; 4.270 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.090     ; 2.360      ;
; 4.271 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.091     ; 2.358      ;
; 4.276 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_shortCountReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.097     ; 2.347      ;
; 4.279 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.354      ;
; 4.289 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[0]                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.089     ; 2.342      ;
; 4.289 ; s_resetCountReg[4]           ; sdramController:sdram|sdramAddr[1]                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.089     ; 2.342      ;
; 4.290 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.088     ; 2.342      ;
; 4.291 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.096     ; 2.333      ;
; 4.303 ; bios:start|s_addressReg[2]   ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.096     ; 2.321      ;
; 4.303 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.096     ; 2.321      ;
; 4.303 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.090     ; 2.327      ;
; 4.303 ; bios:start|s_burstSizeReg[3] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.089     ; 2.328      ;
; 4.304 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.087     ; 2.329      ;
; 4.305 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.097     ; 2.318      ;
; 4.305 ; bios:start|s_addressReg[5]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.090     ; 2.325      ;
; 4.306 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.090     ; 2.324      ;
; 4.308 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.088     ; 2.324      ;
; 4.313 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.096     ; 2.311      ;
; 4.317 ; bios:start|s_addressReg[3]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.091     ; 2.312      ;
; 4.325 ; bios:start|s_burstSizeReg[0] ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.090     ; 2.305      ;
; 4.328 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_shortCountReg[2]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.097     ; 2.295      ;
; 4.328 ; bios:start|s_burstSizeReg[2] ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.089     ; 2.303      ;
; 4.328 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.096     ; 2.296      ;
; 4.332 ; bios:start|s_addressReg[8]   ; sdramController:sdram|s_shortCountReg[8]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.090     ; 2.298      ;
; 4.338 ; bios:start|s_burstSizeReg[1] ; sdramController:sdram|s_shortCountReg[6]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.089     ; 2.293      ;
; 4.340 ; bios:start|s_addressReg[6]   ; sdramController:sdram|s_sdramCurrentState.IDLE                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.091     ; 2.289      ;
; 4.342 ; bios:start|s_addressReg[4]   ; sdramController:sdram|s_shortCountReg[5]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.097     ; 2.281      ;
; 4.348 ; bios:start|s_burstSizeReg[5] ; sdramController:sdram|s_shortCountReg[7]                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.095     ; 2.277      ;
; 4.349 ; s_resetCountReg[4]           ; sdramController:sdram|s_sdramDataOutReg[0]                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.278      ;
; 4.349 ; s_resetCountReg[4]           ; sdramController:sdram|s_sdramDataOutReg[1]                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.278      ;
; 4.349 ; s_resetCountReg[4]           ; sdramController:sdram|s_sdramDataOutReg[2]                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.278      ;
; 4.349 ; s_resetCountReg[4]           ; sdramController:sdram|s_sdramDataOutReg[3]                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.278      ;
; 4.349 ; s_resetCountReg[4]           ; sdramController:sdram|s_sdramDataOutReg[4]                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.278      ;
; 4.349 ; s_resetCountReg[4]           ; sdramController:sdram|s_sdramDataOutReg[5]                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.278      ;
; 4.349 ; s_resetCountReg[4]           ; sdramController:sdram|s_sdramDataOutReg[6]                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.278      ;
; 4.349 ; s_resetCountReg[4]           ; sdramController:sdram|s_sdramDataOutReg[7]                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.278      ;
; 4.349 ; s_resetCountReg[4]           ; sdramController:sdram|s_sdramDataOutReg[8]                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.278      ;
; 4.349 ; s_resetCountReg[4]           ; sdramController:sdram|s_sdramDataOutReg[9]                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.278      ;
; 4.349 ; s_resetCountReg[4]           ; sdramController:sdram|s_sdramDataOutReg[10]                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.278      ;
; 4.349 ; s_resetCountReg[4]           ; sdramController:sdram|s_sdramDataOutReg[11]                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.278      ;
; 4.349 ; s_resetCountReg[4]           ; sdramController:sdram|s_sdramDataOutReg[12]                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.278      ;
; 4.349 ; s_resetCountReg[4]           ; sdramController:sdram|s_sdramDataOutReg[13]                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.278      ;
; 4.349 ; s_resetCountReg[4]           ; sdramController:sdram|s_sdramDataOutReg[14]                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.093     ; 2.278      ;
+-------+------------------------------+----------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                      ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 4.458 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 2.208      ;
; 4.458 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 2.208      ;
; 4.458 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 2.208      ;
; 4.458 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 2.208      ;
; 4.524 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 2.142      ;
; 4.524 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 2.142      ;
; 4.524 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 2.142      ;
; 4.524 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 2.142      ;
; 4.529 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 2.137      ;
; 4.529 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 2.137      ;
; 4.529 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 2.137      ;
; 4.529 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 2.137      ;
; 4.531 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 2.135      ;
; 4.531 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 2.135      ;
; 4.531 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 2.135      ;
; 4.531 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 2.135      ;
; 4.554 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 2.112      ;
; 4.554 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 2.112      ;
; 4.554 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 2.112      ;
; 4.554 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 2.112      ;
; 4.580 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 2.088      ;
; 4.585 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 2.083      ;
; 4.596 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 2.073      ;
; 4.606 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 2.063      ;
; 4.606 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.054     ; 2.061      ;
; 4.606 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.054     ; 2.061      ;
; 4.606 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.054     ; 2.061      ;
; 4.606 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.054     ; 2.061      ;
; 4.608 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 2.061      ;
; 4.609 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 2.059      ;
; 4.609 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 2.059      ;
; 4.610 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 2.059      ;
; 4.614 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 2.052      ;
; 4.614 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 2.052      ;
; 4.614 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 2.052      ;
; 4.614 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 2.052      ;
; 4.618 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 2.051      ;
; 4.626 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 2.043      ;
; 4.646 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 2.022      ;
; 4.651 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 2.017      ;
; 4.651 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 2.017      ;
; 4.653 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 2.015      ;
; 4.656 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.054     ; 2.011      ;
; 4.656 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.054     ; 2.011      ;
; 4.656 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.054     ; 2.011      ;
; 4.656 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.054     ; 2.011      ;
; 4.656 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 2.012      ;
; 4.658 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 2.010      ;
; 4.662 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 2.007      ;
; 4.667 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 2.002      ;
; 4.669 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 2.000      ;
; 4.672 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 1.997      ;
; 4.674 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 1.995      ;
; 4.675 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.993      ;
; 4.675 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.993      ;
; 4.676 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.992      ;
; 4.676 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 1.993      ;
; 4.677 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 1.992      ;
; 4.679 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 1.990      ;
; 4.679 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 1.990      ;
; 4.680 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.988      ;
; 4.680 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.988      ;
; 4.681 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.987      ;
; 4.681 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 1.988      ;
; 4.681 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 1.988      ;
; 4.682 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.986      ;
; 4.682 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.986      ;
; 4.683 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 1.986      ;
; 4.684 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 1.985      ;
; 4.689 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 1.980      ;
; 4.691 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 1.978      ;
; 4.692 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 1.977      ;
; 4.692 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 1.977      ;
; 4.697 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 1.972      ;
; 4.699 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 1.970      ;
; 4.702 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 1.967      ;
; 4.704 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 1.965      ;
; 4.705 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.963      ;
; 4.705 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.963      ;
; 4.706 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 1.963      ;
; 4.714 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 1.955      ;
; 4.722 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]      ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.944      ;
; 4.722 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]      ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.944      ;
; 4.722 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]      ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.944      ;
; 4.722 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]      ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.944      ;
; 4.722 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 1.947      ;
; 4.727 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.939      ;
; 4.727 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.939      ;
; 4.727 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.939      ;
; 4.727 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.055     ; 1.939      ;
; 4.728 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 1.941      ;
; 4.733 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 1.936      ;
; 4.736 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.932      ;
; 4.739 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.054     ; 1.928      ;
; 4.739 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.054     ; 1.928      ;
; 4.739 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.054     ; 1.928      ;
; 4.739 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]       ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.054     ; 1.928      ;
; 4.741 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 1.927      ;
; 4.744 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.051     ; 1.926      ;
; 4.752 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]       ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.052     ; 1.917      ;
+-------+---------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 5.247 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.100     ; 1.373      ;
; 5.339 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.098     ; 1.283      ;
; 5.341 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.098     ; 1.281      ;
; 5.481 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.098     ; 1.141      ;
; 5.482 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.098     ; 1.140      ;
; 5.482 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.098     ; 1.140      ;
; 5.485 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.098     ; 1.137      ;
; 5.487 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.098     ; 1.135      ;
; 5.487 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.098     ; 1.135      ;
; 5.488 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.098     ; 1.134      ;
; 5.489 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.098     ; 1.133      ;
; 5.490 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.098     ; 1.132      ;
; 5.490 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.098     ; 1.132      ;
; 5.559 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.080      ;
; 5.562 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.077      ;
; 5.565 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.074      ;
; 5.615 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.078     ; 1.027      ;
; 5.619 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.078     ; 1.023      ;
; 5.624 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.015      ;
; 5.626 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.013      ;
; 5.627 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.077     ; 1.016      ;
; 5.628 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.078     ; 1.014      ;
; 5.629 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.010      ;
; 5.632 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.007      ;
; 5.636 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.003      ;
; 5.636 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.078     ; 1.006      ;
; 5.638 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.001      ;
; 5.639 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 1.000      ;
; 5.640 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 0.999      ;
; 5.643 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 0.996      ;
; 5.647 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.077     ; 0.996      ;
; 5.658 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.077     ; 0.985      ;
; 5.669 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.076     ; 0.975      ;
; 5.681 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.078     ; 0.961      ;
; 5.685 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.076     ; 0.959      ;
; 5.700 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.080     ; 0.940      ;
; 5.743 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.076     ; 0.901      ;
; 5.875 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.076     ; 0.769      ;
; 6.013 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.066     ; 0.641      ;
; 6.023 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.066     ; 0.631      ;
; 6.064 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.619      ;
; 6.064 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.619      ;
; 6.064 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.619      ;
; 6.064 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.619      ;
; 6.064 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.619      ;
; 6.064 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.619      ;
; 6.064 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.619      ;
; 6.064 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.619      ;
; 6.064 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.619      ;
; 6.064 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.619      ;
; 6.064 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.619      ;
; 6.064 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.619      ;
; 6.064 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.619      ;
; 6.064 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.619      ;
; 6.064 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.619      ;
; 6.324 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.359      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.143 ; sdramController:sdram|s_wordLoReg[3]                            ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.475      ;
; 0.143 ; sdramController:sdram|s_wordLoReg[11]                           ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.475      ;
; 0.145 ; sdramController:sdram|s_wordLoReg[0]                            ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.478      ;
; 0.145 ; sdramController:sdram|s_wordLoReg[4]                            ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.478      ;
; 0.147 ; sdramController:sdram|s_wordLoReg[5]                            ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.479      ;
; 0.148 ; sdramController:sdram|s_wordLoReg[13]                           ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.480      ;
; 0.148 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[28]                 ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a4~porta_datain_reg0                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.473      ;
; 0.149 ; sdramController:sdram|s_wordLoReg[15]                           ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.481      ;
; 0.150 ; busArbiter:arbiter|s_queueInsertPointerReg[0]                   ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.479      ;
; 0.150 ; busArbiter:arbiter|s_queueInsertPointerReg[1]                   ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.479      ;
; 0.150 ; busArbiter:arbiter|s_queueInsertPointerReg[3]                   ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.479      ;
; 0.150 ; busArbiter:arbiter|s_queueRemovePointerReg[1]                   ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~portb_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.481      ;
; 0.150 ; sdramController:sdram|s_wordHiReg[0]                            ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.483      ;
; 0.153 ; busArbiter:arbiter|s_queueRemovePointerReg[4]                   ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~portb_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.484      ;
; 0.153 ; sdramController:sdram|s_wordLoReg[14]                           ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.485      ;
; 0.154 ; busArbiter:arbiter|s_queueRemovePointerReg[0]                   ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~portb_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.485      ;
; 0.154 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[0]               ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.477      ;
; 0.156 ; busArbiter:arbiter|s_queueInsertPointerReg[2]                   ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.485      ;
; 0.156 ; busArbiter:arbiter|s_queueRemovePointerReg[3]                   ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~portb_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.487      ;
; 0.156 ; sdramController:sdram|s_wordLoReg[10]                           ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.488      ;
; 0.156 ; sdramController:sdram|s_wordLoReg[7]                            ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.489      ;
; 0.158 ; sdramController:sdram|sdramFifo:buffer|s_readPushAddressReg[6]  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.481      ;
; 0.159 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[2]               ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.482      ;
; 0.159 ; sdramController:sdram|s_wordLoReg[2]                            ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.492      ;
; 0.159 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[29]                 ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a4~porta_datain_reg0                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[21]                 ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a4~porta_datain_reg0                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.484      ;
; 0.161 ; sdramController:sdram|s_wordLoReg[6]                            ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.494      ;
; 0.162 ; sdramController:sdram|sdramFifo:buffer|s_readPushAddressReg[7]  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.485      ;
; 0.162 ; sdramController:sdram|s_wordLoReg[9]                            ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.495      ;
; 0.163 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[1]   ; screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a3~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.487      ;
; 0.163 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[4]   ; screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a3~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.487      ;
; 0.164 ; busArbiter:arbiter|s_queueRemovePointerReg[2]                   ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~portb_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.495      ;
; 0.166 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[7]   ; screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a3~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.490      ;
; 0.166 ; sdramController:sdram|s_wordHiReg[11]                           ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.234      ; 0.504      ;
; 0.168 ; sdramController:sdram|sdramFifo:buffer|s_readPushAddressReg[0]  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.491      ;
; 0.169 ; sdramController:sdram|s_wordHiReg[15]                           ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.234      ; 0.507      ;
; 0.170 ; busArbiter:arbiter|s_queueInsertPointerReg[4]                   ; busArbiter:arbiter|queueMemory:queue|altsyncram:s_memory_rtl_0|altsyncram_epg1:auto_generated|ram_block1a0~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.499      ;
; 0.170 ; sdramController:sdram|sdramFifo:buffer|s_readPushAddressReg[4]  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.493      ;
; 0.173 ; sdramController:sdram|sdramFifo:buffer|s_readPushAddressReg[5]  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.496      ;
; 0.175 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[8]   ; screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a3~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.499      ;
; 0.175 ; sdramController:sdram|sdramFifo:buffer|s_readPushAddressReg[8]  ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.498      ;
; 0.176 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[2]   ; screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a3~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.500      ;
; 0.178 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[3]               ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.501      ;
; 0.181 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[1]               ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.504      ;
; 0.182 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[0]   ; screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a3~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.506      ;
; 0.184 ; ramDmaCi:attachedMemory|DMAController:DMA|status_register[1]    ; ramDmaCi:attachedMemory|DMAController:DMA|status_register[1]                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; camera:camIf|s_grabberActiveReg                                 ; camera:camIf|s_grabberActiveReg                                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.NOP               ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.NOP                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST        ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|fetchStage:fetch|s_busErrorReg                   ; or1420Top:cpu1|fetchStage:fetch|s_busErrorReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.REQUEST_BUS       ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.REQUEST_BUS                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; uartBus:uart1|s_dataOutReg[4]                                   ; uartBus:uart1|s_dataOutReg[4]                                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; busArbiter:arbiter|s_stateReg.WAIT_BEGIN                        ; busArbiter:arbiter|s_stateReg.WAIT_BEGIN                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; busArbiter:arbiter|s_stateReg.IDLE                              ; busArbiter:arbiter|s_stateReg.IDLE                                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; busArbiter:arbiter|s_timeOutReg[15]                             ; busArbiter:arbiter|s_timeOutReg[15]                                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ1       ; screens:hdmi|graphicsController:graphics|s_dmaState.READ1                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST1    ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST1                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; busArbiter:arbiter|s_queuedRequests[29]                         ; busArbiter:arbiter|s_queuedRequests[29]                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; busArbiter:arbiter|s_queuedRequests[27]                         ; busArbiter:arbiter|s_queuedRequests[27]                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; busArbiter:arbiter|s_queuedRequests[31]                         ; busArbiter:arbiter|s_queuedRequests[31]                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; busArbiter:arbiter|s_queuedRequests[30]                         ; busArbiter:arbiter|s_queuedRequests[30]                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; busArbiter:arbiter|s_queuedRequests[28]                         ; busArbiter:arbiter|s_queuedRequests[28]                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ        ; screens:hdmi|graphicsController:graphics|s_dmaState.READ                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dmaState.IDLE        ; screens:hdmi|graphicsController:graphics|s_dmaState.IDLE                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|s_dataOutReg[22]                                  ; uartBus:uart1|s_dataOutReg[22]                                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; busArbiter:arbiter|s_stateReg.BUS_ERROR                         ; busArbiter:arbiter|s_stateReg.BUS_ERROR                                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[3]                 ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[3]                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[1]                 ; spiBus:flash|spiShiftQuad:quad|s_bitCountReg[1]                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITCOMMAND           ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITCOMMAND                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITADDRESS           ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITADDRESS                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.NOP               ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.NOP                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftQuad:quad|s_contReadModeEnabledReg         ; spiBus:flash|spiShiftQuad:quad|s_contReadModeEnabledReg                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|textController:textC1|s_cursorVisibleReg           ; screens:hdmi|textController:textC1|s_cursorVisibleReg                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_grayScaleReg         ; screens:hdmi|graphicsController:graphics|s_grayScaleReg                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dualLineReg          ; screens:hdmi|graphicsController:graphics|s_dualLineReg                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dualPixelReg         ; screens:hdmi|graphicsController:graphics|s_dualPixelReg                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; uartBus:uart1|uartTx:TXC|s_bitDoneReg                           ; uartBus:uart1|uartTx:TXC|s_bitDoneReg                                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|textController:textC1|s_smallCharsReg              ; screens:hdmi|textController:textC1|s_smallCharsReg                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST     ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dmaState.WRITE_BLACK ; screens:hdmi|graphicsController:graphics|s_dmaState.WRITE_BLACK                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_lineCountReg         ; screens:hdmi|graphicsController:graphics|s_lineCountReg                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bios:start|s_transactionActiveReg                               ; bios:start|s_transactionActiveReg                                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_dmaState.ERROR       ; screens:hdmi|graphicsController:graphics|s_dmaState.ERROR                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bios:start|s_stateMachineReg.BUSERROR                           ; bios:start|s_stateMachineReg.BUSERROR                                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|s_transactionActiveReg                    ; sdramController:sdram|s_transactionActiveReg                                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; screens:hdmi|graphicsController:graphics|s_transactionActiveReg ; screens:hdmi|graphicsController:graphics|s_transactionActiveReg                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|s_endTransactionPendingReg                ; sdramController:sdram|s_endTransactionPendingReg                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|s_dataOutValidReg[1]                      ; sdramController:sdram|s_dataOutValidReg[1]                                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.DO_WRITE          ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.DO_WRITE                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|s_transactionActiveReg                             ; spiBus:flash|s_transactionActiveReg                                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.REQUEST_BUS       ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.REQUEST_BUS                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|dCache:loadStore|s_busErrorReg                   ; or1420Top:cpu1|dCache:loadStore|s_busErrorReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.NOOP              ; or1420Top:cpu1|dCache:loadStore|s_busStateReg.NOOP                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|dCache:loadStore|s_stateReg.WAIT_FOR_ACTION      ; or1420Top:cpu1|dCache:loadStore|s_stateReg.WAIT_FOR_ACTION                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|dCache:loadStore|s_stateReg.IDLE                 ; or1420Top:cpu1|dCache:loadStore|s_stateReg.IDLE                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|dCache:loadStore|s_stallReg                      ; or1420Top:cpu1|dCache:loadStore|s_stallReg                                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|s_writeCountReg[8]                        ; sdramController:sdram|s_writeCountReg[8]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|sdramFifo:buffer|s_readFullReg            ; sdramController:sdram|sdramFifo:buffer|s_readFullReg                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdramController:sdram|sdramFifo:buffer|s_readEmptyReg           ; sdramController:sdram|sdramFifo:buffer|s_readEmptyReg                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.IDLE                  ; spiBus:flash|spiShiftQuad:quad|s_stateReg.IDLE                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
+-------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.185 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]             ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; screens:hdmi|s_cursorOnReg                                     ; screens:hdmi|s_cursorOnReg                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]               ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; screens:hdmi|s_activeOut[0]                                    ; screens:hdmi|s_activeOut[1]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; screens:hdmi|s_hSyncOut[1]                                     ; screens:hdmi|s_hSyncOut[2]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; screens:hdmi|hdmi_720p:generator|hSyncOut                      ; screens:hdmi|s_hSyncOut[0]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]          ; screens:hdmi|textController:textC1|asciiBitSelector[0]                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.196 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_selectReg                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.205 ; screens:hdmi|hdmi_720p:generator|requestPixel                  ; screens:hdmi|s_activeOut[0]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.208 ; screens:hdmi|hdmi_720p:generator|pixelIndex[0]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.213 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.335      ;
; 0.215 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|vSyncOut                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.337      ;
; 0.215 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.337      ;
; 0.215 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.337      ;
; 0.216 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|newScreen                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.338      ;
; 0.216 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.338      ;
; 0.253 ; screens:hdmi|s_hSyncOut[0]                                     ; screens:hdmi|s_hSyncOut[1]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.261 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]          ; screens:hdmi|textController:textC1|asciiBitSelector[1]                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.383      ;
; 0.263 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_selectReg                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.385      ;
; 0.264 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.386      ;
; 0.265 ; screens:hdmi|s_vSyncOut[0]                                     ; screens:hdmi|s_vSyncOut[1]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.387      ;
; 0.268 ; screens:hdmi|textController:textC1|s_asciiBitIndex[2]          ; screens:hdmi|textController:textC1|asciiBitSelector[2]                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; screens:hdmi|s_activeOut[1]                                    ; screens:hdmi|s_activeOut[2]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_graySelectReg[1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.274 ; screens:hdmi|textController:textC1|asciiLineIndex[2]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.592      ;
; 0.276 ; screens:hdmi|s_isInGraphicRegion[0]                            ; screens:hdmi|s_isInGraphicRegion[1]                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.398      ;
; 0.278 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.400      ;
; 0.279 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10]                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.401      ;
; 0.280 ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.402      ;
; 0.280 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.402      ;
; 0.284 ; screens:hdmi|s_isInGraphicRegion[0]                            ; screens:hdmi|s_nextGraphicLineReg                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.406      ;
; 0.286 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_greenPixel[5]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.407      ;
; 0.287 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_BluePixel[4]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.408      ;
; 0.295 ; screens:hdmi|s_cursorBlinkCounterReg[10]                       ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.417      ;
; 0.296 ; screens:hdmi|s_cursorBlinkCounterReg[16]                       ; screens:hdmi|s_cursorBlinkCounterReg[16]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; screens:hdmi|s_cursorBlinkCounterReg[8]                        ; screens:hdmi|s_cursorBlinkCounterReg[8]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[11]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[18]                       ; screens:hdmi|s_cursorBlinkCounterReg[18]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[2]                        ; screens:hdmi|s_cursorBlinkCounterReg[2]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[4]                        ; screens:hdmi|s_cursorBlinkCounterReg[4]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[5]                        ; screens:hdmi|s_cursorBlinkCounterReg[5]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[6]                        ; screens:hdmi|s_cursorBlinkCounterReg[6]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[9]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; screens:hdmi|textController:textC1|asciiLineIndex[1]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.615      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[20]                       ; screens:hdmi|s_cursorBlinkCounterReg[20]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                  ; screens:hdmi|textController:textC1|asciiLineIndex[0]                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.421      ;
; 0.299 ; screens:hdmi|s_cursorBlinkCounterReg[21]                       ; screens:hdmi|s_cursorBlinkCounterReg[21]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; screens:hdmi|s_cursorBlinkCounterReg[17]                       ; screens:hdmi|s_cursorBlinkCounterReg[17]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; screens:hdmi|s_cursorBlinkCounterReg[1]                        ; screens:hdmi|s_cursorBlinkCounterReg[1]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.421      ;
; 0.300 ; screens:hdmi|s_cursorBlinkCounterReg[23]                       ; screens:hdmi|s_cursorBlinkCounterReg[23]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; screens:hdmi|s_cursorBlinkCounterReg[12]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.423      ;
; 0.303 ; screens:hdmi|s_cursorBlinkCounterReg[3]                        ; screens:hdmi|s_cursorBlinkCounterReg[3]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; screens:hdmi|s_readPixelCounterReg[5]                          ; screens:hdmi|s_readPixelCounterReg[5]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_readPixelCounterReg[0]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; screens:hdmi|s_cursorBlinkCounterReg[24]                       ; screens:hdmi|s_cursorBlinkCounterReg[24]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; screens:hdmi|s_cursorBlinkCounterReg[26]                       ; screens:hdmi|s_cursorBlinkCounterReg[26]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; screens:hdmi|s_cursorBlinkCounterReg[14]                       ; screens:hdmi|s_cursorBlinkCounterReg[14]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; screens:hdmi|s_readPixelCounterReg[7]                          ; screens:hdmi|s_readPixelCounterReg[7]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; screens:hdmi|s_cursorBlinkCounterReg[19]                       ; screens:hdmi|s_cursorBlinkCounterReg[19]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; screens:hdmi|s_cursorBlinkCounterReg[0]                        ; screens:hdmi|s_cursorBlinkCounterReg[0]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; screens:hdmi|s_cursorBlinkCounterReg[7]                        ; screens:hdmi|s_cursorBlinkCounterReg[7]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; screens:hdmi|s_cursorBlinkCounterReg[13]                       ; screens:hdmi|s_cursorBlinkCounterReg[13]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; screens:hdmi|s_readPixelCounterReg[9]                          ; screens:hdmi|s_readPixelCounterReg[9]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; screens:hdmi|s_readPixelCounterReg[6]                          ; screens:hdmi|s_readPixelCounterReg[6]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; screens:hdmi|s_cursorBlinkCounterReg[22]                       ; screens:hdmi|s_cursorBlinkCounterReg[22]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; screens:hdmi|s_cursorBlinkCounterReg[15]                       ; screens:hdmi|s_cursorBlinkCounterReg[15]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; screens:hdmi|s_readPixelCounterReg[8]                          ; screens:hdmi|s_readPixelCounterReg[8]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_readPixelCounterReg[2]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_readPixelCounterReg[1]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; screens:hdmi|s_cursorBlinkCounterReg[25]                       ; screens:hdmi|s_cursorBlinkCounterReg[25]                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.309 ; screens:hdmi|s_readPixelCounterReg[4]                          ; screens:hdmi|s_readPixelCounterReg[4]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.312 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_graySelectReg[1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.316 ; screens:hdmi|textController:textC1|asciiLineIndex[0]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.634      ;
; 0.320 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.442      ;
; 0.320 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.441      ;
; 0.322 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|lineIndex[0]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.443      ;
; 0.325 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.447      ;
; 0.334 ; screens:hdmi|hdmi_720p:generator|vSyncOut                      ; screens:hdmi|s_vSyncOut[0]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.456      ;
; 0.343 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.465      ;
; 0.367 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]          ; screens:hdmi|hdmi_720p:generator|lineIndex[8]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.497      ;
; 0.368 ; screens:hdmi|s_readPixelCounterReg[3]                          ; screens:hdmi|s_readPixelCounterReg[3]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.489      ;
; 0.396 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.517      ;
; 0.396 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.517      ;
; 0.397 ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                  ; screens:hdmi|textController:textC1|asciiLineIndex[2]                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.523      ;
; 0.398 ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                  ; screens:hdmi|textController:textC1|asciiLineIndex[1]                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.524      ;
; 0.406 ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                  ; screens:hdmi|textController:textC1|asciiLineIndex[1]                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.529      ;
; 0.419 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; screens:hdmi|hdmi_720p:generator|lineIndex[9]                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.549      ;
; 0.421 ; screens:hdmi|hdmi_720p:generator|pixelIndex[1]                 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.538      ;
; 0.429 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_BluePixel[2]                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.550      ;
; 0.429 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_greenPixel[3]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.550      ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.185 ; sdramController:sdram|s_columnAddressReg[0]                     ; sdramController:sdram|s_columnAddressReg[0]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; sdramController:sdram|s_sdramCurrentState.RESET_STATE            ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.204 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_HI         ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.326      ;
; 0.225 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_HI          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.347      ;
; 0.251 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST2      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.373      ;
; 0.259 ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE       ; sdramController:sdram|s_sdramCurrentState.WRITE_LO               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.381      ;
; 0.260 ; sdramController:sdram|s_dataToRamReg[19]                        ; sdramController:sdram|s_sdramDataOutReg[3]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.382      ;
; 0.262 ; sdramController:sdram|s_dataToRamReg[22]                        ; sdramController:sdram|s_sdramDataOutReg[6]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.384      ;
; 0.263 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST          ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.384      ;
; 0.265 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|s_sdramCurrentState.DO_PRECHARGE           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; sdramController:sdram|s_sdramCurrentState.WAIT_PRECHARGE        ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH1       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.389      ;
; 0.267 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.389      ;
; 0.269 ; sdramController:sdram|s_dataToRamReg[18]                        ; sdramController:sdram|s_sdramDataOutReg[2]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.391      ;
; 0.269 ; sdramController:sdram|s_sdramCurrentState.WAIT_MODE_REG         ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.390      ;
; 0.271 ; sdramController:sdram|s_dataToRamReg[28]                        ; sdramController:sdram|s_sdramDataOutReg[12]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.393      ;
; 0.271 ; sdramController:sdram|s_dataToRamReg[23]                        ; sdramController:sdram|s_sdramDataOutReg[7]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.393      ;
; 0.271 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; sdramController:sdram|sdramCsN                                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.392      ;
; 0.273 ; sdramController:sdram|s_dataToRamReg[27]                        ; sdramController:sdram|s_sdramDataOutReg[11]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.395      ;
; 0.277 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[17]     ; sdramController:sdram|s_dataToRamReg[17]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.102      ; 0.482      ;
; 0.278 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[25]     ; sdramController:sdram|s_dataToRamReg[25]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.102      ; 0.483      ;
; 0.278 ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG ; sdramController:sdram|s_sdramCurrentState.WAIT_EXTENDED_MODE_REG ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.399      ;
; 0.280 ; sdramController:sdram|s_sdramCurrentState.IDLE                  ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.401      ;
; 0.281 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO         ; sdramController:sdram|s_sdramCurrentState.WRITE_HI               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.403      ;
; 0.282 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_sdramCurrentState.RESET_STATE            ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.403      ;
; 0.297 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[23]     ; sdramController:sdram|s_dataToRamReg[23]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.103      ; 0.503      ;
; 0.297 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4      ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.418      ;
; 0.303 ; sdramController:sdram|s_rowAddressReg[14]                       ; sdramController:sdram|s_rowAddressReg[14]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; sdramController:sdram|s_rowAddressReg[5]                        ; sdramController:sdram|s_rowAddressReg[5]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_PRECHARGE  ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; sdramController:sdram|s_rowAddressReg[13]                       ; sdramController:sdram|s_rowAddressReg[13]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; sdramController:sdram|s_rowAddressReg[12]                       ; sdramController:sdram|s_rowAddressReg[12]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; sdramController:sdram|s_rowAddressReg[10]                       ; sdramController:sdram|s_rowAddressReg[10]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; sdramController:sdram|s_rowAddressReg[7]                        ; sdramController:sdram|s_rowAddressReg[7]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; sdramController:sdram|s_rowAddressReg[4]                        ; sdramController:sdram|s_rowAddressReg[4]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; sdramController:sdram|s_rowAddressReg[3]                        ; sdramController:sdram|s_rowAddressReg[3]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; sdramController:sdram|s_rowAddressReg[2]                        ; sdramController:sdram|s_rowAddressReg[2]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; sdramController:sdram|s_rowAddressReg[1]                        ; sdramController:sdram|s_rowAddressReg[1]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[11]                       ; sdramController:sdram|s_rowAddressReg[11]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[9]                        ; sdramController:sdram|s_rowAddressReg[9]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[8]                        ; sdramController:sdram|s_rowAddressReg[8]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[6]                        ; sdramController:sdram|s_rowAddressReg[6]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[2]      ; sdramController:sdram|s_dataToRamReg[2]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.102      ; 0.511      ;
; 0.306 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH       ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[12]     ; sdramController:sdram|s_dataToRamReg[12]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.103      ; 0.513      ;
; 0.307 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[11]     ; sdramController:sdram|s_dataToRamReg[11]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.103      ; 0.513      ;
; 0.307 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[24]     ; sdramController:sdram|s_dataToRamReg[24]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.103      ; 0.513      ;
; 0.310 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|sdramDqmN[0]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.432      ;
; 0.313 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[10]     ; sdramController:sdram|s_dataToRamReg[10]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.105      ; 0.521      ;
; 0.313 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2      ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[19]     ; sdramController:sdram|s_dataToRamReg[19]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.105      ; 0.522      ;
; 0.314 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.436      ;
; 0.315 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[18]     ; sdramController:sdram|s_dataToRamReg[18]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.105      ; 0.523      ;
; 0.315 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[3]      ; sdramController:sdram|s_dataToRamReg[3]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.102      ; 0.520      ;
; 0.315 ; sdramController:sdram|s_rowAddressReg[0]                        ; sdramController:sdram|s_rowAddressReg[0]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.437      ;
; 0.318 ; sdramController:sdram|s_readPendingReg                          ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.102      ; 0.523      ;
; 0.322 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[1]      ; sdramController:sdram|s_dataToRamReg[1]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.102      ; 0.527      ;
; 0.322 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[15]     ; sdramController:sdram|s_dataToRamReg[15]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.103      ; 0.528      ;
; 0.323 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[0]      ; sdramController:sdram|s_dataToRamReg[0]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.103      ; 0.529      ;
; 0.323 ; sdramController:sdram|s_dataToRamReg[8]                         ; sdramController:sdram|s_sdramDataOutReg[8]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.445      ;
; 0.325 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.446      ;
; 0.326 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; sdramController:sdram|s_sdramCurrentState.IDLE                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.447      ;
; 0.332 ; sdramController:sdram|s_dataToRamReg[6]                         ; sdramController:sdram|s_sdramDataOutReg[6]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.454      ;
; 0.332 ; sdramController:sdram|s_dataToRamReg[7]                         ; sdramController:sdram|s_sdramDataOutReg[7]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.454      ;
; 0.333 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[27]     ; sdramController:sdram|s_dataToRamReg[27]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.105      ; 0.541      ;
; 0.335 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; sdramController:sdram|sdramDqmN[1]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.457      ;
; 0.336 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|sdramDqmN[1]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.458      ;
; 0.337 ; sdramController:sdram|s_dataToRamReg[12]                        ; sdramController:sdram|s_sdramDataOutReg[12]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.459      ;
; 0.338 ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE       ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.460      ;
; 0.347 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; sdramController:sdram|sdramDqmN[0]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.469      ;
; 0.349 ; bios:start|s_addressReg[24]                                     ; sdramController:sdram|s_rowAddressReg[14]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.108      ; 0.560      ;
; 0.351 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.472      ;
; 0.354 ; bios:start|s_addressReg[21]                                     ; sdramController:sdram|s_rowAddressReg[11]                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.108      ; 0.565      ;
; 0.360 ; sdramController:sdram|s_dataToRamReg[26]                        ; sdramController:sdram|s_sdramDataOutReg[10]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.481      ;
; 0.363 ; sdramController:sdram|s_dataToRamReg[29]                        ; sdramController:sdram|s_sdramDataOutReg[13]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.485      ;
; 0.364 ; sdramController:sdram|s_dataToRamReg[4]                         ; sdramController:sdram|s_sdramDataOutReg[4]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.486      ;
; 0.365 ; sdramController:sdram|s_dataToRamReg[13]                        ; sdramController:sdram|s_sdramDataOutReg[13]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.487      ;
; 0.376 ; sdramController:sdram|s_dataToRamReg[16]                        ; sdramController:sdram|s_sdramDataOutReg[0]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.498      ;
; 0.377 ; sdramController:sdram|s_dataToRamReg[20]                        ; sdramController:sdram|s_sdramDataOutReg[4]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.499      ;
; 0.381 ; sdramController:sdram|s_dataToRamReg[21]                        ; sdramController:sdram|s_sdramDataOutReg[5]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.502      ;
; 0.390 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[16]     ; sdramController:sdram|s_dataToRamReg[16]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.105      ; 0.598      ;
; 0.401 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[14]     ; sdramController:sdram|s_dataToRamReg[14]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.103      ; 0.607      ;
; 0.409 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[26]     ; sdramController:sdram|s_dataToRamReg[26]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.103      ; 0.615      ;
; 0.411 ; sdramController:sdram|s_dataToRamReg[0]                         ; sdramController:sdram|s_sdramDataOutReg[0]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.532      ;
; 0.414 ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG          ; sdramController:sdram|sdramAddr[6]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.534      ;
; 0.418 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[31]     ; sdramController:sdram|s_dataToRamReg[31]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.102      ; 0.623      ;
; 0.420 ; sdramController:sdram|s_dataToRamReg[10]                        ; sdramController:sdram|s_sdramDataOutReg[10]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.542      ;
; 0.421 ; sdramController:sdram|s_sdramCurrentState.IDLE                  ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.542      ;
; 0.423 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[13]     ; sdramController:sdram|s_dataToRamReg[13]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.103      ; 0.629      ;
; 0.423 ; sdramController:sdram|s_dataToRamReg[24]                        ; sdramController:sdram|s_sdramDataOutReg[8]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.544      ;
; 0.424 ; sdramController:sdram|s_dataToRamReg[30]                        ; sdramController:sdram|s_sdramDataOutReg[14]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.545      ;
; 0.428 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|sdramAddr[11]                              ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.546      ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.193 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.307 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.123      ; 0.533      ;
; 0.312 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.123      ; 0.538      ;
; 0.434 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.113      ; 0.650      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.552 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.113      ; 0.768      ;
; 0.588 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.800      ;
; 0.599 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.113      ; 0.815      ;
; 0.599 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.112      ; 0.814      ;
; 0.611 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.113      ; 0.827      ;
; 0.618 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.830      ;
; 0.620 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.112      ; 0.835      ;
; 0.620 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.832      ;
; 0.622 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.834      ;
; 0.623 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.835      ;
; 0.624 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.836      ;
; 0.627 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.112      ; 0.842      ;
; 0.628 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.840      ;
; 0.630 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.842      ;
; 0.632 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.844      ;
; 0.633 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.111      ; 0.847      ;
; 0.634 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.846      ;
; 0.635 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.111      ; 0.849      ;
; 0.639 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.111      ; 0.853      ;
; 0.639 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.112      ; 0.854      ;
; 0.651 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.111      ; 0.865      ;
; 0.681 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.893      ;
; 0.683 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.895      ;
; 0.685 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.897      ;
; 0.763 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.092      ; 0.958      ;
; 0.764 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.092      ; 0.959      ;
; 0.764 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.092      ; 0.959      ;
; 0.765 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.092      ; 0.960      ;
; 0.766 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.092      ; 0.961      ;
; 0.766 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.092      ; 0.961      ;
; 0.767 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.092      ; 0.962      ;
; 0.770 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.092      ; 0.965      ;
; 0.770 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.092      ; 0.965      ;
; 0.771 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.092      ; 0.966      ;
; 0.881 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.092      ; 1.076      ;
; 0.882 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.092      ; 1.077      ;
; 0.956 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.090      ; 1.149      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk2'                                                                                                                                       ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.303 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; processorId:cpuFreq|s_miliSecCounterReg[14] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[12] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.427      ;
; 0.315 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.437      ;
; 0.452 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.574      ;
; 0.453 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.575      ;
; 0.453 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.575      ;
; 0.462 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.584      ;
; 0.462 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.584      ;
; 0.463 ; processorId:cpuFreq|s_miliSecCounterReg[14] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.585      ;
; 0.464 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.586      ;
; 0.464 ; processorId:cpuFreq|s_miliSecCounterReg[12] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.586      ;
; 0.465 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.587      ;
; 0.465 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.587      ;
; 0.466 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.588      ;
; 0.466 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.588      ;
; 0.466 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.588      ;
; 0.467 ; processorId:cpuFreq|s_miliSecCounterReg[12] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.589      ;
; 0.467 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.589      ;
; 0.515 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.637      ;
; 0.515 ; processorId:cpuFreq|s_miliSecCounterReg[13] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.637      ;
; 0.515 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.637      ;
; 0.515 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.637      ;
; 0.515 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.637      ;
; 0.516 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.638      ;
; 0.516 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.638      ;
; 0.518 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.640      ;
; 0.518 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.640      ;
; 0.518 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.640      ;
; 0.518 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.640      ;
; 0.519 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.641      ;
; 0.519 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.641      ;
; 0.528 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.650      ;
; 0.528 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.650      ;
; 0.529 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.651      ;
; 0.529 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.651      ;
; 0.529 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.651      ;
; 0.530 ; processorId:cpuFreq|s_miliSecCounterReg[12] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.652      ;
; 0.530 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.652      ;
; 0.531 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.653      ;
; 0.531 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.653      ;
; 0.532 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.654      ;
; 0.532 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.654      ;
; 0.532 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.654      ;
; 0.533 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.655      ;
; 0.581 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.703      ;
; 0.581 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.703      ;
; 0.581 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.703      ;
; 0.581 ; processorId:cpuFreq|s_miliSecCounterReg[11] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.703      ;
; 0.582 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.704      ;
; 0.582 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.704      ;
; 0.584 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.706      ;
; 0.584 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.706      ;
; 0.584 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.706      ;
; 0.585 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.707      ;
; 0.585 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.707      ;
; 0.594 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.716      ;
; 0.594 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.716      ;
; 0.595 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.717      ;
; 0.595 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.717      ;
; 0.595 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.717      ;
; 0.596 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.718      ;
; 0.597 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.719      ;
; 0.597 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.719      ;
; 0.598 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.720      ;
; 0.598 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.720      ;
; 0.598 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.720      ;
; 0.647 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.769      ;
; 0.647 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.769      ;
; 0.647 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.769      ;
; 0.648 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.770      ;
; 0.648 ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.770      ;
; 0.650 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.772      ;
; 0.650 ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.772      ;
; 0.650 ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.772      ;
; 0.651 ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.773      ;
; 0.660 ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.782      ;
; 0.660 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.782      ;
; 0.661 ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.783      ;
; 0.661 ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.783      ;
; 0.661 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.783      ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk1'                                                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.545 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 0.666      ;
; 0.584 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 0.705      ;
; 0.798 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.029      ; 0.911      ;
; 0.832 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.529      ; 2.600      ;
; 0.841 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.029      ; 0.954      ;
; 0.855 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.529      ; 2.623      ;
; 0.881 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.529      ; 2.649      ;
; 0.891 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.527      ; 2.657      ;
; 0.920 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.529      ; 2.688      ;
; 0.928 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.029      ; 1.041      ;
; 0.937 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.529      ; 2.705      ;
; 0.939 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.529      ; 2.707      ;
; 0.958 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.529      ; 2.726      ;
; 0.961 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.529      ; 2.729      ;
; 0.962 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.029      ; 1.075      ;
; 1.631 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.753      ;
; 1.688 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.810      ;
; 1.731 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.853      ;
; 1.786 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.908      ;
; 1.791 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.913      ;
; 1.800 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.922      ;
; 1.818 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.940      ;
; 1.837 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.959      ;
; 1.840 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.962      ;
; 1.889 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.046      ; 2.019      ;
; 1.921 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 2.043      ;
; 1.923 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.046      ; 2.053      ;
; 1.925 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 2.047      ;
; 1.941 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 2.063      ;
; 1.942 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 2.064      ;
; 2.262 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.046      ; 2.392      ;
; 2.517 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.046      ; 2.647      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk2'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -2.002 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.229      ; 3.139      ;
; -1.979 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.231      ; 3.118      ;
; -1.597 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.229      ; 2.734      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                         ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.606 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -1.527     ; 0.838      ;
; 10.131 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.040     ; 3.283      ;
; 10.131 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.040     ; 3.283      ;
; 10.271 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.045     ; 3.138      ;
; 10.271 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.045     ; 3.138      ;
; 10.271 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.045     ; 3.138      ;
; 10.271 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.045     ; 3.138      ;
; 10.529 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.040     ; 2.885      ;
; 10.529 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.040     ; 2.885      ;
; 10.641 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.045     ; 2.768      ;
; 10.641 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.045     ; 2.768      ;
; 10.641 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.045     ; 2.768      ;
; 10.641 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.045     ; 2.768      ;
; 10.776 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.045     ; 2.633      ;
; 10.776 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.045     ; 2.633      ;
; 10.998 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.045     ; 2.411      ;
; 10.998 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.045     ; 2.411      ;
; 11.117 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.045     ; 2.292      ;
; 11.189 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 2.227      ;
; 11.189 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 2.227      ;
; 11.198 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 2.218      ;
; 11.198 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 2.218      ;
; 11.261 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 2.155      ;
; 11.261 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 2.155      ;
; 11.315 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.045     ; 2.094      ;
; 11.323 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 2.093      ;
; 11.323 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 2.093      ;
; 11.342 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.041     ; 2.071      ;
; 11.422 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.059     ; 1.973      ;
; 11.467 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.041     ; 1.946      ;
; 11.505 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.041     ; 1.908      ;
; 11.534 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 1.882      ;
; 11.534 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 1.882      ;
; 11.547 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.056     ; 1.851      ;
; 11.547 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.056     ; 1.851      ;
; 11.576 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.059     ; 1.819      ;
; 11.595 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 1.821      ;
; 11.595 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 1.821      ;
; 11.604 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.041     ; 1.809      ;
; 11.671 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 1.745      ;
; 11.671 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 1.745      ;
; 11.877 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 1.539      ;
; 11.877 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 1.539      ;
; 11.890 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 1.526      ;
; 11.890 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 1.526      ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk1'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -1.239 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.222      ; 3.285      ;
; -1.239 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.222      ; 3.285      ;
; -1.141 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.230      ; 3.195      ;
; -1.046 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.222      ; 3.092      ;
; -0.970 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.229      ; 3.023      ;
; -0.932 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.229      ; 2.985      ;
; -0.898 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.229      ; 2.951      ;
; -0.862 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.222      ; 2.908      ;
; -0.852 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.222      ; 2.898      ;
; -0.852 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.222      ; 2.898      ;
; -0.773 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.229      ; 2.826      ;
; -0.767 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.229      ; 2.820      ;
; -0.764 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.229      ; 2.817      ;
; -0.701 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.229      ; 2.754      ;
; -0.639 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.229      ; 2.692      ;
; -0.549 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.229      ; 2.602      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 11.402 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.102     ; 1.950      ;
; 11.427 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.105     ; 1.922      ;
; 12.557 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.095     ; 0.802      ;
; 12.562 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.094     ; 0.798      ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.535 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.733      ;
; 0.535 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.734      ;
; 1.484 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.672      ;
; 1.505 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.697      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk1'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.718 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.527      ; 2.484      ;
; 0.722 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.527      ; 2.488      ;
; 0.774 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.527      ; 2.540      ;
; 0.817 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.527      ; 2.583      ;
; 0.821 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.527      ; 2.587      ;
; 0.830 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.527      ; 2.596      ;
; 0.844 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.527      ; 2.610      ;
; 0.853 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.520      ; 2.612      ;
; 0.855 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.527      ; 2.621      ;
; 0.878 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.527      ; 2.644      ;
; 0.881 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.520      ; 2.640      ;
; 0.927 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.527      ; 2.693      ;
; 0.980 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.520      ; 2.739      ;
; 0.980 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.520      ; 2.739      ;
; 1.021 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.520      ; 2.780      ;
; 1.021 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.520      ; 2.780      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk2'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.912 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 1.528      ; 2.594      ;
; 0.982 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 1.530      ; 2.666      ;
; 1.002 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 1.528      ; 2.684      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                         ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.205 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.326      ;
; 1.205 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.326      ;
; 1.285 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.406      ;
; 1.285 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.406      ;
; 1.410 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.532      ;
; 1.430 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.556      ;
; 1.430 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.556      ;
; 1.451 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.572      ;
; 1.451 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.572      ;
; 1.470 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.589      ;
; 1.513 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.634      ;
; 1.513 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.634      ;
; 1.514 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.635      ;
; 1.514 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.635      ;
; 1.520 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.643      ;
; 1.548 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.667      ;
; 1.588 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.707      ;
; 1.644 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.763      ;
; 1.732 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.846      ;
; 1.805 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.926      ;
; 1.805 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.926      ;
; 1.841 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.955      ;
; 1.857 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.978      ;
; 1.857 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.978      ;
; 1.904 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; -0.095       ; -1.230     ; 0.753      ;
; 1.927 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 2.048      ;
; 1.927 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 2.048      ;
; 1.938 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 2.059      ;
; 1.938 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 2.059      ;
; 2.019 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 2.133      ;
; 2.019 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 2.133      ;
; 2.220 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 2.334      ;
; 2.220 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 2.334      ;
; 2.459 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 2.597      ;
; 2.459 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 2.597      ;
; 2.459 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 2.597      ;
; 2.459 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 2.597      ;
; 2.518 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 2.656      ;
; 2.518 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 2.656      ;
; 2.518 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 2.656      ;
; 2.518 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 2.656      ;
; 2.617 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 2.737      ;
; 2.617 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 2.737      ;
; 2.647 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 2.767      ;
; 2.647 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 2.767      ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+----------------------------------------------+------------+-------+----------+---------+---------------------+
; Clock                                        ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack                             ; -92.175    ; 0.143 ; -4.416   ; 0.535   ; 3.056               ;
;  altpll_component|auto_generated|pll1|clk[0] ; 0.219      ; 0.185 ; 9.114    ; 0.535   ; 6.421               ;
;  altpll_component|auto_generated|pll1|clk[1] ; 3.704      ; 0.193 ; N/A      ; N/A     ; 3.056               ;
;  altpll_component|auto_generated|pll1|clk[2] ; -92.175    ; 0.143 ; -4.184   ; 1.205   ; 6.301               ;
;  altpll_component|auto_generated|pll1|clk[3] ; 0.483      ; 0.185 ; N/A      ; N/A     ; 3.057               ;
;  clk1                                        ; -3.620     ; 0.545 ; -3.739   ; 0.718   ; 41.111              ;
;  clk2                                        ; -4.448     ; 0.303 ; -4.416   ; 0.912   ; 9.446               ;
; Design-wide TNS                              ; -17326.178 ; 0.0   ; -19.809  ; 0.0     ; 0.0                 ;
;  altpll_component|auto_generated|pll1|clk[0] ; 0.000      ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[1] ; 0.000      ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[2] ; -17237.858 ; 0.000 ; -4.184   ; 0.000   ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[3] ; 0.000      ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk1                                        ; -17.663    ; 0.000 ; -11.209  ; 0.000   ; 0.000               ;
;  clk2                                        ; -71.168    ; 0.000 ; -4.416   ; 0.000   ; 0.000               ;
+----------------------------------------------+------------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TxD            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramClk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramCke       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramCsN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramRasN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramCasN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramWeN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramDqmN[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramDqmN[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramBa[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramBa[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiScl         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiNCs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixelClock     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; horizontalSync ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; verticalSync   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; activePixel    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiRed[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiRed[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiRed[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiRed[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiGreen[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiGreen[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiGreen[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiGreen[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiBlue[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiBlue[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiBlue[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiBlue[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCL            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camnReset      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiSiIo0       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiSoIo1       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiIo2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiIo3         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDA            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdramData[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spiSiIo0                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spiSoIo1                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spiIo2                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spiIo3                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; nReset                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock12MHz              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camPclk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; biosBypass              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camHsync                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camVsync                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RxD                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock50MHz              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TxD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramClk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramCke       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramCsN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramRasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramCasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; sdramWeN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramDqmN[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramDqmN[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; sdramAddr[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramBa[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramBa[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; spiScl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; spiNCs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; pixelClock     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; horizontalSync ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; verticalSync   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; activePixel    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; SCL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; camnReset      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; spiSiIo0       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; spiSoIo1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; spiIo2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; spiIo3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; SDA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TxD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramClk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramCke       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramCsN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramRasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramCasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; sdramWeN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramDqmN[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramDqmN[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; sdramAddr[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramBa[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramBa[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; spiScl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; spiNCs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; pixelClock     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; horizontalSync ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; verticalSync   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; activePixel    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; hdmiBlue[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; SCL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; camnReset      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; spiSiIo0       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; spiSoIo1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; spiIo2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; spiIo3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; SDA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TxD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramClk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramCke       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramCsN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramRasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramCasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; sdramWeN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramDqmN[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramDqmN[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; sdramAddr[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; sdramAddr[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramAddr[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramAddr[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; sdramAddr[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramAddr[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; sdramAddr[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramAddr[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramBa[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramBa[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; spiScl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; spiNCs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; pixelClock     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; horizontalSync ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; verticalSync   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; activePixel    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; hdmiBlue[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; hdmiBlue[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SCL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; camnReset      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; spiSiIo0       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; spiSoIo1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; spiIo2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; spiIo3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SDA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                           ;
+---------------------------------------------+---------------------------------------------+--------------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+--------------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 301989       ; 400      ; 0        ; 245      ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 268519       ; 0        ; 19       ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 27           ; 12       ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 16           ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 1            ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[2] ; 2            ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; > 2147483647 ; 96       ; 812      ; 0        ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[2] ; 282          ; 0        ; 0        ; 0        ;
; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1            ; 0        ; 0        ; 0        ;
; clk2                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1            ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 2465         ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 1116         ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk1                                        ; 9            ; 0        ; 0        ; 0        ;
; clk1                                        ; clk1                                        ; 28           ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk2                                        ; 32           ; 0        ; 0        ; 0        ;
; clk2                                        ; clk2                                        ; 409          ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                            ;
+---------------------------------------------+---------------------------------------------+--------------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+--------------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 301989       ; 400      ; 0        ; 245      ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 268519       ; 0        ; 19       ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 27           ; 12       ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 16           ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 1            ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[2] ; 2            ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; > 2147483647 ; 96       ; 812      ; 0        ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[2] ; 282          ; 0        ; 0        ; 0        ;
; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1            ; 0        ; 0        ; 0        ;
; clk2                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1            ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 2465         ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 1116         ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk1                                        ; 9            ; 0        ; 0        ; 0        ;
; clk1                                        ; clk1                                        ; 28           ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk2                                        ; 32           ; 0        ; 0        ; 0        ;
; clk2                                        ; clk2                                        ; 409          ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                    ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 4        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 44       ; 0        ; 0        ; 0        ;
; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk1                                        ; 16       ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk2                                        ; 3        ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                     ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 4        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 44       ; 0        ; 0        ; 0        ;
; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk1                                        ; 16       ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk2                                        ; 3        ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 34    ; 34   ;
; Unconstrained Input Port Paths  ; 109   ; 109  ;
; Unconstrained Output Ports      ; 65    ; 65   ;
; Unconstrained Output Port Paths ; 86    ; 86   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                  ;
+---------------------------------------------+---------------------------------------------+-----------+---------------+
; Target                                      ; Clock                                       ; Type      ; Status        ;
+---------------------------------------------+---------------------------------------------+-----------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained   ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained   ;
; camPclk                                     ;                                             ; Base      ; Unconstrained ;
; clock12MHz                                  ; clk1                                        ; Base      ; Constrained   ;
; clock50MHz                                  ; clk2                                        ; Base      ; Constrained   ;
+---------------------------------------------+---------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; RxD           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; biosBypass    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camHsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camVsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nReset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo2        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo3        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSiIo0      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSoIo1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SCL            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TxD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; activePixel    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camnReset      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; horizontalSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixelClock     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramBa[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramBa[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCasN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCke       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramClk       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCsN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramDqmN[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramDqmN[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramRasN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramWeN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo2         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo3         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiNCs         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiScl         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSiIo0       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSoIo1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; verticalSync   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; RxD           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; biosBypass    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camHsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camVsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nReset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo2        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo3        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSiIo0      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSoIo1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SCL            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TxD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; activePixel    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camnReset      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; horizontalSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixelClock     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramBa[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramBa[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCasN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCke       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramClk       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCsN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramDqmN[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramDqmN[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramRasN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramWeN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo2         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo3         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiNCs         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiScl         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSiIo0       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSoIo1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; verticalSync   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Apr 24 14:38:14 2024
Info: Command: quartus_sta or1420SingleCore
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: '../scripts/clocks_sdc.tcl'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[0]} {altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[1]} {altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[2]} {altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[3]} {altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: camPclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register camera:camIf|synchroFlop:snl|s_states[0] is being clocked by camPclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -92.175
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -92.175          -17237.858 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -4.427             -70.832 clk2 
    Info (332119):    -3.586             -17.488 clk1 
    Info (332119):     0.219               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.483               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     3.704               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.407
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.407               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.451               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.451               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.464               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.760               0.000 clk2 
    Info (332119):     1.393               0.000 clk1 
Info (332146): Worst-case recovery slack is -4.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.416              -4.416 clk2 
    Info (332119):    -4.184              -4.184 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -3.739             -11.209 clk1 
    Info (332119):     9.114               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.291               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.300               0.000 clk1 
    Info (332119):     2.547               0.000 clk2 
    Info (332119):     2.888               0.000 altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.056
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.056               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.057               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     6.301               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.421               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.758               0.000 clk2 
    Info (332119):    41.424               0.000 clk1 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: camPclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register camera:camIf|synchroFlop:snl|s_states[0] is being clocked by camPclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -82.743
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -82.743          -14105.683 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -4.448             -71.168 clk2 
    Info (332119):    -3.620             -17.663 clk1 
    Info (332119):     0.932               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     1.105               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.898               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.389
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.389               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.400               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.400               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.415               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.703               0.000 clk2 
    Info (332119):     1.252               0.000 clk1 
Info (332146): Worst-case recovery slack is -4.411
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.411              -4.411 clk2 
    Info (332119):    -3.723             -11.165 clk1 
    Info (332119):    -3.590              -3.590 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.399               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.168
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.168               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.237               0.000 clk1 
    Info (332119):     2.542               0.000 clk2 
    Info (332119):     2.580               0.000 altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.062
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.062               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.062               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     6.309               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.426               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.749               0.000 clk2 
    Info (332119):    41.414               0.000 clk1 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: camPclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register camera:camIf|synchroFlop:snl|s_states[0] is being clocked by camPclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -31.852
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -31.852            -261.223 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -2.017             -32.272 clk2 
    Info (332119):    -1.193              -5.535 clk1 
    Info (332119):     4.042               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     4.458               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.247               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.143               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.185               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.185               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.193               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.303               0.000 clk2 
    Info (332119):     0.545               0.000 clk1 
Info (332146): Worst-case recovery slack is -2.002
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.002              -2.002 clk2 
    Info (332119):    -1.606              -1.606 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.239              -3.619 clk1 
    Info (332119):    11.402               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.535
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.535               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.718               0.000 clk1 
    Info (332119):     0.912               0.000 clk2 
    Info (332119):     1.205               0.000 altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.149               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     3.150               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.483               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.485               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.446               0.000 clk2 
    Info (332119):    41.111               0.000 clk1 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1144 megabytes
    Info: Processing ended: Wed Apr 24 14:38:22 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:09


