$date
	Fri Dec 18 15:14:47 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_sr $end
$var wire 1 ! xb $end
$var wire 1 " x $end
$var reg 2 # A [1:0] $end
$var reg 1 $ c $end
$scope module srff $end
$var wire 1 $ clk $end
$var wire 2 % sr [1:0] $end
$var reg 1 " q $end
$var reg 1 ! qb $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
b0 #
0"
x!
$end
#5
1!
1$
#10
0$
b1 #
b1 %
#15
1$
#20
0$
b10 #
b10 %
#25
0!
1"
1$
#30
0$
b11 #
b11 %
#35
x!
z"
1$
#40
0$
#45
1$
#50
0$
