set_output_delay 10 -rise -fall -max -min -clock clk1 -source_latency_included [get_ports {clk0}]
