INFO-FLOW: Workspace /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution opened at Fri Sep 06 14:01:04 +0545 2024
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute     set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /media/abhidan/sata/2022_2/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 9.75 sec.
Execute       source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 9.91 sec.
Execute     create_clock -period 300MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300MHz -name default 
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute     config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
Execute     config_export -deadlock_detection sim 
INFO: [HLS 200-1510] Running: config_export -deadlock_detection sim 
WARNING: [HLS 200-483] The 'config_export -deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
Execute     config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
Execute     config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute     config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
Execute     config_export -format xo -ipname histoframe_accel 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname histoframe_accel 
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.965 MB.
INFO: [HLS 200-10] Analyzing design file '/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp as C++
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp -foptimization-record-file=/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl -I/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.pp.0.cpp -hls-platform-db-name=/media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.cpp.clang.out.log 2> /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.cpp.clang.err.log 
Command         ap_eval done; 3.02 sec.
INFO-FLOW: Done: GCC PP 39 time: 3 seconds per iteration
Execute         set_directive_top histoframe_accel -name=histoframe_accel 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.pp.0.cpp -hls-platform-db-name=/media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/clang.out.log 2> /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.87 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.pp.0.cpp std=gnu++14 -target fpga  -directive=/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/.systemc_flag -fix-errors /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.01 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.pp.0.cpp std=gnu++14 -target fpga  -directive=/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/all.directive.json -fix-errors /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.52 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.55 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.pp.0.cpp.clang-tidy.loop-label.out.log 2> /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.68 sec.
Execute           source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.78 sec.
Execute         ap_eval exec -ignorestderr /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.81 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1100:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1364:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 2 /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.pp.0.cpp -I/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl -I/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.bc -hls-platform-db-name=/media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.pp.0.cpp.clang.out.log 2> /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.55 sec.
WARNING: [HLS 207-5292] unused parameter 'src' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'dst' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:785:101)
WARNING: [HLS 207-5292] unused parameter 'index' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1177:102)
WARNING: [HLS 207-5292] unused parameter 'index' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1483:34)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.16 seconds. CPU system time: 0.62 seconds. Elapsed time: 8.32 seconds; current allocated memory: 213.289 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.0.bc -args  "/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.g.bc"  
Execute           ap_eval exec -ignorestderr /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.g.bc -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.0.bc > /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         run_link_or_opt -opt -out /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.1.lower.bc -args /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.1.lower.bc > /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command           ap_eval done; 1.05 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.05 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.2.m1.bc -args /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.2.m1.bc > /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.15 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.15 sec.
Execute         run_link_or_opt -opt -out /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=histoframe_accel -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=histoframe_accel -reflow-float-conversion -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.3.fpc.bc > /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.52 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.52 sec.
Execute         run_link_or_opt -out /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.4.m2.bc -args /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.4.m2.bc > /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=histoframe_accel 
Execute           ap_eval exec -ignorestderr /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=histoframe_accel -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.5.gdce.bc > /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=histoframe_accel -mllvm -hls-db-dir -mllvm /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=64 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=3.333 -x ir /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 1.17 sec.
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 720, 2560, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<9, 720, 1280, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<9, 720, 1280, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:605:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 720, 2560, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:605:0)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 720, 2560, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<0, 720, 2560, 1, 2>::Mat(int, int)' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<9, 720, 1280, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<9, 720, 1280, 1, 2>::Mat(int, int)' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 720, 2560, 1, 2>::Mat(int, int)' into 'histoframe_accel' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp:67:47)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<9, 720, 1280, 1, 2>::Mat(int, int)' into 'histoframe_accel' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp:70:48)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterIn<128, 0, 720, 2560, 1, 2>::Array2xfMat(ap_uint<128>*, xf::cv::Mat<0, 720, 2560, 1, 2>&, int)' into 'void xf::cv::Array2xfMat<128, 0, 720, 2560, 1>(ap_uint<128>*, xf::cv::Mat<0, 720, 2560, 1, 2>&, int)' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_utility.hpp:524:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 720, 2560, 1, 2>::read<2, (void*)0>(int)' into 'void histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2>(xf::cv::Mat<0, 720, 2560, 1, 2>&, xf::cv::Mat<9, 720, 1280, 1, 2>&)' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<9, 720, 1280, 1, 2>::write<2, (void*)0>(int, ap_uint<24>)' into 'void histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2>(xf::cv::Mat<0, 720, 2560, 1, 2>&, xf::cv::Mat<9, 720, 1280, 1, 2>&)' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterOut<128, 9, 720, 1280, 1, 1, 2>::xfMat2Array(xf::cv::Mat<9, 720, 1280, 1, 2>&, ap_uint<128>*, int)' into 'void xf::cv::xfMat2Array<128, 9, 720, 1280, 1, 1>(xf::cv::Mat<9, 720, 1280, 1, 2>&, ap_uint<128>*, int)' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_utility.hpp:514:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'MMIterInLoop1'(/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:964:9) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:964:9)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'MMIterOutLoop2'(/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1332:9) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1332:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/../../../kernel.xml -> /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.38 seconds. CPU system time: 0.71 seconds. Elapsed time: 5.28 seconds; current allocated memory: 213.941 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 213.941 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top histoframe_accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.0.bc -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.49 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 226.309 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.1.bc -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.2.prechk.bc -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 243.660 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.g.1.bc to /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.o.1.bc -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [HLS 200-805] An internal stream 'ldata' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1102) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'ldata' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1373) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterIn<128, 0, 720, 2560, 1, 2>::AxiStream2Mat' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1070:5), detected/extracted 3 process function(s): 
	 'entry_proc3'
	 'xf::cv::MMIter<128, 0, 720, 2560, 1, 2>::last_blk_pxl_width'
	 'xf::cv::MMIterIn<128, 0, 720, 2560, 1, 2>::AxiStream2MatStream<2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterIn<128, 0, 720, 2560, 1, 2>::Axi2Mat' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1102:5), detected/extracted 4 process function(s): 
	 'xf::cv::MMIter<128, 0, 720, 2560, 1, 2>::addrbound'
	 'xf::cv::MMIterIn<128, 0, 720, 2560, 1, 2>::Axi2Mat_Block_entry35_proc'
	 'xf::cv::MMIterIn<128, 0, 720, 2560, 1, 2>::Axi2AxiStream'
	 'xf::cv::MMIterIn<128, 0, 720, 2560, 1, 2>::AxiStream2Mat'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<128, 9, 720, 1280, 1, 1, 2>::Mat2AxiStream' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1302:5), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'xf::cv::MMIter<128, 9, 720, 1280, 1, 2>::last_blk_pxl_width'
	 'xf::cv::MMIterOut<128, 9, 720, 1280, 1, 1, 2>::MatStream2AxiStream<2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<128, 9, 720, 1280, 1, 1, 2>::Mat2Axi' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1373:5), detected/extracted 5 process function(s): 
	 'entry_proc4'
	 'xf::cv::MMIter<128, 9, 720, 1280, 1, 2>::addrbound'
	 'xf::cv::MMIterOut<128, 9, 720, 1280, 1, 1, 2>::Mat2Axi_Block_entry24_proc'
	 'xf::cv::MMIterOut<128, 9, 720, 1280, 1, 1, 2>::Mat2AxiStream'
	 'xf::cv::MMIterOut<128, 9, 720, 1280, 1, 1, 2>::AxiStream2Axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'histoframe_accel' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp:53:2), detected/extracted 5 process function(s): 
	 'entry_proc5'
	 'Block_entry1_proc'
	 'xf::cv::Array2xfMat<128, 0, 720, 2560, 1>'
	 'histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2>'
	 'xf::cv::xfMat2Array<128, 9, 720, 1280, 1, 1>'.
Command           transform done; 0.15 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.o.1.tmp.bc -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1284:26) in function 'xf::cv::MMIterOut<128, 9, 720, 1280, 1, 1, 2>::MatStream2AxiStream<2>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1025:25) to (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1032:13) in function 'xf::cv::MMIterIn<128, 0, 720, 2560, 1, 2>::AxiStream2MatStream<2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1023:40) to (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1044:17) in function 'xf::cv::MMIterIn<128, 0, 720, 2560, 1, 2>::AxiStream2MatStream<2>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 281.102 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.o.2.bc -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'MMIterOutRow' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1247:46) in function 'xf::cv::MMIterOut<128, 9, 720, 1280, 1, 1, 2>::MatStream2AxiStream<2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp:23:17) in function 'histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2>'.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process AxiStream2MatStream<2> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process Axi2AxiStream has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process MatStream2AxiStream<2> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process Array2xfMat<128, 0, 720, 2560, 1> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command           transform done; 0.19 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.19 seconds; current allocated memory: 539.742 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.03 sec.
Command       elaborate done; 14.64 sec.
Execute       ap_eval exec zip -j /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'histoframe_accel' ...
Execute         ap_set_top_model histoframe_accel 
WARNING: [SYN 201-103] Legalizing function name 'addrbound.1' to 'addrbound_1'.
WARNING: [SYN 201-103] Legalizing function name 'last_blk_pxl_width.1' to 'last_blk_pxl_width_1'.
WARNING: [SYN 201-103] Legalizing function name 'AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow' to 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow'.
WARNING: [SYN 201-103] Legalizing function name 'AxiStream2MatStream<2>' to 'AxiStream2MatStream_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'Array2xfMat<128, 0, 720, 2560, 1>' to 'Array2xfMat_128_0_720_2560_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2>' to 'histoframe_0_9_720_2560_720_1280_1_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol' to 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'.
WARNING: [SYN 201-103] Legalizing function name 'MatStream2AxiStream<2>' to 'MatStream2AxiStream_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2Array<128, 9, 720, 1280, 1, 1>' to 'xfMat2Array_128_9_720_1280_1_1_s'.
Execute         get_model_list histoframe_accel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model histoframe_accel 
Execute         preproc_iomode -model xfMat2Array<128, 9, 720, 1280, 1, 1> 
Execute         preproc_iomode -model Mat2Axi 
Execute         preproc_iomode -model AxiStream2Axi 
Execute         preproc_iomode -model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         preproc_iomode -model Mat2AxiStream 
Execute         preproc_iomode -model MatStream2AxiStream<2> 
Execute         preproc_iomode -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         preproc_iomode -model last_blk_pxl_width 
Execute         preproc_iomode -model entry_proc 
Execute         preproc_iomode -model Mat2Axi_Block_entry24_proc 
Execute         preproc_iomode -model addrbound 
Execute         preproc_iomode -model entry_proc4 
Execute         preproc_iomode -model histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2> 
Execute         preproc_iomode -model histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 
Execute         preproc_iomode -model Array2xfMat<128, 0, 720, 2560, 1> 
Execute         preproc_iomode -model Axi2Mat 
Execute         preproc_iomode -model AxiStream2Mat 
Execute         preproc_iomode -model AxiStream2MatStream<2> 
Execute         preproc_iomode -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute         preproc_iomode -model last_blk_pxl_width.1 
Execute         preproc_iomode -model entry_proc3 
Execute         preproc_iomode -model Axi2AxiStream 
Execute         preproc_iomode -model Axi2AxiStream_Pipeline_MMIterInLoop1 
Execute         preproc_iomode -model Axi2Mat_Block_entry35_proc 
Execute         preproc_iomode -model addrbound.1 
Execute         preproc_iomode -model Block_entry1_proc 
Execute         preproc_iomode -model entry_proc5 
Execute         get_model_list histoframe_accel -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc5 Block_entry1_proc addrbound.1 Axi2Mat_Block_entry35_proc Axi2AxiStream_Pipeline_MMIterInLoop1 Axi2AxiStream entry_proc3 last_blk_pxl_width.1 AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow AxiStream2MatStream<2> AxiStream2Mat Axi2Mat {Array2xfMat<128, 0, 720, 2560, 1>} histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 {histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2>} entry_proc4 addrbound Mat2Axi_Block_entry24_proc entry_proc last_blk_pxl_width MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream<2> Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi {xfMat2Array<128, 9, 720, 1280, 1, 1>} histoframe_accel
INFO-FLOW: Configuring Module : entry_proc5 ...
Execute         set_default_model entry_proc5 
Execute         apply_spec_resource_limit entry_proc5 
INFO-FLOW: Configuring Module : Block_entry1_proc ...
Execute         set_default_model Block_entry1_proc 
Execute         apply_spec_resource_limit Block_entry1_proc 
INFO-FLOW: Configuring Module : addrbound.1 ...
Execute         set_default_model addrbound.1 
Execute         apply_spec_resource_limit addrbound.1 
INFO-FLOW: Configuring Module : Axi2Mat_Block_entry35_proc ...
Execute         set_default_model Axi2Mat_Block_entry35_proc 
Execute         apply_spec_resource_limit Axi2Mat_Block_entry35_proc 
INFO-FLOW: Configuring Module : Axi2AxiStream_Pipeline_MMIterInLoop1 ...
Execute         set_default_model Axi2AxiStream_Pipeline_MMIterInLoop1 
Execute         apply_spec_resource_limit Axi2AxiStream_Pipeline_MMIterInLoop1 
INFO-FLOW: Configuring Module : Axi2AxiStream ...
Execute         set_default_model Axi2AxiStream 
Execute         apply_spec_resource_limit Axi2AxiStream 
INFO-FLOW: Configuring Module : entry_proc3 ...
Execute         set_default_model entry_proc3 
Execute         apply_spec_resource_limit entry_proc3 
INFO-FLOW: Configuring Module : last_blk_pxl_width.1 ...
Execute         set_default_model last_blk_pxl_width.1 
Execute         apply_spec_resource_limit last_blk_pxl_width.1 
INFO-FLOW: Configuring Module : AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow ...
Execute         set_default_model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute         apply_spec_resource_limit AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
INFO-FLOW: Configuring Module : AxiStream2MatStream<2> ...
Execute         set_default_model AxiStream2MatStream<2> 
Execute         apply_spec_resource_limit AxiStream2MatStream<2> 
INFO-FLOW: Configuring Module : AxiStream2Mat ...
Execute         set_default_model AxiStream2Mat 
Execute         apply_spec_resource_limit AxiStream2Mat 
INFO-FLOW: Configuring Module : Axi2Mat ...
Execute         set_default_model Axi2Mat 
Execute         apply_spec_resource_limit Axi2Mat 
INFO-FLOW: Configuring Module : Array2xfMat<128, 0, 720, 2560, 1> ...
Execute         set_default_model Array2xfMat<128, 0, 720, 2560, 1> 
Execute         apply_spec_resource_limit Array2xfMat<128, 0, 720, 2560, 1> 
INFO-FLOW: Configuring Module : histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 ...
Execute         set_default_model histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 
Execute         apply_spec_resource_limit histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 
INFO-FLOW: Configuring Module : histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2> ...
Execute         set_default_model histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2> 
Execute         apply_spec_resource_limit histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2> 
INFO-FLOW: Configuring Module : entry_proc4 ...
Execute         set_default_model entry_proc4 
Execute         apply_spec_resource_limit entry_proc4 
INFO-FLOW: Configuring Module : addrbound ...
Execute         set_default_model addrbound 
Execute         apply_spec_resource_limit addrbound 
INFO-FLOW: Configuring Module : Mat2Axi_Block_entry24_proc ...
Execute         set_default_model Mat2Axi_Block_entry24_proc 
Execute         apply_spec_resource_limit Mat2Axi_Block_entry24_proc 
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : last_blk_pxl_width ...
Execute         set_default_model last_blk_pxl_width 
Execute         apply_spec_resource_limit last_blk_pxl_width 
INFO-FLOW: Configuring Module : MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol ...
Execute         set_default_model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         apply_spec_resource_limit MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
INFO-FLOW: Configuring Module : MatStream2AxiStream<2> ...
Execute         set_default_model MatStream2AxiStream<2> 
Execute         apply_spec_resource_limit MatStream2AxiStream<2> 
INFO-FLOW: Configuring Module : Mat2AxiStream ...
Execute         set_default_model Mat2AxiStream 
Execute         apply_spec_resource_limit Mat2AxiStream 
INFO-FLOW: Configuring Module : AxiStream2Axi_Pipeline_MMIterOutLoop2 ...
Execute         set_default_model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         apply_spec_resource_limit AxiStream2Axi_Pipeline_MMIterOutLoop2 
INFO-FLOW: Configuring Module : AxiStream2Axi ...
Execute         set_default_model AxiStream2Axi 
Execute         apply_spec_resource_limit AxiStream2Axi 
INFO-FLOW: Configuring Module : Mat2Axi ...
Execute         set_default_model Mat2Axi 
Execute         apply_spec_resource_limit Mat2Axi 
INFO-FLOW: Configuring Module : xfMat2Array<128, 9, 720, 1280, 1, 1> ...
Execute         set_default_model xfMat2Array<128, 9, 720, 1280, 1, 1> 
Execute         apply_spec_resource_limit xfMat2Array<128, 9, 720, 1280, 1, 1> 
INFO-FLOW: Configuring Module : histoframe_accel ...
Execute         set_default_model histoframe_accel 
Execute         apply_spec_resource_limit histoframe_accel 
INFO-FLOW: Model list for preprocess: entry_proc5 Block_entry1_proc addrbound.1 Axi2Mat_Block_entry35_proc Axi2AxiStream_Pipeline_MMIterInLoop1 Axi2AxiStream entry_proc3 last_blk_pxl_width.1 AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow AxiStream2MatStream<2> AxiStream2Mat Axi2Mat {Array2xfMat<128, 0, 720, 2560, 1>} histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 {histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2>} entry_proc4 addrbound Mat2Axi_Block_entry24_proc entry_proc last_blk_pxl_width MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream<2> Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi {xfMat2Array<128, 9, 720, 1280, 1, 1>} histoframe_accel
INFO-FLOW: Preprocessing Module: entry_proc5 ...
Execute         set_default_model entry_proc5 
Execute         cdfg_preprocess -model entry_proc5 
Execute         rtl_gen_preprocess entry_proc5 
INFO-FLOW: Preprocessing Module: Block_entry1_proc ...
Execute         set_default_model Block_entry1_proc 
Execute         cdfg_preprocess -model Block_entry1_proc 
Execute         rtl_gen_preprocess Block_entry1_proc 
INFO-FLOW: Preprocessing Module: addrbound.1 ...
Execute         set_default_model addrbound.1 
Execute         cdfg_preprocess -model addrbound.1 
Execute         rtl_gen_preprocess addrbound.1 
INFO-FLOW: Preprocessing Module: Axi2Mat_Block_entry35_proc ...
Execute         set_default_model Axi2Mat_Block_entry35_proc 
Execute         cdfg_preprocess -model Axi2Mat_Block_entry35_proc 
Execute         rtl_gen_preprocess Axi2Mat_Block_entry35_proc 
INFO-FLOW: Preprocessing Module: Axi2AxiStream_Pipeline_MMIterInLoop1 ...
Execute         set_default_model Axi2AxiStream_Pipeline_MMIterInLoop1 
Execute         cdfg_preprocess -model Axi2AxiStream_Pipeline_MMIterInLoop1 
Execute         rtl_gen_preprocess Axi2AxiStream_Pipeline_MMIterInLoop1 
INFO-FLOW: Preprocessing Module: Axi2AxiStream ...
Execute         set_default_model Axi2AxiStream 
Execute         cdfg_preprocess -model Axi2AxiStream 
Execute         rtl_gen_preprocess Axi2AxiStream 
INFO-FLOW: Preprocessing Module: entry_proc3 ...
Execute         set_default_model entry_proc3 
Execute         cdfg_preprocess -model entry_proc3 
Execute         rtl_gen_preprocess entry_proc3 
INFO-FLOW: Preprocessing Module: last_blk_pxl_width.1 ...
Execute         set_default_model last_blk_pxl_width.1 
Execute         cdfg_preprocess -model last_blk_pxl_width.1 
Execute         rtl_gen_preprocess last_blk_pxl_width.1 
INFO-FLOW: Preprocessing Module: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow ...
Execute         set_default_model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute         cdfg_preprocess -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute         rtl_gen_preprocess AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
INFO-FLOW: Preprocessing Module: AxiStream2MatStream<2> ...
Execute         set_default_model AxiStream2MatStream<2> 
Execute         cdfg_preprocess -model AxiStream2MatStream<2> 
Execute         rtl_gen_preprocess AxiStream2MatStream<2> 
INFO-FLOW: Preprocessing Module: AxiStream2Mat ...
Execute         set_default_model AxiStream2Mat 
Execute         cdfg_preprocess -model AxiStream2Mat 
Execute         rtl_gen_preprocess AxiStream2Mat 
INFO-FLOW: Preprocessing Module: Axi2Mat ...
Execute         set_default_model Axi2Mat 
Execute         cdfg_preprocess -model Axi2Mat 
Execute         rtl_gen_preprocess Axi2Mat 
INFO-FLOW: Preprocessing Module: Array2xfMat<128, 0, 720, 2560, 1> ...
Execute         set_default_model Array2xfMat<128, 0, 720, 2560, 1> 
Execute         cdfg_preprocess -model Array2xfMat<128, 0, 720, 2560, 1> 
Execute         rtl_gen_preprocess Array2xfMat<128, 0, 720, 2560, 1> 
INFO-FLOW: Preprocessing Module: histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 ...
Execute         set_default_model histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 
Execute         cdfg_preprocess -model histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 
Execute         rtl_gen_preprocess histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 
INFO-FLOW: Preprocessing Module: histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2> ...
Execute         set_default_model histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2> 
Execute         cdfg_preprocess -model histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2> 
Execute         rtl_gen_preprocess histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2> 
INFO-FLOW: Preprocessing Module: entry_proc4 ...
Execute         set_default_model entry_proc4 
Execute         cdfg_preprocess -model entry_proc4 
Execute         rtl_gen_preprocess entry_proc4 
INFO-FLOW: Preprocessing Module: addrbound ...
Execute         set_default_model addrbound 
Execute         cdfg_preprocess -model addrbound 
Execute         rtl_gen_preprocess addrbound 
INFO-FLOW: Preprocessing Module: Mat2Axi_Block_entry24_proc ...
Execute         set_default_model Mat2Axi_Block_entry24_proc 
Execute         cdfg_preprocess -model Mat2Axi_Block_entry24_proc 
Execute         rtl_gen_preprocess Mat2Axi_Block_entry24_proc 
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: last_blk_pxl_width ...
Execute         set_default_model last_blk_pxl_width 
Execute         cdfg_preprocess -model last_blk_pxl_width 
Execute         rtl_gen_preprocess last_blk_pxl_width 
INFO-FLOW: Preprocessing Module: MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol ...
Execute         set_default_model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         cdfg_preprocess -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         rtl_gen_preprocess MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
INFO-FLOW: Preprocessing Module: MatStream2AxiStream<2> ...
Execute         set_default_model MatStream2AxiStream<2> 
Execute         cdfg_preprocess -model MatStream2AxiStream<2> 
Execute         rtl_gen_preprocess MatStream2AxiStream<2> 
INFO-FLOW: Preprocessing Module: Mat2AxiStream ...
Execute         set_default_model Mat2AxiStream 
Execute         cdfg_preprocess -model Mat2AxiStream 
Execute         rtl_gen_preprocess Mat2AxiStream 
INFO-FLOW: Preprocessing Module: AxiStream2Axi_Pipeline_MMIterOutLoop2 ...
Execute         set_default_model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         cdfg_preprocess -model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         rtl_gen_preprocess AxiStream2Axi_Pipeline_MMIterOutLoop2 
INFO-FLOW: Preprocessing Module: AxiStream2Axi ...
Execute         set_default_model AxiStream2Axi 
Execute         cdfg_preprocess -model AxiStream2Axi 
Execute         rtl_gen_preprocess AxiStream2Axi 
INFO-FLOW: Preprocessing Module: Mat2Axi ...
Execute         set_default_model Mat2Axi 
Execute         cdfg_preprocess -model Mat2Axi 
Execute         rtl_gen_preprocess Mat2Axi 
INFO-FLOW: Preprocessing Module: xfMat2Array<128, 9, 720, 1280, 1, 1> ...
Execute         set_default_model xfMat2Array<128, 9, 720, 1280, 1, 1> 
Execute         cdfg_preprocess -model xfMat2Array<128, 9, 720, 1280, 1, 1> 
Execute         rtl_gen_preprocess xfMat2Array<128, 9, 720, 1280, 1, 1> 
INFO-FLOW: Preprocessing Module: histoframe_accel ...
Execute         set_default_model histoframe_accel 
Execute         cdfg_preprocess -model histoframe_accel 
Execute         rtl_gen_preprocess histoframe_accel 
INFO-FLOW: Model list for synthesis: entry_proc5 Block_entry1_proc addrbound.1 Axi2Mat_Block_entry35_proc Axi2AxiStream_Pipeline_MMIterInLoop1 Axi2AxiStream entry_proc3 last_blk_pxl_width.1 AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow AxiStream2MatStream<2> AxiStream2Mat Axi2Mat {Array2xfMat<128, 0, 720, 2560, 1>} histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 {histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2>} entry_proc4 addrbound Mat2Axi_Block_entry24_proc entry_proc last_blk_pxl_width MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream<2> Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi {xfMat2Array<128, 9, 720, 1280, 1, 1>} histoframe_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc5 
Execute         schedule -model entry_proc5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 540.297 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc5.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc5.
Execute         set_default_model entry_proc5 
Execute         bind -model entry_proc5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 540.297 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc5.bind.adb -f 
INFO-FLOW: Finish binding entry_proc5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_entry1_proc 
Execute         schedule -model Block_entry1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 540.391 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Block_entry1_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Block_entry1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry1_proc.
Execute         set_default_model Block_entry1_proc 
Execute         bind -model Block_entry1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 540.461 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Block_entry1_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Block_entry1_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addrbound_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model addrbound.1 
Execute         schedule -model addrbound.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1494) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 541.438 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/addrbound_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/addrbound_1.sched.adb -f 
INFO-FLOW: Finish scheduling addrbound.1.
Execute         set_default_model addrbound.1 
Execute         bind -model addrbound.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 541.438 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/addrbound_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/addrbound_1.bind.adb -f 
INFO-FLOW: Finish binding addrbound.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat_Block_entry35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Axi2Mat_Block_entry35_proc 
Execute         schedule -model Axi2Mat_Block_entry35_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 541.438 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2Mat_Block_entry35_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2Mat_Block_entry35_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2Mat_Block_entry35_proc.
Execute         set_default_model Axi2Mat_Block_entry35_proc 
Execute         bind -model Axi2Mat_Block_entry35_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 541.438 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2Mat_Block_entry35_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2Mat_Block_entry35_proc.bind.adb -f 
INFO-FLOW: Finish binding Axi2Mat_Block_entry35_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2AxiStream_Pipeline_MMIterInLoop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Axi2AxiStream_Pipeline_MMIterInLoop1 
Execute         schedule -model Axi2AxiStream_Pipeline_MMIterInLoop1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterInLoop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MMIterInLoop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 541.859 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2AxiStream_Pipeline_MMIterInLoop1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2AxiStream_Pipeline_MMIterInLoop1.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2AxiStream_Pipeline_MMIterInLoop1.
Execute         set_default_model Axi2AxiStream_Pipeline_MMIterInLoop1 
Execute         bind -model Axi2AxiStream_Pipeline_MMIterInLoop1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 541.859 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2AxiStream_Pipeline_MMIterInLoop1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2AxiStream_Pipeline_MMIterInLoop1.bind.adb -f 
INFO-FLOW: Finish binding Axi2AxiStream_Pipeline_MMIterInLoop1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Axi2AxiStream 
Execute         schedule -model Axi2AxiStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 542.020 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2AxiStream.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2AxiStream.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2AxiStream.
Execute         set_default_model Axi2AxiStream 
Execute         bind -model Axi2AxiStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 542.020 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2AxiStream.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2AxiStream.bind.adb -f 
INFO-FLOW: Finish binding Axi2AxiStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc3 
Execute         schedule -model entry_proc3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 542.020 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc3.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc3.
Execute         set_default_model entry_proc3 
Execute         bind -model entry_proc3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 542.020 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc3.bind.adb -f 
INFO-FLOW: Finish binding entry_proc3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_blk_pxl_width_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model last_blk_pxl_width.1 
Execute         schedule -model last_blk_pxl_width.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 542.020 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/last_blk_pxl_width_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/last_blk_pxl_width_1.sched.adb -f 
INFO-FLOW: Finish scheduling last_blk_pxl_width.1.
Execute         set_default_model last_blk_pxl_width.1 
Execute         bind -model last_blk_pxl_width.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 542.020 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/last_blk_pxl_width_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/last_blk_pxl_width_1.bind.adb -f 
INFO-FLOW: Finish binding last_blk_pxl_width.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute         schedule -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterInLoopRow'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'MMIterInLoopRow'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 544.660 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow.
Execute         set_default_model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute         bind -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 544.660 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2MatStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AxiStream2MatStream<2> 
Execute         schedule -model AxiStream2MatStream<2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 544.660 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2MatStream_2_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2MatStream_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2MatStream<2>.
Execute         set_default_model AxiStream2MatStream<2> 
Execute         bind -model AxiStream2MatStream<2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 544.660 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2MatStream_2_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2MatStream_2_s.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2MatStream<2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AxiStream2Mat 
Execute         schedule -model AxiStream2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 544.660 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Mat.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2Mat.
Execute         set_default_model AxiStream2Mat 
Execute         bind -model AxiStream2Mat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 544.660 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Mat.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Mat.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Axi2Mat 
Execute         schedule -model Axi2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 544.660 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2Mat.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2Mat.
Execute         set_default_model Axi2Mat 
Execute         bind -model Axi2Mat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 544.660 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2Mat.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2Mat.bind.adb -f 
INFO-FLOW: Finish binding Axi2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat_128_0_720_2560_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Array2xfMat<128, 0, 720, 2560, 1> 
Execute         schedule -model Array2xfMat<128, 0, 720, 2560, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 544.742 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Array2xfMat_128_0_720_2560_1_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Array2xfMat_128_0_720_2560_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling Array2xfMat<128, 0, 720, 2560, 1>.
Execute         set_default_model Array2xfMat<128, 0, 720, 2560, 1> 
Execute         bind -model Array2xfMat<128, 0, 720, 2560, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 544.742 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Array2xfMat_128_0_720_2560_1_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Array2xfMat_128_0_720_2560_1_s.bind.adb -f 
INFO-FLOW: Finish binding Array2xfMat<128, 0, 720, 2560, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 
Execute         schedule -model histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1_VITIS_LOOP_28_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_26_1_VITIS_LOOP_28_2'
WARNING: [HLS 200-871] Estimated clock period (2.84181ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 0.89991ns, effective delay budget: 2.43309ns).
WARNING: [HLS 200-1016] The critical path in module 'histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2' consists of the following:	'load' operation ('j', /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp:28) on local variable 'j' [19]  (0 ns)
	'icmp' operation ('icmp_ln28', /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp:28) [22]  (0.991 ns)
	'select' operation ('select_ln23', /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp:23) [30]  (0.418 ns)
	'add' operation ('j', /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp:28) [45]  (1.01 ns)
	'store' operation ('j_write_ln28', /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp:28) of variable 'j', /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp:28 on local variable 'j' [47]  (0.427 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 545.145 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2.sched.adb -f 
INFO-FLOW: Finish scheduling histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2.
Execute         set_default_model histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 
Execute         bind -model histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 545.145 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2.bind.adb -f 
INFO-FLOW: Finish binding histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'histoframe_0_9_720_2560_720_1280_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2> 
Execute         schedule -model histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 545.387 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_0_9_720_2560_720_1280_1_2_2_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_0_9_720_2560_720_1280_1_2_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2>.
Execute         set_default_model histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2> 
Execute         bind -model histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 545.387 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_0_9_720_2560_720_1280_1_2_2_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_0_9_720_2560_720_1280_1_2_2_s.bind.adb -f 
INFO-FLOW: Finish binding histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc4 
Execute         schedule -model entry_proc4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 545.387 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc4.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc4.
Execute         set_default_model entry_proc4 
Execute         bind -model entry_proc4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 545.387 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc4.bind.adb -f 
INFO-FLOW: Finish binding entry_proc4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addrbound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model addrbound 
Execute         schedule -model addrbound 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1494) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 545.828 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/addrbound.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/addrbound.sched.adb -f 
INFO-FLOW: Finish scheduling addrbound.
Execute         set_default_model addrbound 
Execute         bind -model addrbound 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 545.828 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/addrbound.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/addrbound.bind.adb -f 
INFO-FLOW: Finish binding addrbound.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi_Block_entry24_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Mat2Axi_Block_entry24_proc 
Execute         schedule -model Mat2Axi_Block_entry24_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 545.828 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2Axi_Block_entry24_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2Axi_Block_entry24_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Axi_Block_entry24_proc.
Execute         set_default_model Mat2Axi_Block_entry24_proc 
Execute         bind -model Mat2Axi_Block_entry24_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 545.828 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2Axi_Block_entry24_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2Axi_Block_entry24_proc.bind.adb -f 
INFO-FLOW: Finish binding Mat2Axi_Block_entry24_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 545.828 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 545.828 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_blk_pxl_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model last_blk_pxl_width 
Execute         schedule -model last_blk_pxl_width 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 545.828 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/last_blk_pxl_width.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/last_blk_pxl_width.sched.adb -f 
INFO-FLOW: Finish scheduling last_blk_pxl_width.
Execute         set_default_model last_blk_pxl_width 
Execute         bind -model last_blk_pxl_width 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 545.828 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/last_blk_pxl_width.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/last_blk_pxl_width.bind.adb -f 
INFO-FLOW: Finish binding last_blk_pxl_width.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         schedule -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutRow_MMIterOutCol'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'MMIterOutRow_MMIterOutCol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 547.062 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.sched.adb -f 
INFO-FLOW: Finish scheduling MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol.
Execute         set_default_model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         bind -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 547.062 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.bind.adb -f 
INFO-FLOW: Finish binding MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatStream2AxiStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MatStream2AxiStream<2> 
Execute         schedule -model MatStream2AxiStream<2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=bound) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 547.203 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/MatStream2AxiStream_2_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/MatStream2AxiStream_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling MatStream2AxiStream<2>.
Execute         set_default_model MatStream2AxiStream<2> 
Execute         bind -model MatStream2AxiStream<2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 547.203 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/MatStream2AxiStream_2_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/MatStream2AxiStream_2_s.bind.adb -f 
INFO-FLOW: Finish binding MatStream2AxiStream<2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Mat2AxiStream 
Execute         schedule -model Mat2AxiStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 547.203 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2AxiStream.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2AxiStream.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AxiStream.
Execute         set_default_model Mat2AxiStream 
Execute         bind -model Mat2AxiStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 547.203 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2AxiStream.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2AxiStream.bind.adb -f 
INFO-FLOW: Finish binding Mat2AxiStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         schedule -model AxiStream2Axi_Pipeline_MMIterOutLoop2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutLoop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MMIterOutLoop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 547.676 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2Axi_Pipeline_MMIterOutLoop2.
Execute         set_default_model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         bind -model AxiStream2Axi_Pipeline_MMIterOutLoop2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 547.676 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2Axi_Pipeline_MMIterOutLoop2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AxiStream2Axi 
Execute         schedule -model AxiStream2Axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 547.949 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Axi.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Axi.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2Axi.
Execute         set_default_model AxiStream2Axi 
Execute         bind -model AxiStream2Axi 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 547.949 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Axi.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Axi.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2Axi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Mat2Axi 
Execute         schedule -model Mat2Axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO ldata (from Mat2AxiStream_U0 to AxiStream2Axi_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 547.949 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2Axi.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2Axi.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Axi.
Execute         set_default_model Mat2Axi 
Execute         bind -model Mat2Axi 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 547.949 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2Axi.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2Axi.bind.adb -f 
INFO-FLOW: Finish binding Mat2Axi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array_128_9_720_1280_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfMat2Array<128, 9, 720, 1280, 1, 1> 
Execute         schedule -model xfMat2Array<128, 9, 720, 1280, 1, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 547.949 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/xfMat2Array_128_9_720_1280_1_1_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/xfMat2Array_128_9_720_1280_1_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2Array<128, 9, 720, 1280, 1, 1>.
Execute         set_default_model xfMat2Array<128, 9, 720, 1280, 1, 1> 
Execute         bind -model xfMat2Array<128, 9, 720, 1280, 1, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 547.973 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/xfMat2Array_128_9_720_1280_1_1_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/xfMat2Array_128_9_720_1280_1_1_s.bind.adb -f 
INFO-FLOW: Finish binding xfMat2Array<128, 9, 720, 1280, 1, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'histoframe_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model histoframe_accel 
Execute         schedule -model histoframe_accel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_mat_rows_channel (from Block_entry1_proc_U0 to xfMat2Array_128_9_720_1280_1_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_mat_cols_channel (from Block_entry1_proc_U0 to xfMat2Array_128_9_720_1280_1_1_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 548.910 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.sched.adb -f 
INFO-FLOW: Finish scheduling histoframe_accel.
Execute         set_default_model histoframe_accel 
Execute         bind -model histoframe_accel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 548.910 MB.
Execute         syn_report -verbosereport -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         db_write -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.bind.adb -f 
INFO-FLOW: Finish binding histoframe_accel.
Execute         get_model_list histoframe_accel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess entry_proc5 
Execute         rtl_gen_preprocess Block_entry1_proc 
Execute         rtl_gen_preprocess addrbound.1 
Execute         rtl_gen_preprocess Axi2Mat_Block_entry35_proc 
Execute         rtl_gen_preprocess Axi2AxiStream_Pipeline_MMIterInLoop1 
Execute         rtl_gen_preprocess Axi2AxiStream 
Execute         rtl_gen_preprocess entry_proc3 
Execute         rtl_gen_preprocess last_blk_pxl_width.1 
Execute         rtl_gen_preprocess AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute         rtl_gen_preprocess AxiStream2MatStream<2> 
Execute         rtl_gen_preprocess AxiStream2Mat 
Execute         rtl_gen_preprocess Axi2Mat 
Execute         rtl_gen_preprocess Array2xfMat<128, 0, 720, 2560, 1> 
Execute         rtl_gen_preprocess histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 
Execute         rtl_gen_preprocess histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2> 
Execute         rtl_gen_preprocess entry_proc4 
Execute         rtl_gen_preprocess addrbound 
Execute         rtl_gen_preprocess Mat2Axi_Block_entry24_proc 
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess last_blk_pxl_width 
Execute         rtl_gen_preprocess MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         rtl_gen_preprocess MatStream2AxiStream<2> 
Execute         rtl_gen_preprocess Mat2AxiStream 
Execute         rtl_gen_preprocess AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         rtl_gen_preprocess AxiStream2Axi 
Execute         rtl_gen_preprocess Mat2Axi 
Execute         rtl_gen_preprocess xfMat2Array<128, 9, 720, 1280, 1, 1> 
Execute         rtl_gen_preprocess histoframe_accel 
INFO-FLOW: Model list for RTL generation: entry_proc5 Block_entry1_proc addrbound.1 Axi2Mat_Block_entry35_proc Axi2AxiStream_Pipeline_MMIterInLoop1 Axi2AxiStream entry_proc3 last_blk_pxl_width.1 AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow AxiStream2MatStream<2> AxiStream2Mat Axi2Mat {Array2xfMat<128, 0, 720, 2560, 1>} histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 {histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2>} entry_proc4 addrbound Mat2Axi_Block_entry24_proc entry_proc last_blk_pxl_width MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream<2> Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi {xfMat2Array<128, 9, 720, 1280, 1, 1>} histoframe_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc5 -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 548.910 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc5 -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_entry_proc5 
Execute         gen_rtl entry_proc5 -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_entry_proc5 
Execute         syn_report -csynth -model entry_proc5 -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/entry_proc5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model entry_proc5 -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/entry_proc5_csynth.xml 
Execute         syn_report -verbosereport -model entry_proc5 -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model entry_proc5 -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc5.adb 
Execute         db_write -model entry_proc5 -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc5 -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_entry1_proc -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Block_entry1_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 549.070 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_entry1_proc -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_Block_entry1_proc 
Execute         gen_rtl Block_entry1_proc -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_Block_entry1_proc 
Execute         syn_report -csynth -model Block_entry1_proc -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/Block_entry1_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model Block_entry1_proc -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/Block_entry1_proc_csynth.xml 
Execute         syn_report -verbosereport -model Block_entry1_proc -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Block_entry1_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model Block_entry1_proc -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Block_entry1_proc.adb 
Execute         db_write -model Block_entry1_proc -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_entry1_proc -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Block_entry1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addrbound_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model addrbound.1 -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/addrbound_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'addrbound_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 549.617 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl addrbound.1 -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_addrbound_1 
Execute         gen_rtl addrbound.1 -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_addrbound_1 
Execute         syn_report -csynth -model addrbound.1 -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/addrbound_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model addrbound.1 -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/addrbound_1_csynth.xml 
Execute         syn_report -verbosereport -model addrbound.1 -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/addrbound_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model addrbound.1 -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/addrbound_1.adb 
Execute         db_write -model addrbound.1 -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info addrbound.1 -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/addrbound_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat_Block_entry35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Axi2Mat_Block_entry35_proc -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2Mat_Block_entry35_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat_Block_entry35_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 550.148 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Axi2Mat_Block_entry35_proc -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_Axi2Mat_Block_entry35_proc 
Execute         gen_rtl Axi2Mat_Block_entry35_proc -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_Axi2Mat_Block_entry35_proc 
Execute         syn_report -csynth -model Axi2Mat_Block_entry35_proc -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/Axi2Mat_Block_entry35_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model Axi2Mat_Block_entry35_proc -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/Axi2Mat_Block_entry35_proc_csynth.xml 
Execute         syn_report -verbosereport -model Axi2Mat_Block_entry35_proc -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2Mat_Block_entry35_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model Axi2Mat_Block_entry35_proc -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2Mat_Block_entry35_proc.adb 
Execute         db_write -model Axi2Mat_Block_entry35_proc -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Axi2Mat_Block_entry35_proc -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2Mat_Block_entry35_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2AxiStream_Pipeline_MMIterInLoop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Axi2AxiStream_Pipeline_MMIterInLoop1 -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2AxiStream_Pipeline_MMIterInLoop1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Axi2AxiStream_Pipeline_MMIterInLoop1' pipeline 'MMIterInLoop1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_MMIterInLoop1/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_MMIterInLoop1/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_MMIterInLoop1/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_MMIterInLoop1/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_MMIterInLoop1/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_MMIterInLoop1/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_MMIterInLoop1/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_MMIterInLoop1/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_MMIterInLoop1/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_MMIterInLoop1/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_MMIterInLoop1/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_MMIterInLoop1/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2AxiStream_Pipeline_MMIterInLoop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 550.746 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Axi2AxiStream_Pipeline_MMIterInLoop1 -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_Axi2AxiStream_Pipeline_MMIterInLoop1 
Execute         gen_rtl Axi2AxiStream_Pipeline_MMIterInLoop1 -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_Axi2AxiStream_Pipeline_MMIterInLoop1 
Execute         syn_report -csynth -model Axi2AxiStream_Pipeline_MMIterInLoop1 -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/Axi2AxiStream_Pipeline_MMIterInLoop1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model Axi2AxiStream_Pipeline_MMIterInLoop1 -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/Axi2AxiStream_Pipeline_MMIterInLoop1_csynth.xml 
Execute         syn_report -verbosereport -model Axi2AxiStream_Pipeline_MMIterInLoop1 -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2AxiStream_Pipeline_MMIterInLoop1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model Axi2AxiStream_Pipeline_MMIterInLoop1 -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2AxiStream_Pipeline_MMIterInLoop1.adb 
Execute         db_write -model Axi2AxiStream_Pipeline_MMIterInLoop1 -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Axi2AxiStream_Pipeline_MMIterInLoop1 -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2AxiStream_Pipeline_MMIterInLoop1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Axi2AxiStream -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2AxiStream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2AxiStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 552.355 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Axi2AxiStream -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_Axi2AxiStream 
Execute         gen_rtl Axi2AxiStream -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_Axi2AxiStream 
Execute         syn_report -csynth -model Axi2AxiStream -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/Axi2AxiStream_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model Axi2AxiStream -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/Axi2AxiStream_csynth.xml 
Execute         syn_report -verbosereport -model Axi2AxiStream -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2AxiStream.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model Axi2AxiStream -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2AxiStream.adb 
Execute         db_write -model Axi2AxiStream -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Axi2AxiStream -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2AxiStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc3 -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 553.082 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc3 -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_entry_proc3 
Execute         gen_rtl entry_proc3 -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_entry_proc3 
Execute         syn_report -csynth -model entry_proc3 -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/entry_proc3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model entry_proc3 -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/entry_proc3_csynth.xml 
Execute         syn_report -verbosereport -model entry_proc3 -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model entry_proc3 -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc3.adb 
Execute         db_write -model entry_proc3 -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc3 -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_blk_pxl_width_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model last_blk_pxl_width.1 -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/last_blk_pxl_width_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_blk_pxl_width_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 553.434 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl last_blk_pxl_width.1 -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_last_blk_pxl_width_1 
Execute         gen_rtl last_blk_pxl_width.1 -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_last_blk_pxl_width_1 
Execute         syn_report -csynth -model last_blk_pxl_width.1 -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/last_blk_pxl_width_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model last_blk_pxl_width.1 -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/last_blk_pxl_width_1_csynth.xml 
Execute         syn_report -verbosereport -model last_blk_pxl_width.1 -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/last_blk_pxl_width_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model last_blk_pxl_width.1 -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/last_blk_pxl_width_1.adb 
Execute         db_write -model last_blk_pxl_width.1 -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info last_blk_pxl_width.1 -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/last_blk_pxl_width_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' pipeline 'MMIterInLoopRow' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 554.547 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow 
Execute         gen_rtl AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow 
Execute         syn_report -csynth -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_csynth.xml 
Execute         syn_report -verbosereport -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         db_write -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.adb 
Execute         db_write -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2MatStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AxiStream2MatStream<2> -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2MatStream_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2MatStream_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 557.152 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AxiStream2MatStream<2> -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_AxiStream2MatStream_2_s 
Execute         gen_rtl AxiStream2MatStream<2> -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_AxiStream2MatStream_2_s 
Execute         syn_report -csynth -model AxiStream2MatStream<2> -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/AxiStream2MatStream_2_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model AxiStream2MatStream<2> -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/AxiStream2MatStream_2_s_csynth.xml 
Execute         syn_report -verbosereport -model AxiStream2MatStream<2> -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2MatStream_2_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model AxiStream2MatStream<2> -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2MatStream_2_s.adb 
Execute         db_write -model AxiStream2MatStream<2> -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AxiStream2MatStream<2> -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2MatStream_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AxiStream2Mat -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Mat'.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(histoframe_accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(histoframe_accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'last_blk_width_channel_U(histoframe_accel_fifo_w4_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 557.980 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AxiStream2Mat -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_AxiStream2Mat 
Execute         gen_rtl AxiStream2Mat -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_AxiStream2Mat 
Execute         syn_report -csynth -model AxiStream2Mat -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/AxiStream2Mat_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model AxiStream2Mat -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/AxiStream2Mat_csynth.xml 
Execute         syn_report -verbosereport -model AxiStream2Mat -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Mat.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model AxiStream2Mat -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Mat.adb 
Execute         db_write -model AxiStream2Mat -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AxiStream2Mat -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Axi2Mat -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2Mat.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat'.
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(histoframe_accel_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(histoframe_accel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(histoframe_accel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'axibound_V_U(histoframe_accel_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(histoframe_accel_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AxiStream2Mat_U0_U(histoframe_accel_start_for_AxiStream2Mat_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 559.176 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Axi2Mat -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_Axi2Mat 
Execute         gen_rtl Axi2Mat -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_Axi2Mat 
Execute         syn_report -csynth -model Axi2Mat -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/Axi2Mat_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model Axi2Mat -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/Axi2Mat_csynth.xml 
Execute         syn_report -verbosereport -model Axi2Mat -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2Mat.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -model Axi2Mat -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2Mat.adb 
Execute         db_write -model Axi2Mat -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Axi2Mat -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2Mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat_128_0_720_2560_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Array2xfMat<128, 0, 720, 2560, 1> -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Array2xfMat_128_0_720_2560_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat_128_0_720_2560_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 560.184 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Array2xfMat<128, 0, 720, 2560, 1> -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_Array2xfMat_128_0_720_2560_1_s 
Execute         gen_rtl Array2xfMat<128, 0, 720, 2560, 1> -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_Array2xfMat_128_0_720_2560_1_s 
Execute         syn_report -csynth -model Array2xfMat<128, 0, 720, 2560, 1> -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/Array2xfMat_128_0_720_2560_1_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model Array2xfMat<128, 0, 720, 2560, 1> -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/Array2xfMat_128_0_720_2560_1_s_csynth.xml 
Execute         syn_report -verbosereport -model Array2xfMat<128, 0, 720, 2560, 1> -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Array2xfMat_128_0_720_2560_1_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model Array2xfMat<128, 0, 720, 2560, 1> -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Array2xfMat_128_0_720_2560_1_s.adb 
Execute         db_write -model Array2xfMat<128, 0, 720, 2560, 1> -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Array2xfMat<128, 0, 720, 2560, 1> -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Array2xfMat_128_0_720_2560_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2' pipeline 'VITIS_LOOP_26_1_VITIS_LOOP_28_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 560.906 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 
Execute         gen_rtl histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 
Execute         syn_report -csynth -model histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_csynth.xml 
Execute         syn_report -verbosereport -model histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2.adb 
Execute         db_write -model histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'histoframe_0_9_720_2560_720_1280_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2> -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_0_9_720_2560_720_1280_1_2_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'histoframe_0_9_720_2560_720_1280_1_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 561.980 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2> -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_histoframe_0_9_720_2560_720_1280_1_2_2_s 
Execute         gen_rtl histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2> -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_histoframe_0_9_720_2560_720_1280_1_2_2_s 
Execute         syn_report -csynth -model histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2> -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/histoframe_0_9_720_2560_720_1280_1_2_2_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2> -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/histoframe_0_9_720_2560_720_1280_1_2_2_s_csynth.xml 
Execute         syn_report -verbosereport -model histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2> -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_0_9_720_2560_720_1280_1_2_2_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2> -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_0_9_720_2560_720_1280_1_2_2_s.adb 
Execute         db_write -model histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2> -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2> -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_0_9_720_2560_720_1280_1_2_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc4 -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 562.434 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc4 -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_entry_proc4 
Execute         gen_rtl entry_proc4 -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_entry_proc4 
Execute         syn_report -csynth -model entry_proc4 -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/entry_proc4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model entry_proc4 -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/entry_proc4_csynth.xml 
Execute         syn_report -verbosereport -model entry_proc4 -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model entry_proc4 -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc4.adb 
Execute         db_write -model entry_proc4 -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc4 -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addrbound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model addrbound -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/addrbound.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'addrbound'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 562.816 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl addrbound -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_addrbound 
Execute         gen_rtl addrbound -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_addrbound 
Execute         syn_report -csynth -model addrbound -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/addrbound_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model addrbound -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/addrbound_csynth.xml 
Execute         syn_report -verbosereport -model addrbound -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/addrbound.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model addrbound -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/addrbound.adb 
Execute         db_write -model addrbound -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info addrbound -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/addrbound 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi_Block_entry24_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Mat2Axi_Block_entry24_proc -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2Axi_Block_entry24_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi_Block_entry24_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 563.285 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Mat2Axi_Block_entry24_proc -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_Mat2Axi_Block_entry24_proc 
Execute         gen_rtl Mat2Axi_Block_entry24_proc -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_Mat2Axi_Block_entry24_proc 
Execute         syn_report -csynth -model Mat2Axi_Block_entry24_proc -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/Mat2Axi_Block_entry24_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model Mat2Axi_Block_entry24_proc -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/Mat2Axi_Block_entry24_proc_csynth.xml 
Execute         syn_report -verbosereport -model Mat2Axi_Block_entry24_proc -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2Axi_Block_entry24_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model Mat2Axi_Block_entry24_proc -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2Axi_Block_entry24_proc.adb 
Execute         db_write -model Mat2Axi_Block_entry24_proc -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Mat2Axi_Block_entry24_proc -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2Axi_Block_entry24_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 563.562 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_entry_proc 
Execute         syn_report -csynth -model entry_proc -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/entry_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model entry_proc -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/entry_proc_csynth.xml 
Execute         syn_report -verbosereport -model entry_proc -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model entry_proc -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_blk_pxl_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model last_blk_pxl_width -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/last_blk_pxl_width.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_blk_pxl_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 563.902 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl last_blk_pxl_width -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_last_blk_pxl_width 
Execute         gen_rtl last_blk_pxl_width -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_last_blk_pxl_width 
Execute         syn_report -csynth -model last_blk_pxl_width -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/last_blk_pxl_width_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model last_blk_pxl_width -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/last_blk_pxl_width_csynth.xml 
Execute         syn_report -verbosereport -model last_blk_pxl_width -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/last_blk_pxl_width.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model last_blk_pxl_width -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/last_blk_pxl_width.adb 
Execute         db_write -model last_blk_pxl_width -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info last_blk_pxl_width -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/last_blk_pxl_width 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' pipeline 'MMIterOutRow_MMIterOutCol' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 564.723 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         gen_rtl MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         syn_report -csynth -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_csynth.xml 
Execute         syn_report -verbosereport -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.adb 
Execute         db_write -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatStream2AxiStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MatStream2AxiStream<2> -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/MatStream2AxiStream_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatStream2AxiStream_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 566.430 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl MatStream2AxiStream<2> -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_MatStream2AxiStream_2_s 
Execute         gen_rtl MatStream2AxiStream<2> -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_MatStream2AxiStream_2_s 
Execute         syn_report -csynth -model MatStream2AxiStream<2> -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/MatStream2AxiStream_2_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model MatStream2AxiStream<2> -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/MatStream2AxiStream_2_s_csynth.xml 
Execute         syn_report -verbosereport -model MatStream2AxiStream<2> -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/MatStream2AxiStream_2_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model MatStream2AxiStream<2> -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/MatStream2AxiStream_2_s.adb 
Execute         db_write -model MatStream2AxiStream<2> -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MatStream2AxiStream<2> -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/MatStream2AxiStream_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Mat2AxiStream -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2AxiStream.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d3_S' is changed to 'fifo_w32_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w4_d2_S' is changed to 'fifo_w4_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AxiStream'.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(histoframe_accel_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(histoframe_accel_fifo_w32_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'last_blk_width_channel_U(histoframe_accel_fifo_w4_d2_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 567.363 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Mat2AxiStream -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_Mat2AxiStream 
Execute         gen_rtl Mat2AxiStream -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_Mat2AxiStream 
Execute         syn_report -csynth -model Mat2AxiStream -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/Mat2AxiStream_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model Mat2AxiStream -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/Mat2AxiStream_csynth.xml 
Execute         syn_report -verbosereport -model Mat2AxiStream -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2AxiStream.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model Mat2AxiStream -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2AxiStream.adb 
Execute         db_write -model Mat2AxiStream -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Mat2AxiStream -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2AxiStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AxiStream2Axi_Pipeline_MMIterOutLoop2 -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' pipeline 'MMIterOutLoop2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Axi_Pipeline_MMIterOutLoop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 568.160 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AxiStream2Axi_Pipeline_MMIterOutLoop2 -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         gen_rtl AxiStream2Axi_Pipeline_MMIterOutLoop2 -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         syn_report -csynth -model AxiStream2Axi_Pipeline_MMIterOutLoop2 -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/AxiStream2Axi_Pipeline_MMIterOutLoop2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model AxiStream2Axi_Pipeline_MMIterOutLoop2 -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/AxiStream2Axi_Pipeline_MMIterOutLoop2_csynth.xml 
Execute         syn_report -verbosereport -model AxiStream2Axi_Pipeline_MMIterOutLoop2 -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model AxiStream2Axi_Pipeline_MMIterOutLoop2 -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.adb 
Execute         db_write -model AxiStream2Axi_Pipeline_MMIterOutLoop2 -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AxiStream2Axi_Pipeline_MMIterOutLoop2 -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AxiStream2Axi -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Axi.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 569.855 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AxiStream2Axi -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_AxiStream2Axi 
Execute         gen_rtl AxiStream2Axi -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_AxiStream2Axi 
Execute         syn_report -csynth -model AxiStream2Axi -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/AxiStream2Axi_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model AxiStream2Axi -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/AxiStream2Axi_csynth.xml 
Execute         syn_report -verbosereport -model AxiStream2Axi -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Axi.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model AxiStream2Axi -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Axi.adb 
Execute         db_write -model AxiStream2Axi -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AxiStream2Axi -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Axi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Mat2Axi -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2Axi.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d2_S' is changed to 'fifo_w128_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi'.
INFO: [RTMG 210-285] Implementing FIFO 'dout_c_U(histoframe_accel_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(histoframe_accel_fifo_w19_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'axibound_V_U(histoframe_accel_fifo_w19_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(histoframe_accel_fifo_w128_d2_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 571.203 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Mat2Axi -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_Mat2Axi 
Execute         gen_rtl Mat2Axi -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_Mat2Axi 
Execute         syn_report -csynth -model Mat2Axi -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/Mat2Axi_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model Mat2Axi -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/Mat2Axi_csynth.xml 
Execute         syn_report -verbosereport -model Mat2Axi -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2Axi.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model Mat2Axi -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2Axi.adb 
Execute         db_write -model Mat2Axi -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Mat2Axi -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2Axi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array_128_9_720_1280_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xfMat2Array<128, 9, 720, 1280, 1, 1> -top_prefix histoframe_accel_ -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/xfMat2Array_128_9_720_1280_1_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array_128_9_720_1280_1_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 572.211 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfMat2Array<128, 9, 720, 1280, 1, 1> -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel_xfMat2Array_128_9_720_1280_1_1_s 
Execute         gen_rtl xfMat2Array<128, 9, 720, 1280, 1, 1> -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel_xfMat2Array_128_9_720_1280_1_1_s 
Execute         syn_report -csynth -model xfMat2Array<128, 9, 720, 1280, 1, 1> -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/xfMat2Array_128_9_720_1280_1_1_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model xfMat2Array<128, 9, 720, 1280, 1, 1> -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/xfMat2Array_128_9_720_1280_1_1_s_csynth.xml 
Execute         syn_report -verbosereport -model xfMat2Array<128, 9, 720, 1280, 1, 1> -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/xfMat2Array_128_9_720_1280_1_1_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model xfMat2Array<128, 9, 720, 1280, 1, 1> -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/xfMat2Array_128_9_720_1280_1_1_s.adb 
Execute         db_write -model xfMat2Array<128, 9, 720, 1280, 1, 1> -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xfMat2Array<128, 9, 720, 1280, 1, 1> -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/xfMat2Array_128_9_720_1280_1_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'histoframe_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model histoframe_accel -top_prefix  -sub_prefix histoframe_accel_ -mg_file /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'histoframe_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'histoframe_accel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'histoframe_accel/dat_inp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'histoframe_accel/dat_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'histoframe_accel/rows_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'histoframe_accel/cols_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'histoframe_accel/rows_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'histoframe_accel/cols_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'histoframe_accel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dat_inp', 'dat_out', 'rows_in', 'cols_in', 'rows_out', 'cols_out' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d4_S' is changed to 'fifo_w32_d4_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'histoframe_accel'.
INFO: [RTMG 210-285] Implementing FIFO 'dat_out_c_U(histoframe_accel_fifo_w64_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_mat_rows_channel_U(histoframe_accel_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_mat_cols_channel_U(histoframe_accel_fifo_w32_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_rows_c9_channel_U(histoframe_accel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_cols_c10_channel_U(histoframe_accel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_data_U(histoframe_accel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_rows_c_U(histoframe_accel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_cols_c_U(histoframe_accel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_mat_data_U(histoframe_accel_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_histoframe_0_9_720_2560_720_1280_1_2_2_U0_U(histoframe_accel_start_for_histoframe_0_9_720_2560_720_1280_1_2_2_U0)' using Shift Registers.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 574.289 MB.
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl histoframe_accel -istop -style xilinx -f -lang vhdl -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/vhdl/histoframe_accel 
Execute         gen_rtl histoframe_accel -istop -style xilinx -f -lang vlog -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/verilog/histoframe_accel 
Execute         syn_report -csynth -model histoframe_accel -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/histoframe_accel_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model histoframe_accel -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/histoframe_accel_csynth.xml 
Execute         syn_report -verbosereport -model histoframe_accel -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.15 sec.
Execute         db_write -model histoframe_accel -f -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.adb 
Execute         db_write -model histoframe_accel -bindview -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info histoframe_accel -p /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel 
Execute         export_constraint_db -f -tool general -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.constraint.tcl 
Execute         syn_report -designview -model histoframe_accel -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.design.xml 
Command         syn_report done; 0.22 sec.
Execute         syn_report -csynthDesign -model histoframe_accel -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model histoframe_accel -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model histoframe_accel -o /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.protoinst 
Execute         sc_get_clocks histoframe_accel 
Execute         sc_get_portdomain histoframe_accel 
INFO-FLOW: Model list for RTL component generation: entry_proc5 Block_entry1_proc addrbound.1 Axi2Mat_Block_entry35_proc Axi2AxiStream_Pipeline_MMIterInLoop1 Axi2AxiStream entry_proc3 last_blk_pxl_width.1 AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow AxiStream2MatStream<2> AxiStream2Mat Axi2Mat {Array2xfMat<128, 0, 720, 2560, 1>} histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 {histoframe<0, 9, 720, 2560, 720, 1280, 1, 2, 2>} entry_proc4 addrbound Mat2Axi_Block_entry24_proc entry_proc last_blk_pxl_width MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream<2> Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi {xfMat2Array<128, 9, 720, 1280, 1, 1>} histoframe_accel
INFO-FLOW: Handling components in module [entry_proc5] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc5.compgen.tcl 
INFO-FLOW: Handling components in module [Block_entry1_proc] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Block_entry1_proc.compgen.tcl 
INFO-FLOW: Handling components in module [addrbound_1] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/addrbound_1.compgen.tcl 
INFO-FLOW: Found component histoframe_accel_mul_mul_16ns_16ns_22_4_1.
INFO-FLOW: Append model histoframe_accel_mul_mul_16ns_16ns_22_4_1
INFO-FLOW: Handling components in module [Axi2Mat_Block_entry35_proc] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2Mat_Block_entry35_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Axi2AxiStream_Pipeline_MMIterInLoop1] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2AxiStream_Pipeline_MMIterInLoop1.compgen.tcl 
INFO-FLOW: Found component histoframe_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model histoframe_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Axi2AxiStream] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2AxiStream.compgen.tcl 
INFO-FLOW: Handling components in module [entry_proc3] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc3.compgen.tcl 
INFO-FLOW: Handling components in module [last_blk_pxl_width_1] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/last_blk_pxl_width_1.compgen.tcl 
INFO-FLOW: Handling components in module [AxiStream2MatStream_2_Pipeline_MMIterInLoopRow] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.compgen.tcl 
INFO-FLOW: Found component histoframe_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model histoframe_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AxiStream2MatStream_2_s] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2MatStream_2_s.compgen.tcl 
INFO-FLOW: Found component histoframe_accel_mul_32s_32s_32_2_1.
INFO-FLOW: Append model histoframe_accel_mul_32s_32s_32_2_1
INFO-FLOW: Handling components in module [AxiStream2Mat] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Mat.compgen.tcl 
INFO-FLOW: Found component histoframe_accel_fifo_w32_d3_S.
INFO-FLOW: Append model histoframe_accel_fifo_w32_d3_S
INFO-FLOW: Found component histoframe_accel_fifo_w32_d3_S.
INFO-FLOW: Append model histoframe_accel_fifo_w32_d3_S
INFO-FLOW: Found component histoframe_accel_fifo_w4_d2_S.
INFO-FLOW: Append model histoframe_accel_fifo_w4_d2_S
INFO-FLOW: Handling components in module [Axi2Mat] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2Mat.compgen.tcl 
INFO-FLOW: Found component histoframe_accel_fifo_w18_d2_S.
INFO-FLOW: Append model histoframe_accel_fifo_w18_d2_S
INFO-FLOW: Found component histoframe_accel_fifo_w32_d4_S.
INFO-FLOW: Append model histoframe_accel_fifo_w32_d4_S
INFO-FLOW: Found component histoframe_accel_fifo_w32_d4_S.
INFO-FLOW: Append model histoframe_accel_fifo_w32_d4_S
INFO-FLOW: Found component histoframe_accel_fifo_w18_d2_S.
INFO-FLOW: Append model histoframe_accel_fifo_w18_d2_S
INFO-FLOW: Found component histoframe_accel_fifo_w128_d2_S.
INFO-FLOW: Append model histoframe_accel_fifo_w128_d2_S
INFO-FLOW: Found component histoframe_accel_start_for_AxiStream2Mat_U0.
INFO-FLOW: Append model histoframe_accel_start_for_AxiStream2Mat_U0
INFO-FLOW: Handling components in module [Array2xfMat_128_0_720_2560_1_s] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Array2xfMat_128_0_720_2560_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2.compgen.tcl 
INFO-FLOW: Found component histoframe_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model histoframe_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [histoframe_0_9_720_2560_720_1280_1_2_2_s] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_0_9_720_2560_720_1280_1_2_2_s.compgen.tcl 
INFO-FLOW: Found component histoframe_accel_mul_32ns_32ns_64_2_1.
INFO-FLOW: Append model histoframe_accel_mul_32ns_32ns_64_2_1
INFO-FLOW: Handling components in module [entry_proc4] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc4.compgen.tcl 
INFO-FLOW: Handling components in module [addrbound] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/addrbound.compgen.tcl 
INFO-FLOW: Found component histoframe_accel_mul_mul_16ns_16ns_26_4_1.
INFO-FLOW: Append model histoframe_accel_mul_mul_16ns_16ns_26_4_1
INFO-FLOW: Handling components in module [Mat2Axi_Block_entry24_proc] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2Axi_Block_entry24_proc.compgen.tcl 
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [last_blk_pxl_width] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/last_blk_pxl_width.compgen.tcl 
INFO-FLOW: Handling components in module [MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.compgen.tcl 
INFO-FLOW: Found component histoframe_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model histoframe_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MatStream2AxiStream_2_s] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/MatStream2AxiStream_2_s.compgen.tcl 
INFO-FLOW: Found component histoframe_accel_mul_mul_16ns_16ns_32_4_1.
INFO-FLOW: Append model histoframe_accel_mul_mul_16ns_16ns_32_4_1
INFO-FLOW: Handling components in module [Mat2AxiStream] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2AxiStream.compgen.tcl 
INFO-FLOW: Found component histoframe_accel_fifo_w16_d3_S.
INFO-FLOW: Append model histoframe_accel_fifo_w16_d3_S
INFO-FLOW: Found component histoframe_accel_fifo_w32_d3_S_x.
INFO-FLOW: Append model histoframe_accel_fifo_w32_d3_S_x
INFO-FLOW: Found component histoframe_accel_fifo_w4_d2_S_x.
INFO-FLOW: Append model histoframe_accel_fifo_w4_d2_S_x
INFO-FLOW: Handling components in module [AxiStream2Axi_Pipeline_MMIterOutLoop2] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.compgen.tcl 
INFO-FLOW: Found component histoframe_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model histoframe_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AxiStream2Axi] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Axi.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2Axi] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2Axi.compgen.tcl 
INFO-FLOW: Found component histoframe_accel_fifo_w64_d4_S.
INFO-FLOW: Append model histoframe_accel_fifo_w64_d4_S
INFO-FLOW: Found component histoframe_accel_fifo_w19_d2_S.
INFO-FLOW: Append model histoframe_accel_fifo_w19_d2_S
INFO-FLOW: Found component histoframe_accel_fifo_w19_d2_S.
INFO-FLOW: Append model histoframe_accel_fifo_w19_d2_S
INFO-FLOW: Found component histoframe_accel_fifo_w128_d2_S_x.
INFO-FLOW: Append model histoframe_accel_fifo_w128_d2_S_x
INFO-FLOW: Handling components in module [xfMat2Array_128_9_720_1280_1_1_s] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/xfMat2Array_128_9_720_1280_1_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [histoframe_accel] ... 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.compgen.tcl 
INFO-FLOW: Found component histoframe_accel_fifo_w64_d5_S.
INFO-FLOW: Append model histoframe_accel_fifo_w64_d5_S
INFO-FLOW: Found component histoframe_accel_fifo_w32_d4_S_x.
INFO-FLOW: Append model histoframe_accel_fifo_w32_d4_S_x
INFO-FLOW: Found component histoframe_accel_fifo_w32_d4_S_x.
INFO-FLOW: Append model histoframe_accel_fifo_w32_d4_S_x
INFO-FLOW: Found component histoframe_accel_fifo_w32_d2_S.
INFO-FLOW: Append model histoframe_accel_fifo_w32_d2_S
INFO-FLOW: Found component histoframe_accel_fifo_w32_d2_S.
INFO-FLOW: Append model histoframe_accel_fifo_w32_d2_S
INFO-FLOW: Found component histoframe_accel_fifo_w8_d2_S.
INFO-FLOW: Append model histoframe_accel_fifo_w8_d2_S
INFO-FLOW: Found component histoframe_accel_fifo_w32_d2_S.
INFO-FLOW: Append model histoframe_accel_fifo_w32_d2_S
INFO-FLOW: Found component histoframe_accel_fifo_w32_d2_S.
INFO-FLOW: Append model histoframe_accel_fifo_w32_d2_S
INFO-FLOW: Found component histoframe_accel_fifo_w24_d2_S.
INFO-FLOW: Append model histoframe_accel_fifo_w24_d2_S
INFO-FLOW: Found component histoframe_accel_start_for_histoframe_0_9_720_2560_720_1280_1_2_2_U0.
INFO-FLOW: Append model histoframe_accel_start_for_histoframe_0_9_720_2560_720_1280_1_2_2_U0
INFO-FLOW: Found component histoframe_accel_gmem1_m_axi.
INFO-FLOW: Append model histoframe_accel_gmem1_m_axi
INFO-FLOW: Found component histoframe_accel_gmem2_m_axi.
INFO-FLOW: Append model histoframe_accel_gmem2_m_axi
INFO-FLOW: Found component histoframe_accel_control_s_axi.
INFO-FLOW: Append model histoframe_accel_control_s_axi
INFO-FLOW: Append model entry_proc5
INFO-FLOW: Append model Block_entry1_proc
INFO-FLOW: Append model addrbound_1
INFO-FLOW: Append model Axi2Mat_Block_entry35_proc
INFO-FLOW: Append model Axi2AxiStream_Pipeline_MMIterInLoop1
INFO-FLOW: Append model Axi2AxiStream
INFO-FLOW: Append model entry_proc3
INFO-FLOW: Append model last_blk_pxl_width_1
INFO-FLOW: Append model AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
INFO-FLOW: Append model AxiStream2MatStream_2_s
INFO-FLOW: Append model AxiStream2Mat
INFO-FLOW: Append model Axi2Mat
INFO-FLOW: Append model Array2xfMat_128_0_720_2560_1_s
INFO-FLOW: Append model histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2
INFO-FLOW: Append model histoframe_0_9_720_2560_720_1280_1_2_2_s
INFO-FLOW: Append model entry_proc4
INFO-FLOW: Append model addrbound
INFO-FLOW: Append model Mat2Axi_Block_entry24_proc
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model last_blk_pxl_width
INFO-FLOW: Append model MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
INFO-FLOW: Append model MatStream2AxiStream_2_s
INFO-FLOW: Append model Mat2AxiStream
INFO-FLOW: Append model AxiStream2Axi_Pipeline_MMIterOutLoop2
INFO-FLOW: Append model AxiStream2Axi
INFO-FLOW: Append model Mat2Axi
INFO-FLOW: Append model xfMat2Array_128_9_720_1280_1_1_s
INFO-FLOW: Append model histoframe_accel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: histoframe_accel_mul_mul_16ns_16ns_22_4_1 histoframe_accel_flow_control_loop_pipe_sequential_init histoframe_accel_flow_control_loop_pipe_sequential_init histoframe_accel_mul_32s_32s_32_2_1 histoframe_accel_fifo_w32_d3_S histoframe_accel_fifo_w32_d3_S histoframe_accel_fifo_w4_d2_S histoframe_accel_fifo_w18_d2_S histoframe_accel_fifo_w32_d4_S histoframe_accel_fifo_w32_d4_S histoframe_accel_fifo_w18_d2_S histoframe_accel_fifo_w128_d2_S histoframe_accel_start_for_AxiStream2Mat_U0 histoframe_accel_flow_control_loop_pipe_sequential_init histoframe_accel_mul_32ns_32ns_64_2_1 histoframe_accel_mul_mul_16ns_16ns_26_4_1 histoframe_accel_flow_control_loop_pipe_sequential_init histoframe_accel_mul_mul_16ns_16ns_32_4_1 histoframe_accel_fifo_w16_d3_S histoframe_accel_fifo_w32_d3_S_x histoframe_accel_fifo_w4_d2_S_x histoframe_accel_flow_control_loop_pipe_sequential_init histoframe_accel_fifo_w64_d4_S histoframe_accel_fifo_w19_d2_S histoframe_accel_fifo_w19_d2_S histoframe_accel_fifo_w128_d2_S_x histoframe_accel_fifo_w64_d5_S histoframe_accel_fifo_w32_d4_S_x histoframe_accel_fifo_w32_d4_S_x histoframe_accel_fifo_w32_d2_S histoframe_accel_fifo_w32_d2_S histoframe_accel_fifo_w8_d2_S histoframe_accel_fifo_w32_d2_S histoframe_accel_fifo_w32_d2_S histoframe_accel_fifo_w24_d2_S histoframe_accel_start_for_histoframe_0_9_720_2560_720_1280_1_2_2_U0 histoframe_accel_gmem1_m_axi histoframe_accel_gmem2_m_axi histoframe_accel_control_s_axi entry_proc5 Block_entry1_proc addrbound_1 Axi2Mat_Block_entry35_proc Axi2AxiStream_Pipeline_MMIterInLoop1 Axi2AxiStream entry_proc3 last_blk_pxl_width_1 AxiStream2MatStream_2_Pipeline_MMIterInLoopRow AxiStream2MatStream_2_s AxiStream2Mat Axi2Mat Array2xfMat_128_0_720_2560_1_s histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 histoframe_0_9_720_2560_720_1280_1_2_2_s entry_proc4 addrbound Mat2Axi_Block_entry24_proc entry_proc last_blk_pxl_width MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream_2_s Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi xfMat2Array_128_9_720_1280_1_1_s histoframe_accel
INFO-FLOW: Generating /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model histoframe_accel_mul_mul_16ns_16ns_22_4_1
INFO-FLOW: To file: write model histoframe_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model histoframe_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model histoframe_accel_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model histoframe_accel_fifo_w32_d3_S
INFO-FLOW: To file: write model histoframe_accel_fifo_w32_d3_S
INFO-FLOW: To file: write model histoframe_accel_fifo_w4_d2_S
INFO-FLOW: To file: write model histoframe_accel_fifo_w18_d2_S
INFO-FLOW: To file: write model histoframe_accel_fifo_w32_d4_S
INFO-FLOW: To file: write model histoframe_accel_fifo_w32_d4_S
INFO-FLOW: To file: write model histoframe_accel_fifo_w18_d2_S
INFO-FLOW: To file: write model histoframe_accel_fifo_w128_d2_S
INFO-FLOW: To file: write model histoframe_accel_start_for_AxiStream2Mat_U0
INFO-FLOW: To file: write model histoframe_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model histoframe_accel_mul_32ns_32ns_64_2_1
INFO-FLOW: To file: write model histoframe_accel_mul_mul_16ns_16ns_26_4_1
INFO-FLOW: To file: write model histoframe_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model histoframe_accel_mul_mul_16ns_16ns_32_4_1
INFO-FLOW: To file: write model histoframe_accel_fifo_w16_d3_S
INFO-FLOW: To file: write model histoframe_accel_fifo_w32_d3_S_x
INFO-FLOW: To file: write model histoframe_accel_fifo_w4_d2_S_x
INFO-FLOW: To file: write model histoframe_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model histoframe_accel_fifo_w64_d4_S
INFO-FLOW: To file: write model histoframe_accel_fifo_w19_d2_S
INFO-FLOW: To file: write model histoframe_accel_fifo_w19_d2_S
INFO-FLOW: To file: write model histoframe_accel_fifo_w128_d2_S_x
INFO-FLOW: To file: write model histoframe_accel_fifo_w64_d5_S
INFO-FLOW: To file: write model histoframe_accel_fifo_w32_d4_S_x
INFO-FLOW: To file: write model histoframe_accel_fifo_w32_d4_S_x
INFO-FLOW: To file: write model histoframe_accel_fifo_w32_d2_S
INFO-FLOW: To file: write model histoframe_accel_fifo_w32_d2_S
INFO-FLOW: To file: write model histoframe_accel_fifo_w8_d2_S
INFO-FLOW: To file: write model histoframe_accel_fifo_w32_d2_S
INFO-FLOW: To file: write model histoframe_accel_fifo_w32_d2_S
INFO-FLOW: To file: write model histoframe_accel_fifo_w24_d2_S
INFO-FLOW: To file: write model histoframe_accel_start_for_histoframe_0_9_720_2560_720_1280_1_2_2_U0
INFO-FLOW: To file: write model histoframe_accel_gmem1_m_axi
INFO-FLOW: To file: write model histoframe_accel_gmem2_m_axi
INFO-FLOW: To file: write model histoframe_accel_control_s_axi
INFO-FLOW: To file: write model entry_proc5
INFO-FLOW: To file: write model Block_entry1_proc
INFO-FLOW: To file: write model addrbound_1
INFO-FLOW: To file: write model Axi2Mat_Block_entry35_proc
INFO-FLOW: To file: write model Axi2AxiStream_Pipeline_MMIterInLoop1
INFO-FLOW: To file: write model Axi2AxiStream
INFO-FLOW: To file: write model entry_proc3
INFO-FLOW: To file: write model last_blk_pxl_width_1
INFO-FLOW: To file: write model AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
INFO-FLOW: To file: write model AxiStream2MatStream_2_s
INFO-FLOW: To file: write model AxiStream2Mat
INFO-FLOW: To file: write model Axi2Mat
INFO-FLOW: To file: write model Array2xfMat_128_0_720_2560_1_s
INFO-FLOW: To file: write model histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2
INFO-FLOW: To file: write model histoframe_0_9_720_2560_720_1280_1_2_2_s
INFO-FLOW: To file: write model entry_proc4
INFO-FLOW: To file: write model addrbound
INFO-FLOW: To file: write model Mat2Axi_Block_entry24_proc
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model last_blk_pxl_width
INFO-FLOW: To file: write model MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
INFO-FLOW: To file: write model MatStream2AxiStream_2_s
INFO-FLOW: To file: write model Mat2AxiStream
INFO-FLOW: To file: write model AxiStream2Axi_Pipeline_MMIterOutLoop2
INFO-FLOW: To file: write model AxiStream2Axi
INFO-FLOW: To file: write model Mat2Axi
INFO-FLOW: To file: write model xfMat2Array_128_9_720_1280_1_1_s
INFO-FLOW: To file: write model histoframe_accel
INFO-FLOW: Generating /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.333 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/vhdl' dstVlogDir='/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/vlog' tclDir='/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db' modelList='histoframe_accel_mul_mul_16ns_16ns_22_4_1
histoframe_accel_flow_control_loop_pipe_sequential_init
histoframe_accel_flow_control_loop_pipe_sequential_init
histoframe_accel_mul_32s_32s_32_2_1
histoframe_accel_fifo_w32_d3_S
histoframe_accel_fifo_w32_d3_S
histoframe_accel_fifo_w4_d2_S
histoframe_accel_fifo_w18_d2_S
histoframe_accel_fifo_w32_d4_S
histoframe_accel_fifo_w32_d4_S
histoframe_accel_fifo_w18_d2_S
histoframe_accel_fifo_w128_d2_S
histoframe_accel_start_for_AxiStream2Mat_U0
histoframe_accel_flow_control_loop_pipe_sequential_init
histoframe_accel_mul_32ns_32ns_64_2_1
histoframe_accel_mul_mul_16ns_16ns_26_4_1
histoframe_accel_flow_control_loop_pipe_sequential_init
histoframe_accel_mul_mul_16ns_16ns_32_4_1
histoframe_accel_fifo_w16_d3_S
histoframe_accel_fifo_w32_d3_S_x
histoframe_accel_fifo_w4_d2_S_x
histoframe_accel_flow_control_loop_pipe_sequential_init
histoframe_accel_fifo_w64_d4_S
histoframe_accel_fifo_w19_d2_S
histoframe_accel_fifo_w19_d2_S
histoframe_accel_fifo_w128_d2_S_x
histoframe_accel_fifo_w64_d5_S
histoframe_accel_fifo_w32_d4_S_x
histoframe_accel_fifo_w32_d4_S_x
histoframe_accel_fifo_w32_d2_S
histoframe_accel_fifo_w32_d2_S
histoframe_accel_fifo_w8_d2_S
histoframe_accel_fifo_w32_d2_S
histoframe_accel_fifo_w32_d2_S
histoframe_accel_fifo_w24_d2_S
histoframe_accel_start_for_histoframe_0_9_720_2560_720_1280_1_2_2_U0
histoframe_accel_gmem1_m_axi
histoframe_accel_gmem2_m_axi
histoframe_accel_control_s_axi
entry_proc5
Block_entry1_proc
addrbound_1
Axi2Mat_Block_entry35_proc
Axi2AxiStream_Pipeline_MMIterInLoop1
Axi2AxiStream
entry_proc3
last_blk_pxl_width_1
AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
AxiStream2MatStream_2_s
AxiStream2Mat
Axi2Mat
Array2xfMat_128_0_720_2560_1_s
histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2
histoframe_0_9_720_2560_720_1280_1_2_2_s
entry_proc4
addrbound
Mat2Axi_Block_entry24_proc
entry_proc
last_blk_pxl_width
MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
MatStream2AxiStream_2_s
Mat2AxiStream
AxiStream2Axi_Pipeline_MMIterOutLoop2
AxiStream2Axi
Mat2Axi
xfMat2Array_128_9_720_1280_1_1_s
histoframe_accel
' expOnly='0'
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc5.compgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Block_entry1_proc.compgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/addrbound_1.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2Mat_Block_entry35_proc.compgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2AxiStream_Pipeline_MMIterInLoop1.compgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc3.compgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/last_blk_pxl_width_1.compgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.compgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2MatStream_2_s.compgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Mat.compgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2Mat.compgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Array2xfMat_128_0_720_2560_1_s.compgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2.compgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_0_9_720_2560_720_1280_1_2_2_s.compgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc4.compgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/addrbound.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2Axi_Block_entry24_proc.compgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc.compgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/last_blk_pxl_width.compgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.compgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/MatStream2AxiStream_2_s.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.compgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2Axi.compgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/xfMat2Array_128_9_720_1280_1_1_s.compgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.66 seconds; current allocated memory: 576.941 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='histoframe_accel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc5
INFO-FLOW: No bind nodes found for module_name Block_entry1_proc
INFO-FLOW: No bind nodes found for module_name Axi2Mat_Block_entry35_proc
INFO-FLOW: No bind nodes found for module_name Axi2AxiStream
INFO-FLOW: No bind nodes found for module_name entry_proc3
INFO-FLOW: No bind nodes found for module_name last_blk_pxl_width_1
INFO-FLOW: No bind nodes found for module_name Array2xfMat_128_0_720_2560_1_s
INFO-FLOW: No bind nodes found for module_name entry_proc4
INFO-FLOW: No bind nodes found for module_name Mat2Axi_Block_entry24_proc
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name last_blk_pxl_width
INFO-FLOW: No bind nodes found for module_name AxiStream2Axi
INFO-FLOW: No bind nodes found for module_name xfMat2Array_128_9_720_1280_1_1_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='histoframe_accel_mul_mul_16ns_16ns_22_4_1
histoframe_accel_flow_control_loop_pipe_sequential_init
histoframe_accel_flow_control_loop_pipe_sequential_init
histoframe_accel_mul_32s_32s_32_2_1
histoframe_accel_fifo_w32_d3_S
histoframe_accel_fifo_w32_d3_S
histoframe_accel_fifo_w4_d2_S
histoframe_accel_fifo_w18_d2_S
histoframe_accel_fifo_w32_d4_S
histoframe_accel_fifo_w32_d4_S
histoframe_accel_fifo_w18_d2_S
histoframe_accel_fifo_w128_d2_S
histoframe_accel_start_for_AxiStream2Mat_U0
histoframe_accel_flow_control_loop_pipe_sequential_init
histoframe_accel_mul_32ns_32ns_64_2_1
histoframe_accel_mul_mul_16ns_16ns_26_4_1
histoframe_accel_flow_control_loop_pipe_sequential_init
histoframe_accel_mul_mul_16ns_16ns_32_4_1
histoframe_accel_fifo_w16_d3_S
histoframe_accel_fifo_w32_d3_S_x
histoframe_accel_fifo_w4_d2_S_x
histoframe_accel_flow_control_loop_pipe_sequential_init
histoframe_accel_fifo_w64_d4_S
histoframe_accel_fifo_w19_d2_S
histoframe_accel_fifo_w19_d2_S
histoframe_accel_fifo_w128_d2_S_x
histoframe_accel_fifo_w64_d5_S
histoframe_accel_fifo_w32_d4_S_x
histoframe_accel_fifo_w32_d4_S_x
histoframe_accel_fifo_w32_d2_S
histoframe_accel_fifo_w32_d2_S
histoframe_accel_fifo_w8_d2_S
histoframe_accel_fifo_w32_d2_S
histoframe_accel_fifo_w32_d2_S
histoframe_accel_fifo_w24_d2_S
histoframe_accel_start_for_histoframe_0_9_720_2560_720_1280_1_2_2_U0
histoframe_accel_gmem1_m_axi
histoframe_accel_gmem2_m_axi
histoframe_accel_control_s_axi
entry_proc5
Block_entry1_proc
addrbound_1
Axi2Mat_Block_entry35_proc
Axi2AxiStream_Pipeline_MMIterInLoop1
Axi2AxiStream
entry_proc3
last_blk_pxl_width_1
AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
AxiStream2MatStream_2_s
AxiStream2Mat
Axi2Mat
Array2xfMat_128_0_720_2560_1_s
histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2
histoframe_0_9_720_2560_720_1280_1_2_2_s
entry_proc4
addrbound
Mat2Axi_Block_entry24_proc
entry_proc
last_blk_pxl_width
MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
MatStream2AxiStream_2_s
Mat2AxiStream
AxiStream2Axi_Pipeline_MMIterOutLoop2
AxiStream2Axi
Mat2Axi
xfMat2Array_128_9_720_1280_1_1_s
histoframe_accel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/top-io-be.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.compgen.dataonly.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.compgen.dataonly.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.compgen.dataonly.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc5.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Block_entry1_proc.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/addrbound_1.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2Mat_Block_entry35_proc.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2AxiStream_Pipeline_MMIterInLoop1.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2AxiStream.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc3.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/last_blk_pxl_width_1.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2MatStream_2_s.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Mat.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2Mat.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Array2xfMat_128_0_720_2560_1_s.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_0_9_720_2560_720_1280_1_2_2_s.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc4.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/addrbound.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2Axi_Block_entry24_proc.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/last_blk_pxl_width.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/MatStream2AxiStream_2_s.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2AxiStream.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Axi.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2Axi.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/xfMat2Array_128_9_720_1280_1_1_s.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.tbgen.tcl 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.constraint.tcl 
Execute         sc_get_clocks histoframe_accel 
Execute         source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE histoframe_accel LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE histoframe_accel LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE histoframe_accel LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST histoframe_accel MODULE2INSTS {histoframe_accel histoframe_accel entry_proc5 entry_proc5_U0 Block_entry1_proc Block_entry1_proc_U0 Array2xfMat_128_0_720_2560_1_s Array2xfMat_128_0_720_2560_1_U0 Axi2Mat grp_Axi2Mat_fu_86 addrbound_1 addrbound_1_U0 Axi2Mat_Block_entry35_proc Axi2Mat_Block_entry35_proc_U0 Axi2AxiStream Axi2AxiStream_U0 Axi2AxiStream_Pipeline_MMIterInLoop1 grp_Axi2AxiStream_Pipeline_MMIterInLoop1_fu_64 AxiStream2Mat AxiStream2Mat_U0 entry_proc3 entry_proc3_U0 last_blk_pxl_width_1 last_blk_pxl_width_1_U0 AxiStream2MatStream_2_s AxiStream2MatStream_2_U0 AxiStream2MatStream_2_Pipeline_MMIterInLoopRow grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_62 histoframe_0_9_720_2560_720_1280_1_2_2_s histoframe_0_9_720_2560_720_1280_1_2_2_U0 histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 grp_histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_fu_46 xfMat2Array_128_9_720_1280_1_1_s xfMat2Array_128_9_720_1280_1_1_U0 Mat2Axi grp_Mat2Axi_fu_64 addrbound addrbound_U0 Mat2AxiStream Mat2AxiStream_U0 entry_proc entry_proc_U0 last_blk_pxl_width last_blk_pxl_width_U0 MatStream2AxiStream_2_s MatStream2AxiStream_2_U0 MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79 entry_proc4 entry_proc4_U0 Mat2Axi_Block_entry24_proc Mat2Axi_Block_entry24_proc_U0 AxiStream2Axi AxiStream2Axi_U0 AxiStream2Axi_Pipeline_MMIterOutLoop2 grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_75} INST2MODULE {histoframe_accel histoframe_accel entry_proc5_U0 entry_proc5 Block_entry1_proc_U0 Block_entry1_proc Array2xfMat_128_0_720_2560_1_U0 Array2xfMat_128_0_720_2560_1_s grp_Axi2Mat_fu_86 Axi2Mat addrbound_1_U0 addrbound_1 Axi2Mat_Block_entry35_proc_U0 Axi2Mat_Block_entry35_proc Axi2AxiStream_U0 Axi2AxiStream grp_Axi2AxiStream_Pipeline_MMIterInLoop1_fu_64 Axi2AxiStream_Pipeline_MMIterInLoop1 AxiStream2Mat_U0 AxiStream2Mat entry_proc3_U0 entry_proc3 last_blk_pxl_width_1_U0 last_blk_pxl_width_1 AxiStream2MatStream_2_U0 AxiStream2MatStream_2_s grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_62 AxiStream2MatStream_2_Pipeline_MMIterInLoopRow histoframe_0_9_720_2560_720_1280_1_2_2_U0 histoframe_0_9_720_2560_720_1280_1_2_2_s grp_histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_fu_46 histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 xfMat2Array_128_9_720_1280_1_1_U0 xfMat2Array_128_9_720_1280_1_1_s grp_Mat2Axi_fu_64 Mat2Axi addrbound_U0 addrbound Mat2AxiStream_U0 Mat2AxiStream entry_proc_U0 entry_proc last_blk_pxl_width_U0 last_blk_pxl_width MatStream2AxiStream_2_U0 MatStream2AxiStream_2_s grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79 MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol entry_proc4_U0 entry_proc4 Mat2Axi_Block_entry24_proc_U0 Mat2Axi_Block_entry24_proc AxiStream2Axi_U0 AxiStream2Axi grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_75 AxiStream2Axi_Pipeline_MMIterOutLoop2} INSTDATA {histoframe_accel {DEPTH 1 CHILDREN {entry_proc5_U0 Block_entry1_proc_U0 Array2xfMat_128_0_720_2560_1_U0 histoframe_0_9_720_2560_720_1280_1_2_2_U0 xfMat2Array_128_9_720_1280_1_1_U0}} entry_proc5_U0 {DEPTH 2 CHILDREN {}} Block_entry1_proc_U0 {DEPTH 2 CHILDREN {}} Array2xfMat_128_0_720_2560_1_U0 {DEPTH 2 CHILDREN grp_Axi2Mat_fu_86} grp_Axi2Mat_fu_86 {DEPTH 3 CHILDREN {addrbound_1_U0 Axi2Mat_Block_entry35_proc_U0 Axi2AxiStream_U0 AxiStream2Mat_U0}} addrbound_1_U0 {DEPTH 4 CHILDREN {}} Axi2Mat_Block_entry35_proc_U0 {DEPTH 4 CHILDREN {}} Axi2AxiStream_U0 {DEPTH 4 CHILDREN grp_Axi2AxiStream_Pipeline_MMIterInLoop1_fu_64} grp_Axi2AxiStream_Pipeline_MMIterInLoop1_fu_64 {DEPTH 5 CHILDREN {}} AxiStream2Mat_U0 {DEPTH 4 CHILDREN {entry_proc3_U0 last_blk_pxl_width_1_U0 AxiStream2MatStream_2_U0}} entry_proc3_U0 {DEPTH 5 CHILDREN {}} last_blk_pxl_width_1_U0 {DEPTH 5 CHILDREN {}} AxiStream2MatStream_2_U0 {DEPTH 5 CHILDREN grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_62} grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_62 {DEPTH 6 CHILDREN {}} histoframe_0_9_720_2560_720_1280_1_2_2_U0 {DEPTH 2 CHILDREN grp_histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_fu_46} grp_histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_fu_46 {DEPTH 3 CHILDREN {}} xfMat2Array_128_9_720_1280_1_1_U0 {DEPTH 2 CHILDREN grp_Mat2Axi_fu_64} grp_Mat2Axi_fu_64 {DEPTH 3 CHILDREN {addrbound_U0 Mat2AxiStream_U0 entry_proc4_U0 Mat2Axi_Block_entry24_proc_U0 AxiStream2Axi_U0}} addrbound_U0 {DEPTH 4 CHILDREN {}} Mat2AxiStream_U0 {DEPTH 4 CHILDREN {entry_proc_U0 last_blk_pxl_width_U0 MatStream2AxiStream_2_U0}} entry_proc_U0 {DEPTH 5 CHILDREN {}} last_blk_pxl_width_U0 {DEPTH 5 CHILDREN {}} MatStream2AxiStream_2_U0 {DEPTH 5 CHILDREN grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79} grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79 {DEPTH 6 CHILDREN {}} entry_proc4_U0 {DEPTH 4 CHILDREN {}} Mat2Axi_Block_entry24_proc_U0 {DEPTH 4 CHILDREN {}} AxiStream2Axi_U0 {DEPTH 4 CHILDREN grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_75} grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_75 {DEPTH 5 CHILDREN {}}} MODULEDATA {addrbound_1 {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16ns_16ns_22_4_1_U7 SOURCE /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE mul_ln1494 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln541_fu_102_p2 SOURCE /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:541 VARIABLE add_ln541 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Axi2AxiStream_Pipeline_MMIterInLoop1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_104_p2 SOURCE /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP MMIterInLoop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AxiStream2MatStream_2_Pipeline_MMIterInLoopRow {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1013_fu_209_p2 SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1013 VARIABLE add_ln1013 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1033_fu_291_p2 SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1033 VARIABLE sub_ln1033 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1033_1_fu_297_p2 SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1033 VARIABLE sub_ln1033_1 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_2_fu_464_p2 SOURCE /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628_2 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_3_fu_473_p2 SOURCE /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628_3 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME rem_3_fu_317_p2 SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1034 VARIABLE rem_3 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_fu_342_p2 SOURCE /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln368_fu_348_p2 SOURCE /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:368 VARIABLE sub_ln368 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1030_fu_354_p2 SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1030 VARIABLE add_ln1030 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_1_fu_372_p2 SOURCE /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628_1 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rem_2_fu_440_p2 SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1031 VARIABLE rem_2 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1045_fu_232_p2 SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1045 VARIABLE add_ln1045 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AxiStream2MatStream_2_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U37 SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1011 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_88_p2 SOURCE {} VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub5_fu_94_p2 SOURCE {} VARIABLE sub5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub44_fu_101_p2 SOURCE {} VARIABLE sub44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1033_fu_108_p2 SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1033 VARIABLE add_ln1033 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} AxiStream2Mat {BINDINFO {{BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME last_blk_width_channel_U SOURCE {} VARIABLE last_blk_width_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cols_c_U SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1070 VARIABLE cols_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME rows_c_U SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1070 VARIABLE rows_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 3 BRAM 0 URAM 0}} Axi2Mat {BINDINFO {{BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_channel_U SOURCE {} VARIABLE p_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cols_c_U SOURCE {} VARIABLE cols_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME rows_c_U SOURCE {} VARIABLE rows_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ldata_U SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1102 VARIABLE ldata LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME axibound_V_U SOURCE {} VARIABLE axibound_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 4 BRAM 0 URAM 0}} histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_131_p2 SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME e_3_fu_176_p2 SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp:39 VARIABLE e_3 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_3_fu_149_p2 SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp:28 VARIABLE j_3 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} histoframe_0_9_720_2560_720_1280_1_2_2_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_2_1_U73 SOURCE {} VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 3 BRAM 0 URAM 0}} addrbound {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16ns_16ns_26_4_1_U81 SOURCE /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE mul_ln1494 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 1 BRAM 0 URAM 0}} MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_207_p2 SOURCE /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1277_fu_276_p2 SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1277 VARIABLE sub_ln1277 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_1_fu_292_p2 SOURCE /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V_1 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln553_fu_355_p2 SOURCE /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:553 VARIABLE sub_ln553 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filled_next_fu_311_p2 SOURCE /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE filled_next LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_247_p2 SOURCE /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MatStream2AxiStream_2_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME op2_assign_fu_106_p2 SOURCE {} VARIABLE op2_assign LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16ns_16ns_32_4_1_U101 SOURCE /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 1 BRAM 0 URAM 0}} Mat2AxiStream {BINDINFO {{BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME last_blk_width_channel_U SOURCE {} VARIABLE last_blk_width_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cols_c_U SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1302 VARIABLE cols_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME rows_c_U SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1302 VARIABLE rows_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 1 BRAM 0 URAM 0}} AxiStream2Axi_Pipeline_MMIterOutLoop2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_108_p2 SOURCE /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP MMIterOutLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Mat2Axi {BINDINFO {{BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_channel_U SOURCE {} VARIABLE p_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME dout_c_U SOURCE {} VARIABLE dout_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ldata_U SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1373 VARIABLE ldata LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME axibound_V_U SOURCE {} VARIABLE axibound_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 2 BRAM 0 URAM 0}} histoframe_accel {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME in_mat_cols_c_U SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp:74 VARIABLE in_mat_cols_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME in_mat_rows_c_U SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp:74 VARIABLE in_mat_rows_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME dat_out_c_U SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp:74 VARIABLE dat_out_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME in_mat_data_U SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp:67 VARIABLE in_mat_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_mat_data_U SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp:70 VARIABLE out_mat_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_mat_rows_channel_U SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp:74 VARIABLE out_mat_rows_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_mat_cols_channel_U SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp:74 VARIABLE out_mat_cols_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME in_mat_rows_c9_channel_U SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp:74 VARIABLE in_mat_rows_c9_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME in_mat_cols_c10_channel_U SOURCE /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/histoframe_accel.cpp:74 VARIABLE in_mat_cols_c10_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 9 BRAM 0 URAM 0}} entry_proc5 {AREA {DSP 0 BRAM 0 URAM 0}} Block_entry1_proc {AREA {DSP 0 BRAM 0 URAM 0}} Axi2Mat_Block_entry35_proc {AREA {DSP 0 BRAM 0 URAM 0}} Axi2AxiStream {AREA {DSP 0 BRAM 0 URAM 0}} entry_proc3 {AREA {DSP 0 BRAM 0 URAM 0}} last_blk_pxl_width_1 {AREA {DSP 0 BRAM 0 URAM 0}} Array2xfMat_128_0_720_2560_1_s {AREA {DSP 4 BRAM 0 URAM 0}} entry_proc4 {AREA {DSP 0 BRAM 0 URAM 0}} Mat2Axi_Block_entry24_proc {AREA {DSP 0 BRAM 0 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} last_blk_pxl_width {AREA {DSP 0 BRAM 0 URAM 0}} AxiStream2Axi {AREA {DSP 0 BRAM 0 URAM 0}} xfMat2Array_128_9_720_1280_1_1_s {AREA {DSP 2 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 588.297 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for histoframe_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for histoframe_accel.
Execute         syn_report -model histoframe_accel -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 351.89 MHz
Command       autosyn done; 6.63 sec.
Command     csynth_design done; 21.31 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.98 seconds. CPU system time: 1.71 seconds. Elapsed time: 21.31 seconds; current allocated memory: 379.594 MB.
Execute     export_design 
INFO: [HLS 200-1510] Running: export_design 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog -ipname histoframe_accel
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl
Execute       source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl 
Execute       source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=histoframe_accel xml_exists=0
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to histoframe_accel
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/kernel.internal.xml top=histoframe_accel
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {-I /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl -I /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl} name histoframe_accel vlnv xilinx.com:hls:histoframe_accel:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=67 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='histoframe_accel_mul_mul_16ns_16ns_22_4_1
histoframe_accel_flow_control_loop_pipe_sequential_init
histoframe_accel_flow_control_loop_pipe_sequential_init
histoframe_accel_mul_32s_32s_32_2_1
histoframe_accel_fifo_w32_d3_S
histoframe_accel_fifo_w32_d3_S
histoframe_accel_fifo_w4_d2_S
histoframe_accel_fifo_w18_d2_S
histoframe_accel_fifo_w32_d4_S
histoframe_accel_fifo_w32_d4_S
histoframe_accel_fifo_w18_d2_S
histoframe_accel_fifo_w128_d2_S
histoframe_accel_start_for_AxiStream2Mat_U0
histoframe_accel_flow_control_loop_pipe_sequential_init
histoframe_accel_mul_32ns_32ns_64_2_1
histoframe_accel_mul_mul_16ns_16ns_26_4_1
histoframe_accel_flow_control_loop_pipe_sequential_init
histoframe_accel_mul_mul_16ns_16ns_32_4_1
histoframe_accel_fifo_w16_d3_S
histoframe_accel_fifo_w32_d3_S_x
histoframe_accel_fifo_w4_d2_S_x
histoframe_accel_flow_control_loop_pipe_sequential_init
histoframe_accel_fifo_w64_d4_S
histoframe_accel_fifo_w19_d2_S
histoframe_accel_fifo_w19_d2_S
histoframe_accel_fifo_w128_d2_S_x
histoframe_accel_fifo_w64_d5_S
histoframe_accel_fifo_w32_d4_S_x
histoframe_accel_fifo_w32_d4_S_x
histoframe_accel_fifo_w32_d2_S
histoframe_accel_fifo_w32_d2_S
histoframe_accel_fifo_w8_d2_S
histoframe_accel_fifo_w32_d2_S
histoframe_accel_fifo_w32_d2_S
histoframe_accel_fifo_w24_d2_S
histoframe_accel_start_for_histoframe_0_9_720_2560_720_1280_1_2_2_U0
histoframe_accel_gmem1_m_axi
histoframe_accel_gmem2_m_axi
histoframe_accel_control_s_axi
entry_proc5
Block_entry1_proc
addrbound_1
Axi2Mat_Block_entry35_proc
Axi2AxiStream_Pipeline_MMIterInLoop1
Axi2AxiStream
entry_proc3
last_blk_pxl_width_1
AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
AxiStream2MatStream_2_s
AxiStream2Mat
Axi2Mat
Array2xfMat_128_0_720_2560_1_s
histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2
histoframe_0_9_720_2560_720_1280_1_2_2_s
entry_proc4
addrbound
Mat2Axi_Block_entry24_proc
entry_proc
last_blk_pxl_width
MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
MatStream2AxiStream_2_s
Mat2AxiStream
AxiStream2Axi_Pipeline_MMIterOutLoop2
AxiStream2Axi
Mat2Axi
xfMat2Array_128_9_720_1280_1_1_s
histoframe_accel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/top-io-be.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.compgen.dataonly.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.compgen.dataonly.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.compgen.dataonly.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc5.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Block_entry1_proc.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/addrbound_1.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2Mat_Block_entry35_proc.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2AxiStream_Pipeline_MMIterInLoop1.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2AxiStream.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc3.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/last_blk_pxl_width_1.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2MatStream_2_s.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Mat.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Axi2Mat.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Array2xfMat_128_0_720_2560_1_s.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_0_9_720_2560_720_1280_1_2_2_s.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc4.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/addrbound.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2Axi_Block_entry24_proc.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/last_blk_pxl_width.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/MatStream2AxiStream_2_s.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2AxiStream.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/AxiStream2Axi.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/Mat2Axi.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/xfMat2Array_128_9_720_1280_1_1_s.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.constraint.tcl 
Execute       sc_get_clocks histoframe_accel 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to histoframe_accel
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=true is_sdsoc=true xo_file=/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/impl/export.xo
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.compgen.dataonly.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.compgen.dataonly.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=histoframe_accel
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.rtl_wrap.cfg.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.tbgen.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.tbgen.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.constraint.tcl 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/histoframe_accel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl
Execute       source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/.autopilot/db/global.setting.tcl 
Execute       source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /media/abhidan/sata/2022_2/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/histoframe/pl/_x_temp.hw.kv260_ppse_custom/histoframe_accel/histoframe_accel/histoframe_accel/solution/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s histoframe_accel/solution/impl/export.xo 
INFO: [HLS 200-802] Generated output file histoframe_accel/solution/impl/export.xo
Command     export_design done; 46.59 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 8.98 seconds. CPU system time: 1.62 seconds. Elapsed time: 46.59 seconds; current allocated memory: 7.875 MB.
Execute     close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute       close_solution 
Execute         cleanup_all 
Execute         cleanup_all 
