Analysis & Synthesis report for LogicalStep_top
Thu May 12 11:25:18 2022
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |LogicalStep_top|QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|spitxstate
 12. State Machine - |LogicalStep_top|QD1:u0|QD1_sdram_0:sdram_0|m_next
 13. State Machine - |LogicalStep_top|QD1:u0|QD1_sdram_0:sdram_0|m_state
 14. State Machine - |LogicalStep_top|QD1:u0|QD1_sdram_0:sdram_0|i_next
 15. State Machine - |LogicalStep_top|QD1:u0|QD1_sdram_0:sdram_0|i_state
 16. State Machine - |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 17. State Machine - |LogicalStep_top|QD1:u0|egm:egm|LogicalStep_pulse_generator:b2v_inst5|state
 18. State Machine - |LogicalStep_top|QD1:u0|egm:egm|LogicalStep_latency_tracker:b2v_inst4|state
 19. State Machine - |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|s_serial_transfer
 20. State Machine - |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol
 21. Registers Protected by Synthesis
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram
 28. Source assignments for QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram
 29. Source assignments for QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram
 30. Source assignments for QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram
 31. Source assignments for QD1:u0|QD1_altpll_0:altpll_0
 32. Source assignments for QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_stdsync_sv6:stdsync2|QD1_altpll_0_dffpipe_l2c:dffpipe3
 33. Source assignments for QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 34. Source assignments for QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 35. Source assignments for QD1:u0|QD1_sdram_0:sdram_0
 36. Source assignments for QD1:u0|QD1_uart:uart
 37. Source assignments for QD1:u0|QD1_uart:uart|QD1_uart_rx:the_QD1_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer
 38. Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_demux:cmd_demux
 39. Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 40. Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux
 41. Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_001
 42. Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_002
 43. Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_003
 44. Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_004
 45. Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_005
 46. Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_006
 47. Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux_007:rsp_demux_007
 48. Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux_007:rsp_demux_008
 49. Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_009
 50. Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_010
 51. Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_011
 52. Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_012
 53. Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_013
 54. Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_014
 55. Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_015
 56. Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_016
 57. Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_017
 58. Source assignments for QD1:u0|altera_reset_controller:rst_controller
 59. Source assignments for QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 60. Source assignments for QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 61. Source assignments for QD1:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 62. Source assignments for QD1:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 63. Parameter Settings for User Entity Instance: QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer
 64. Parameter Settings for User Entity Instance: QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter
 65. Parameter Settings for User Entity Instance: QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO
 66. Parameter Settings for User Entity Instance: QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 67. Parameter Settings for User Entity Instance: QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO
 68. Parameter Settings for User Entity Instance: QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 69. Parameter Settings for User Entity Instance: QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer
 70. Parameter Settings for User Entity Instance: QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO
 71. Parameter Settings for User Entity Instance: QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 72. Parameter Settings for User Entity Instance: QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO
 73. Parameter Settings for User Entity Instance: QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 74. Parameter Settings for User Entity Instance: QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init:AV_Config_Auto_Init
 75. Parameter Settings for User Entity Instance: QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM
 76. Parameter Settings for User Entity Instance: QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM
 77. Parameter Settings for User Entity Instance: QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM
 78. Parameter Settings for User Entity Instance: QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller
 79. Parameter Settings for User Entity Instance: QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator
 80. Parameter Settings for User Entity Instance: QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo
 81. Parameter Settings for User Entity Instance: QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo
 82. Parameter Settings for User Entity Instance: QD1:u0|QD1_uart:uart|QD1_uart_rx:the_QD1_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer
 83. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 84. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 85. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator
 86. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_i2c_config_avalon_av_config_slave_translator
 87. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:egm_avalon_egm_slave_translator
 88. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 89. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator
 90. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 91. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_display_control_slave_translator
 92. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 93. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_0_s1_translator
 94. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator
 95. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator
 96. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator
 97. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator
 98. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_timer_s1_translator
 99. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_master_s1_translator
100. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator
101. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:response_out_s1_translator
102. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
103. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
104. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
105. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent
106. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor
107. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo
108. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_i2c_config_avalon_av_config_slave_agent
109. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_i2c_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:egm_avalon_egm_slave_agent
112. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:egm_avalon_egm_slave_agent|altera_merlin_burst_uncompressor:uncompressor
113. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo
114. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
115. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
116. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
117. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_pio_avalon_slave_0_agent
118. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_pio_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
119. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo
120. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
121. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_display_control_slave_agent
124. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_display_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
125. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo
126. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
127. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
128. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
129. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent
130. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
131. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo
132. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo
133. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent
134. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
135. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo
136. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_pio_s1_agent
137. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent
140. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent
143. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_timer_s1_agent
146. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_s1_agent
149. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_s1_agent|altera_merlin_burst_uncompressor:uncompressor
150. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo
151. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stimulus_in_s1_agent
152. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stimulus_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo
154. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:response_out_s1_agent
155. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:response_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor
156. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo
157. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
158. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
159. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
160. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router:router|QD1_mm_interconnect_0_router_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_001:router_001|QD1_mm_interconnect_0_router_001_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_002|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_003|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_004|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_005|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_006|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_007|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_008|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode
169. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_009:router_009|QD1_mm_interconnect_0_router_009_default_decode:the_default_decode
170. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_010:router_010|QD1_mm_interconnect_0_router_010_default_decode:the_default_decode
171. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_011|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode
172. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_012|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode
173. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_013|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode
174. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_014|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode
175. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_015|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode
176. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_016|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode
177. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_017|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode
178. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_018|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode
179. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_019:router_019|QD1_mm_interconnect_0_router_019_default_decode:the_default_decode
180. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter
181. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter
182. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_0_s1_burst_adapter
183. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
184. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb
185. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
186. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_008|altera_merlin_arbitrator:arb
187. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
188. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
189. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
190. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
191. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
192. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter
193. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
194. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter
195. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
196. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
197. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
198. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
199. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
200. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
201. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
202. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
203. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008
204. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
205. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
206. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
207. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
208. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
209. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
210. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015
211. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016
212. Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017
213. Parameter Settings for User Entity Instance: QD1:u0|altera_reset_controller:rst_controller
214. Parameter Settings for User Entity Instance: QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
215. Parameter Settings for User Entity Instance: QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
216. Parameter Settings for User Entity Instance: QD1:u0|altera_reset_controller:rst_controller_001
217. Parameter Settings for User Entity Instance: QD1:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
218. Parameter Settings for User Entity Instance: QD1:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
219. scfifo Parameter Settings by Entity Instance
220. Port Connectivity Checks: "QD1:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
221. Port Connectivity Checks: "QD1:u0|altera_reset_controller:rst_controller_001"
222. Port Connectivity Checks: "QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
223. Port Connectivity Checks: "QD1:u0|altera_reset_controller:rst_controller"
224. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter"
225. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
226. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter"
227. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
228. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
229. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
230. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_019:router_019|QD1_mm_interconnect_0_router_019_default_decode:the_default_decode"
231. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_010:router_010|QD1_mm_interconnect_0_router_010_default_decode:the_default_decode"
232. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_009:router_009|QD1_mm_interconnect_0_router_009_default_decode:the_default_decode"
233. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_002|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode"
234. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_001:router_001|QD1_mm_interconnect_0_router_001_default_decode:the_default_decode"
235. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router:router|QD1_mm_interconnect_0_router_default_decode:the_default_decode"
236. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
237. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
238. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo"
239. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:response_out_s1_agent"
240. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo"
241. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stimulus_in_s1_agent"
242. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo"
243. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_s1_agent"
244. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo"
245. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_timer_s1_agent"
246. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo"
247. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent"
248. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo"
249. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent"
250. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo"
251. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_pio_s1_agent"
252. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo"
253. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent"
254. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo"
255. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo"
256. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent"
257. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
258. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
259. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo"
260. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_display_control_slave_agent"
261. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
262. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
263. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo"
264. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_pio_avalon_slave_0_agent"
265. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
266. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
267. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo"
268. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:egm_avalon_egm_slave_agent"
269. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo"
270. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_i2c_config_avalon_av_config_slave_agent"
271. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo"
272. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent"
273. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
274. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
275. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
276. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:response_out_s1_translator"
277. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator"
278. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_master_s1_translator"
279. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_timer_s1_translator"
280. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator"
281. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator"
282. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator"
283. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator"
284. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_0_s1_translator"
285. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
286. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_display_control_slave_translator"
287. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
288. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator"
289. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
290. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:egm_avalon_egm_slave_translator"
291. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_i2c_config_avalon_av_config_slave_translator"
292. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator"
293. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
294. Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
295. Port Connectivity Checks: "QD1:u0|QD1_uart:uart"
296. Port Connectivity Checks: "QD1:u0|QD1_sdram_0:sdram_0|QD1_sdram_0_input_efifo_module:the_QD1_sdram_0_input_efifo_module"
297. Port Connectivity Checks: "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0"
298. Port Connectivity Checks: "QD1:u0|QD1_jtag_uart_0:jtag_uart_0"
299. Port Connectivity Checks: "QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"
300. Port Connectivity Checks: "QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"
301. Port Connectivity Checks: "QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"
302. Port Connectivity Checks: "QD1:u0|QD1_audio_i2c_config:audio_i2c_config"
303. Port Connectivity Checks: "QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1"
304. Port Connectivity Checks: "QD1:u0|QD1_altpll_0:altpll_0"
305. Port Connectivity Checks: "QD1:u0"
306. Post-Synthesis Netlist Statistics for Top Partition
307. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
308. Elapsed Time Per Partition
309. Analysis & Synthesis Messages
310. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 12 11:25:18 2022           ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                      ; LogicalStep_top                                 ;
; Top-level Entity Name              ; LogicalStep_top                                 ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 6,433                                           ;
;     Total combinational functions  ; 5,233                                           ;
;     Dedicated logic registers      ; 3,802                                           ;
; Total registers                    ; 3802                                            ;
; Total pins                         ; 96                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 68,992                                          ;
; Embedded Multiplier 9-bit elements ; 6                                               ;
; Total PLLs                         ; 1                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M08SAE144C8G     ;                    ;
; Top-level entity name                                                      ; LogicalStep_top    ; LogicalStep_top    ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                        ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                ; Library     ;
+-----------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+
; LogicalStep_top.v                                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/LogicalStep_top.v                                                                       ;             ;
; QD1/synthesis/QD1.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/QD1.v                                                                     ; QD1         ;
; QD1/synthesis/submodules/altera_reset_controller.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_reset_controller.v                                      ; QD1         ;
; QD1/synthesis/submodules/altera_reset_synchronizer.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_reset_synchronizer.v                                    ; QD1         ;
; QD1/synthesis/submodules/QD1_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_irq_mapper.sv                                              ; QD1         ;
; QD1/synthesis/submodules/QD1_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v                                        ; QD1         ;
; QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_008.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_008.v                  ; QD1         ;
; QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv ; QD1         ;
; QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter.v                      ; QD1         ;
; QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; QD1         ;
; QD1/synthesis/submodules/altera_merlin_width_adapter.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_width_adapter.sv                                 ; QD1         ;
; QD1/synthesis/submodules/altera_merlin_burst_uncompressor.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_uncompressor.sv                            ; QD1         ;
; QD1/synthesis/submodules/altera_merlin_arbitrator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_arbitrator.sv                                    ; QD1         ;
; QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_mux_001.sv                           ; QD1         ;
; QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_mux.sv                               ; QD1         ;
; QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_demux_007.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_demux_007.sv                         ; QD1         ;
; QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_demux.sv                             ; QD1         ;
; QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_mux_007.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_mux_007.sv                           ; QD1         ;
; QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_mux.sv                               ; QD1         ;
; QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_demux_001.sv                         ; QD1         ;
; QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_demux.sv                             ; QD1         ;
; QD1/synthesis/submodules/altera_merlin_burst_adapter.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter.sv                                 ; QD1         ;
; QD1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                          ; QD1         ;
; QD1/synthesis/submodules/altera_merlin_traffic_limiter.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_traffic_limiter.sv                               ; QD1         ;
; QD1/synthesis/submodules/altera_avalon_sc_fifo.v                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_avalon_sc_fifo.v                                        ; QD1         ;
; QD1/synthesis/submodules/QD1_mm_interconnect_0_router_019.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_019.sv                            ; QD1         ;
; QD1/synthesis/submodules/QD1_mm_interconnect_0_router_010.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_010.sv                            ; QD1         ;
; QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv                            ; QD1         ;
; QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv                            ; QD1         ;
; QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv                            ; QD1         ;
; QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv                                ; QD1         ;
; QD1/synthesis/submodules/altera_merlin_slave_agent.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_slave_agent.sv                                   ; QD1         ;
; QD1/synthesis/submodules/altera_merlin_master_agent.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_master_agent.sv                                  ; QD1         ;
; QD1/synthesis/submodules/altera_merlin_slave_translator.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_slave_translator.sv                              ; QD1         ;
; QD1/synthesis/submodules/altera_merlin_master_translator.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_master_translator.sv                             ; QD1         ;
; QD1/synthesis/submodules/QD1_uart.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_uart.v                                                     ; QD1         ;
; QD1/synthesis/submodules/QD1_system_timer.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_system_timer.v                                             ; QD1         ;
; QD1/synthesis/submodules/QD1_sysid_qsys_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_sysid_qsys_0.v                                             ; QD1         ;
; QD1/synthesis/submodules/QD1_switch_pio.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_switch_pio.v                                               ; QD1         ;
; QD1/synthesis/submodules/QD1_stimulus_in.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_stimulus_in.v                                              ; QD1         ;
; QD1/synthesis/submodules/spi_master_if.vhd                                              ; yes             ; User VHDL File                               ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/spi_master_if.vhd                                              ; QD1         ;
; QD1/synthesis/submodules/spi_master_core.vhd                                            ; yes             ; User VHDL File                               ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/spi_master_core.vhd                                            ; QD1         ;
; QD1/synthesis/submodules/dual7segment_core.vhd                                          ; yes             ; User VHDL File                               ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/dual7segment_core.vhd                                          ; QD1         ;
; QD1/synthesis/submodules/QD1_sdram_0.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_sdram_0.v                                                  ; QD1         ;
; QD1/synthesis/submodules/QD1_response_out.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_response_out.v                                             ; QD1         ;
; QD1/synthesis/submodules/QD1_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0.v                                             ; QD1         ;
; QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v                                         ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v                                         ; QD1         ;
; QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; QD1         ;
; QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_debug_slave_tck.v                         ; QD1         ;
; QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; QD1         ;
; QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_mult_cell.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_mult_cell.v                               ; QD1         ;
; QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_test_bench.v                              ; QD1         ;
; QD1/synthesis/submodules/QD1_led_pio.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_led_pio.v                                                  ; QD1         ;
; QD1/synthesis/submodules/QD1_lcd_display.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_lcd_display.v                                              ; QD1         ;
; QD1/synthesis/submodules/QD1_jtag_uart_0.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_jtag_uart_0.v                                              ; QD1         ;
; QD1/synthesis/submodules/egm_core.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/egm_core.vhd                                                   ; QD1         ;
; QD1/synthesis/submodules/LogicalStep_latency_tracker.vhd                                ; yes             ; User VHDL File                               ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/LogicalStep_latency_tracker.vhd                                ; QD1         ;
; QD1/synthesis/submodules/LogicalStep_pulse_generator.vhd                                ; yes             ; User VHDL File                               ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/LogicalStep_pulse_generator.vhd                                ; QD1         ;
; QD1/synthesis/submodules/QD1_button_pio.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_button_pio.v                                               ; QD1         ;
; QD1/synthesis/submodules/altera_up_av_config_serial_bus_controller.v                    ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_serial_bus_controller.v                    ; QD1         ;
; QD1/synthesis/submodules/altera_up_slow_clock_generator.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_slow_clock_generator.v                               ; QD1         ;
; QD1/synthesis/submodules/altera_up_av_config_auto_init.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init.v                                ; QD1         ;
; QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v                     ; QD1         ;
; QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v                       ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v                       ; QD1         ;
; QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v                     ; QD1         ;
; QD1/synthesis/submodules/QD1_audio_i2c_config.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_audio_i2c_config.v                                         ; QD1         ;
; QD1/synthesis/submodules/QD1_altpll_0.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_altpll_0.v                                                 ; QD1         ;
; QD1/synthesis/submodules/altera_up_audio_bit_counter.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_audio_bit_counter.v                                  ; QD1         ;
; QD1/synthesis/submodules/altera_up_audio_in_deserializer.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_audio_in_deserializer.v                              ; QD1         ;
; QD1/synthesis/submodules/altera_up_audio_out_serializer.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_audio_out_serializer.v                               ; QD1         ;
; QD1/synthesis/submodules/altera_up_clock_edge.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_clock_edge.v                                         ; QD1         ;
; QD1/synthesis/submodules/altera_up_sync_fifo.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_sync_fifo.v                                          ; QD1         ;
; QD1/synthesis/submodules/QD1_Audio.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_Audio.v                                                    ; QD1         ;
; scfifo.tdf                                                                              ; yes             ; Megafunction                                 ; c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf                                                          ;             ;
; a_regfifo.inc                                                                           ; yes             ; Megafunction                                 ; c:/software/altera/15.1/quartus/libraries/megafunctions/a_regfifo.inc                                                       ;             ;
; a_dpfifo.inc                                                                            ; yes             ; Megafunction                                 ; c:/software/altera/15.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                        ;             ;
; a_i2fifo.inc                                                                            ; yes             ; Megafunction                                 ; c:/software/altera/15.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                        ;             ;
; a_fffifo.inc                                                                            ; yes             ; Megafunction                                 ; c:/software/altera/15.1/quartus/libraries/megafunctions/a_fffifo.inc                                                        ;             ;
; a_f2fifo.inc                                                                            ; yes             ; Megafunction                                 ; c:/software/altera/15.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                        ;             ;
; aglobal151.inc                                                                          ; yes             ; Megafunction                                 ; c:/software/altera/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                      ;             ;
; db/scfifo_ff31.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a2uddin/ECE224/LogicalStep/db/scfifo_ff31.tdf                                                                      ;             ;
; db/a_dpfifo_2731.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a2uddin/ECE224/LogicalStep/db/a_dpfifo_2731.tdf                                                                    ;             ;
; db/altsyncram_18b1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf                                                                  ;             ;
; db/cmpr_a78.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a2uddin/ECE224/LogicalStep/db/cmpr_a78.tdf                                                                         ;             ;
; db/cntr_lka.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a2uddin/ECE224/LogicalStep/db/cntr_lka.tdf                                                                         ;             ;
; db/cntr_2l6.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a2uddin/ECE224/LogicalStep/db/cntr_2l6.tdf                                                                         ;             ;
; db/cntr_mka.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a2uddin/ECE224/LogicalStep/db/cntr_mka.tdf                                                                         ;             ;
; db/scfifo_9621.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a2uddin/ECE224/LogicalStep/db/scfifo_9621.tdf                                                                      ;             ;
; db/a_dpfifo_bb01.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a2uddin/ECE224/LogicalStep/db/a_dpfifo_bb01.tdf                                                                    ;             ;
; db/a_fefifo_7cf.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a2uddin/ECE224/LogicalStep/db/a_fefifo_7cf.tdf                                                                     ;             ;
; db/cntr_337.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a2uddin/ECE224/LogicalStep/db/cntr_337.tdf                                                                         ;             ;
; db/altsyncram_dtn1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_dtn1.tdf                                                                  ;             ;
; db/cntr_n2b.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a2uddin/ECE224/LogicalStep/db/cntr_n2b.tdf                                                                         ;             ;
; alt_jtag_atlantic.v                                                                     ; yes             ; Encrypted Megafunction                       ; c:/software/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                 ;             ;
; altera_sld_agent_endpoint.vhd                                                           ; yes             ; Megafunction                                 ; c:/software/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                       ;             ;
; altera_fabric_endpoint.vhd                                                              ; yes             ; Megafunction                                 ; c:/software/altera/15.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                          ;             ;
; altsyncram.tdf                                                                          ; yes             ; Megafunction                                 ; c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                                      ;             ;
; stratix_ram_block.inc                                                                   ; yes             ; Megafunction                                 ; c:/software/altera/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                               ;             ;
; lpm_mux.inc                                                                             ; yes             ; Megafunction                                 ; c:/software/altera/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                         ;             ;
; lpm_decode.inc                                                                          ; yes             ; Megafunction                                 ; c:/software/altera/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                                      ;             ;
; a_rdenreg.inc                                                                           ; yes             ; Megafunction                                 ; c:/software/altera/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                       ;             ;
; altrom.inc                                                                              ; yes             ; Megafunction                                 ; c:/software/altera/15.1/quartus/libraries/megafunctions/altrom.inc                                                          ;             ;
; altram.inc                                                                              ; yes             ; Megafunction                                 ; c:/software/altera/15.1/quartus/libraries/megafunctions/altram.inc                                                          ;             ;
; altdpram.inc                                                                            ; yes             ; Megafunction                                 ; c:/software/altera/15.1/quartus/libraries/megafunctions/altdpram.inc                                                        ;             ;
; db/altsyncram_2uc1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_2uc1.tdf                                                                  ;             ;
; db/altsyncram_rkc1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_rkc1.tdf                                                                  ;             ;
; db/altsyncram_vhc1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_vhc1.tdf                                                                  ;             ;
; db/altsyncram_5tb1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_5tb1.tdf                                                                  ;             ;
; altera_mult_add.tdf                                                                     ; yes             ; Megafunction                                 ; c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                 ;             ;
; db/altera_mult_add_bbo2.v                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a2uddin/ECE224/LogicalStep/db/altera_mult_add_bbo2.v                                                               ;             ;
; altera_mult_add_rtl.v                                                                   ; yes             ; Megafunction                                 ; c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                               ;             ;
; db/altsyncram_ltb1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_ltb1.tdf                                                                  ;             ;
; db/altsyncram_aoe1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_aoe1.tdf                                                                  ;             ;
; db/altsyncram_hec1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_hec1.tdf                                                                  ;             ;
; altera_std_synchronizer.v                                                               ; yes             ; Megafunction                                 ; c:/software/altera/15.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                           ;             ;
; db/altsyncram_qk21.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_qk21.tdf                                                                  ;             ;
; sld_virtual_jtag_basic.v                                                                ; yes             ; Megafunction                                 ; c:/software/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                                           ; yes             ; Encrypted Megafunction                       ; c:/software/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                       ; yes             ; Encrypted Megafunction                       ; c:/software/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                   ;             ;
; sld_hub.vhd                                                                             ; yes             ; Encrypted Megafunction                       ; c:/software/altera/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                                         ; altera_sld  ;
; db/ip/sld2ca9dead/alt_sld_fab.v                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/a2uddin/ECE224/LogicalStep/db/ip/sld2ca9dead/alt_sld_fab.v                                                         ; alt_sld_fab ;
; db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab.v                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/a2uddin/ECE224/LogicalStep/db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab.v                                  ; alt_sld_fab ;
; db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_ident.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/a2uddin/ECE224/LogicalStep/db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_ident.sv                           ; alt_sld_fab ;
; db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/a2uddin/ECE224/LogicalStep/db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                        ; alt_sld_fab ;
; db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                      ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/a2uddin/ECE224/LogicalStep/db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                      ; alt_sld_fab ;
; db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/a2uddin/ECE224/LogicalStep/db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                        ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; c:/software/altera/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                    ;             ;
; sld_rom_sr.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; c:/software/altera/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                      ;             ;
; lpm_mult.tdf                                                                            ; yes             ; Megafunction                                 ; c:/software/altera/15.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                        ;             ;
; lpm_add_sub.inc                                                                         ; yes             ; Megafunction                                 ; c:/software/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                     ;             ;
; multcore.inc                                                                            ; yes             ; Megafunction                                 ; c:/software/altera/15.1/quartus/libraries/megafunctions/multcore.inc                                                        ;             ;
; bypassff.inc                                                                            ; yes             ; Megafunction                                 ; c:/software/altera/15.1/quartus/libraries/megafunctions/bypassff.inc                                                        ;             ;
; altshift.inc                                                                            ; yes             ; Megafunction                                 ; c:/software/altera/15.1/quartus/libraries/megafunctions/altshift.inc                                                        ;             ;
; db/mult_9401.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a2uddin/ECE224/LogicalStep/db/mult_9401.tdf                                                                        ;             ;
; db/mult_9b01.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a2uddin/ECE224/LogicalStep/db/mult_9b01.tdf                                                                        ;             ;
+-----------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,433                                                                      ;
;                                             ;                                                                            ;
; Total combinational functions               ; 5233                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 2774                                                                       ;
;     -- 3 input functions                    ; 1453                                                                       ;
;     -- <=2 input functions                  ; 1006                                                                       ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 4656                                                                       ;
;     -- arithmetic mode                      ; 577                                                                        ;
;                                             ;                                                                            ;
; Total registers                             ; 3802                                                                       ;
;     -- Dedicated logic registers            ; 3802                                                                       ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 96                                                                         ;
; Total memory bits                           ; 68992                                                                      ;
;                                             ;                                                                            ;
; Embedded Multiplier 9-bit elements          ; 6                                                                          ;
;                                             ;                                                                            ;
; Total PLLs                                  ; 1                                                                          ;
;     -- PLLs                                 ; 1                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 3915                                                                       ;
; Total fan-out                               ; 35951                                                                      ;
; Average fan-out                             ; 3.76                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |LogicalStep_top                                                                                                                        ; 5233 (1)          ; 3802 (0)     ; 68992       ; 0          ; 6            ; 0       ; 3         ; 96   ; 0            ; 0          ; |LogicalStep_top                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;    |QD1:u0|                                                                                                                             ; 5084 (0)          ; 3719 (0)     ; 68992       ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0                                                                                                                                                                                                                                                                                                                                                         ; QD1          ;
;       |QD1_Audio:audio|                                                                                                                 ; 250 (56)          ; 168 (41)     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio                                                                                                                                                                                                                                                                                                                                         ; QD1          ;
;          |altera_up_audio_in_deserializer:Audio_In_Deserializer|                                                                        ; 124 (20)          ; 82 (16)      ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer                                                                                                                                                                                                                                                                                   ; QD1          ;
;             |altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|                                                                            ; 52 (0)            ; 33 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO                                                                                                                                                                                                                                    ; QD1          ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 52 (0)            ; 33 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                   ; work         ;
;                   |scfifo_ff31:auto_generated|                                                                                          ; 52 (0)            ; 33 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated                                                                                                                                                                                        ; work         ;
;                      |a_dpfifo_2731:dpfifo|                                                                                             ; 52 (29)           ; 33 (13)      ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo                                                                                                                                                                   ; work         ;
;                         |altsyncram_18b1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram                                                                                                                                           ; work         ;
;                         |cntr_2l6:usedw_counter|                                                                                        ; 8 (8)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_2l6:usedw_counter                                                                                                                                            ; work         ;
;                         |cntr_lka:rd_ptr_msb|                                                                                           ; 7 (7)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_lka:rd_ptr_msb                                                                                                                                               ; work         ;
;                         |cntr_mka:wr_ptr|                                                                                               ; 8 (8)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_mka:wr_ptr                                                                                                                                                   ; work         ;
;             |altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|                                                                           ; 52 (0)            ; 33 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO                                                                                                                                                                                                                                   ; QD1          ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 52 (0)            ; 33 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                  ; work         ;
;                   |scfifo_ff31:auto_generated|                                                                                          ; 52 (0)            ; 33 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated                                                                                                                                                                                       ; work         ;
;                      |a_dpfifo_2731:dpfifo|                                                                                             ; 52 (29)           ; 33 (13)      ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo                                                                                                                                                                  ; work         ;
;                         |altsyncram_18b1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram                                                                                                                                          ; work         ;
;                         |cntr_2l6:usedw_counter|                                                                                        ; 8 (8)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_2l6:usedw_counter                                                                                                                                           ; work         ;
;                         |cntr_lka:rd_ptr_msb|                                                                                           ; 7 (7)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_lka:rd_ptr_msb                                                                                                                                              ; work         ;
;                         |cntr_mka:wr_ptr|                                                                                               ; 8 (8)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_mka:wr_ptr                                                                                                                                                  ; work         ;
;          |altera_up_audio_out_serializer:Audio_Out_Serializer|                                                                          ; 70 (26)           ; 41 (17)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer                                                                                                                                                                                                                                                                                     ; QD1          ;
;             |altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|                                                                           ; 22 (0)            ; 12 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                                                                     ; QD1          ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 22 (0)            ; 12 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                    ; work         ;
;                   |scfifo_ff31:auto_generated|                                                                                          ; 22 (0)            ; 12 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated                                                                                                                                                                                         ; work         ;
;                      |a_dpfifo_2731:dpfifo|                                                                                             ; 22 (14)           ; 12 (5)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo                                                                                                                                                                    ; work         ;
;                         |cntr_2l6:usedw_counter|                                                                                        ; 8 (8)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_2l6:usedw_counter                                                                                                                                             ; work         ;
;             |altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|                                                                          ; 22 (0)            ; 12 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                                                                                                                                                                                    ; QD1          ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 22 (0)            ; 12 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                   ; work         ;
;                   |scfifo_ff31:auto_generated|                                                                                          ; 22 (0)            ; 12 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated                                                                                                                                                                                        ; work         ;
;                      |a_dpfifo_2731:dpfifo|                                                                                             ; 22 (14)           ; 12 (5)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo                                                                                                                                                                   ; work         ;
;                         |cntr_2l6:usedw_counter|                                                                                        ; 8 (8)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_2l6:usedw_counter                                                                                                                                            ; work         ;
;          |altera_up_clock_edge:ADC_Left_Right_Clock_Edges|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_clock_edge:ADC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                                         ; QD1          ;
;          |altera_up_clock_edge:DAC_Left_Right_Clock_Edges|                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|altera_up_clock_edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                                         ; QD1          ;
;       |QD1_altpll_0:altpll_0|                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                   ; QD1          ;
;          |QD1_altpll_0_altpll_5ag2:sd1|                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1                                                                                                                                                                                                                                                                                                      ; QD1          ;
;       |QD1_audio_i2c_config:audio_i2c_config|                                                                                           ; 306 (73)          ; 159 (51)     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config                                                                                                                                                                                                                                                                                                                   ; QD1          ;
;          |altera_up_av_config_auto_init:AV_Config_Auto_Init|                                                                            ; 13 (13)           ; 27 (27)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init:AV_Config_Auto_Init                                                                                                                                                                                                                                                                 ; QD1          ;
;          |altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|                                                            ; 86 (65)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM                                                                                                                                                                                                                                                 ; QD1          ;
;             |altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|                                                              ; 17 (17)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM                                                                                                                                                                                    ; QD1          ;
;             |altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM|                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM                                                                                                                                                                                      ; QD1          ;
;          |altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|                                                              ; 134 (117)         ; 81 (67)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller                                                                                                                                                                                                                                                   ; QD1          ;
;             |altera_up_slow_clock_generator:Serial_Config_Clock_Generator|                                                              ; 17 (17)           ; 14 (14)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator                                                                                                                                                                                      ; QD1          ;
;       |QD1_button_pio:button_pio|                                                                                                       ; 14 (14)           ; 20 (20)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_button_pio:button_pio                                                                                                                                                                                                                                                                                                                               ; QD1          ;
;       |QD1_jtag_uart_0:jtag_uart_0|                                                                                                     ; 145 (37)          ; 113 (13)     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                             ; QD1          ;
;          |QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|                                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                       ; QD1          ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                          ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                               ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                          ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)            ; 8 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                  ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                             ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                  ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                    ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                          ; work         ;
;          |QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|                                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                       ; QD1          ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                          ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                               ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                          ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)            ; 8 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                  ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                             ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                  ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                    ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                          ; work         ;
;          |alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|                                                                          ; 57 (57)           ; 60 (60)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                         ; work         ;
;       |QD1_lcd_display:lcd_display|                                                                                                     ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_lcd_display:lcd_display                                                                                                                                                                                                                                                                                                                             ; QD1          ;
;       |QD1_led_pio:led_pio|                                                                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_led_pio:led_pio                                                                                                                                                                                                                                                                                                                                     ; QD1          ;
;       |QD1_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 986 (0)           ; 618 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                 ; QD1          ;
;          |QD1_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                    ; 34 (34)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                       ; QD1          ;
;          |QD1_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                            ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                               ; QD1          ;
;          |QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007|                                                                                ; 54 (50)           ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007                                                                                                                                                                                                                                                                   ; QD1          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; QD1          ;
;          |QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_008|                                                                                ; 49 (45)           ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_008                                                                                                                                                                                                                                                                   ; QD1          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; QD1          ;
;          |QD1_mm_interconnect_0_router:router|                                                                                          ; 60 (60)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                             ; QD1          ;
;          |QD1_mm_interconnect_0_router_001:router_001|                                                                                  ; 10 (10)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                     ; QD1          ;
;          |QD1_mm_interconnect_0_rsp_demux_007:rsp_demux_007|                                                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux_007:rsp_demux_007                                                                                                                                                                                                                                                               ; QD1          ;
;          |QD1_mm_interconnect_0_rsp_demux_007:rsp_demux_008|                                                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux_007:rsp_demux_008                                                                                                                                                                                                                                                               ; QD1          ;
;          |QD1_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                        ; 187 (187)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                           ; QD1          ;
;          |QD1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                ; 59 (59)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                   ; QD1          ;
;          |altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|                                                                ; 8 (8)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo                                                                                                                                                                                                                                                   ; QD1          ;
;          |altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|                                                 ; 7 (7)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo                                                                                                                                                                                                                                    ; QD1          ;
;          |altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|                                                                           ; 5 (5)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                              ; QD1          ;
;          |altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|                                                                    ; 6 (6)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo                                                                                                                                                                                                                                                       ; QD1          ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 8 (8)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                              ; QD1          ;
;          |altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                  ; QD1          ;
;          |altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|                                                                              ; 5 (5)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; QD1          ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 9 (9)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                               ; QD1          ;
;          |altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|                                                                         ; 5 (5)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo                                                                                                                                                                                                                                                            ; QD1          ;
;          |altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo|                                                                            ; 105 (105)         ; 170 (170)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                               ; QD1          ;
;          |altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|                                                                              ; 67 (67)           ; 64 (64)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; QD1          ;
;          |altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|                                                            ; 4 (4)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                               ; QD1          ;
;          |altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|                                                                           ; 7 (7)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo                                                                                                                                                                                                                                                              ; QD1          ;
;          |altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|                                                                          ; 5 (5)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo                                                                                                                                                                                                                                                             ; QD1          ;
;          |altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|                                                                           ; 6 (6)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                              ; QD1          ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 7 (7)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                 ; QD1          ;
;          |altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|                                                                         ; 5 (5)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                            ; QD1          ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 6 (6)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; QD1          ;
;          |altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|                                                                                 ; 4 (4)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; QD1          ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                       ; QD1          ;
;          |altera_merlin_slave_agent:audio_i2c_config_avalon_av_config_slave_agent|                                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_i2c_config_avalon_av_config_slave_agent                                                                                                                                                                                                                                         ; QD1          ;
;          |altera_merlin_slave_agent:button_pio_s1_agent|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_pio_s1_agent                                                                                                                                                                                                                                                                   ; QD1          ;
;          |altera_merlin_slave_agent:egm_avalon_egm_slave_agent|                                                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:egm_avalon_egm_slave_agent                                                                                                                                                                                                                                                            ; QD1          ;
;          |altera_merlin_slave_agent:lcd_display_control_slave_agent|                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_display_control_slave_agent                                                                                                                                                                                                                                                       ; QD1          ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                    ; QD1          ;
;          |altera_merlin_slave_agent:sdram_0_s1_agent|                                                                                   ; 18 (10)           ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent                                                                                                                                                                                                                                                                      ; QD1          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                        ; QD1          ;
;          |altera_merlin_slave_agent:seven_seg_pio_avalon_slave_0_agent|                                                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_pio_avalon_slave_0_agent                                                                                                                                                                                                                                                    ; QD1          ;
;          |altera_merlin_slave_agent:spi_master_s1_agent|                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_s1_agent                                                                                                                                                                                                                                                                   ; QD1          ;
;          |altera_merlin_slave_agent:switch_pio_s1_agent|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent                                                                                                                                                                                                                                                                   ; QD1          ;
;          |altera_merlin_slave_agent:system_timer_s1_agent|                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_timer_s1_agent                                                                                                                                                                                                                                                                 ; QD1          ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                      ; QD1          ;
;          |altera_merlin_slave_translator:audio_avalon_audio_slave_translator|                                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator                                                                                                                                                                                                                                              ; QD1          ;
;          |altera_merlin_slave_translator:audio_i2c_config_avalon_av_config_slave_translator|                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_i2c_config_avalon_av_config_slave_translator                                                                                                                                                                                                                               ; QD1          ;
;          |altera_merlin_slave_translator:button_pio_s1_translator|                                                                      ; 8 (8)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator                                                                                                                                                                                                                                                         ; QD1          ;
;          |altera_merlin_slave_translator:egm_avalon_egm_slave_translator|                                                               ; 5 (5)             ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:egm_avalon_egm_slave_translator                                                                                                                                                                                                                                                  ; QD1          ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 9 (9)             ; 23 (23)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                         ; QD1          ;
;          |altera_merlin_slave_translator:lcd_display_control_slave_translator|                                                          ; 15 (15)           ; 15 (15)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_display_control_slave_translator                                                                                                                                                                                                                                             ; QD1          ;
;          |altera_merlin_slave_translator:led_pio_s1_translator|                                                                         ; 6 (6)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                                                                                                            ; QD1          ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)             ; 33 (33)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                          ; QD1          ;
;          |altera_merlin_slave_translator:response_out_s1_translator|                                                                    ; 7 (7)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:response_out_s1_translator                                                                                                                                                                                                                                                       ; QD1          ;
;          |altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|                                                       ; 10 (10)           ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator                                                                                                                                                                                                                                          ; QD1          ;
;          |altera_merlin_slave_translator:spi_master_s1_translator|                                                                      ; 11 (11)           ; 36 (36)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_master_s1_translator                                                                                                                                                                                                                                                         ; QD1          ;
;          |altera_merlin_slave_translator:stimulus_in_s1_translator|                                                                     ; 8 (8)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator                                                                                                                                                                                                                                                        ; QD1          ;
;          |altera_merlin_slave_translator:switch_pio_s1_translator|                                                                      ; 8 (8)             ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator                                                                                                                                                                                                                                                         ; QD1          ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 8 (8)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                            ; QD1          ;
;          |altera_merlin_slave_translator:system_timer_s1_translator|                                                                    ; 8 (8)             ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_timer_s1_translator                                                                                                                                                                                                                                                       ; QD1          ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 4 (4)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                            ; QD1          ;
;          |altera_merlin_slave_translator:uart_s1_translator|                                                                            ; 8 (8)             ; 14 (14)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator                                                                                                                                                                                                                                                               ; QD1          ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                                               ; 21 (21)           ; 26 (26)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                  ; QD1          ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                        ; 17 (17)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                           ; QD1          ;
;          |altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter|                                                                     ; 43 (43)           ; 43 (43)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                        ; QD1          ;
;          |altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|                                                                     ; 17 (17)           ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter                                                                                                                                                                                                                                                        ; QD1          ;
;       |QD1_nios2_gen2_0:nios2_gen2_0|                                                                                                   ; 2237 (0)          ; 1715 (0)     ; 63872       ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                           ; QD1          ;
;          |QD1_nios2_gen2_0_cpu:cpu|                                                                                                     ; 2237 (1934)       ; 1715 (1376)  ; 63872       ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                  ; QD1          ;
;             |QD1_nios2_gen2_0_cpu_bht_module:QD1_nios2_gen2_0_cpu_bht|                                                                  ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_bht_module:QD1_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                         ; QD1          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_bht_module:QD1_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                               ; work         ;
;                   |altsyncram_vhc1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_bht_module:QD1_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated                                                                                                                                                                                ; work         ;
;             |QD1_nios2_gen2_0_cpu_dc_data_module:QD1_nios2_gen2_0_cpu_dc_data|                                                          ; 0 (0)             ; 0 (0)        ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_data_module:QD1_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                 ; QD1          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_data_module:QD1_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_aoe1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_data_module:QD1_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated                                                                                                                                                                        ; work         ;
;             |QD1_nios2_gen2_0_cpu_dc_tag_module:QD1_nios2_gen2_0_cpu_dc_tag|                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_tag_module:QD1_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                   ; QD1          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_tag_module:QD1_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; work         ;
;                   |altsyncram_ltb1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_tag_module:QD1_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ltb1:auto_generated                                                                                                                                                                          ; work         ;
;             |QD1_nios2_gen2_0_cpu_dc_victim_module:QD1_nios2_gen2_0_cpu_dc_victim|                                                      ; 0 (0)             ; 0 (0)        ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_victim_module:QD1_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                             ; QD1          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_victim_module:QD1_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                   ; work         ;
;                   |altsyncram_hec1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_victim_module:QD1_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated                                                                                                                                                                    ; work         ;
;             |QD1_nios2_gen2_0_cpu_ic_data_module:QD1_nios2_gen2_0_cpu_ic_data|                                                          ; 2 (0)             ; 1 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_data_module:QD1_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                 ; QD1          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)             ; 1 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_data_module:QD1_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_2uc1:auto_generated|                                                                                      ; 2 (2)             ; 1 (1)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_data_module:QD1_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated                                                                                                                                                                        ; work         ;
;             |QD1_nios2_gen2_0_cpu_ic_tag_module:QD1_nios2_gen2_0_cpu_ic_tag|                                                            ; 0 (0)             ; 0 (0)        ; 2688        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_tag_module:QD1_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                   ; QD1          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 2688        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_tag_module:QD1_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; work         ;
;                   |altsyncram_rkc1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 2688        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_tag_module:QD1_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rkc1:auto_generated                                                                                                                                                                          ; work         ;
;             |QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|                                                         ; 0 (0)             ; 64 (0)       ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                ; QD1          ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)             ; 32 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                             ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)             ; 32 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated                                                                                                                                                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)             ; 32 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)             ; 32 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)             ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                     ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                        ; work         ;
;                               |mult_9401:auto_generated|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated                               ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)             ; 16 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                             ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)             ; 16 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated                                                                                                                                                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)             ; 16 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)             ; 16 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)             ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                     ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                        ; work         ;
;                               |mult_9b01:auto_generated|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                               ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)             ; 16 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                             ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)             ; 16 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated                                                                                                                                                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)             ; 16 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)             ; 16 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)             ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                     ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                        ; work         ;
;                               |mult_9b01:auto_generated|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                               ; work         ;
;             |QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|                                                         ; 301 (42)          ; 274 (80)     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                ; QD1          ;
;                |QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|                                  ; 91 (0)            ; 96 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                          ; QD1          ;
;                   |QD1_nios2_gen2_0_cpu_debug_slave_sysclk:the_QD1_nios2_gen2_0_cpu_debug_slave_sysclk|                                 ; 6 (6)             ; 49 (45)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_sysclk:the_QD1_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; QD1          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_sysclk:the_QD1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_sysclk:the_QD1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                   |QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|                                       ; 81 (81)           ; 47 (43)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck                                                            ; QD1          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                   |sld_virtual_jtag_basic:QD1_nios2_gen2_0_cpu_debug_slave_phy|                                                         ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:QD1_nios2_gen2_0_cpu_debug_slave_phy                                                                              ; work         ;
;                |QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|                                        ; 13 (13)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                ; QD1          ;
;                |QD1_nios2_gen2_0_cpu_nios2_oci_break:the_QD1_nios2_gen2_0_cpu_nios2_oci_break|                                          ; 33 (33)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_break:the_QD1_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                  ; QD1          ;
;                |QD1_nios2_gen2_0_cpu_nios2_oci_debug:the_QD1_nios2_gen2_0_cpu_nios2_oci_debug|                                          ; 8 (8)             ; 8 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_debug:the_QD1_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                  ; QD1          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_debug:the_QD1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; work         ;
;                |QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem|                                                ; 114 (114)         ; 49 (49)      ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                        ; QD1          ;
;                   |QD1_nios2_gen2_0_cpu_ociram_sp_ram_module:QD1_nios2_gen2_0_cpu_ociram_sp_ram|                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem|QD1_nios2_gen2_0_cpu_ociram_sp_ram_module:QD1_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; QD1          ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem|QD1_nios2_gen2_0_cpu_ociram_sp_ram_module:QD1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; work         ;
;                         |altsyncram_qk21:auto_generated|                                                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem|QD1_nios2_gen2_0_cpu_ociram_sp_ram_module:QD1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated                  ; work         ;
;             |QD1_nios2_gen2_0_cpu_register_bank_a_module:QD1_nios2_gen2_0_cpu_register_bank_a|                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_a_module:QD1_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                 ; QD1          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_a_module:QD1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                       ; work         ;
;                   |altsyncram_5tb1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_a_module:QD1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                        ; work         ;
;             |QD1_nios2_gen2_0_cpu_register_bank_b_module:QD1_nios2_gen2_0_cpu_register_bank_b|                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_b_module:QD1_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                 ; QD1          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_b_module:QD1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                       ; work         ;
;                   |altsyncram_5tb1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_b_module:QD1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                        ; work         ;
;       |QD1_response_out:response_out|                                                                                                   ; 4 (4)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_response_out:response_out                                                                                                                                                                                                                                                                                                                           ; QD1          ;
;       |QD1_sdram_0:sdram_0|                                                                                                             ; 264 (213)         ; 238 (152)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_sdram_0:sdram_0                                                                                                                                                                                                                                                                                                                                     ; QD1          ;
;          |QD1_sdram_0_input_efifo_module:the_QD1_sdram_0_input_efifo_module|                                                            ; 51 (51)           ; 86 (86)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_sdram_0:sdram_0|QD1_sdram_0_input_efifo_module:the_QD1_sdram_0_input_efifo_module                                                                                                                                                                                                                                                                   ; QD1          ;
;       |QD1_stimulus_in:stimulus_in|                                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_stimulus_in:stimulus_in                                                                                                                                                                                                                                                                                                                             ; QD1          ;
;       |QD1_switch_pio:switch_pio|                                                                                                       ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_switch_pio:switch_pio                                                                                                                                                                                                                                                                                                                               ; QD1          ;
;       |QD1_system_timer:system_timer|                                                                                                   ; 123 (123)         ; 120 (120)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_system_timer:system_timer                                                                                                                                                                                                                                                                                                                           ; QD1          ;
;       |QD1_system_timer:timer_0|                                                                                                        ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_system_timer:timer_0                                                                                                                                                                                                                                                                                                                                ; QD1          ;
;       |QD1_uart:uart|                                                                                                                   ; 117 (0)           ; 92 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_uart:uart                                                                                                                                                                                                                                                                                                                                           ; QD1          ;
;          |QD1_uart_regs:the_QD1_uart_regs|                                                                                              ; 33 (33)           ; 29 (29)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_uart:uart|QD1_uart_regs:the_QD1_uart_regs                                                                                                                                                                                                                                                                                                           ; QD1          ;
;          |QD1_uart_rx:the_QD1_uart_rx|                                                                                                  ; 47 (47)           ; 37 (35)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_uart:uart|QD1_uart_rx:the_QD1_uart_rx                                                                                                                                                                                                                                                                                                               ; QD1          ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_uart:uart|QD1_uart_rx:the_QD1_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                           ; work         ;
;          |QD1_uart_tx:the_QD1_uart_tx|                                                                                                  ; 37 (37)           ; 26 (26)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|QD1_uart:uart|QD1_uart_tx:the_QD1_uart_tx                                                                                                                                                                                                                                                                                                               ; QD1          ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)             ; 16 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                  ; QD1          ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                   ; QD1          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                       ; QD1          ;
;       |dual7segment:seven_seg_pio|                                                                                                      ; 42 (42)           ; 27 (27)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|dual7segment:seven_seg_pio                                                                                                                                                                                                                                                                                                                              ; qd1          ;
;       |egm:egm|                                                                                                                         ; 357 (41)          ; 232 (49)     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|egm:egm                                                                                                                                                                                                                                                                                                                                                 ; qd1          ;
;          |LogicalStep_latency_tracker:b2v_inst4|                                                                                        ; 201 (201)         ; 112 (112)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|egm:egm|LogicalStep_latency_tracker:b2v_inst4                                                                                                                                                                                                                                                                                                           ; qd1          ;
;          |LogicalStep_pulse_generator:b2v_inst5|                                                                                        ; 115 (115)         ; 71 (71)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|egm:egm|LogicalStep_pulse_generator:b2v_inst5                                                                                                                                                                                                                                                                                                           ; qd1          ;
;       |spi_master_if:spi_master|                                                                                                        ; 209 (0)           ; 182 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|spi_master_if:spi_master                                                                                                                                                                                                                                                                                                                                ; qd1          ;
;          |spi_master_core:inst_spi|                                                                                                     ; 209 (209)         ; 182 (182)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi                                                                                                                                                                                                                                                                                                       ; qd1          ;
;    |sld_hub:auto_hub|                                                                                                                   ; 148 (1)           ; 83 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                               ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 147 (0)           ; 83 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                               ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 147 (0)           ; 83 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                            ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 147 (1)           ; 83 (6)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 146 (0)           ; 77 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                            ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 146 (105)         ; 77 (49)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                               ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                       ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                     ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ALTSYNCRAM                                                                                                                          ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048  ; None ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048  ; None ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_bht_module:QD1_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; None ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_data_module:QD1_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_tag_module:QD1_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ltb1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; None ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_victim_module:QD1_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_data_module:QD1_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_tag_module:QD1_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rkc1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 21           ; 128          ; 21           ; 2688  ; None ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem|QD1_nios2_gen2_0_cpu_ociram_sp_ram_module:QD1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_a_module:QD1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_b_module:QD1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                     ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                 ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                       ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                     ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                       ;                 ;
; N/A    ; Qsys                               ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0                                                                                                                                                                                                                                                                                                                  ; QD1.qsys        ;
; Altera ; altpll                             ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_altpll_0:altpll_0                                                                                                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; altera_avalon_pio                  ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_button_pio:button_pio                                                                                                                                                                                                                                                                                        ; QD1.qsys        ;
; Altera ; altera_irq_mapper                  ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                        ; QD1.qsys        ;
; Altera ; altera_avalon_jtag_uart            ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                      ; QD1.qsys        ;
; Altera ; altera_avalon_lcd_16207            ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_lcd_display:lcd_display                                                                                                                                                                                                                                                                                      ; QD1.qsys        ;
; Altera ; altera_avalon_pio                  ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_led_pio:led_pio                                                                                                                                                                                                                                                                                              ; QD1.qsys        ;
; Altera ; altera_mm_interconnect             ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                          ; QD1.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent                                                                                                                                                                                                                 ; QD1.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator                                                                                                                                                                                                       ; QD1.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_i2c_config_avalon_av_config_slave_agent                                                                                                                                                                                                  ; QD1.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo                                                                                                                                                                                             ; QD1.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_i2c_config_avalon_av_config_slave_translator                                                                                                                                                                                        ; QD1.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                ; QD1.qsys        ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                        ; QD1.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                    ; QD1.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                    ; QD1.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                    ; QD1.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                    ; QD1.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                    ; QD1.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                    ; QD1.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                    ; QD1.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008                                                                                                                                                                                                        ; QD1.qsys        ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008|QD1_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0:error_adapter_0                                                                                                                            ; QD1.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                    ; QD1.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                    ; QD1.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                    ; QD1.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                    ; QD1.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                    ; QD1.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                    ; QD1.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015|QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                    ; QD1.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016|QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                    ; QD1.qsys        ;
; Altera ; altera_avalon_st_adapter           ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; error_adapter                      ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017|QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                    ; QD1.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_pio_s1_agent                                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                       ; QD1.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator                                                                                                                                                                                                                  ; QD1.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                ; QD1.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                        ; QD1.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                    ; QD1.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                ; QD1.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                ; QD1.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                ; QD1.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                ; QD1.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                ; QD1.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                ; QD1.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007                                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_008                                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                ; QD1.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                                ; QD1.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                                                ; QD1.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                                ; QD1.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                                                                                ; QD1.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                                                                                                ; QD1.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                                                                                                ; QD1.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux:cmd_mux_016                                                                                                                                                                                                                                ; QD1.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux:cmd_mux_017                                                                                                                                                                                                                                ; QD1.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:egm_avalon_egm_slave_agent                                                                                                                                                                                                                     ; QD1.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo                                                                                                                                                                                                                ; QD1.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:egm_avalon_egm_slave_translator                                                                                                                                                                                                           ; QD1.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                       ; QD1.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                  ; QD1.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_display_control_slave_agent                                                                                                                                                                                                                ; QD1.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo                                                                                                                                                                                                           ; QD1.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_display_control_slave_translator                                                                                                                                                                                                      ; QD1.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent                                                                                                                                                                                                                               ; QD1.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                          ; QD1.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                                                                     ; QD1.qsys        ;
; Altera ; altera_merlin_master_agent         ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                ; QD1.qsys        ;
; Altera ; altera_merlin_traffic_limiter      ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                           ; QD1.qsys        ;
; Altera ; altera_merlin_master_translator    ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                      ; QD1.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                             ; QD1.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                        ; QD1.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                   ; QD1.qsys        ;
; Altera ; altera_merlin_master_agent         ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                         ; QD1.qsys        ;
; Altera ; altera_merlin_traffic_limiter      ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                    ; QD1.qsys        ;
; Altera ; altera_merlin_master_translator    ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                               ; QD1.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:response_out_s1_agent                                                                                                                                                                                                                          ; QD1.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo                                                                                                                                                                                                                     ; QD1.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:response_out_s1_translator                                                                                                                                                                                                                ; QD1.qsys        ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router:router                                                                                                                                                                                                                                      ; QD1.qsys        ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                              ; QD1.qsys        ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                              ; QD1.qsys        ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                              ; QD1.qsys        ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_004                                                                                                                                                                                                                              ; QD1.qsys        ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_005                                                                                                                                                                                                                              ; QD1.qsys        ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_006                                                                                                                                                                                                                              ; QD1.qsys        ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_007                                                                                                                                                                                                                              ; QD1.qsys        ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_008                                                                                                                                                                                                                              ; QD1.qsys        ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_009:router_009                                                                                                                                                                                                                              ; QD1.qsys        ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_010:router_010                                                                                                                                                                                                                              ; QD1.qsys        ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_011                                                                                                                                                                                                                              ; QD1.qsys        ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_012                                                                                                                                                                                                                              ; QD1.qsys        ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_013                                                                                                                                                                                                                              ; QD1.qsys        ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_014                                                                                                                                                                                                                              ; QD1.qsys        ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_015                                                                                                                                                                                                                              ; QD1.qsys        ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_016                                                                                                                                                                                                                              ; QD1.qsys        ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_017                                                                                                                                                                                                                              ; QD1.qsys        ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_018                                                                                                                                                                                                                              ; QD1.qsys        ;
; Altera ; altera_merlin_router               ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_019:router_019                                                                                                                                                                                                                              ; QD1.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                ; QD1.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux_007:rsp_demux_007                                                                                                                                                                                                                        ; QD1.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux_007:rsp_demux_008                                                                                                                                                                                                                        ; QD1.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_016                                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; altera_merlin_demultiplexer        ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_017                                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                    ; QD1.qsys        ;
; Altera ; altera_merlin_multiplexer          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent                                                                                                                                                                                                                               ; QD1.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo                                                                                                                                                                                                                        ; QD1.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo                                                                                                                                                                                                                          ; QD1.qsys        ;
; Altera ; altera_merlin_burst_adapter        ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_0_s1_burst_adapter                                                                                                                                                                                                                     ; QD1.qsys        ;
; Altera ; altera_merlin_width_adapter        ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter                                                                                                                                                                                                                 ; QD1.qsys        ;
; Altera ; altera_merlin_width_adapter        ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter                                                                                                                                                                                                                 ; QD1.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_0_s1_translator                                                                                                                                                                                                                     ; QD1.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_pio_avalon_slave_0_agent                                                                                                                                                                                                             ; QD1.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                        ; QD1.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator                                                                                                                                                                                                   ; QD1.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_s1_agent                                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo                                                                                                                                                                                                                       ; QD1.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_master_s1_translator                                                                                                                                                                                                                  ; QD1.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stimulus_in_s1_agent                                                                                                                                                                                                                           ; QD1.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo                                                                                                                                                                                                                      ; QD1.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator                                                                                                                                                                                                                 ; QD1.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent                                                                                                                                                                                                                            ; QD1.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                       ; QD1.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator                                                                                                                                                                                                                  ; QD1.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                               ; QD1.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                          ; QD1.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                     ; QD1.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_timer_s1_agent                                                                                                                                                                                                                          ; QD1.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo                                                                                                                                                                                                                     ; QD1.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_timer_s1_translator                                                                                                                                                                                                                ; QD1.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                               ; QD1.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                          ; QD1.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                     ; QD1.qsys        ;
; Altera ; altera_merlin_slave_agent          ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent                                                                                                                                                                                                                                  ; QD1.qsys        ;
; Altera ; altera_avalon_sc_fifo              ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo                                                                                                                                                                                                                             ; QD1.qsys        ;
; Altera ; altera_merlin_slave_translator     ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator                                                                                                                                                                                                                        ; QD1.qsys        ;
; Altera ; altera_nios2_gen2                  ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                    ; QD1.qsys        ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_bht_module:QD1_nios2_gen2_0_cpu_bht                                                                                                                                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_data_module:QD1_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_tag_module:QD1_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                            ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_victim_module:QD1_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_data_module:QD1_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_tag_module:QD1_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                            ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_a_module:QD1_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_b_module:QD1_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_break:the_QD1_nios2_gen2_0_cpu_nios2_oci_break                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_QD1_nios2_gen2_0_cpu_nios2_oci_dbrk                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_debug:the_QD1_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_QD1_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_QD1_nios2_gen2_0_cpu_nios2_oci_dtrace|QD1_nios2_gen2_0_cpu_nios2_oci_td_mode:QD1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_fifo:the_QD1_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_fifo:the_QD1_nios2_gen2_0_cpu_nios2_oci_fifo|QD1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_QD1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_fifo:the_QD1_nios2_gen2_0_cpu_nios2_oci_fifo|QD1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_QD1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_fifo:the_QD1_nios2_gen2_0_cpu_nios2_oci_fifo|QD1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_QD1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_im:the_QD1_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_itrace:the_QD1_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_pib:the_QD1_nios2_gen2_0_cpu_nios2_oci_pib                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_QD1_nios2_gen2_0_cpu_nios2_oci_xbrk                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem|QD1_nios2_gen2_0_cpu_ociram_sp_ram_module:QD1_nios2_gen2_0_cpu_ociram_sp_ram                                    ;                 ;
; Altera ; altera_avalon_pio                  ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_response_out:response_out                                                                                                                                                                                                                                                                                    ; QD1.qsys        ;
; Altera ; altera_reset_controller            ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                           ; QD1.qsys        ;
; Altera ; altera_reset_controller            ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                       ; QD1.qsys        ;
; Altera ; altera_avalon_new_sdram_controller ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_sdram_0:sdram_0                                                                                                                                                                                                                                                                                              ; QD1.qsys        ;
; Altera ; altera_avalon_pio                  ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_stimulus_in:stimulus_in                                                                                                                                                                                                                                                                                      ; QD1.qsys        ;
; Altera ; altera_avalon_pio                  ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_switch_pio:switch_pio                                                                                                                                                                                                                                                                                        ; QD1.qsys        ;
; Altera ; altera_avalon_sysid_qsys           ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                                                                                    ; QD1.qsys        ;
; Altera ; altera_avalon_timer                ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_system_timer:system_timer                                                                                                                                                                                                                                                                                    ; QD1.qsys        ;
; Altera ; altera_avalon_timer                ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_system_timer:timer_0                                                                                                                                                                                                                                                                                         ; QD1.qsys        ;
; Altera ; altera_avalon_uart                 ; 15.1    ; N/A          ; N/A          ; |LogicalStep_top|QD1:u0|QD1_uart:uart                                                                                                                                                                                                                                                                                                    ; QD1.qsys        ;
+--------+------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |LogicalStep_top|QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|spitxstate ;
+-------------------------+--------------------+-------------------------+-----------------------------+
; Name                    ; spitxstate.spi_etx ; spitxstate.spi_txactive ; spitxstate.spi_stx          ;
+-------------------------+--------------------+-------------------------+-----------------------------+
; spitxstate.spi_stx      ; 0                  ; 0                       ; 0                           ;
; spitxstate.spi_txactive ; 0                  ; 1                       ; 1                           ;
; spitxstate.spi_etx      ; 1                  ; 0                       ; 1                           ;
+-------------------------+--------------------+-------------------------+-----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |LogicalStep_top|QD1:u0|QD1_sdram_0:sdram_0|m_next                           ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LogicalStep_top|QD1:u0|QD1_sdram_0:sdram_0|m_state                                                                                                                                   ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |LogicalStep_top|QD1:u0|QD1_sdram_0:sdram_0|i_next ;
+------------+------------+------------+------------+----------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000     ;
+------------+------------+------------+------------+----------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0              ;
; i_next.010 ; 0          ; 0          ; 1          ; 1              ;
; i_next.101 ; 0          ; 1          ; 0          ; 1              ;
; i_next.111 ; 1          ; 0          ; 0          ; 1              ;
+------------+------------+------------+------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |LogicalStep_top|QD1:u0|QD1_sdram_0:sdram_0|i_state                             ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                    ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                             ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                             ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                             ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                             ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                             ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |LogicalStep_top|QD1:u0|egm:egm|LogicalStep_pulse_generator:b2v_inst5|state            ;
+-------------------+---------------+-----------------+------------------+-------------------+-----------+
; Name              ; state.stopped ; state.pulse_low ; state.pulse_high ; state.reset_count ; state.off ;
+-------------------+---------------+-----------------+------------------+-------------------+-----------+
; state.off         ; 0             ; 0               ; 0                ; 0                 ; 0         ;
; state.reset_count ; 0             ; 0               ; 0                ; 1                 ; 1         ;
; state.pulse_high  ; 0             ; 0               ; 1                ; 0                 ; 1         ;
; state.pulse_low   ; 0             ; 1               ; 0                ; 0                 ; 1         ;
; state.stopped     ; 1             ; 0               ; 0                ; 0                 ; 1         ;
+-------------------+---------------+-----------------+------------------+-------------------+-----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LogicalStep_top|QD1:u0|egm:egm|LogicalStep_latency_tracker:b2v_inst4|state                                                                                                                                                                                ;
+--------------------------+---------------+--------------+--------------------+------------+------------+--------------------+-------------------+------------+------------+------------+--------------------------+-------------------------+------------------+-----------+
; Name                     ; state.update2 ; state.update ; state.missed_pulse ; state.S0R1 ; state.S0R0 ; state.S1R02_with_R ; state.S1R0_with_R ; state.S1R0 ; state.S1R1 ; state.S1RX ; state.wait4cycle2_with_R ; state.wait4cycle_with_R ; state.wait4cycle ; state.off ;
+--------------------------+---------------+--------------+--------------------+------------+------------+--------------------+-------------------+------------+------------+------------+--------------------------+-------------------------+------------------+-----------+
; state.off                ; 0             ; 0            ; 0                  ; 0          ; 0          ; 0                  ; 0                 ; 0          ; 0          ; 0          ; 0                        ; 0                       ; 0                ; 0         ;
; state.wait4cycle         ; 0             ; 0            ; 0                  ; 0          ; 0          ; 0                  ; 0                 ; 0          ; 0          ; 0          ; 0                        ; 0                       ; 1                ; 1         ;
; state.wait4cycle_with_R  ; 0             ; 0            ; 0                  ; 0          ; 0          ; 0                  ; 0                 ; 0          ; 0          ; 0          ; 0                        ; 1                       ; 0                ; 1         ;
; state.wait4cycle2_with_R ; 0             ; 0            ; 0                  ; 0          ; 0          ; 0                  ; 0                 ; 0          ; 0          ; 0          ; 1                        ; 0                       ; 0                ; 1         ;
; state.S1RX               ; 0             ; 0            ; 0                  ; 0          ; 0          ; 0                  ; 0                 ; 0          ; 0          ; 1          ; 0                        ; 0                       ; 0                ; 1         ;
; state.S1R1               ; 0             ; 0            ; 0                  ; 0          ; 0          ; 0                  ; 0                 ; 0          ; 1          ; 0          ; 0                        ; 0                       ; 0                ; 1         ;
; state.S1R0               ; 0             ; 0            ; 0                  ; 0          ; 0          ; 0                  ; 0                 ; 1          ; 0          ; 0          ; 0                        ; 0                       ; 0                ; 1         ;
; state.S1R0_with_R        ; 0             ; 0            ; 0                  ; 0          ; 0          ; 0                  ; 1                 ; 0          ; 0          ; 0          ; 0                        ; 0                       ; 0                ; 1         ;
; state.S1R02_with_R       ; 0             ; 0            ; 0                  ; 0          ; 0          ; 1                  ; 0                 ; 0          ; 0          ; 0          ; 0                        ; 0                       ; 0                ; 1         ;
; state.S0R0               ; 0             ; 0            ; 0                  ; 0          ; 1          ; 0                  ; 0                 ; 0          ; 0          ; 0          ; 0                        ; 0                       ; 0                ; 1         ;
; state.S0R1               ; 0             ; 0            ; 0                  ; 1          ; 0          ; 0                  ; 0                 ; 0          ; 0          ; 0          ; 0                        ; 0                       ; 0                ; 1         ;
; state.missed_pulse       ; 0             ; 0            ; 1                  ; 0          ; 0          ; 0                  ; 0                 ; 0          ; 0          ; 0          ; 0                        ; 0                       ; 0                ; 1         ;
; state.update             ; 0             ; 1            ; 0                  ; 0          ; 0          ; 0                  ; 0                 ; 0          ; 0          ; 0          ; 0                        ; 0                       ; 0                ; 1         ;
; state.update2            ; 1             ; 0            ; 0                  ; 0          ; 0          ; 0                  ; 0                 ; 0          ; 0          ; 0          ; 0                        ; 0                       ; 0                ; 1         ;
+--------------------------+---------------+--------------+--------------------+------------+------------+--------------------+-------------------+------------+------------+------------+--------------------------+-------------------------+------------------+-----------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|s_serial_transfer                                                                                                                                                                                                                        ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; Name                                     ; s_serial_transfer.STATE_6_POST_READ ; s_serial_transfer.STATE_5_READ_TRANSFER ; s_serial_transfer.STATE_4_PRE_READ ; s_serial_transfer.STATE_3_POST_WRITE ; s_serial_transfer.STATE_2_WRITE_TRANSFER ; s_serial_transfer.STATE_1_PRE_WRITE ; s_serial_transfer.STATE_0_IDLE ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; s_serial_transfer.STATE_0_IDLE           ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 0                              ;
; s_serial_transfer.STATE_1_PRE_WRITE      ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 1                                   ; 1                              ;
; s_serial_transfer.STATE_2_WRITE_TRANSFER ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 1                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_3_POST_WRITE     ; 0                                   ; 0                                       ; 0                                  ; 1                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_4_PRE_READ       ; 0                                   ; 0                                       ; 1                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_5_READ_TRANSFER  ; 0                                   ; 1                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_6_POST_READ      ; 1                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol                                                                                                       ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; Name                                  ; s_serial_protocol.STATE_5_STOP_BIT ; s_serial_protocol.STATE_4_TRANSFER ; s_serial_protocol.STATE_3_START_BIT ; s_serial_protocol.STATE_2_RESTART_BIT ; s_serial_protocol.STATE_1_INITIALIZE ; s_serial_protocol.STATE_0_IDLE ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; s_serial_protocol.STATE_0_IDLE        ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 0                              ;
; s_serial_protocol.STATE_1_INITIALIZE  ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 1                                    ; 1                              ;
; s_serial_protocol.STATE_2_RESTART_BIT ; 0                                  ; 0                                  ; 0                                   ; 1                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_3_START_BIT   ; 0                                  ; 0                                  ; 1                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_4_TRANSFER    ; 0                                  ; 1                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_5_STOP_BIT    ; 1                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_debug:the_QD1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                              ; yes                                                              ; yes                                        ;
; QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_debug:the_QD1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                               ; yes                                                              ; yes                                        ;
; QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_sysclk:the_QD1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_sysclk:the_QD1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_sysclk:the_QD1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_sysclk:the_QD1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_uart:uart|QD1_uart_rx:the_QD1_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_uart:uart|QD1_uart_rx:the_QD1_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_008|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:response_out_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:response_out_s1_translator|av_chipselect_pre                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_chipselect_pre                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_timer_s1_translator|av_chipselect_pre                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_chipselect_pre                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[3,5,9,11,12,14,15,17,23,24,26..28,31]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator|av_chipselect_pre                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_uart:uart|QD1_uart_regs:the_QD1_uart_regs|readdata[10..15]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_system_timer:timer_0|period_l_register[14,15]                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|period_l_register[10..13]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|period_l_register[8,9]                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|period_l_register[7]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|period_l_register[6]                                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|period_l_register[4,5]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|period_l_register[0..3]                                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|period_h_register[1..15]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|control_register[0]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_system_timer:timer_0|period_h_register[0]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[0..31]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|control_register[1..3]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_switch_pio:switch_pio|readdata[8..31]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[1..31]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_sdram_0:sdram_0|i_addr[4,5]                                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[7..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[25..31]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_im:the_QD1_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_im:the_QD1_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_QD1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_QD1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_QD1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_QD1_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_QD1_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_QD1_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_QD1_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_QD1_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_button_pio:button_pio|readdata[4..31]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|address_reg[8..31]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|control_reg[0,3..15,18..31]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[0,9,18]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[10..15]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_system_timer:timer_0|force_reload                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_system_timer:timer_0|readdata[4,5,7,10..13]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_ipending_reg_irq4                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_altpll_0:altpll_0|prev_reset                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[4,5,7,10..13]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|low_addressa[0..6]                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|rd_ptr_lsb                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_mka:wr_ptr|counter_reg_bit[0..6]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_lka:rd_ptr_msb|counter_reg_bit[0..5]                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|low_addressa[0..6]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|rd_ptr_lsb                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_mka:wr_ptr|counter_reg_bit[0..6]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_lka:rd_ptr_msb|counter_reg_bit[0..5]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|counter_is_running                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_system_timer:timer_0|internal_counter[16..31]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|internal_counter[14,15]                                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|internal_counter[10..13]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|internal_counter[8,9]                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|internal_counter[7]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|internal_counter[6]                                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|internal_counter[4,5]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|internal_counter[0..3]                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|delayed_unxcounter_is_zeroxx0                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|timeout_occurred                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                 ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                 ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                 ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                 ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                 ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                          ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                          ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_channel[2]                                                                                                                                                                           ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[4]                                                                                                                                                                           ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                 ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                 ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                 ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                  ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                  ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                  ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                  ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                   ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                   ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                 ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                 ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                 ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                         ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                         ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                         ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                         ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                   ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                  ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                   ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                   ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                   ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][51]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][49]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                    ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                    ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                    ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                    ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                    ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                    ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                       ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                       ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                       ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                    ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                    ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                   ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                  ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                   ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                            ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                           ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                            ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                            ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                         ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                         ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                         ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                         ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                         ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                        ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                       ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                        ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                        ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0..2,4,6..8,10,13,16,18..22,25,29]                                                                                                                                         ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                        ;
; QD1:u0|QD1_uart:uart|QD1_uart_rx:the_QD1_uart_rx|delayed_unxsync_rxdxx2                                                                                                                                                                                                                                        ; Merged with QD1:u0|QD1_uart:uart|QD1_uart_rx:the_QD1_uart_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                                        ;
; QD1:u0|QD1_system_timer:timer_0|readdata[0..3,6,8,9,14]                                                                                                                                                                                                                                                        ; Merged with QD1:u0|QD1_system_timer:timer_0|readdata[15]                                                                                                                                                                                                                                                                   ;
; QD1:u0|QD1_sdram_0:sdram_0|i_addr[0..3,6..10]                                                                                                                                                                                                                                                                  ; Merged with QD1:u0|QD1_sdram_0:sdram_0|i_addr[11]                                                                                                                                                                                                                                                                          ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[0..23]                                                                                                                                                                                                                       ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[24]                                                                                                                                                                                                                          ;
; QD1:u0|egm:egm|readdata[17..31]                                                                                                                                                                                                                                                                                ; Merged with QD1:u0|egm:egm|readdata[16]                                                                                                                                                                                                                                                                                    ;
; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|readdata[10..15,18..31]                                                                                                                                                                                                                                           ; Merged with QD1:u0|QD1_audio_i2c_config:audio_i2c_config|readdata[9]                                                                                                                                                                                                                                                       ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                 ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                 ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                  ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                 ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                   ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                  ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                 ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                 ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                         ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                   ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                  ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                   ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                    ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                       ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                       ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                    ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                   ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                            ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                            ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[0..3,6,8,9,14]                                                                                                                                                                             ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[15]                                                                                                                                                                                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:egm_avalon_egm_slave_translator|av_readdata_pre[16..30]                                                                                                                                                                          ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:egm_avalon_egm_slave_translator|av_readdata_pre[31]                                                                                                                                                                              ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                      ; Merged with QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                               ; Merged with QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator|waitrequest_reset_override                                                                                                                                                                   ; Merged with QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_i2c_config_avalon_av_config_slave_translator|waitrequest_reset_override                                                                                                                                                    ; Merged with QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                              ; Merged with QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:egm_avalon_egm_slave_translator|waitrequest_reset_override                                                                                                                                                                       ; Merged with QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                              ; Merged with QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_display_control_slave_translator|waitrequest_reset_override                                                                                                                                                                  ; Merged with QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                 ; Merged with QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                               ; Merged with QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:response_out_s1_translator|waitrequest_reset_override                                                                                                                                                                            ; Merged with QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                               ; Merged with QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_master_s1_translator|waitrequest_reset_override                                                                                                                                                                              ; Merged with QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|waitrequest_reset_override                                                                                                                                                                             ; Merged with QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                              ; Merged with QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                 ; Merged with QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_timer_s1_translator|waitrequest_reset_override                                                                                                                                                                            ; Merged with QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                 ; Merged with QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|waitrequest_reset_override                                                                                                                                                                                    ; Merged with QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|clr_break_line                                                                                                                                                                                                                                   ; Merged with QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|last_dest_id[4]                                                                                                                                                                                  ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|last_channel[12]                                                                                                                                                                                 ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                    ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                    ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                    ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                    ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                    ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                    ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                        ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                       ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                        ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                        ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                         ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                         ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                         ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                         ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                         ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                            ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                           ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                            ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                            ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                            ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                            ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                   ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                  ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                   ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                       ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                       ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                       ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                       ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                       ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                    ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                   ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                  ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                   ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                   ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                   ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                  ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                   ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                   ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                         ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                         ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                         ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                         ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                         ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                   ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                  ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                   ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                   ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                  ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                 ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                  ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                  ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                  ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                  ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[3]                                                                                                                                                                           ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_channel[1]                                                                                                                                                                           ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[1,2]                                                                                                                                                                         ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_channel[0]                                                                                                                                                                           ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                 ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                 ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                  ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][49]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][51]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][84]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][86]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                      ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[7..9,11..24]                                                                                                                                                                                                                ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                         ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][49]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][51]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][84]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][86]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][49]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][51]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][84]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][86]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][49]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][51]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][84]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][86]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][49]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][51]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][84]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][86]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                 ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                 ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                 ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                 ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                 ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                    ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                    ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                    ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                 ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                 ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                 ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                 ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                 ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[24]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_break:the_QD1_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|egm:egm|readdata[16]                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|readdata[9]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[0]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:response_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:response_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stimulus_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stimulus_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_display_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_display_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_pio_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_pio_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:egm_avalon_egm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:egm_avalon_egm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_i2c_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_i2c_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:egm_avalon_egm_slave_translator|av_readdata_pre[31]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[2..15]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_QD1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[0..31]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_break:the_QD1_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                                                                      ; Merged with QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                                      ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0..4]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_Audio:audio|altera_up_clock_edge:Bit_Clock_Edges|last_test_clk                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_Audio:audio|altera_up_clock_edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[19,20,22,26]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_008|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[21,23]                                                                                                                                                                                                 ; Merged with QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[24]                                                                                                                                                                                                    ;
; QD1:u0|QD1_sdram_0:sdram_0|m_next~9                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_sdram_0:sdram_0|m_next~10                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_sdram_0:sdram_0|m_next~13                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_sdram_0:sdram_0|m_next~14                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_sdram_0:sdram_0|m_next~16                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_sdram_0:sdram_0|i_next~4                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_sdram_0:sdram_0|i_next~5                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_sdram_0:sdram_0|i_next~6                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_sdram_0:sdram_0|i_state~14                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_sdram_0:sdram_0|i_state~15                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_sdram_0:sdram_0|i_state~16                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|s_serial_transfer~2                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|s_serial_transfer~3                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|s_serial_transfer~4                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~2                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~3                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~4                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter|address_reg[24]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter|address_reg[23]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|egm:egm|LogicalStep_latency_tracker:b2v_inst4|multi_r[16..31]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|egm:egm|LogicalStep_latency_tracker:b2v_inst4|misses[16..31]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_sdram_0:sdram_0|m_count[2]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                     ;
; Total Number of Removed Registers = 1709                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; QD1:u0|QD1_altpll_0:altpll_0|prev_reset                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; QD1:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; QD1:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter|address_reg[0],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter|byteen_reg[3],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][105],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[1][68],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[1][68],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[1][68],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[1][68],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][68],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][68],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][68],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][68],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][86],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[1][68],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[1][68],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[1][68],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][68],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][68],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|egm:egm|readdata[16],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[0],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][105],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:response_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:response_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:response_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:response_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:response_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stimulus_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stimulus_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stimulus_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stimulus_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stimulus_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_display_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_display_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_display_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_display_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_display_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_pio_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_pio_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_pio_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_pio_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_pio_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:egm_avalon_egm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:egm_avalon_egm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:egm_avalon_egm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:egm_avalon_egm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:egm_avalon_egm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_i2c_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_i2c_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_i2c_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_i2c_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_i2c_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:egm_avalon_egm_slave_translator|av_readdata_pre[31],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[1],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[2],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[3],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[4],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[5],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[6],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[7],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[8],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[9],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[10],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[11],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[12],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[13],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[14],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[15],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[31],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[30],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[29],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[28],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[26],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[25],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[24],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[22],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[21],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[20],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[19],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[18],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[17],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[16],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[15],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[14],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[13],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[12],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[11],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[10],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[9],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[8],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[7],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[6],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[5],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[4],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[3],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[2],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[1],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|av_readdata_pre[0],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][56],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_break:the_QD1_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype,                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting,                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[1],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_Audio:audio|altera_up_clock_edge:Bit_Clock_Edges|last_test_clk,                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_Audio:audio|altera_up_clock_edge:Bit_Clock_Edges|cur_test_clk,                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[22],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[20],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[19],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[26],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][105],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][105],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[1][105],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][105],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[1][105],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][105],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[1][105],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][105],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][105],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][105],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][105],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[1][105],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[1][105],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[1][105],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[1][105],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][105],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][105],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][105],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[0][105],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][105],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[0][105],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[0][105],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][105],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][105],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][105],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][105],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[0][105],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[0][105],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[0][105],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[0][105],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][105],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007|share_count_zero_flag,                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_008|share_count_zero_flag,                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007|share_count[0],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_008|share_count[0],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter|address_reg[24],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter|address_reg[23],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][20],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_sdram_0:sdram_0|m_count[2]                                                                                                                                                                                                                                                                          ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                        ; Stuck at GND                   ; QD1:u0|QD1_system_timer:timer_0|period_l_register[15],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; QD1:u0|QD1_system_timer:timer_0|period_l_register[14],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|period_l_register[13],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|period_l_register[12],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|period_l_register[11],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|period_l_register[10],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|period_l_register[9],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|period_l_register[8],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|period_l_register[7],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|period_l_register[6],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|period_l_register[5],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|period_l_register[4],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|period_l_register[3],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|period_l_register[2],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|period_l_register[1],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|period_l_register[0],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|control_register[0],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[31],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[30],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[29],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[28],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[27],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[26],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[25],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[24],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[23],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[22],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[21],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[20],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[19],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[18],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[17],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[16],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[15],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[14],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[13],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[12],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[11],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[10],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[9],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[8],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[7],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[6],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[5],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[4],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[3],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[2],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[1],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_snapshot[0],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|control_register[3],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|control_register[2],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|force_reload,                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|readdata[13],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|readdata[12],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|readdata[11],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|readdata[10],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|readdata[7],                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|readdata[5],                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|readdata[4],                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_ipending_reg_irq4,                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[13],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[12],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[11],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[10],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[7],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[5],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[4],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|counter_is_running,                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|internal_counter[15],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|internal_counter[14],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|internal_counter[13],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|internal_counter[12],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|internal_counter[11],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|internal_counter[10],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|internal_counter[9],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|internal_counter[8],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|internal_counter[7],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|internal_counter[6],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|internal_counter[5],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|internal_counter[4],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|internal_counter[3],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|internal_counter[2],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|internal_counter[1],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|internal_counter[0],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|delayed_unxcounter_is_zeroxx0,                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_system_timer:timer_0|timeout_occurred                                                                                                                                                                                                                                                               ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                           ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][56],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][56],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][56],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][56],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][56],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][56],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[1][54],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[2][54],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[3][54],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[4][54],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[5][54],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[6][54],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                  ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                  ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                                ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                         ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                          ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                                         ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                          ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                                         ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                   ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                   ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                     ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                          ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                         ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                     ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[24]                                                                                                                                                                                                                          ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                 ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                         ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                          ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                         ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                          ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                         ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                          ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                         ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                          ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                         ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                          ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                         ;
; QD1:u0|QD1_uart:uart|QD1_uart_regs:the_QD1_uart_regs|readdata[13]                                                                                                                                                                                                                                            ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[13]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_uart:uart|QD1_uart_regs:the_QD1_uart_regs|readdata[12]                                                                                                                                                                                                                                            ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[12]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_uart:uart|QD1_uart_regs:the_QD1_uart_regs|readdata[11]                                                                                                                                                                                                                                            ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[11]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_uart:uart|QD1_uart_regs:the_QD1_uart_regs|readdata[10]                                                                                                                                                                                                                                            ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[10]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|period_h_register[15]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; QD1:u0|QD1_system_timer:timer_0|internal_counter[31]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|period_h_register[14]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; QD1:u0|QD1_system_timer:timer_0|internal_counter[30]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|period_h_register[13]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; QD1:u0|QD1_system_timer:timer_0|internal_counter[29]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|period_h_register[12]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; QD1:u0|QD1_system_timer:timer_0|internal_counter[28]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|period_h_register[11]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; QD1:u0|QD1_system_timer:timer_0|internal_counter[27]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|period_h_register[10]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; QD1:u0|QD1_system_timer:timer_0|internal_counter[26]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|period_h_register[9]                                                                                                                                                                                                                                                         ; Stuck at GND                   ; QD1:u0|QD1_system_timer:timer_0|internal_counter[25]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|period_h_register[8]                                                                                                                                                                                                                                                         ; Stuck at GND                   ; QD1:u0|QD1_system_timer:timer_0|internal_counter[24]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|period_h_register[7]                                                                                                                                                                                                                                                         ; Stuck at GND                   ; QD1:u0|QD1_system_timer:timer_0|internal_counter[23]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|period_h_register[6]                                                                                                                                                                                                                                                         ; Stuck at GND                   ; QD1:u0|QD1_system_timer:timer_0|internal_counter[22]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|period_h_register[5]                                                                                                                                                                                                                                                         ; Stuck at GND                   ; QD1:u0|QD1_system_timer:timer_0|internal_counter[21]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|period_h_register[4]                                                                                                                                                                                                                                                         ; Stuck at GND                   ; QD1:u0|QD1_system_timer:timer_0|internal_counter[20]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|period_h_register[3]                                                                                                                                                                                                                                                         ; Stuck at GND                   ; QD1:u0|QD1_system_timer:timer_0|internal_counter[19]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|period_h_register[2]                                                                                                                                                                                                                                                         ; Stuck at GND                   ; QD1:u0|QD1_system_timer:timer_0|internal_counter[18]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|period_h_register[1]                                                                                                                                                                                                                                                         ; Stuck at GND                   ; QD1:u0|QD1_system_timer:timer_0|internal_counter[17]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_system_timer:timer_0|period_h_register[0]                                                                                                                                                                                                                                                         ; Stuck at GND                   ; QD1:u0|QD1_system_timer:timer_0|internal_counter[16]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_switch_pio:switch_pio|readdata[31]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[31]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_switch_pio:switch_pio|readdata[30]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[30]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_switch_pio:switch_pio|readdata[29]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[29]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_switch_pio:switch_pio|readdata[28]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[28]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_switch_pio:switch_pio|readdata[27]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[27]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_switch_pio:switch_pio|readdata[26]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[26]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_switch_pio:switch_pio|readdata[25]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[25]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_switch_pio:switch_pio|readdata[24]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[24]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_switch_pio:switch_pio|readdata[23]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[23]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_switch_pio:switch_pio|readdata[22]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[22]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_switch_pio:switch_pio|readdata[21]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[21]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_switch_pio:switch_pio|readdata[20]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[20]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_switch_pio:switch_pio|readdata[19]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[19]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_switch_pio:switch_pio|readdata[18]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[18]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_switch_pio:switch_pio|readdata[17]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[17]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_switch_pio:switch_pio|readdata[16]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[16]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_switch_pio:switch_pio|readdata[15]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[15]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_switch_pio:switch_pio|readdata[14]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[14]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_switch_pio:switch_pio|readdata[13]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[13]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_switch_pio:switch_pio|readdata[12]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[12]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_switch_pio:switch_pio|readdata[11]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[11]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_switch_pio:switch_pio|readdata[10]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[10]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_switch_pio:switch_pio|readdata[9]                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[9]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_switch_pio:switch_pio|readdata[8]                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|av_readdata_pre[8]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[31]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[31]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[30]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[30]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[29]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[29]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[28]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[28]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[27]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[27]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[26]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[26]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[25]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[25]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[24]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[24]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[23]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[23]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[22]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[22]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[21]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[21]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[20]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[20]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[19]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[19]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[18]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[18]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[17]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[17]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[16]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[16]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[15]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[15]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[14]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[14]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[13]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[13]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[12]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[12]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[11]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[11]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[10]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[10]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[9]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[9]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[8]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[8]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[7]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[7]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[6]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[6]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[5]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[5]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[4]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[4]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[3]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[3]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[2]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[2]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_stimulus_in:stimulus_in|readdata[1]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|av_readdata_pre[1]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                          ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                          ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                          ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                          ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                          ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                          ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                          ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                          ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                          ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                          ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                          ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                          ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                          ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                          ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                           ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                           ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                           ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                    ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                               ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_QD1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_break:the_QD1_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_QD1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_QD1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_QD1_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                       ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_QD1_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                     ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_QD1_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_QD1_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                     ; Stuck at GND                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_QD1_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[31]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[31]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[30]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[30]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[29]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[29]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[28]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[28]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[27]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[27]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[26]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[26]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[25]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[25]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[24]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[24]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[23]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[23]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[22]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[22]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[21]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[21]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[20]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[20]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[19]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[19]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[18]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[18]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[17]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[17]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[16]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[16]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[15]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[15]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[14]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[14]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[13]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[13]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[12]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[12]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[11]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[11]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[10]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[10]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[9]                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[9]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[8]                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[8]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[7]                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[7]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[6]                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[6]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[5]                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[5]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_button_pio:button_pio|readdata[4]                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[4]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|address_reg[9]                                                                                                                                                                                                                                                  ; Stuck at GND                   ; QD1:u0|QD1_audio_i2c_config:audio_i2c_config|readdata[9]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                    ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                    ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                    ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                    ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                    ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                    ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                               ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                 ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                               ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                 ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                               ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                 ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                               ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                 ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                               ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                 ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                  ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                  ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                  ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                  ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                  ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                 ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                 ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                 ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                 ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                 ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                               ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                 ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                               ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                 ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                               ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                 ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                               ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                 ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                               ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                 ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                       ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                         ;
; QD1:u0|QD1_uart:uart|QD1_uart_regs:the_QD1_uart_regs|readdata[15]                                                                                                                                                                                                                                            ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[15]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                       ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                         ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                       ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                         ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                       ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                         ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                 ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                 ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                 ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                 ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                 ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                 ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                 ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                 ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                 ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                 ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                    ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                    ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                    ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                    ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                    ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                     ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                       ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                     ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                       ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                     ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                       ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                     ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                       ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                     ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                       ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                    ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                    ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                    ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                    ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                       ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                         ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                  ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                  ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                  ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                  ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                  ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                    ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                 ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                 ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                 ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                 ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                 ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                   ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                          ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                            ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                          ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                            ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                          ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                            ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                          ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                            ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                          ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                            ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                       ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                         ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                       ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                         ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                       ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                         ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                       ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                         ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                       ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                         ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                      ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                      ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                      ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                      ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                        ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                      ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                        ;
; QD1:u0|QD1_uart:uart|QD1_uart_regs:the_QD1_uart_regs|readdata[14]                                                                                                                                                                                                                                            ; Stuck at GND                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[14]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                    ; Lost Fanouts                   ; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3802  ;
; Number of registers using Synchronous Clear  ; 429   ;
; Number of registers using Synchronous Load   ; 384   ;
; Number of registers using Asynchronous Clear ; 2432  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2593  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; QD1:u0|QD1_system_timer:system_timer|internal_counter[0]                                                                                                                                                                                                                                                                        ; 3       ;
; QD1:u0|QD1_system_timer:system_timer|internal_counter[1]                                                                                                                                                                                                                                                                        ; 3       ;
; QD1:u0|QD1_system_timer:system_timer|internal_counter[2]                                                                                                                                                                                                                                                                        ; 3       ;
; QD1:u0|QD1_system_timer:system_timer|internal_counter[3]                                                                                                                                                                                                                                                                        ; 3       ;
; QD1:u0|QD1_system_timer:system_timer|internal_counter[6]                                                                                                                                                                                                                                                                        ; 3       ;
; QD1:u0|QD1_system_timer:system_timer|internal_counter[8]                                                                                                                                                                                                                                                                        ; 3       ;
; QD1:u0|QD1_system_timer:system_timer|internal_counter[9]                                                                                                                                                                                                                                                                        ; 3       ;
; QD1:u0|QD1_system_timer:system_timer|internal_counter[14]                                                                                                                                                                                                                                                                       ; 3       ;
; QD1:u0|QD1_system_timer:system_timer|internal_counter[15]                                                                                                                                                                                                                                                                       ; 3       ;
; QD1:u0|QD1_uart:uart|QD1_uart_tx:the_QD1_uart_tx|txd                                                                                                                                                                                                                                                                            ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[2]                                                                                                                                                                                                                                                           ; 5       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_cmd[3]                                                                                                                                                                                                                                                                                             ; 1       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_cmd[2]                                                                                                                                                                                                                                                                                             ; 2       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_cmd[1]                                                                                                                                                                                                                                                                                             ; 2       ;
; QD1:u0|QD1_sdram_0:sdram_0|m_cmd[0]                                                                                                                                                                                                                                                                                             ; 2       ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                     ; 47      ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                               ; 5       ;
; QD1:u0|QD1_uart:uart|QD1_uart_tx:the_QD1_uart_tx|pre_txd                                                                                                                                                                                                                                                                        ; 2       ;
; QD1:u0|QD1_sdram_0:sdram_0|i_addr[11]                                                                                                                                                                                                                                                                                           ; 10      ;
; QD1:u0|QD1_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                                                                                                                                                             ; 2       ;
; QD1:u0|QD1_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                                                                                                                                                             ; 2       ;
; QD1:u0|QD1_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                                                                                                                                                             ; 2       ;
; QD1:u0|QD1_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                                                                                                                                                             ; 2       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                      ; 13      ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                   ; 2       ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                   ; 2       ;
; QD1:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                               ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[1]                                                                                                                                                                                                                                                           ; 69      ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[8]                                                                                                                                                                                                                                                           ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[9]                                                                                                                                                                                                                                                           ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[10]                                                                                                                                                                                                                                                          ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[11]                                                                                                                                                                                                                                                          ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[12]                                                                                                                                                                                                                                                          ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[13]                                                                                                                                                                                                                                                          ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[14]                                                                                                                                                                                                                                                          ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[15]                                                                                                                                                                                                                                                          ; 1       ;
; QD1:u0|QD1_sdram_0:sdram_0|refresh_counter[12]                                                                                                                                                                                                                                                                                  ; 2       ;
; QD1:u0|QD1_sdram_0:sdram_0|refresh_counter[9]                                                                                                                                                                                                                                                                                   ; 2       ;
; QD1:u0|QD1_sdram_0:sdram_0|refresh_counter[8]                                                                                                                                                                                                                                                                                   ; 2       ;
; QD1:u0|QD1_sdram_0:sdram_0|refresh_counter[7]                                                                                                                                                                                                                                                                                   ; 2       ;
; QD1:u0|QD1_sdram_0:sdram_0|refresh_counter[3]                                                                                                                                                                                                                                                                                   ; 2       ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                 ; 11      ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[0]                                                                                                                                                                                                                                                           ; 2       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                  ; 2       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                  ; 2       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                  ; 2       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                  ; 2       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                  ; 2       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                  ; 2       ;
; QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                            ; 1       ;
; QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                            ; 4       ;
; QD1:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                               ; 2       ;
; QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                          ; 2       ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                        ; 3       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                               ; 1       ;
; QD1:u0|QD1_uart:uart|QD1_uart_tx:the_QD1_uart_tx|tx_shift_empty                                                                                                                                                                                                                                                                 ; 2       ;
; QD1:u0|QD1_uart:uart|QD1_uart_tx:the_QD1_uart_tx|tx_ready                                                                                                                                                                                                                                                                       ; 6       ;
; QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                            ; 1       ;
; QD1:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                               ; 1       ;
; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                     ; 3       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                             ; 1       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[21]                                                                                                                                                                                                                                            ; 1       ;
; QD1:u0|QD1_system_timer:system_timer|period_l_register[0]                                                                                                                                                                                                                                                                       ; 2       ;
; QD1:u0|QD1_system_timer:system_timer|period_l_register[1]                                                                                                                                                                                                                                                                       ; 2       ;
; QD1:u0|QD1_system_timer:system_timer|period_l_register[2]                                                                                                                                                                                                                                                                       ; 2       ;
; QD1:u0|QD1_system_timer:system_timer|period_l_register[3]                                                                                                                                                                                                                                                                       ; 2       ;
; QD1:u0|QD1_system_timer:system_timer|period_l_register[6]                                                                                                                                                                                                                                                                       ; 2       ;
; QD1:u0|QD1_system_timer:system_timer|period_l_register[8]                                                                                                                                                                                                                                                                       ; 2       ;
; QD1:u0|QD1_system_timer:system_timer|period_l_register[9]                                                                                                                                                                                                                                                                       ; 2       ;
; QD1:u0|QD1_system_timer:system_timer|period_l_register[14]                                                                                                                                                                                                                                                                      ; 2       ;
; QD1:u0|QD1_system_timer:system_timer|period_l_register[15]                                                                                                                                                                                                                                                                      ; 2       ;
; QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                            ; 1       ;
; QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[23]                                                                                                                                                                                                                                                          ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[7]                                                                                                                                                                                                                                                           ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[31]                                                                                                                                                                                                                                                          ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[30]                                                                                                                                                                                                                                                          ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[29]                                                                                                                                                                                                                                                          ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[28]                                                                                                                                                                                                                                                          ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[27]                                                                                                                                                                                                                                                          ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[26]                                                                                                                                                                                                                                                          ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[25]                                                                                                                                                                                                                                                          ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[24]                                                                                                                                                                                                                                                          ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[22]                                                                                                                                                                                                                                                          ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[21]                                                                                                                                                                                                                                                          ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[20]                                                                                                                                                                                                                                                          ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[19]                                                                                                                                                                                                                                                          ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[18]                                                                                                                                                                                                                                                          ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[17]                                                                                                                                                                                                                                                          ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[16]                                                                                                                                                                                                                                                          ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[6]                                                                                                                                                                                                                                                           ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[5]                                                                                                                                                                                                                                                           ; 1       ;
; QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                  ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[4]                                                                                                                                                                                                                                                           ; 1       ;
; QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|control_1[3]                                                                                                                                                                                                                                                           ; 1       ;
; QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                 ; 1       ;
; QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 100                                                                                                                                                                                                                                                                                        ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |LogicalStep_top|QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|tx_reg[20]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_display_control_slave_translator|wait_latency_counter[5]                                                                                                                                                                                                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter|data_reg[3]                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|d_address_line_field[4]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:response_out_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[4]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|control_reg[16]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:egm_avalon_egm_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_master_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_st_data[25]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_mem_byte_en[0]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_slow_inst_result[1]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|device_for_transfer[1]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[3]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|clear_read_fifos                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |LogicalStep_top|QD1:u0|QD1_uart:uart|QD1_uart_rx:the_QD1_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|address_reg[5]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|control_reg[2]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|data_reg[6]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|pre_cnt[4]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|readdata[22]                                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 15 bits   ; 75 LEs        ; 30 LEs               ; 45 LEs                 ; Yes        ; |LogicalStep_top|QD1:u0|egm:egm|readdata[9]                                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|readdata[27]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_uart:uart|QD1_uart_tx:the_QD1_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]                                                                                                                                                                                                                                          ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]                                                                                                                                      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_break:the_QD1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|address_for_transfer[6]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_inst_result[31]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_inst_result[11]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_inst_result[2]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|readdata[4]                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|readdata[16]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |LogicalStep_top|QD1:u0|egm:egm|LogicalStep_latency_tracker:b2v_inst4|count[8]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|start_external_transfer                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|readdata[4]                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|readdata[7]                                                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_Audio:audio|readdata[8]                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |LogicalStep_top|QD1:u0|egm:egm|LogicalStep_latency_tracker:b2v_inst4|misses[8]                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                               ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                               ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|bit_cnt[3]                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 35 bits   ; 105 LEs       ; 70 LEs               ; 35 LEs                 ; Yes        ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[22]                                                                                                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                       ;
; 5:1                ; 23 bits   ; 69 LEs        ; 69 LEs               ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[18]                                                                                                                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_sdram_0:sdram_0|QD1_sdram_0_input_efifo_module:the_QD1_sdram_0_input_efifo_module|entries[1]                                                                                                                                                                                                                                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |LogicalStep_top|QD1:u0|egm:egm|LogicalStep_latency_tracker:b2v_inst4|multi_r[3]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_sdram_0:sdram_0|m_bank[1]                                                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 12 bits   ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; Yes        ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[21]                                                                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |LogicalStep_top|QD1:u0|egm:egm|LogicalStep_latency_tracker:b2v_inst4|currentLatency[25]                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_sdram_0:sdram_0|i_count[1]                                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_sdram_0:sdram_0|m_addr[11]                                                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[13]                                                                                                                                                                                                                           ;
; 7:1                ; 13 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_sdram_0:sdram_0|m_addr[4]                                                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_sdram_0:sdram_0|m_addr[3]                                                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 41 bits   ; 164 LEs       ; 0 LEs                ; 164 LEs                ; Yes        ; |LogicalStep_top|QD1:u0|QD1_sdram_0:sdram_0|active_addr[0]                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|d_writedata[7]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_sdram_0:sdram_0|m_data[6]                                                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|E_logic_result[25]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|dc_data_rd_port_addr[4]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[7]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[22]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[14]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[27]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|D_src2_reg[5]                                                                                                                                                                                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[13]                                                                                                                                                                                                                                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[27]                                                                                                                                                                                                                                                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[7]                                                                                                                                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |LogicalStep_top|QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|F_ic_data_rd_addr_nxt[0]                                                                                                                                                                                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |LogicalStep_top|QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi|Selector9                                                                                                                                                                                                                                                                                       ;
; 11:1               ; 5 bits    ; 35 LEs        ; 20 LEs               ; 15 LEs                 ; No         ; |LogicalStep_top|QD1:u0|egm:egm|LogicalStep_pulse_generator:b2v_inst5|state                                                                                                                                                                                                                                                                                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |LogicalStep_top|QD1:u0|QD1_sdram_0:sdram_0|Selector35                                                                                                                                                                                                                                                                                                                    ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router:router|src_channel[7]                                                                                                                                                                                                                                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; No         ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router:router|src_data[87]                                                                                                                                                                                                                                                          ;
; 15:1               ; 3 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; No         ; |LogicalStep_top|QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router:router|src_channel[8]                                                                                                                                                                                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |LogicalStep_top|QD1:u0|QD1_sdram_0:sdram_0|Selector27                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |LogicalStep_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Source assignments for QD1:u0|QD1_altpll_0:altpll_0 ;
+----------------+-------+------+---------------------+
; Assignment     ; Value ; From ; To                  ;
+----------------+-------+------+---------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg          ;
+----------------+-------+------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_stdsync_sv6:stdsync2|QD1_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_sdram_0:sdram_0             ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+-------------------------------------------------+
; Source assignments for QD1:u0|QD1_uart:uart     ;
+-----------------------------+-------+------+----+
; Assignment                  ; Value ; From ; To ;
+-----------------------------+-------+------+----+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -  ;
+-----------------------------+-------+------+----+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_uart:uart|QD1_uart_rx:the_QD1_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux_007:rsp_demux_007 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux_007:rsp_demux_008 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_014 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_015 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_016 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux_017 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for QD1:u0|altera_reset_controller:rst_controller      ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for QD1:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer ;
+------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                           ;
+------------------+-------+------------------------------------------------------------------------------------------------+
; DW               ; 15    ; Signed Integer                                                                                 ;
; BIT_COUNTER_INIT ; 01111 ; Unsigned Binary                                                                                ;
+------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                             ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 01111 ; Unsigned Binary                                                                                                                                  ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                  ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                  ;
; AW             ; 6     ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                              ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                    ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                    ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                    ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                           ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_ff31 ; Untyped                                                                                                                                           ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                   ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                   ;
; AW             ; 6     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                               ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                     ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                     ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                     ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                     ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_ff31 ; Untyped                                                                                                                                            ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                 ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                 ;
; AW             ; 6     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                             ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                   ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                   ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                   ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                   ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_ff31 ; Untyped                                                                                                                                          ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                  ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                  ;
; AW             ; 6     ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                              ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                    ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                    ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                    ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                           ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_ff31 ; Untyped                                                                                                                                           ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init:AV_Config_Auto_Init ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ROM_SIZE       ; 57    ; Signed Integer                                                                                                     ;
; AW             ; 5     ; Signed Integer                                                                                                     ;
; DW             ; 26    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                          ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                               ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                               ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                               ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                               ;
; AUD_ADC_PATH    ; 010010010 ; Unsigned Binary                                                                                                               ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                               ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                               ;
; AUD_DATA_FORMAT ; 001000001 ; Unsigned Binary                                                                                                               ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                                               ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                               ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                                                                     ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                                                                          ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                                                                          ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                                                                                          ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                                                                                          ;
; AUD_ADC_PATH    ; 010010010 ; Unsigned Binary                                                                                                                                                                          ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                                                          ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                                                          ;
; AUD_DATA_FORMAT ; 001000001 ; Unsigned Binary                                                                                                                                                                          ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                                                                                                          ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                                                          ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM ;
+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value            ; Type                                                                                                                                                                          ;
+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; INPUT_CTRL            ; 0000000000000000 ; Unsigned Binary                                                                                                                                                               ;
; VIDEO_SELECTION       ; 0000000111001000 ; Unsigned Binary                                                                                                                                                               ;
; OUTPUT_CTRL           ; 0000001100001100 ; Unsigned Binary                                                                                                                                                               ;
; EXT_OUTPUT_CTRL       ; 0000010001000101 ; Unsigned Binary                                                                                                                                                               ;
; AUTODETECT            ; 0000011101111111 ; Unsigned Binary                                                                                                                                                               ;
; BRIGHTNESS            ; 0000101000000000 ; Unsigned Binary                                                                                                                                                               ;
; HUE                   ; 0000101100000000 ; Unsigned Binary                                                                                                                                                               ;
; DEFAULT_VALUE_Y       ; 0000110000110110 ; Unsigned Binary                                                                                                                                                               ;
; DEFAULT_VALUE_C       ; 0000110101111100 ; Unsigned Binary                                                                                                                                                               ;
; POWER_MGMT            ; 0000111100000000 ; Unsigned Binary                                                                                                                                                               ;
; ANALOG_CLAMP_CTRL     ; 0001010000010010 ; Unsigned Binary                                                                                                                                                               ;
; DIGITAL_CLAMP_CTRL    ; 0001010100000000 ; Unsigned Binary                                                                                                                                                               ;
; SHAPING_FILTER_CTRL_1 ; 0001011100000001 ; Unsigned Binary                                                                                                                                                               ;
; SHAPING_FILTER_CTRL_2 ; 0001100010010011 ; Unsigned Binary                                                                                                                                                               ;
; COMB_FILTER_CTRL_2    ; 0001100111110001 ; Unsigned Binary                                                                                                                                                               ;
; PIXEL_DELAY_CTRL      ; 0010011101011000 ; Unsigned Binary                                                                                                                                                               ;
; MISC_GAIN_CTRL        ; 0010101111100001 ; Unsigned Binary                                                                                                                                                               ;
; AGC_MODE_CTRL         ; 0010110010101110 ; Unsigned Binary                                                                                                                                                               ;
; CHROMA_GAIN_CTRL_1    ; 0010110111110100 ; Unsigned Binary                                                                                                                                                               ;
; CHROMA_GAIN_CTRL_2    ; 0010111000000000 ; Unsigned Binary                                                                                                                                                               ;
; LUMA_GAIN_CTRL_1      ; 0010111111110000 ; Unsigned Binary                                                                                                                                                               ;
; LUMA_GAIN_CTRL_2      ; 0011000000000000 ; Unsigned Binary                                                                                                                                                               ;
; VSYNC_FIELD_CTRL_1    ; 0011000100010010 ; Unsigned Binary                                                                                                                                                               ;
; VSYNC_FIELD_CTRL_2    ; 0011001001000001 ; Unsigned Binary                                                                                                                                                               ;
; VSYNC_FIELD_CTRL_3    ; 0011001110000100 ; Unsigned Binary                                                                                                                                                               ;
; HSYNC_FIELD_CTRL_1    ; 0011010000000000 ; Unsigned Binary                                                                                                                                                               ;
; HSYNC_FIELD_CTRL_2    ; 0011010100000010 ; Unsigned Binary                                                                                                                                                               ;
; HSYNC_FIELD_CTRL_3    ; 0011011000000000 ; Unsigned Binary                                                                                                                                                               ;
; POLARITY              ; 0011011100000001 ; Unsigned Binary                                                                                                                                                               ;
; NTSC_COMB_CTRL        ; 0011100010000000 ; Unsigned Binary                                                                                                                                                               ;
; PAL_COMB_CTRL         ; 0011100111000000 ; Unsigned Binary                                                                                                                                                               ;
; ADC_CTRL              ; 0011101000010000 ; Unsigned Binary                                                                                                                                                               ;
; MANUAL_WINDOW_CTRL    ; 0011110110110010 ; Unsigned Binary                                                                                                                                                               ;
; RESAMPLE_CONTROL      ; 0100000100000001 ; Unsigned Binary                                                                                                                                                               ;
; CRC                   ; 1011001000011100 ; Unsigned Binary                                                                                                                                                               ;
; ADC_SWITCH_1          ; 1100001100000000 ; Unsigned Binary                                                                                                                                                               ;
; ADC_SWITCH_2          ; 1100010000000000 ; Unsigned Binary                                                                                                                                                               ;
; LETTERBOX_CTRL_1      ; 1101110010101100 ; Unsigned Binary                                                                                                                                                               ;
; LETTERBOX_CTRL_2      ; 1101110101001100 ; Unsigned Binary                                                                                                                                                               ;
; NTSC_V_BIT_BEGIN      ; 1110010100100101 ; Unsigned Binary                                                                                                                                                               ;
; NTSC_V_BIT_END        ; 1110011000000100 ; Unsigned Binary                                                                                                                                                               ;
; NTSC_F_BIT_TOGGLE     ; 1110011101100011 ; Unsigned Binary                                                                                                                                                               ;
; PAL_V_BIT_BEGIN       ; 1110100001100101 ; Unsigned Binary                                                                                                                                                               ;
; PAL_V_BIT_END         ; 1110100100010100 ; Unsigned Binary                                                                                                                                                               ;
; PAL_F_BIT_TOGGLE      ; 1110101001100011 ; Unsigned Binary                                                                                                                                                               ;
; VBLANK_CTRL_1         ; 1110101101010101 ; Unsigned Binary                                                                                                                                                               ;
; VBLANK_CTRL_2         ; 1110110001010101 ; Unsigned Binary                                                                                                                                                               ;
+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 26    ; Signed Integer                                                                                                                   ;
; CW             ; 4     ; Signed Integer                                                                                                                   ;
; SCCW           ; 11    ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CB             ; 11    ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                    ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                    ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_uart:uart|QD1_uart_rx:the_QD1_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 25    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 25    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_i2c_config_avalon_av_config_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:egm_avalon_egm_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_display_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 13    ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 13    ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 13    ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 13    ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 22    ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                       ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                       ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_timer_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                               ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                               ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_master_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 1     ; Signed Integer                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:response_out_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                               ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 81    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 81    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 18    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 25    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 81    ; Signed Integer                                                                                                           ;
; PKT_QOS_L                 ; 81    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                           ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                                           ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 18    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                           ;
; ID                        ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_ADDR_W                ; 25    ; Signed Integer                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 18    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_i2c_config_avalon_av_config_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 18    ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_i2c_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:egm_avalon_egm_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 18    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:egm_avalon_egm_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 18    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_pio_avalon_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 18    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_pio_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 18    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_display_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 18    ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_display_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 18    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 62    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 47    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 44    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 64    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 73    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 77    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 75    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 84    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 86    ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 18    ; Signed Integer                                                                                     ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 88    ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 88    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 18    ; Signed Integer                                                                                     ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_pio_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 18    ; Signed Integer                                                                                        ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 18    ; Signed Integer                                                                                        ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                  ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                  ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                  ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                  ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                  ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                  ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                  ;
; ST_CHANNEL_W              ; 18    ; Signed Integer                                                                                  ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                  ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_timer_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 18    ; Signed Integer                                                                                          ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                          ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 18    ; Signed Integer                                                                                        ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stimulus_in_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 18    ; Signed Integer                                                                                         ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stimulus_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:response_out_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 18    ; Signed Integer                                                                                          ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                          ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:response_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 18    ; Signed Integer                                                                                     ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router:router|QD1_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 8     ; Signed Integer                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                    ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_001:router_001|QD1_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_002|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_003|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_004|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_005|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_006|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_007|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_008|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_009:router_009|QD1_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_010:router_010|QD1_mm_interconnect_0_router_010_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_011|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_012|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_013|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_014|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_015|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_016|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_017|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_018|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_019:router_019|QD1_mm_interconnect_0_router_019_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 18    ; Signed Integer                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                         ;
; VALID_WIDTH               ; 18    ; Signed Integer                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                         ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                         ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 18    ; Signed Integer                                                                                                                ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                ;
; VALID_WIDTH               ; 18    ; Signed Integer                                                                                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_0_s1_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                       ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                               ;
; PKT_BEGIN_BURST           ; 62    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_H          ; 59    ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_L          ; 58    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 18    ; Signed Integer                                                                                               ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                               ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                               ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                               ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                               ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                               ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                               ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                               ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                               ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                               ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                               ;
; OUT_BYTE_CNT_H            ; 50    ; Signed Integer                                                                                               ;
; OUT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 51    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BYTE_CNT_L ; 49    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                    ;
; ST_DATA_W      ; 87    ; Signed Integer                                                                                                                                                                                                                    ;
; ST_CHANNEL_W   ; 18    ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 17     ; Signed Integer                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 34    ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                         ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                               ;
; IN_PKT_ADDR_H                 ; 42    ; Signed Integer                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                               ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                               ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                               ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 43    ; Signed Integer                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 49    ; Signed Integer                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 51    ; Signed Integer                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 52    ; Signed Integer                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 54    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 55    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 57    ; Signed Integer                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 82    ; Signed Integer                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 83    ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 48    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 58    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 59    ; Signed Integer                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 84    ; Signed Integer                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 86    ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 45    ; Signed Integer                                                                                               ;
; IN_ST_DATA_W                  ; 87    ; Signed Integer                                                                                               ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; OUT_PKT_ADDR_H                ; 60    ; Signed Integer                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                               ;
; OUT_ST_DATA_W                 ; 105   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W                  ; 18    ; Signed Integer                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                               ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                         ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                               ;
; IN_PKT_ADDR_H                 ; 60    ; Signed Integer                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                               ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                               ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                               ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 61    ; Signed Integer                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 67    ; Signed Integer                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 69    ; Signed Integer                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 70    ; Signed Integer                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 72    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 73    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 75    ; Signed Integer                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 100   ; Signed Integer                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 101   ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 66    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 76    ; Signed Integer                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 77    ; Signed Integer                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 102   ; Signed Integer                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 104   ; Signed Integer                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 63    ; Signed Integer                                                                                               ;
; IN_ST_DATA_W                  ; 105   ; Signed Integer                                                                                               ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                               ;
; OUT_PKT_ADDR_H                ; 42    ; Signed Integer                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 48    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 58    ; Signed Integer                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 59    ; Signed Integer                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 84    ; Signed Integer                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 86    ; Signed Integer                                                                                               ;
; OUT_ST_DATA_W                 ; 87    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W                  ; 18    ; Signed Integer                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                               ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                      ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                      ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                ;
+---------------------------+----------+-----------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                      ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                      ;
+---------------------------+----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                    ;
+---------------------------+----------+---------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                          ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                          ;
+---------------------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QD1:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                               ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 6                                                                                                                                             ;
; Entity Instance            ; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                  ;
;     -- lpm_width           ; 16                                                                                                                                            ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                                            ;
; Entity Instance            ; QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                  ;
;     -- lpm_width           ; 16                                                                                                                                            ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                                            ;
; Entity Instance            ; QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                  ;
;     -- lpm_width           ; 16                                                                                                                                            ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                                            ;
; Entity Instance            ; QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                  ;
;     -- lpm_width           ; 16                                                                                                                                            ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                                            ;
; Entity Instance            ; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo                                         ;
;     -- FIFO Type           ; Single Clock                                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                                            ;
; Entity Instance            ; QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r|scfifo:rfifo                                         ;
;     -- FIFO Type           ; Single Clock                                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                                            ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+------------------------------------------+
; Port           ; Type   ; Severity ; Details                                  ;
+----------------+--------+----------+------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                   ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                             ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                             ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                             ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                             ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                             ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                             ;
+----------------+--------+----------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                    ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                               ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------+
; Port           ; Type  ; Severity ; Details                               ;
+----------------+-------+----------+---------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                          ;
; reset_in1      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                          ;
; reset_in2      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                          ;
; reset_in3      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                          ;
; reset_in4      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                          ;
; reset_in5      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                          ;
; reset_in6      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                          ;
; reset_in7      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                          ;
; reset_in8      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                          ;
; reset_in9      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                          ;
; reset_in10     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                          ;
; reset_in11     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                          ;
; reset_in12     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                          ;
; reset_in13     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                          ;
; reset_in14     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                          ;
; reset_in15     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                          ;
+----------------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                   ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                              ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                   ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                              ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                          ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; b[33..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_019:router_019|QD1_mm_interconnect_0_router_019_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_010:router_010|QD1_mm_interconnect_0_router_010_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_009:router_009|QD1_mm_interconnect_0_router_009_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_002|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_001:router_001|QD1_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router:router|QD1_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:response_out_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:response_out_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                         ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                    ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stimulus_in_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stimulus_in_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_master_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_master_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:system_timer_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                         ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                    ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_pio_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_pio_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_display_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_display_control_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_pio_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seven_seg_pio_avalon_slave_0_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:egm_avalon_egm_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:egm_avalon_egm_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_i2c_config_avalon_av_config_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_i2c_config_avalon_av_config_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:response_out_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stimulus_in_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_master_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_timer_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_pio_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_display_control_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_pio_avalon_slave_0_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:egm_avalon_egm_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_i2c_config_avalon_av_config_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_uart:uart"           ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; dataavailable ; Output ; Info     ; Explicitly unconnected ;
; readyfordata  ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_sdram_0:sdram_0|QD1_sdram_0_input_efifo_module:the_QD1_sdram_0_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0" ;
+---------------------+--------+----------+------------------------+
; Port                ; Type   ; Severity ; Details                ;
+---------------------+--------+----------+------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected ;
+---------------------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_jtag_uart_0:jtag_uart_0"                                                                               ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_clk   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                       ;
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"                                                                                               ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; transfer_mask[26..19]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[17..10]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[8..1]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[18]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[9]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[0]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter               ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; restart_counter[2..1]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[4]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[3]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter[0]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[24..21]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[18..1]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[26]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[25]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[19]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[18..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[26..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[9..1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[0]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; data_out[26..19]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; data_out[17..11]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init:AV_Config_Auto_Init" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                   ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+
; clear_error ; Input ; Info     ; Stuck at GND                                                                              ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_audio_i2c_config:audio_i2c_config"                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; irq      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_SCEN ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1"                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0|QD1_altpll_0:altpll_0" ;
+-----------+--------+----------+--------------------------+
; Port      ; Type   ; Severity ; Details                  ;
+-----------+--------+----------+--------------------------+
; read      ; Input  ; Info     ; Explicitly unconnected   ;
; write     ; Input  ; Info     ; Explicitly unconnected   ;
; address   ; Input  ; Info     ; Explicitly unconnected   ;
; readdata  ; Output ; Info     ; Explicitly unconnected   ;
; writedata ; Input  ; Info     ; Explicitly unconnected   ;
; areset    ; Input  ; Info     ; Explicitly unconnected   ;
; locked    ; Output ; Info     ; Explicitly unconnected   ;
; phasedone ; Output ; Info     ; Explicitly unconnected   ;
+-----------+--------+----------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QD1:u0"                                                                                                                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_0_addr     ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; audio_out_DACDAT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; spi_master_cd    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; spi_master_wp    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 150                         ;
; cycloneiii_ff         ; 3719                        ;
;     CLR               ; 723                         ;
;     CLR SCLR          ; 17                          ;
;     CLR SLD           ; 41                          ;
;     ENA               ; 669                         ;
;     ENA CLR           ; 1419                        ;
;     ENA CLR SCLR      ; 26                          ;
;     ENA CLR SCLR SLD  ; 51                          ;
;     ENA CLR SLD       ; 124                         ;
;     ENA SCLR          ; 110                         ;
;     ENA SCLR SLD      ; 73                          ;
;     ENA SLD           ; 67                          ;
;     SCLR              ; 140                         ;
;     SLD               ; 17                          ;
;     plain             ; 242                         ;
; cycloneiii_io_obuf    ; 31                          ;
; cycloneiii_lcell_comb ; 5092                        ;
;     arith             ; 569                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 375                         ;
;         3 data inputs ; 193                         ;
;     normal            ; 4523                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 154                         ;
;         2 data inputs ; 433                         ;
;         3 data inputs ; 1226                        ;
;         4 data inputs ; 2705                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 279                         ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 3.58                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 140                                      ;
; cycloneiii_ff         ; 83                                       ;
;     CLR               ; 7                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 148                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 140                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 29                                       ;
;         3 data inputs ; 34                                       ;
;         4 data inputs ; 69                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.09                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:13     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Thu May 12 11:24:25 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep -c LogicalStep_top
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file logicalstep_top.v
    Info (12023): Found entity 1: LogicalStep_top File: C:/Users/a2uddin/ECE224/LogicalStep/LogicalStep_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/qd1.v
    Info (12023): Found entity 1: QD1 File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/QD1.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_irq_mapper.sv
    Info (12023): Found entity 1: QD1_irq_mapper File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0.v
    Info (12023): Found entity 1: QD1_mm_interconnect_0 File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter_008.v
    Info (12023): Found entity 1: QD1_mm_interconnect_0_avalon_st_adapter_008 File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_008.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv
    Info (12023): Found entity 1: QD1_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0 File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: QD1_mm_interconnect_0_avalon_st_adapter File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: QD1_mm_interconnect_0_rsp_mux_001 File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: QD1_mm_interconnect_0_rsp_mux File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_demux_007.sv
    Info (12023): Found entity 1: QD1_mm_interconnect_0_rsp_demux_007 File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_demux_007.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: QD1_mm_interconnect_0_rsp_demux File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_mux_007.sv
    Info (12023): Found entity 1: QD1_mm_interconnect_0_cmd_mux_007 File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_mux_007.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: QD1_mm_interconnect_0_cmd_mux File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: QD1_mm_interconnect_0_cmd_demux_001 File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: QD1_mm_interconnect_0_cmd_demux File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file qd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_router_019.sv
    Info (12023): Found entity 1: QD1_mm_interconnect_0_router_019_default_decode File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_019.sv Line: 45
    Info (12023): Found entity 2: QD1_mm_interconnect_0_router_019 File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_019.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_router_010.sv
    Info (12023): Found entity 1: QD1_mm_interconnect_0_router_010_default_decode File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_010.sv Line: 45
    Info (12023): Found entity 2: QD1_mm_interconnect_0_router_010 File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_010.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_router_009.sv
    Info (12023): Found entity 1: QD1_mm_interconnect_0_router_009_default_decode File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv Line: 45
    Info (12023): Found entity 2: QD1_mm_interconnect_0_router_009 File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: QD1_mm_interconnect_0_router_002_default_decode File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: QD1_mm_interconnect_0_router_002 File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: QD1_mm_interconnect_0_router_001_default_decode File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: QD1_mm_interconnect_0_router_001 File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: QD1_mm_interconnect_0_router_default_decode File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: QD1_mm_interconnect_0_router File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 5 design units, including 5 entities, in source file qd1/synthesis/submodules/qd1_uart.v
    Info (12023): Found entity 1: QD1_uart_tx File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_uart.v Line: 21
    Info (12023): Found entity 2: QD1_uart_rx_stimulus_source File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_uart.v Line: 193
    Info (12023): Found entity 3: QD1_uart_rx File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_uart.v Line: 286
    Info (12023): Found entity 4: QD1_uart_regs File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_uart.v Line: 544
    Info (12023): Found entity 5: QD1_uart File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_uart.v Line: 789
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_system_timer.v
    Info (12023): Found entity 1: QD1_system_timer File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_system_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_sysid_qsys_0.v
    Info (12023): Found entity 1: QD1_sysid_qsys_0 File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_switch_pio.v
    Info (12023): Found entity 1: QD1_switch_pio File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_switch_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_stimulus_in.v
    Info (12023): Found entity 1: QD1_stimulus_in File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_stimulus_in.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/spi_master_if.vhd
    Info (12022): Found design unit 1: spi_master_if-syn File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/spi_master_if.vhd Line: 82
    Info (12023): Found entity 1: spi_master_if File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/spi_master_if.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/spi_master_core.vhd
    Info (12022): Found design unit 1: spi_master_core-syn File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/spi_master_core.vhd Line: 88
    Info (12023): Found entity 1: spi_master_core File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/spi_master_core.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/dual7segment_core.vhd
    Info (12022): Found design unit 1: dual7segment-syn File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/dual7segment_core.vhd Line: 79
    Info (12023): Found entity 1: dual7segment File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/dual7segment_core.vhd Line: 52
Info (12021): Found 2 design units, including 2 entities, in source file qd1/synthesis/submodules/qd1_sdram_0.v
    Info (12023): Found entity 1: QD1_sdram_0_input_efifo_module File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_sdram_0.v Line: 21
    Info (12023): Found entity 2: QD1_sdram_0 File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_sdram_0.v Line: 158
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_response_out.v
    Info (12023): Found entity 1: QD1_response_out File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_response_out.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_nios2_gen2_0.v
    Info (12023): Found entity 1: QD1_nios2_gen2_0 File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: QD1_nios2_gen2_0_cpu_ic_data_module File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: QD1_nios2_gen2_0_cpu_ic_tag_module File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 88
    Info (12023): Found entity 3: QD1_nios2_gen2_0_cpu_bht_module File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 156
    Info (12023): Found entity 4: QD1_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 224
    Info (12023): Found entity 5: QD1_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 289
    Info (12023): Found entity 6: QD1_nios2_gen2_0_cpu_dc_tag_module File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 354
    Info (12023): Found entity 7: QD1_nios2_gen2_0_cpu_dc_data_module File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 419
    Info (12023): Found entity 8: QD1_nios2_gen2_0_cpu_dc_victim_module File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 487
    Info (12023): Found entity 9: QD1_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 554
    Info (12023): Found entity 10: QD1_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 699
    Info (12023): Found entity 11: QD1_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 991
    Info (12023): Found entity 12: QD1_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 1251
    Info (12023): Found entity 13: QD1_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 1439
    Info (12023): Found entity 14: QD1_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 1803
    Info (12023): Found entity 15: QD1_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 1870
    Info (12023): Found entity 16: QD1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 1951
    Info (12023): Found entity 17: QD1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 2022
    Info (12023): Found entity 18: QD1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 2064
    Info (12023): Found entity 19: QD1_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 2110
    Info (12023): Found entity 20: QD1_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 2595
    Info (12023): Found entity 21: QD1_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 2617
    Info (12023): Found entity 22: QD1_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 2686
    Info (12023): Found entity 23: QD1_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 2702
    Info (12023): Found entity 24: QD1_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 2794
    Info (12023): Found entity 25: QD1_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 2857
    Info (12023): Found entity 26: QD1_nios2_gen2_0_cpu_nios2_oci File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 3035
    Info (12023): Found entity 27: QD1_nios2_gen2_0_cpu File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 3580
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: QD1_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: QD1_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: QD1_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: QD1_nios2_gen2_0_cpu_mult_cell File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: QD1_nios2_gen2_0_cpu_test_bench File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_led_pio.v
    Info (12023): Found entity 1: QD1_led_pio File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_led_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_lcd_display.v
    Info (12023): Found entity 1: QD1_lcd_display File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_lcd_display.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file qd1/synthesis/submodules/qd1_jtag_uart_0.v
    Info (12023): Found entity 1: QD1_jtag_uart_0_sim_scfifo_w File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: QD1_jtag_uart_0_scfifo_w File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_jtag_uart_0.v Line: 77
    Info (12023): Found entity 3: QD1_jtag_uart_0_sim_scfifo_r File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_jtag_uart_0.v Line: 162
    Info (12023): Found entity 4: QD1_jtag_uart_0_scfifo_r File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_jtag_uart_0.v Line: 240
    Info (12023): Found entity 5: QD1_jtag_uart_0 File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_jtag_uart_0.v Line: 327
Info (12021): Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/egm_core.vhd
    Info (12022): Found design unit 1: egm-syn File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/egm_core.vhd Line: 82
    Info (12023): Found entity 1: egm File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/egm_core.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/logicalstep_latency_tracker.vhd
    Info (12022): Found design unit 1: LogicalStep_latency_tracker-a File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/LogicalStep_latency_tracker.vhd Line: 20
    Info (12023): Found entity 1: LogicalStep_latency_tracker File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/LogicalStep_latency_tracker.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file qd1/synthesis/submodules/logicalstep_pulse_generator.vhd
    Info (12022): Found design unit 1: LogicalStep_pulse_generator-a File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/LogicalStep_pulse_generator.vhd Line: 18
    Info (12023): Found entity 1: LogicalStep_pulse_generator File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/LogicalStep_pulse_generator.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_button_pio.v
    Info (12023): Found entity 1: QD1_button_pio File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_button_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_av_config_serial_bus_controller File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_slow_clock_generator File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_slow_clock_generator.v Line: 34
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_dc2.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_dc2 File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_dc2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_d5m.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_d5m File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_d5m.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_lcm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_lcm File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_lcm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_ltm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ltm File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_ltm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de1_soc File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_115 File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_audio File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7180 File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7181 File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_audio_i2c_config.v
    Info (12023): Found entity 1: QD1_audio_i2c_config File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_audio_i2c_config.v Line: 35
Info (12021): Found 4 design units, including 4 entities, in source file qd1/synthesis/submodules/qd1_altpll_0.v
    Info (12023): Found entity 1: QD1_altpll_0_dffpipe_l2c File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_altpll_0.v Line: 38
    Info (12023): Found entity 2: QD1_altpll_0_stdsync_sv6 File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_altpll_0.v Line: 99
    Info (12023): Found entity 3: QD1_altpll_0_altpll_5ag2 File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_altpll_0.v Line: 131
    Info (12023): Found entity 4: QD1_altpll_0 File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_altpll_0.v Line: 222
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: altera_up_audio_bit_counter File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_audio_bit_counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: altera_up_audio_in_deserializer File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: altera_up_audio_out_serializer File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_audio_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_clock_edge.v
    Info (12023): Found entity 1: altera_up_clock_edge File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_clock_edge.v Line: 29
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file qd1/synthesis/submodules/qd1_audio.v
    Info (12023): Found entity 1: QD1_Audio File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_Audio.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at LogicalStep_top.v(127): created implicit net for "spi_master_miso" File: C:/Users/a2uddin/ECE224/LogicalStep/LogicalStep_top.v Line: 127
Warning (10037): Verilog HDL or VHDL warning at QD1_sdram_0.v(316): conditional expression evaluates to a constant File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_sdram_0.v Line: 316
Warning (10037): Verilog HDL or VHDL warning at QD1_sdram_0.v(326): conditional expression evaluates to a constant File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_sdram_0.v Line: 326
Warning (10037): Verilog HDL or VHDL warning at QD1_sdram_0.v(336): conditional expression evaluates to a constant File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_sdram_0.v Line: 336
Warning (10037): Verilog HDL or VHDL warning at QD1_sdram_0.v(680): conditional expression evaluates to a constant File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_sdram_0.v Line: 680
Info (12127): Elaborating entity "LogicalStep_top" for the top level hierarchy
Info (12128): Elaborating entity "QD1" for hierarchy "QD1:u0" File: C:/Users/a2uddin/ECE224/LogicalStep/LogicalStep_top.v Line: 140
Info (12128): Elaborating entity "QD1_Audio" for hierarchy "QD1:u0|QD1_Audio:audio" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/QD1.v Line: 196
Info (12128): Elaborating entity "altera_up_clock_edge" for hierarchy "QD1:u0|QD1_Audio:audio|altera_up_clock_edge:Bit_Clock_Edges" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_Audio.v Line: 275
Info (12128): Elaborating entity "altera_up_audio_in_deserializer" for hierarchy "QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_Audio.v Line: 330
Info (12128): Elaborating entity "altera_up_audio_bit_counter" for hierarchy "QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 179
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 201
Info (12128): Elaborating entity "scfifo" for hierarchy "QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ff31.tdf
    Info (12023): Found entity 1: scfifo_ff31 File: C:/Users/a2uddin/ECE224/LogicalStep/db/scfifo_ff31.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ff31" for hierarchy "QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated" File: c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_2731.tdf
    Info (12023): Found entity 1: a_dpfifo_2731 File: C:/Users/a2uddin/ECE224/LogicalStep/db/a_dpfifo_2731.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_2731" for hierarchy "QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo" File: C:/Users/a2uddin/ECE224/LogicalStep/db/scfifo_ff31.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_18b1.tdf
    Info (12023): Found entity 1: altsyncram_18b1 File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_18b1" for hierarchy "QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram" File: C:/Users/a2uddin/ECE224/LogicalStep/db/a_dpfifo_2731.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a78.tdf
    Info (12023): Found entity 1: cmpr_a78 File: C:/Users/a2uddin/ECE224/LogicalStep/db/cmpr_a78.tdf Line: 23
Info (12128): Elaborating entity "cmpr_a78" for hierarchy "QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cmpr_a78:almost_full_comparer" File: C:/Users/a2uddin/ECE224/LogicalStep/db/a_dpfifo_2731.tdf Line: 55
Info (12128): Elaborating entity "cmpr_a78" for hierarchy "QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cmpr_a78:three_comparison" File: C:/Users/a2uddin/ECE224/LogicalStep/db/a_dpfifo_2731.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lka.tdf
    Info (12023): Found entity 1: cntr_lka File: C:/Users/a2uddin/ECE224/LogicalStep/db/cntr_lka.tdf Line: 26
Info (12128): Elaborating entity "cntr_lka" for hierarchy "QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_lka:rd_ptr_msb" File: C:/Users/a2uddin/ECE224/LogicalStep/db/a_dpfifo_2731.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2l6.tdf
    Info (12023): Found entity 1: cntr_2l6 File: C:/Users/a2uddin/ECE224/LogicalStep/db/cntr_2l6.tdf Line: 26
Info (12128): Elaborating entity "cntr_2l6" for hierarchy "QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_2l6:usedw_counter" File: C:/Users/a2uddin/ECE224/LogicalStep/db/a_dpfifo_2731.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mka.tdf
    Info (12023): Found entity 1: cntr_mka File: C:/Users/a2uddin/ECE224/LogicalStep/db/cntr_mka.tdf Line: 26
Info (12128): Elaborating entity "cntr_mka" for hierarchy "QD1:u0|QD1_Audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|cntr_mka:wr_ptr" File: C:/Users/a2uddin/ECE224/LogicalStep/db/a_dpfifo_2731.tdf Line: 59
Info (12128): Elaborating entity "altera_up_audio_out_serializer" for hierarchy "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_Audio.v Line: 358
Info (12128): Elaborating entity "QD1_altpll_0" for hierarchy "QD1:u0|QD1_altpll_0:altpll_0" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/QD1.v Line: 212
Info (12128): Elaborating entity "QD1_altpll_0_stdsync_sv6" for hierarchy "QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_stdsync_sv6:stdsync2" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_altpll_0.v Line: 271
Info (12128): Elaborating entity "QD1_altpll_0_dffpipe_l2c" for hierarchy "QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_stdsync_sv6:stdsync2|QD1_altpll_0_dffpipe_l2c:dffpipe3" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_altpll_0.v Line: 117
Info (12128): Elaborating entity "QD1_altpll_0_altpll_5ag2" for hierarchy "QD1:u0|QD1_altpll_0:altpll_0|QD1_altpll_0_altpll_5ag2:sd1" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_altpll_0.v Line: 277
Info (12128): Elaborating entity "QD1_audio_i2c_config" for hierarchy "QD1:u0|QD1_audio_i2c_config:audio_i2c_config" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/QD1.v Line: 226
Info (12128): Elaborating entity "altera_up_av_config_auto_init" for hierarchy "QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init:AV_Config_Auto_Init" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_audio_i2c_config.v Line: 412
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6) File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_de1_soc" for hierarchy "QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_audio_i2c_config.v Line: 427
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_audio" for hierarchy "QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 116
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_adv7180" for hierarchy "QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_serial_bus_controller" for hierarchy "QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_audio_i2c_config.v Line: 464
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5) File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 241
Info (12128): Elaborating entity "altera_up_slow_clock_generator" for hierarchy "QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 294
Warning (10230): Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11) File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_slow_clock_generator.v Line: 109
Info (12128): Elaborating entity "QD1_button_pio" for hierarchy "QD1:u0|QD1_button_pio:button_pio" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/QD1.v Line: 238
Info (12128): Elaborating entity "egm" for hierarchy "QD1:u0|egm:egm" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/QD1.v Line: 252
Warning (10541): VHDL Signal Declaration warning at egm_core.vhd(116): used implicit default value for signal "START" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/egm_core.vhd Line: 116
Info (12128): Elaborating entity "LogicalStep_latency_tracker" for hierarchy "QD1:u0|egm:egm|LogicalStep_latency_tracker:b2v_inst4" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/egm_core.vhd Line: 171
Info (12128): Elaborating entity "LogicalStep_pulse_generator" for hierarchy "QD1:u0|egm:egm|LogicalStep_pulse_generator:b2v_inst5" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/egm_core.vhd Line: 185
Info (12128): Elaborating entity "QD1_jtag_uart_0" for hierarchy "QD1:u0|QD1_jtag_uart_0:jtag_uart_0" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/QD1.v Line: 265
Info (12128): Elaborating entity "QD1_jtag_uart_0_scfifo_w" for hierarchy "QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_jtag_uart_0.v Line: 415
Info (12128): Elaborating entity "scfifo" for hierarchy "QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_jtag_uart_0.v Line: 137
Info (12130): Elaborated megafunction instantiation "QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_jtag_uart_0.v Line: 137
Info (12133): Instantiated megafunction "QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_jtag_uart_0.v Line: 137
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/Users/a2uddin/ECE224/LogicalStep/db/scfifo_9621.tdf Line: 25
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/Users/a2uddin/ECE224/LogicalStep/db/a_dpfifo_bb01.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/Users/a2uddin/ECE224/LogicalStep/db/scfifo_9621.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/a2uddin/ECE224/LogicalStep/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/a2uddin/ECE224/LogicalStep/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/a2uddin/ECE224/LogicalStep/db/cntr_337.tdf Line: 26
Info (12128): Elaborating entity "cntr_337" for hierarchy "QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/Users/a2uddin/ECE224/LogicalStep/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_dtn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/Users/a2uddin/ECE224/LogicalStep/db/a_dpfifo_bb01.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/a2uddin/ECE224/LogicalStep/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_w:the_QD1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/a2uddin/ECE224/LogicalStep/db/a_dpfifo_bb01.tdf Line: 45
Info (12128): Elaborating entity "QD1_jtag_uart_0_scfifo_r" for hierarchy "QD1:u0|QD1_jtag_uart_0:jtag_uart_0|QD1_jtag_uart_0_scfifo_r:the_QD1_jtag_uart_0_scfifo_r" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_jtag_uart_0.v Line: 429
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_jtag_uart_0.v Line: 564
Info (12130): Elaborated megafunction instantiation "QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_jtag_uart_0.v Line: 564
Info (12133): Instantiated megafunction "QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_jtag_uart_0.v Line: 564
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: c:/software/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic" File: c:/software/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12131): Elaborated megafunction instantiation "QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "QD1:u0|QD1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QD1_jtag_uart_0_alt_jtag_atlantic" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12128): Elaborating entity "QD1_lcd_display" for hierarchy "QD1:u0|QD1_lcd_display:lcd_display" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/QD1.v Line: 280
Info (12128): Elaborating entity "QD1_led_pio" for hierarchy "QD1:u0|QD1_led_pio:led_pio" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/QD1.v Line: 291
Info (12128): Elaborating entity "QD1_nios2_gen2_0" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/QD1.v Line: 322
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0.v Line: 69
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_test_bench" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_test_bench:the_QD1_nios2_gen2_0_cpu_test_bench" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 6165
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_ic_data_module" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_data_module:QD1_nios2_gen2_0_cpu_ic_data" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 7167
Info (12128): Elaborating entity "altsyncram" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_data_module:QD1_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 60
Info (12130): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_data_module:QD1_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 60
Info (12133): Instantiated megafunction "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_data_module:QD1_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 60
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf
    Info (12023): Found entity 1: altsyncram_2uc1 File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_2uc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2uc1" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_data_module:QD1_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_ic_tag_module" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_tag_module:QD1_nios2_gen2_0_cpu_ic_tag" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 7233
Info (12128): Elaborating entity "altsyncram" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_tag_module:QD1_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 127
Info (12130): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_tag_module:QD1_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 127
Info (12133): Instantiated megafunction "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_tag_module:QD1_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 127
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "21"
    Info (12134): Parameter "width_b" = "21"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rkc1.tdf
    Info (12023): Found entity 1: altsyncram_rkc1 File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_rkc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rkc1" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_ic_tag_module:QD1_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rkc1:auto_generated" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_bht_module" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_bht_module:QD1_nios2_gen2_0_cpu_bht" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 7431
Info (12128): Elaborating entity "altsyncram" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_bht_module:QD1_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 195
Info (12130): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_bht_module:QD1_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 195
Info (12133): Instantiated megafunction "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_bht_module:QD1_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 195
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf
    Info (12023): Found entity 1: altsyncram_vhc1 File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_vhc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vhc1" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_bht_module:QD1_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_a_module:QD1_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 8370
Info (12128): Elaborating entity "altsyncram" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_a_module:QD1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 260
Info (12130): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_a_module:QD1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 260
Info (12133): Instantiated megafunction "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_a_module:QD1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 260
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf
    Info (12023): Found entity 1: altsyncram_5tb1 File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_5tb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5tb1" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_a_module:QD1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_register_bank_b_module:QD1_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 8388
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_mult_cell" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 8973
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_mult_cell.v Line: 62
Info (12130): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_mult_cell.v Line: 62
Info (12133): Instantiated megafunction "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter: File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_mult_cell.v Line: 62
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "MAX10"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v
    Info (12023): Found entity 1: altera_mult_add_bbo2 File: C:/Users/a2uddin/ECE224/LogicalStep/db/altera_mult_add_bbo2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_bbo2" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 364
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altera_mult_add_bbo2.v Line: 113
Info (12130): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altera_mult_add_bbo2.v Line: 113
Info (12133): Instantiated megafunction "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: C:/Users/a2uddin/ECE224/LogicalStep/db/altera_mult_add_bbo2.v Line: 113
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "MAX 10"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 803
Info (12131): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 803
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 838
Info (12131): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 838
Info (12128): Elaborating entity "ama_register_function" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1388
Info (12131): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1388
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1451
Info (12131): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1451
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 846
Info (12131): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 846
Info (12128): Elaborating entity "ama_register_function" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1388
Info (12131): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1388
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1451
Info (12131): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1451
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 882
Info (12131): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 882
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2235
Info (12131): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2235
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1867
Info (12131): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1867
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1880
Info (12131): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1880
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 890
Info (12131): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 890
Info (12128): Elaborating entity "ama_register_function" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2080
Info (12131): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2080
Info (12128): Elaborating entity "ama_register_function" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2083
Info (12131): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2083
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 898
Info (12131): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 898
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1867
Info (12131): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1867
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1880
Info (12131): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1880
Info (12128): Elaborating entity "ama_register_function" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 947
Info (12131): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 947
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_dc_tag_module" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_tag_module:QD1_nios2_gen2_0_cpu_dc_tag" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 9395
Info (12128): Elaborating entity "altsyncram" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_tag_module:QD1_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 390
Info (12130): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_tag_module:QD1_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 390
Info (12133): Instantiated megafunction "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_tag_module:QD1_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 390
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ltb1.tdf
    Info (12023): Found entity 1: altsyncram_ltb1 File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_ltb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ltb1" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_tag_module:QD1_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ltb1:auto_generated" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_dc_data_module" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_data_module:QD1_nios2_gen2_0_cpu_dc_data" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 9461
Info (12128): Elaborating entity "altsyncram" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_data_module:QD1_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 458
Info (12130): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_data_module:QD1_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 458
Info (12133): Instantiated megafunction "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_data_module:QD1_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 458
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf
    Info (12023): Found entity 1: altsyncram_aoe1 File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_aoe1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_aoe1" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_data_module:QD1_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_dc_victim_module" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_victim_module:QD1_nios2_gen2_0_cpu_dc_victim" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 9573
Info (12128): Elaborating entity "altsyncram" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_victim_module:QD1_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 526
Info (12130): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_victim_module:QD1_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 526
Info (12133): Instantiated megafunction "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_victim_module:QD1_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 526
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf
    Info (12023): Found entity 1: altsyncram_hec1 File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_hec1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hec1" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_dc_victim_module:QD1_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_nios2_oci" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 10482
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_debug:the_QD1_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 3251
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_debug:the_QD1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 623
Info (12130): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_debug:the_QD1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 623
Info (12133): Instantiated megafunction "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_debug:the_QD1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 623
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_break:the_QD1_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 3281
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_QD1_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 3304
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_QD1_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 3331
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_itrace:the_QD1_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 3370
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_QD1_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 3385
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_QD1_nios2_gen2_0_cpu_nios2_oci_dtrace|QD1_nios2_gen2_0_cpu_nios2_oci_td_mode:QD1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 1919
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_fifo:the_QD1_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 3400
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_fifo:the_QD1_nios2_gen2_0_cpu_nios2_oci_fifo|QD1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_QD1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 2228
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_fifo:the_QD1_nios2_gen2_0_cpu_nios2_oci_fifo|QD1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_QD1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 2237
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_fifo:the_QD1_nios2_gen2_0_cpu_nios2_oci_fifo|QD1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_QD1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 2246
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_pib:the_QD1_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 3405
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_oci_im:the_QD1_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 3419
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_avalon_reg:the_QD1_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 3438
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 3458
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem|QD1_nios2_gen2_0_cpu_ociram_sp_ram_module:QD1_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 3005
Info (12128): Elaborating entity "altsyncram" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem|QD1_nios2_gen2_0_cpu_ociram_sp_ram_module:QD1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 2833
Info (12130): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem|QD1_nios2_gen2_0_cpu_ociram_sp_ram_module:QD1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 2833
Info (12133): Instantiated megafunction "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem|QD1_nios2_gen2_0_cpu_ociram_sp_ram_module:QD1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 2833
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qk21.tdf
    Info (12023): Found entity 1: altsyncram_qk21 File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_qk21.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qk21" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_nios2_ocimem:the_QD1_nios2_gen2_0_cpu_nios2_ocimem|QD1_nios2_gen2_0_cpu_ociram_sp_ram_module:QD1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 3560
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_tck:the_QD1_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 156
Info (12128): Elaborating entity "QD1_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|QD1_nios2_gen2_0_cpu_debug_slave_sysclk:the_QD1_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 176
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:QD1_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 206
Info (12130): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:QD1_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 206
Info (12133): Instantiated megafunction "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:QD1_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 206
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:QD1_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/software/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:QD1_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:QD1_nios2_gen2_0_cpu_debug_slave_phy" File: c:/software/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:QD1_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/software/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_nios2_oci:the_QD1_nios2_gen2_0_cpu_nios2_oci|QD1_nios2_gen2_0_cpu_debug_slave_wrapper:the_QD1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:QD1_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/software/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "QD1_response_out" for hierarchy "QD1:u0|QD1_response_out:response_out" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/QD1.v Line: 333
Info (12128): Elaborating entity "QD1_sdram_0" for hierarchy "QD1:u0|QD1_sdram_0:sdram_0" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/QD1.v Line: 356
Info (12128): Elaborating entity "QD1_sdram_0_input_efifo_module" for hierarchy "QD1:u0|QD1_sdram_0:sdram_0|QD1_sdram_0_input_efifo_module:the_QD1_sdram_0_input_efifo_module" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_sdram_0.v Line: 296
Info (12128): Elaborating entity "dual7segment" for hierarchy "QD1:u0|dual7segment:seven_seg_pio" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/QD1.v Line: 370
Warning (10541): VHDL Signal Declaration warning at dual7segment_core.vhd(64): used implicit default value for signal "readdata" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/dual7segment_core.vhd Line: 64
Info (12128): Elaborating entity "spi_master_if" for hierarchy "QD1:u0|spi_master_if:spi_master" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/QD1.v Line: 387
Info (12128): Elaborating entity "spi_master_core" for hierarchy "QD1:u0|spi_master_if:spi_master|spi_master_core:inst_spi" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/spi_master_if.vhd Line: 124
Info (12128): Elaborating entity "QD1_stimulus_in" for hierarchy "QD1:u0|QD1_stimulus_in:stimulus_in" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/QD1.v Line: 399
Info (12128): Elaborating entity "QD1_switch_pio" for hierarchy "QD1:u0|QD1_switch_pio:switch_pio" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/QD1.v Line: 407
Info (12128): Elaborating entity "QD1_sysid_qsys_0" for hierarchy "QD1:u0|QD1_sysid_qsys_0:sysid_qsys_0" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/QD1.v Line: 414
Info (12128): Elaborating entity "QD1_system_timer" for hierarchy "QD1:u0|QD1_system_timer:system_timer" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/QD1.v Line: 425
Info (12128): Elaborating entity "QD1_uart" for hierarchy "QD1:u0|QD1_uart:uart" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/QD1.v Line: 453
Info (12128): Elaborating entity "QD1_uart_tx" for hierarchy "QD1:u0|QD1_uart:uart|QD1_uart_tx:the_QD1_uart_tx" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_uart.v Line: 862
Info (12128): Elaborating entity "QD1_uart_rx" for hierarchy "QD1:u0|QD1_uart:uart|QD1_uart_rx:the_QD1_uart_rx" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_uart.v Line: 880
Info (12128): Elaborating entity "QD1_uart_rx_stimulus_source" for hierarchy "QD1:u0|QD1_uart:uart|QD1_uart_rx:the_QD1_uart_rx|QD1_uart_rx_stimulus_source:the_QD1_uart_rx_stimulus_source" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_uart.v Line: 363
Info (12128): Elaborating entity "QD1_uart_regs" for hierarchy "QD1:u0|QD1_uart:uart|QD1_uart_regs:the_QD1_uart_regs" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_uart.v Line: 911
Info (12128): Elaborating entity "QD1_mm_interconnect_0" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/QD1.v Line: 574
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 1340
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 1400
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 1464
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_i2c_config_avalon_av_config_slave_translator" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 1528
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:egm_avalon_egm_slave_translator" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 1592
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 1656
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 1784
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_display_control_slave_translator" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 1848
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 1912
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_0_s1_translator" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 1976
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 2040
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 2232
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:system_timer_s1_translator" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 2296
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_master_s1_translator" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 2360
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 2633
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 2714
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 2798
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 2839
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 3798
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 3839
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 3880
Info (12128): Elaborating entity "QD1_mm_interconnect_0_router" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router:router" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 5021
Info (12128): Elaborating entity "QD1_mm_interconnect_0_router_default_decode" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router:router|QD1_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router.sv Line: 200
Info (12128): Elaborating entity "QD1_mm_interconnect_0_router_001" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_001:router_001" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 5037
Info (12128): Elaborating entity "QD1_mm_interconnect_0_router_001_default_decode" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_001:router_001|QD1_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_001.sv Line: 181
Info (12128): Elaborating entity "QD1_mm_interconnect_0_router_002" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_002" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 5053
Info (12128): Elaborating entity "QD1_mm_interconnect_0_router_002_default_decode" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_002:router_002|QD1_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "QD1_mm_interconnect_0_router_009" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_009:router_009" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 5165
Info (12128): Elaborating entity "QD1_mm_interconnect_0_router_009_default_decode" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_009:router_009|QD1_mm_interconnect_0_router_009_default_decode:the_default_decode" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_009.sv Line: 178
Info (12128): Elaborating entity "QD1_mm_interconnect_0_router_010" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_010:router_010" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 5181
Info (12128): Elaborating entity "QD1_mm_interconnect_0_router_010_default_decode" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_010:router_010|QD1_mm_interconnect_0_router_010_default_decode:the_default_decode" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_010.sv Line: 178
Info (12128): Elaborating entity "QD1_mm_interconnect_0_router_019" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_019:router_019" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 5325
Info (12128): Elaborating entity "QD1_mm_interconnect_0_router_019_default_decode" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_router_019:router_019|QD1_mm_interconnect_0_router_019_default_decode:the_default_decode" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_router_019.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 5375
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_0_s1_burst_adapter" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 5475
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "QD1_mm_interconnect_0_cmd_demux" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 5588
Info (12128): Elaborating entity "QD1_mm_interconnect_0_cmd_demux_001" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 5617
Info (12128): Elaborating entity "QD1_mm_interconnect_0_cmd_mux" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 5634
Info (12128): Elaborating entity "QD1_mm_interconnect_0_cmd_mux_007" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 5759
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_cmd_mux_007.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "QD1_mm_interconnect_0_rsp_demux" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 5952
Info (12128): Elaborating entity "QD1_mm_interconnect_0_rsp_demux_007" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_demux_007:rsp_demux_007" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 6077
Info (12128): Elaborating entity "QD1_mm_interconnect_0_rsp_mux" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 6366
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_mux.sv Line: 550
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "QD1_mm_interconnect_0_rsp_mux_001" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 6395
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_rsp_mux_001.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_rsp_width_adapter" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 6461
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_0_s1_cmd_width_adapter" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 6527
Info (12128): Elaborating entity "QD1_mm_interconnect_0_avalon_st_adapter" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 6556
Info (12128): Elaborating entity "QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|QD1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "QD1_mm_interconnect_0_avalon_st_adapter_008" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0.v Line: 6788
Info (12128): Elaborating entity "QD1_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0" for hierarchy "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|QD1_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008|QD1_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0:error_adapter_0" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_mm_interconnect_0_avalon_st_adapter_008.v Line: 200
Info (12128): Elaborating entity "QD1_irq_mapper" for hierarchy "QD1:u0|QD1_irq_mapper:irq_mapper" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/QD1.v Line: 587
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "QD1:u0|altera_reset_controller:rst_controller" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/QD1.v Line: 650
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "QD1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "QD1:u0|altera_reset_controller:rst_controller_001" File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/QD1.v Line: 713
Warning (12020): Port "jdo" on the entity instantiation of "the_QD1_nios2_gen2_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_nios2_gen2_0_cpu.v Line: 3370
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2022.05.12.11:24:54 Progress: Loading sld2ca9dead/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2ca9dead/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/a2uddin/ECE224/LogicalStep/db/ip/sld2ca9dead/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/a2uddin/ECE224/LogicalStep/db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/a2uddin/ECE224/LogicalStep/db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/a2uddin/ECE224/LogicalStep/db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/a2uddin/ECE224/LogicalStep/db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 129
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/a2uddin/ECE224/LogicalStep/db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/a2uddin/ECE224/LogicalStep/db/ip/sld2ca9dead/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[0]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 38
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[1]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 68
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[2]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 98
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[3]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 128
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[4]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 158
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[5]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 188
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[6]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 218
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[7]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 248
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[8]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 278
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[9]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 308
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[10]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 338
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[11]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 368
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[12]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 398
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[13]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 428
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[14]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 458
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[15]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 488
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[0]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 38
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[1]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 68
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[2]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 98
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[3]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 128
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[4]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 158
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[5]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 188
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[6]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 218
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[7]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 248
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[8]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 278
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[9]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 308
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[10]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 338
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[11]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 368
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[12]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 398
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[13]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 428
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[14]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 458
        Warning (14320): Synthesized away node "QD1:u0|QD1_Audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_ff31:auto_generated|a_dpfifo_2731:dpfifo|altsyncram_18b1:FIFOram|q_b[15]" File: C:/Users/a2uddin/ECE224/LogicalStep/db/altsyncram_18b1.tdf Line: 488
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276013): RAM logic "QD1:u0|QD1_audio_i2c_config:audio_i2c_config|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0" is uninferred because MIF is not supported for the selected family File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 142
    Info (276004): RAM logic "QD1:u0|QD1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_0_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2040
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2040
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2040
Info (12130): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2040
Info (12133): Instantiated megafunction "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2040
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9401.tdf
    Info (12023): Found entity 1: mult_9401 File: C:/Users/a2uddin/ECE224/LogicalStep/db/mult_9401.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2040
Info (12133): Instantiated megafunction "QD1:u0|QD1_nios2_gen2_0:nios2_gen2_0|QD1_nios2_gen2_0_cpu:cpu|QD1_nios2_gen2_0_cpu_mult_cell:the_QD1_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2040
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf
    Info (12023): Found entity 1: mult_9b01 File: C:/Users/a2uddin/ECE224/LogicalStep/db/mult_9b01.tdf Line: 29
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "sd_cmd" and its non-tri-state driver. File: C:/Users/a2uddin/ECE224/LogicalStep/LogicalStep_top.v Line: 66
    Warning (13035): Inserted always-enabled tri-state buffer between "sd_dat3" and its non-tri-state driver. File: C:/Users/a2uddin/ECE224/LogicalStep/LogicalStep_top.v Line: 68
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "sd_dat0" has no driver File: C:/Users/a2uddin/ECE224/LogicalStep/LogicalStep_top.v Line: 69
Info (13000): Registers with preset signals will power-up high File: C:/Users/a2uddin/ECE224/LogicalStep/QD1/synthesis/submodules/QD1_uart.v Line: 44
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "sd_cmd~synth" File: C:/Users/a2uddin/ECE224/LogicalStep/LogicalStep_top.v Line: 66
    Warning (13010): Node "sd_dat3~synth" File: C:/Users/a2uddin/ECE224/LogicalStep/LogicalStep_top.v Line: 68
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "aud_dac_dat" is stuck at GND File: C:/Users/a2uddin/ECE224/LogicalStep/LogicalStep_top.v Line: 54
    Warning (13410): Pin "sdram_a[12]" is stuck at GND File: C:/Users/a2uddin/ECE224/LogicalStep/LogicalStep_top.v Line: 73
    Warning (13410): Pin "sdram_cke" is stuck at VCC File: C:/Users/a2uddin/ECE224/LogicalStep/LogicalStep_top.v Line: 76
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 514 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: c:/software/altera/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 256
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/a2uddin/ECE224/LogicalStep/output_files/LogicalStep_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "aud_bclk" File: C:/Users/a2uddin/ECE224/LogicalStep/LogicalStep_top.v Line: 53
    Warning (15610): No output dependent on input pin "aud_adc_dat" File: C:/Users/a2uddin/ECE224/LogicalStep/LogicalStep_top.v Line: 56
Info (21057): Implemented 7239 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 50 output pins
    Info (21060): Implemented 28 bidirectional pins
    Info (21061): Implemented 6852 logic cells
    Info (21064): Implemented 279 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings
    Info: Peak virtual memory: 5214 megabytes
    Info: Processing ended: Thu May 12 11:25:18 2022
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:01:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/a2uddin/ECE224/LogicalStep/output_files/LogicalStep_top.map.smsg.


