<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2024.1.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>6.594</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>6.594</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>6.594</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>3.406</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>3.406</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>3.406</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>3.406</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>8</BRAM>
      <CLB>0</CLB>
      <DSP>4</DSP>
      <FF>375</FF>
      <LATCH>0</LATCH>
      <LUT>431</LUT>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>120</BRAM>
      <CLB>0</CLB>
      <DSP>80</DSP>
      <FF>35200</FF>
      <LUT>17600</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="axil_conv2D" DISPNAME="inst" RTLNAME="axil_conv2D">
      <SubModules count="2">BUS1_s_axi_U grp_axil_conv2D_Pipeline_loop_k_fu_141</SubModules>
      <Resources BRAM="8" DSP="4" FF="375" LUT="431"/>
      <LocalResources FF="141" LUT="24"/>
    </RtlModule>
    <RtlModule CELL="inst/BUS1_s_axi_U" DEPTH="1" TYPE="resource" MODULENAME="BUS1_s_axi" DISPNAME="BUS1_s_axi_U" RTLNAME="axil_conv2D_BUS1_s_axi">
      <Resources BRAM="8" FF="165" LUT="259"/>
      <LocalResources FF="101" LUT="73"/>
      <BindNode BINDTYPE="adapter" BRAM="8" BUNDLEDNAME="BUS1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="BUS1_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/grp_axil_conv2D_Pipeline_loop_k_fu_141" DEPTH="1" TYPE="function" MODULENAME="axil_conv2D_Pipeline_loop_k" DISPNAME="grp_axil_conv2D_Pipeline_loop_k_fu_141" RTLNAME="axil_conv2D_axil_conv2D_Pipeline_loop_k">
      <SubModules count="5">ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2 flow_control_loop_pipe_sequential_init_U mac_muladd_8ns_8s_16s_17_4_1_U3 mac_muladd_8ns_8s_17s_18_4_1_U4 mul_8ns_8s_16_1_1_U1</SubModules>
      <Resources DSP="4" FF="69" LUT="148"/>
      <LocalResources FF="60" LUT="85"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2" DEPTH="2" TYPE="resource" MODULENAME="ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1" DISPNAME="ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2" RTLNAME="axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1">
      <Resources DSP="1" FF="7" LUT="13"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_k" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2" SOURCE="../../lab1_files/hls/axil_conv2D.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_k" OPTYPE="zext" PRAGMA="" RTLNAME="ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2" SOURCE="../../lab1_files/hls/axil_conv2D.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln40_2" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_k" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2" SOURCE="../../lab1_files/hls/axil_conv2D.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_k" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2" SOURCE="../../lab1_files/hls/axil_conv2D.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="image_1d_idx" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="axil_conv2D_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="11"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_8ns_8s_16s_17_4_1" DISPNAME="mac_muladd_8ns_8s_16s_17_4_1_U3" RTLNAME="axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_k" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U3" SOURCE="../../lab1_files/hls/axil_conv2D.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln44_2" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_k" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U3" SOURCE="../../lab1_files/hls/axil_conv2D.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln44_4" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_k" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U3" SOURCE="../../lab1_files/hls/axil_conv2D.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_17s_18_4_1_U4" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_8ns_8s_17s_18_4_1" DISPNAME="mac_muladd_8ns_8s_17s_18_4_1_U4" RTLNAME="axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1">
      <Resources DSP="1" LUT="39"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_k" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U4" SOURCE="../../lab1_files/hls/axil_conv2D.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln44" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_k" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U4" SOURCE="../../lab1_files/hls/axil_conv2D.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln44_2" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_k" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U4" SOURCE="../../lab1_files/hls/axil_conv2D.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44_1" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1" DEPTH="2" TYPE="resource" MODULENAME="mul_8ns_8s_16_1_1" DISPNAME="mul_8ns_8s_16_1_1_U1" RTLNAME="axil_conv2D_mul_8ns_8s_16_1_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_k" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U1" SOURCE="../../lab1_files/hls/axil_conv2D.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln44_1" VISIBLE="true"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="4.809" DATAPATH_LOGIC_DELAY="4.009" DATAPATH_NET_DELAY="0.800" ENDPOINT_PIN="grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[0]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="3.406" STARTPOINT_PIN="grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK">
      <CELL NAME="grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="axil_conv2D_axil_conv2D_Pipeline_loop_k.v" LINE_NUMBER="187" MODULE_INSTNAME="mul_8ns_8s_16_1_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.v" LINE_NUMBER="35" MODULE_INSTNAME="mac_muladd_8ns_8s_16s_17_4_1_U3" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>mul_8ns_8s_16_1_1_U1 mac_muladd_8ns_8s_16s_17_4_1_U3</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.809" DATAPATH_LOGIC_DELAY="4.009" DATAPATH_NET_DELAY="0.800" ENDPOINT_PIN="grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[10]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="3.406" STARTPOINT_PIN="grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK">
      <CELL NAME="grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="axil_conv2D_axil_conv2D_Pipeline_loop_k.v" LINE_NUMBER="187" MODULE_INSTNAME="mul_8ns_8s_16_1_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.v" LINE_NUMBER="35" MODULE_INSTNAME="mac_muladd_8ns_8s_16s_17_4_1_U3" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>mul_8ns_8s_16_1_1_U1 mac_muladd_8ns_8s_16s_17_4_1_U3</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.809" DATAPATH_LOGIC_DELAY="4.009" DATAPATH_NET_DELAY="0.800" ENDPOINT_PIN="grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[11]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="3.406" STARTPOINT_PIN="grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK">
      <CELL NAME="grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="axil_conv2D_axil_conv2D_Pipeline_loop_k.v" LINE_NUMBER="187" MODULE_INSTNAME="mul_8ns_8s_16_1_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.v" LINE_NUMBER="35" MODULE_INSTNAME="mac_muladd_8ns_8s_16s_17_4_1_U3" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>mul_8ns_8s_16_1_1_U1 mac_muladd_8ns_8s_16s_17_4_1_U3</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.809" DATAPATH_LOGIC_DELAY="4.009" DATAPATH_NET_DELAY="0.800" ENDPOINT_PIN="grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[12]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="3.406" STARTPOINT_PIN="grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK">
      <CELL NAME="grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="axil_conv2D_axil_conv2D_Pipeline_loop_k.v" LINE_NUMBER="187" MODULE_INSTNAME="mul_8ns_8s_16_1_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.v" LINE_NUMBER="35" MODULE_INSTNAME="mac_muladd_8ns_8s_16s_17_4_1_U3" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>mul_8ns_8s_16_1_1_U1 mac_muladd_8ns_8s_16s_17_4_1_U3</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.809" DATAPATH_LOGIC_DELAY="4.009" DATAPATH_NET_DELAY="0.800" ENDPOINT_PIN="grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[13]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="3.406" STARTPOINT_PIN="grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK">
      <CELL NAME="grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="axil_conv2D_axil_conv2D_Pipeline_loop_k.v" LINE_NUMBER="187" MODULE_INSTNAME="mul_8ns_8s_16_1_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.v" LINE_NUMBER="35" MODULE_INSTNAME="mac_muladd_8ns_8s_16s_17_4_1_U3" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>mul_8ns_8s_16_1_1_U1 mac_muladd_8ns_8s_16s_17_4_1_U3</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/axil_conv2D_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/axil_conv2D_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/axil_conv2D_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/axil_conv2D_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/axil_conv2D_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/axil_conv2D_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Fri May 23 16:02:50 WEST 2025"/>
    <item NAME="Version" VALUE="2024.1 (Build 5096458 on Sep  5 2024)"/>
    <item NAME="Project" VALUE="axil_conv2D"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z010-clg400-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

