# Memory-Class-based-Testing-Environment
A SystemVerilog Class-Based Testing Environment to test a Parametrized Memory Design 


### Memory Design 
![image](https://github.com/MahmouodMagdi/Memory-Class-based-Testing-Environment/assets/72949261/8d8b35a6-dd93-4a69-9847-4a97fe71aaed)


### Memory Interface Design 
![image](https://github.com/MahmouodMagdi/Memory-Class-based-Testing-Environment/assets/72949261/72b72f7e-0c30-4580-a510-e1ab245e2a70)


### Class-based Test Enviornment Hierarchy
![image](https://github.com/MahmouodMagdi/Memory-Class-based-Testing-Environment/assets/72949261/1e772faa-246d-4eb1-bb51-49bdc619faab)
