
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7s25csga225-1 -flatten_hierarchy none -gated_clock_conversion auto -bufg 24 -retiming
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 770399
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2300.164 ; gain = 0.000 ; free physical = 497 ; free virtual = 14252
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:13]
	Parameter IDLE bound to: 4'b0000 
	Parameter RUN_SUM bound to: 4'b0001 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [/home/nats/data/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40118]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 64.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 83.333000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 31.250000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (1#1) [/home/nats/data/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40118]
WARNING: [Synth 8-7071] port 'CLKOUT0B' of module 'MMCME2_BASE' is unconnected for instance 'MMCME2_24' [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:66]
WARNING: [Synth 8-7071] port 'CLKOUT1' of module 'MMCME2_BASE' is unconnected for instance 'MMCME2_24' [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:66]
WARNING: [Synth 8-7071] port 'CLKOUT1B' of module 'MMCME2_BASE' is unconnected for instance 'MMCME2_24' [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:66]
WARNING: [Synth 8-7071] port 'CLKOUT2' of module 'MMCME2_BASE' is unconnected for instance 'MMCME2_24' [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:66]
WARNING: [Synth 8-7071] port 'CLKOUT2B' of module 'MMCME2_BASE' is unconnected for instance 'MMCME2_24' [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:66]
WARNING: [Synth 8-7071] port 'CLKOUT3' of module 'MMCME2_BASE' is unconnected for instance 'MMCME2_24' [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:66]
WARNING: [Synth 8-7071] port 'CLKOUT3B' of module 'MMCME2_BASE' is unconnected for instance 'MMCME2_24' [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:66]
WARNING: [Synth 8-7071] port 'CLKOUT4' of module 'MMCME2_BASE' is unconnected for instance 'MMCME2_24' [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:66]
WARNING: [Synth 8-7071] port 'CLKOUT5' of module 'MMCME2_BASE' is unconnected for instance 'MMCME2_24' [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:66]
WARNING: [Synth 8-7071] port 'CLKOUT6' of module 'MMCME2_BASE' is unconnected for instance 'MMCME2_24' [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:66]
WARNING: [Synth 8-7023] instance 'MMCME2_24' of module 'MMCME2_BASE' has 18 connections declared, but only 8 given [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:66]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/nats/data/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [/home/nats/data/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE__parameterized0' [/home/nats/data/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40118]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 36.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 40.690000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 24.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE__parameterized0' (2#1) [/home/nats/data/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40118]
WARNING: [Synth 8-7071] port 'CLKOUT0B' of module 'MMCME2_BASE' is unconnected for instance 'MMCME2_147' [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:104]
WARNING: [Synth 8-7071] port 'CLKOUT1' of module 'MMCME2_BASE' is unconnected for instance 'MMCME2_147' [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:104]
WARNING: [Synth 8-7071] port 'CLKOUT1B' of module 'MMCME2_BASE' is unconnected for instance 'MMCME2_147' [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:104]
WARNING: [Synth 8-7071] port 'CLKOUT2' of module 'MMCME2_BASE' is unconnected for instance 'MMCME2_147' [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:104]
WARNING: [Synth 8-7071] port 'CLKOUT2B' of module 'MMCME2_BASE' is unconnected for instance 'MMCME2_147' [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:104]
WARNING: [Synth 8-7071] port 'CLKOUT3' of module 'MMCME2_BASE' is unconnected for instance 'MMCME2_147' [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:104]
WARNING: [Synth 8-7071] port 'CLKOUT3B' of module 'MMCME2_BASE' is unconnected for instance 'MMCME2_147' [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:104]
WARNING: [Synth 8-7071] port 'CLKOUT4' of module 'MMCME2_BASE' is unconnected for instance 'MMCME2_147' [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:104]
WARNING: [Synth 8-7071] port 'CLKOUT5' of module 'MMCME2_BASE' is unconnected for instance 'MMCME2_147' [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:104]
WARNING: [Synth 8-7071] port 'CLKOUT6' of module 'MMCME2_BASE' is unconnected for instance 'MMCME2_147' [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:104]
WARNING: [Synth 8-7023] instance 'MMCME2_147' of module 'MMCME2_BASE' has 18 connections declared, but only 8 given [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:104]
INFO: [Synth 8-6157] synthesizing module 'dual_fast_spi' [/home/nats/data/projects/Harbinger/HDL_v2/src/dual_fast_spi.v:4]
	Parameter NB_BIT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SPI_FIFO' [/home/nats/data/projects/Harbinger/HDL_v2/vivado_crap/harb_v2/harb_v2.runs/synth_1/.Xil/Vivado-770361-Hellgate/realtime/SPI_FIFO_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'SPI_FIFO' (3#1) [/home/nats/data/projects/Harbinger/HDL_v2/vivado_crap/harb_v2/harb_v2.runs/synth_1/.Xil/Vivado-770361-Hellgate/realtime/SPI_FIFO_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dual_fast_spi' (4#1) [/home/nats/data/projects/Harbinger/HDL_v2/src/dual_fast_spi.v:4]
INFO: [Synth 8-6157] synthesizing module 'FSM_CMD' [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'FSM_CMD' (4#1) [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:3]
WARNING: [Synth 8-6104] Input port 'clk37' has an internal driver [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:136]
INFO: [Synth 8-6157] synthesizing module 'voice' [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:4]
	Parameter VOICE_NUM bound to: 0 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter SET_VOICE bound to: 4'b0001 
	Parameter TOG_VOICES bound to: 4'b0010 
	Parameter SETF bound to: 4'b0011 
	Parameter NOP bound to: 4'b0000 
	Parameter SET_CMD bound to: 4'b0001 
	Parameter TOGGLE_VC bound to: 4'b0010 
	Parameter SET_FREQ_CMD bound to: 4'b0011 
	Parameter AT_TIME_SET bound to: 4'b0000 
	Parameter AT_INC_SET bound to: 4'b0001 
	Parameter DE_TIME_SET bound to: 4'b0010 
	Parameter DE_INC_SET bound to: 4'b0011 
	Parameter SU_TIME_SET bound to: 4'b0100 
	Parameter SU_LVL_SET bound to: 4'b0101 
	Parameter RE_TIME_SET bound to: 4'b0110 
	Parameter RE_INC_SET bound to: 4'b0111 
	Parameter AMP_SET bound to: 4'b1000 
	Parameter MODIN_1 bound to: 4'b1001 
	Parameter ATTACK bound to: 4'b0001 
	Parameter DECAY bound to: 4'b0010 
	Parameter SUSTAIN bound to: 4'b0011 
	Parameter RELEASE bound to: 4'b0100 
	Parameter GET_PAR bound to: 0 - type: integer 
	Parameter GET_WAVE bound to: 1 - type: integer 
	Parameter CALC bound to: 2 - type: integer 
	Parameter STORE bound to: 3 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram.data' is read successfully [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:408]
INFO: [Synth 8-3876] $readmem data file 'ram.data' is read successfully [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:409]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:97]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:124]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:94]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:302]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'voice' (5#1) [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:4]
INFO: [Synth 8-6157] synthesizing module 'voice__parameterized0' [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:4]
	Parameter VOICE_NUM bound to: 1 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter SET_VOICE bound to: 4'b0001 
	Parameter TOG_VOICES bound to: 4'b0010 
	Parameter SETF bound to: 4'b0011 
	Parameter NOP bound to: 4'b0000 
	Parameter SET_CMD bound to: 4'b0001 
	Parameter TOGGLE_VC bound to: 4'b0010 
	Parameter SET_FREQ_CMD bound to: 4'b0011 
	Parameter AT_TIME_SET bound to: 4'b0000 
	Parameter AT_INC_SET bound to: 4'b0001 
	Parameter DE_TIME_SET bound to: 4'b0010 
	Parameter DE_INC_SET bound to: 4'b0011 
	Parameter SU_TIME_SET bound to: 4'b0100 
	Parameter SU_LVL_SET bound to: 4'b0101 
	Parameter RE_TIME_SET bound to: 4'b0110 
	Parameter RE_INC_SET bound to: 4'b0111 
	Parameter AMP_SET bound to: 4'b1000 
	Parameter MODIN_1 bound to: 4'b1001 
	Parameter ATTACK bound to: 4'b0001 
	Parameter DECAY bound to: 4'b0010 
	Parameter SUSTAIN bound to: 4'b0011 
	Parameter RELEASE bound to: 4'b0100 
	Parameter GET_PAR bound to: 0 - type: integer 
	Parameter GET_WAVE bound to: 1 - type: integer 
	Parameter CALC bound to: 2 - type: integer 
	Parameter STORE bound to: 3 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram.data' is read successfully [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:408]
INFO: [Synth 8-3876] $readmem data file 'ram.data' is read successfully [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:409]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:97]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:124]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:94]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:302]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'voice__parameterized0' (5#1) [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:4]
INFO: [Synth 8-6157] synthesizing module 'voice__parameterized1' [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:4]
	Parameter VOICE_NUM bound to: 2 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter SET_VOICE bound to: 4'b0001 
	Parameter TOG_VOICES bound to: 4'b0010 
	Parameter SETF bound to: 4'b0011 
	Parameter NOP bound to: 4'b0000 
	Parameter SET_CMD bound to: 4'b0001 
	Parameter TOGGLE_VC bound to: 4'b0010 
	Parameter SET_FREQ_CMD bound to: 4'b0011 
	Parameter AT_TIME_SET bound to: 4'b0000 
	Parameter AT_INC_SET bound to: 4'b0001 
	Parameter DE_TIME_SET bound to: 4'b0010 
	Parameter DE_INC_SET bound to: 4'b0011 
	Parameter SU_TIME_SET bound to: 4'b0100 
	Parameter SU_LVL_SET bound to: 4'b0101 
	Parameter RE_TIME_SET bound to: 4'b0110 
	Parameter RE_INC_SET bound to: 4'b0111 
	Parameter AMP_SET bound to: 4'b1000 
	Parameter MODIN_1 bound to: 4'b1001 
	Parameter ATTACK bound to: 4'b0001 
	Parameter DECAY bound to: 4'b0010 
	Parameter SUSTAIN bound to: 4'b0011 
	Parameter RELEASE bound to: 4'b0100 
	Parameter GET_PAR bound to: 0 - type: integer 
	Parameter GET_WAVE bound to: 1 - type: integer 
	Parameter CALC bound to: 2 - type: integer 
	Parameter STORE bound to: 3 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram.data' is read successfully [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:408]
INFO: [Synth 8-3876] $readmem data file 'ram.data' is read successfully [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:409]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:97]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:124]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:94]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:302]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'voice__parameterized1' (5#1) [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:4]
INFO: [Synth 8-6157] synthesizing module 'voice__parameterized2' [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:4]
	Parameter VOICE_NUM bound to: 3 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter SET_VOICE bound to: 4'b0001 
	Parameter TOG_VOICES bound to: 4'b0010 
	Parameter SETF bound to: 4'b0011 
	Parameter NOP bound to: 4'b0000 
	Parameter SET_CMD bound to: 4'b0001 
	Parameter TOGGLE_VC bound to: 4'b0010 
	Parameter SET_FREQ_CMD bound to: 4'b0011 
	Parameter AT_TIME_SET bound to: 4'b0000 
	Parameter AT_INC_SET bound to: 4'b0001 
	Parameter DE_TIME_SET bound to: 4'b0010 
	Parameter DE_INC_SET bound to: 4'b0011 
	Parameter SU_TIME_SET bound to: 4'b0100 
	Parameter SU_LVL_SET bound to: 4'b0101 
	Parameter RE_TIME_SET bound to: 4'b0110 
	Parameter RE_INC_SET bound to: 4'b0111 
	Parameter AMP_SET bound to: 4'b1000 
	Parameter MODIN_1 bound to: 4'b1001 
	Parameter ATTACK bound to: 4'b0001 
	Parameter DECAY bound to: 4'b0010 
	Parameter SUSTAIN bound to: 4'b0011 
	Parameter RELEASE bound to: 4'b0100 
	Parameter GET_PAR bound to: 0 - type: integer 
	Parameter GET_WAVE bound to: 1 - type: integer 
	Parameter CALC bound to: 2 - type: integer 
	Parameter STORE bound to: 3 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram.data' is read successfully [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:408]
INFO: [Synth 8-3876] $readmem data file 'ram.data' is read successfully [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:409]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:97]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:124]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:94]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:302]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'voice__parameterized2' (5#1) [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:4]
INFO: [Synth 8-6157] synthesizing module 'voice__parameterized3' [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:4]
	Parameter VOICE_NUM bound to: 4 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter SET_VOICE bound to: 4'b0001 
	Parameter TOG_VOICES bound to: 4'b0010 
	Parameter SETF bound to: 4'b0011 
	Parameter NOP bound to: 4'b0000 
	Parameter SET_CMD bound to: 4'b0001 
	Parameter TOGGLE_VC bound to: 4'b0010 
	Parameter SET_FREQ_CMD bound to: 4'b0011 
	Parameter AT_TIME_SET bound to: 4'b0000 
	Parameter AT_INC_SET bound to: 4'b0001 
	Parameter DE_TIME_SET bound to: 4'b0010 
	Parameter DE_INC_SET bound to: 4'b0011 
	Parameter SU_TIME_SET bound to: 4'b0100 
	Parameter SU_LVL_SET bound to: 4'b0101 
	Parameter RE_TIME_SET bound to: 4'b0110 
	Parameter RE_INC_SET bound to: 4'b0111 
	Parameter AMP_SET bound to: 4'b1000 
	Parameter MODIN_1 bound to: 4'b1001 
	Parameter ATTACK bound to: 4'b0001 
	Parameter DECAY bound to: 4'b0010 
	Parameter SUSTAIN bound to: 4'b0011 
	Parameter RELEASE bound to: 4'b0100 
	Parameter GET_PAR bound to: 0 - type: integer 
	Parameter GET_WAVE bound to: 1 - type: integer 
	Parameter CALC bound to: 2 - type: integer 
	Parameter STORE bound to: 3 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram.data' is read successfully [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:408]
INFO: [Synth 8-3876] $readmem data file 'ram.data' is read successfully [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:409]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:97]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:124]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:94]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:302]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'voice__parameterized3' (5#1) [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:4]
INFO: [Synth 8-6157] synthesizing module 'voice__parameterized4' [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:4]
	Parameter VOICE_NUM bound to: 5 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter SET_VOICE bound to: 4'b0001 
	Parameter TOG_VOICES bound to: 4'b0010 
	Parameter SETF bound to: 4'b0011 
	Parameter NOP bound to: 4'b0000 
	Parameter SET_CMD bound to: 4'b0001 
	Parameter TOGGLE_VC bound to: 4'b0010 
	Parameter SET_FREQ_CMD bound to: 4'b0011 
	Parameter AT_TIME_SET bound to: 4'b0000 
	Parameter AT_INC_SET bound to: 4'b0001 
	Parameter DE_TIME_SET bound to: 4'b0010 
	Parameter DE_INC_SET bound to: 4'b0011 
	Parameter SU_TIME_SET bound to: 4'b0100 
	Parameter SU_LVL_SET bound to: 4'b0101 
	Parameter RE_TIME_SET bound to: 4'b0110 
	Parameter RE_INC_SET bound to: 4'b0111 
	Parameter AMP_SET bound to: 4'b1000 
	Parameter MODIN_1 bound to: 4'b1001 
	Parameter ATTACK bound to: 4'b0001 
	Parameter DECAY bound to: 4'b0010 
	Parameter SUSTAIN bound to: 4'b0011 
	Parameter RELEASE bound to: 4'b0100 
	Parameter GET_PAR bound to: 0 - type: integer 
	Parameter GET_WAVE bound to: 1 - type: integer 
	Parameter CALC bound to: 2 - type: integer 
	Parameter STORE bound to: 3 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram.data' is read successfully [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:408]
INFO: [Synth 8-3876] $readmem data file 'ram.data' is read successfully [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:409]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:97]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:124]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:94]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:302]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'voice__parameterized4' (5#1) [/home/nats/data/projects/Harbinger/HDL_v2/src/voice.sv:4]
INFO: [Synth 8-6157] synthesizing module 'i2s' [/home/nats/data/projects/Harbinger/HDL_v2/src/i2s.v:3]
	Parameter ENABLE_SCK bound to: 1'b1 
	Parameter LRCK_RATIO bound to: 16'b0000000100000000 
	Parameter SCK_RATIO bound to: 16'b0000000000001000 
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/home/nats/data/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:49791]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (6#1) [/home/nats/data/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:49791]
WARNING: [Synth 8-7071] port 'R' of module 'ODDR' is unconnected for instance 'ODDR_mck' [/home/nats/data/projects/Harbinger/HDL_v2/src/i2s.v:31]
WARNING: [Synth 8-7071] port 'S' of module 'ODDR' is unconnected for instance 'ODDR_mck' [/home/nats/data/projects/Harbinger/HDL_v2/src/i2s.v:31]
WARNING: [Synth 8-7023] instance 'ODDR_mck' of module 'ODDR' has 7 connections declared, but only 5 given [/home/nats/data/projects/Harbinger/HDL_v2/src/i2s.v:31]
INFO: [Synth 8-6155] done synthesizing module 'i2s' (7#1) [/home/nats/data/projects/Harbinger/HDL_v2/src/i2s.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:177]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [/home/nats/data/projects/Harbinger/HDL_v2/src/top_harbv2.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2300.164 ; gain = 0.000 ; free physical = 1273 ; free virtual = 14985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2300.164 ; gain = 0.000 ; free physical = 1269 ; free virtual = 14981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2300.164 ; gain = 0.000 ; free physical = 1269 ; free virtual = 14981
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2300.164 ; gain = 0.000 ; free physical = 1260 ; free virtual = 14972
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nats/data/projects/Harbinger/HDL_v2/vivado_crap/harb_v2/harb_v2.gen/sources_1/ip/SPI_FIFO/SPI_FIFO/SPI_FIFO_in_context.xdc] for cell 'cmd_input/cc_fifo'
Finished Parsing XDC File [/home/nats/data/projects/Harbinger/HDL_v2/vivado_crap/harb_v2/harb_v2.gen/sources_1/ip/SPI_FIFO/SPI_FIFO/SPI_FIFO_in_context.xdc] for cell 'cmd_input/cc_fifo'
Parsing XDC File [/home/nats/data/projects/Harbinger/HDL_v2/constraint/harbv2.xdc]
WARNING: [Vivado 12-507] No nets matched 'sck_in_IBUF'. [/home/nats/data/projects/Harbinger/HDL_v2/constraint/harbv2.xdc:49]
Finished Parsing XDC File [/home/nats/data/projects/Harbinger/HDL_v2/constraint/harbv2.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/nats/data/projects/Harbinger/HDL_v2/constraint/harbv2.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nats/data/projects/Harbinger/HDL_v2/constraint/harbv2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2364.020 ; gain = 0.000 ; free physical = 1160 ; free virtual = 14873
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2364.020 ; gain = 0.000 ; free physical = 1160 ; free virtual = 14873
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2364.020 ; gain = 63.855 ; free physical = 1299 ; free virtual = 15012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2364.020 ; gain = 63.855 ; free physical = 1299 ; free virtual = 15012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for cmd_input/cc_fifo. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2364.020 ; gain = 63.855 ; free physical = 1299 ; free virtual = 15012
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                             0000
                 RUN_SUM |                                1 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2364.020 ; gain = 63.855 ; free physical = 1272 ; free virtual = 14984
---------------------------------------------------------------------------------
INFO: Gated Clock Conversion is not possible as flatten_hierarchy is auto or none
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 18    
	   3 Input   32 Bit       Adders := 12    
	   6 Input   19 Bit       Adders := 42    
	   2 Input   16 Bit       Adders := 13    
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               57 Bit    Registers := 6     
	               32 Bit    Registers := 45    
	               31 Bit    Registers := 6     
	               19 Bit    Registers := 36    
	               16 Bit    Registers := 14    
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 48    
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 7     
	                1 Bit    Registers := 37    
+---Multipliers : 
	              25x32  Multipliers := 6     
+---RAMs : 
	              192 Bit	(6 X 32 bit)          RAMs := 78    
	               24 Bit	(6 X 4 bit)          RAMs := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 43    
	   6 Input   32 Bit        Muxes := 12    
	  11 Input   32 Bit        Muxes := 6     
	  12 Input   32 Bit        Muxes := 6     
	  10 Input   32 Bit        Muxes := 6     
	   2 Input   19 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 277   
	   4 Input   16 Bit        Muxes := 6     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 36    
	   6 Input    6 Bit        Muxes := 12    
	   4 Input    6 Bit        Muxes := 6     
	   7 Input    4 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 44    
	   6 Input    4 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 6     
	   4 Input    3 Bit        Muxes := 6     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 158   
	   4 Input    1 Bit        Muxes := 108   
	  11 Input    1 Bit        Muxes := 24    
	   5 Input    1 Bit        Muxes := 6     
	  15 Input    1 Bit        Muxes := 12    
	  14 Input    1 Bit        Muxes := 54    
	   6 Input    1 Bit        Muxes := 36    
	  12 Input    1 Bit        Muxes := 6     
	  10 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP interpolation0, operation Mode is: A*B.
DSP Report: operator interpolation0 is absorbed into DSP interpolation0.
DSP Report: operator interpolation0 is absorbed into DSP interpolation0.
DSP Report: Generating DSP interpolation_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register interpolation_reg is absorbed into DSP interpolation_reg.
DSP Report: operator interpolation0 is absorbed into DSP interpolation_reg.
DSP Report: operator interpolation0 is absorbed into DSP interpolation_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B2.
DSP Report: register sign_adsr_amp_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP modulated_out, operation Mode is: A2*B.
DSP Report: register modulated_out is absorbed into DSP modulated_out.
DSP Report: operator modulated_out is absorbed into DSP modulated_out.
DSP Report: Generating DSP interpolation0, operation Mode is: A*B.
DSP Report: operator interpolation0 is absorbed into DSP interpolation0.
DSP Report: operator interpolation0 is absorbed into DSP interpolation0.
DSP Report: Generating DSP interpolation_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register interpolation_reg is absorbed into DSP interpolation_reg.
DSP Report: operator interpolation0 is absorbed into DSP interpolation_reg.
DSP Report: operator interpolation0 is absorbed into DSP interpolation_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B2.
DSP Report: register sign_adsr_amp_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP modulated_out, operation Mode is: A2*B.
DSP Report: register modulated_out is absorbed into DSP modulated_out.
DSP Report: operator modulated_out is absorbed into DSP modulated_out.
DSP Report: Generating DSP interpolation0, operation Mode is: A*B.
DSP Report: operator interpolation0 is absorbed into DSP interpolation0.
DSP Report: operator interpolation0 is absorbed into DSP interpolation0.
DSP Report: Generating DSP interpolation_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register interpolation_reg is absorbed into DSP interpolation_reg.
DSP Report: operator interpolation0 is absorbed into DSP interpolation_reg.
DSP Report: operator interpolation0 is absorbed into DSP interpolation_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B2.
DSP Report: register sign_adsr_amp_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP modulated_out, operation Mode is: A2*B.
DSP Report: register modulated_out is absorbed into DSP modulated_out.
DSP Report: operator modulated_out is absorbed into DSP modulated_out.
DSP Report: Generating DSP interpolation0, operation Mode is: A*B.
DSP Report: operator interpolation0 is absorbed into DSP interpolation0.
DSP Report: operator interpolation0 is absorbed into DSP interpolation0.
DSP Report: Generating DSP interpolation_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register interpolation_reg is absorbed into DSP interpolation_reg.
DSP Report: operator interpolation0 is absorbed into DSP interpolation_reg.
DSP Report: operator interpolation0 is absorbed into DSP interpolation_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B2.
DSP Report: register sign_adsr_amp_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP modulated_out, operation Mode is: A2*B.
DSP Report: register modulated_out is absorbed into DSP modulated_out.
DSP Report: operator modulated_out is absorbed into DSP modulated_out.
DSP Report: Generating DSP interpolation0, operation Mode is: A*B.
DSP Report: operator interpolation0 is absorbed into DSP interpolation0.
DSP Report: operator interpolation0 is absorbed into DSP interpolation0.
DSP Report: Generating DSP interpolation_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register interpolation_reg is absorbed into DSP interpolation_reg.
DSP Report: operator interpolation0 is absorbed into DSP interpolation_reg.
DSP Report: operator interpolation0 is absorbed into DSP interpolation_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B2.
DSP Report: register sign_adsr_amp_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP modulated_out, operation Mode is: A2*B.
DSP Report: register modulated_out is absorbed into DSP modulated_out.
DSP Report: operator modulated_out is absorbed into DSP modulated_out.
DSP Report: Generating DSP interpolation0, operation Mode is: A*B.
DSP Report: operator interpolation0 is absorbed into DSP interpolation0.
DSP Report: operator interpolation0 is absorbed into DSP interpolation0.
DSP Report: Generating DSP interpolation_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register interpolation_reg is absorbed into DSP interpolation_reg.
DSP Report: operator interpolation0 is absorbed into DSP interpolation_reg.
DSP Report: operator interpolation0 is absorbed into DSP interpolation_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B2.
DSP Report: register sign_adsr_amp_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP modulated_out, operation Mode is: A2*B.
DSP Report: register modulated_out is absorbed into DSP modulated_out.
DSP Report: operator modulated_out is absorbed into DSP modulated_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP samp_acc_reg, operation Mode is: PCIN+(P or A:B).
DSP Report: register samp_acc_reg is absorbed into DSP samp_acc_reg.
DSP Report: operator p_1_out is absorbed into DSP samp_acc_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 2364.020 ; gain = 63.855 ; free physical = 1296 ; free virtual = 15019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|voice       | p_0_out    | 256x8         | LUT            | 
|voice       | p_0_out    | 256x8         | LUT            | 
|voice       | p_0_out    | 256x8         | LUT            | 
|voice       | p_0_out    | 256x8         | LUT            | 
|voice       | p_0_out    | 256x8         | LUT            | 
|voice       | p_0_out    | 256x8         | LUT            | 
|voice       | p_0_out    | 256x8         | LUT            | 
|voice       | p_0_out    | 256x8         | LUT            | 
|voice       | p_0_out    | 256x8         | LUT            | 
|voice       | p_0_out    | 256x8         | LUT            | 
|voice       | p_0_out    | 256x8         | LUT            | 
|voice       | p_0_out    | 256x8         | LUT            | 
|voice       | p_0_out    | 256x8         | LUT            | 
|voice       | p_0_out    | 256x8         | LUT            | 
|voice       | p_0_out    | 256x8         | LUT            | 
|voice       | p_0_out    | 256x8         | LUT            | 
|voice       | p_0_out    | 256x8         | LUT            | 
|voice       | p_0_out    | 256x8         | LUT            | 
|voice       | p_0_out    | 256x8         | LUT            | 
|voice       | p_0_out    | 256x8         | LUT            | 
|voice       | p_0_out    | 256x8         | LUT            | 
|voice       | p_0_out    | 256x8         | LUT            | 
|voice       | p_0_out    | 256x8         | LUT            | 
|voice       | p_0_out    | 256x8         | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------+-----------+----------------------+----------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------+-----------+----------------------+----------------+
|voice0      | freq_reg          | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice0      | op_state_reg      | Implied   | 8 x 4                | RAM16X1S x 4	  | 
|voice0      | re_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice0      | su_lvl_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice0      | de_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice0      | at_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice0      | op_adsr_amp_reg   | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice0      | su_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice0      | de_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice0      | at_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice0      | op_adsr_count_reg | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice0      | re_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice0      | op_pcount_reg     | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice0      | amplitude_reg     | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice1      | freq_reg          | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice1      | op_state_reg      | Implied   | 8 x 4                | RAM16X1S x 4	  | 
|voice1      | re_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice1      | su_lvl_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice1      | de_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice1      | at_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice1      | op_adsr_amp_reg   | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice1      | su_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice1      | de_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice1      | at_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice1      | op_adsr_count_reg | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice1      | re_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice1      | op_pcount_reg     | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice1      | amplitude_reg     | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice2      | freq_reg          | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice2      | op_state_reg      | Implied   | 8 x 4                | RAM16X1S x 4	  | 
|voice2      | re_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice2      | su_lvl_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice2      | de_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice2      | at_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice2      | op_adsr_amp_reg   | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice2      | su_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice2      | de_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice2      | at_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice2      | op_adsr_count_reg | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice2      | re_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice2      | op_pcount_reg     | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice2      | amplitude_reg     | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice3      | freq_reg          | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice3      | op_state_reg      | Implied   | 8 x 4                | RAM16X1S x 4	  | 
|voice3      | re_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice3      | su_lvl_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice3      | de_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice3      | at_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice3      | op_adsr_amp_reg   | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice3      | su_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice3      | de_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice3      | at_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice3      | op_adsr_count_reg | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice3      | re_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice3      | op_pcount_reg     | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice3      | amplitude_reg     | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice4      | freq_reg          | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice4      | op_state_reg      | Implied   | 8 x 4                | RAM16X1S x 4	  | 
|voice4      | re_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice4      | su_lvl_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice4      | de_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice4      | at_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice4      | op_adsr_amp_reg   | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice4      | su_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice4      | de_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice4      | at_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice4      | op_adsr_count_reg | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice4      | re_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice4      | op_pcount_reg     | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice4      | amplitude_reg     | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice5      | freq_reg          | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice5      | op_state_reg      | Implied   | 8 x 4                | RAM16X1S x 4	  | 
|voice5      | re_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice5      | su_lvl_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice5      | de_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice5      | at_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice5      | op_adsr_amp_reg   | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice5      | su_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice5      | de_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice5      | at_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice5      | op_adsr_count_reg | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice5      | re_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice5      | op_pcount_reg     | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice5      | amplitude_reg     | Implied   | 8 x 32               | RAM32M x 6	    | 
+------------+-------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|voice       | A*B             | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|voice       | (PCIN>>17)+A*B  | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|voice       | A*B2            | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|voice       | A2*B            | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|voice       | A*B             | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|voice       | (PCIN>>17)+A*B  | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|voice       | A*B2            | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|voice       | A2*B            | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|voice       | A*B             | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|voice       | (PCIN>>17)+A*B  | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|voice       | A*B2            | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|voice       | A2*B            | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|voice       | A*B             | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|voice       | (PCIN>>17)+A*B  | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|voice       | A*B2            | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|voice       | A2*B            | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|voice       | A*B             | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|voice       | (PCIN>>17)+A*B  | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|voice       | A*B2            | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|voice       | A2*B            | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|voice       | A*B             | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|voice       | (PCIN>>17)+A*B  | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|voice       | A*B2            | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|voice       | A2*B            | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top         | C+A:B           | 30     | 18     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top         | PCIN+(P or A:B) | 30     | 18     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 2364.020 ; gain = 63.855 ; free physical = 1152 ; free virtual = 14873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 2364.020 ; gain = 63.855 ; free physical = 1135 ; free virtual = 14862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+-------------------+-----------+----------------------+----------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------+-----------+----------------------+----------------+
|voice0      | freq_reg          | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice0      | op_state_reg      | Implied   | 8 x 4                | RAM16X1S x 4	  | 
|voice0      | re_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice0      | su_lvl_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice0      | de_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice0      | at_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice0      | op_adsr_amp_reg   | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice0      | su_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice0      | de_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice0      | at_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice0      | op_adsr_count_reg | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice0      | re_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice0      | op_pcount_reg     | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice0      | amplitude_reg     | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice1      | freq_reg          | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice1      | op_state_reg      | Implied   | 8 x 4                | RAM16X1S x 4	  | 
|voice1      | re_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice1      | su_lvl_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice1      | de_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice1      | at_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice1      | op_adsr_amp_reg   | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice1      | su_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice1      | de_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice1      | at_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice1      | op_adsr_count_reg | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice1      | re_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice1      | op_pcount_reg     | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice1      | amplitude_reg     | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice2      | freq_reg          | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice2      | op_state_reg      | Implied   | 8 x 4                | RAM16X1S x 4	  | 
|voice2      | re_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice2      | su_lvl_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice2      | de_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice2      | at_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice2      | op_adsr_amp_reg   | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice2      | su_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice2      | de_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice2      | at_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice2      | op_adsr_count_reg | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice2      | re_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice2      | op_pcount_reg     | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice2      | amplitude_reg     | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice3      | freq_reg          | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice3      | op_state_reg      | Implied   | 8 x 4                | RAM16X1S x 4	  | 
|voice3      | re_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice3      | su_lvl_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice3      | de_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice3      | at_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice3      | op_adsr_amp_reg   | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice3      | su_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice3      | de_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice3      | at_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice3      | op_adsr_count_reg | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice3      | re_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice3      | op_pcount_reg     | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice3      | amplitude_reg     | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice4      | freq_reg          | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice4      | op_state_reg      | Implied   | 8 x 4                | RAM16X1S x 4	  | 
|voice4      | re_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice4      | su_lvl_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice4      | de_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice4      | at_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice4      | op_adsr_amp_reg   | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice4      | su_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice4      | de_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice4      | at_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice4      | op_adsr_count_reg | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice4      | re_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice4      | op_pcount_reg     | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice4      | amplitude_reg     | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice5      | freq_reg          | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice5      | op_state_reg      | Implied   | 8 x 4                | RAM16X1S x 4	  | 
|voice5      | re_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice5      | su_lvl_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice5      | de_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice5      | at_inc_reg        | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice5      | op_adsr_amp_reg   | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice5      | su_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice5      | de_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice5      | at_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice5      | op_adsr_count_reg | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice5      | re_time_reg       | Implied   | 8 x 32               | RAM32M x 6	    | 
|voice5      | op_pcount_reg     | Implied   | 8 x 32               | RAM16X1S x 32	 | 
|voice5      | amplitude_reg     | Implied   | 8 x 32               | RAM32M x 6	    | 
+------------+-------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `dual_fast_spi`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `dual_fast_spi' done


INFO: [Synth 8-5816] Retiming module `voice`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `voice' done


INFO: [Synth 8-5816] Retiming module `voice__parameterized0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `voice__parameterized0' done


INFO: [Synth 8-5816] Retiming module `voice__parameterized1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `voice__parameterized1' done


INFO: [Synth 8-5816] Retiming module `voice__parameterized2`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `voice__parameterized2' done


INFO: [Synth 8-5816] Retiming module `voice__parameterized3`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `voice__parameterized3' done


INFO: [Synth 8-5816] Retiming module `voice__parameterized4`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `voice__parameterized4' done


INFO: [Synth 8-5816] Retiming module `i2s`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `i2s' done


INFO: [Synth 8-5816] Retiming module `top`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `top' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 2364.020 ; gain = 63.855 ; free physical = 1190 ; free virtual = 14915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Gated Clock Conversion
---------------------------------------------------------------------------------
Gated clock conversion will not work if '-flatten_hierarchy none' switch to synth_design is specified.
---------------------------------------------------------------------------------
End Gated Clock Conversion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 2364.020 ; gain = 63.855 ; free physical = 1205 ; free virtual = 14932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 2364.020 ; gain = 63.855 ; free physical = 1205 ; free virtual = 14932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 2364.020 ; gain = 63.855 ; free physical = 1205 ; free virtual = 14932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |SPI_FIFO      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |SPI_FIFO    |     1|
|2     |BUFG        |     4|
|3     |CARRY4      |   724|
|4     |DSP48E1     |    26|
|10    |LUT1        |    40|
|11    |LUT2        |  1128|
|12    |LUT3        |   223|
|13    |LUT4        |  1254|
|14    |LUT5        |  2366|
|15    |LUT6        |  2978|
|16    |MMCME2_BASE |     2|
|17    |MUXF7       |   135|
|18    |MUXF8       |    61|
|19    |ODDR        |     1|
|20    |RAM16X1S    |   600|
|21    |RAM32M      |   360|
|22    |FDRE        |  2184|
|23    |FDSE        |     2|
|24    |IBUF        |     5|
|25    |OBUF        |    19|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 2364.020 ; gain = 63.855 ; free physical = 1205 ; free virtual = 14932
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 2364.020 ; gain = 0.000 ; free physical = 1272 ; free virtual = 14999
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 2364.020 ; gain = 63.855 ; free physical = 1272 ; free virtual = 14999
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2364.020 ; gain = 0.000 ; free physical = 1360 ; free virtual = 15087
INFO: [Netlist 29-17] Analyzing 1909 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.980 ; gain = 0.000 ; free physical = 1312 ; free virtual = 15041
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 962 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 2 instances
  RAM16X1S => RAM32X1S (RAMS32): 600 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 360 instances

INFO: [Common 17-83] Releasing license: Synthesis
111 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:24 . Memory (MB): peak = 2394.980 ; gain = 94.992 ; free physical = 1491 ; free virtual = 15220
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/nats/data/projects/Harbinger/HDL_v2/vivado_crap/harb_v2/harb_v2.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 25 03:00:28 2023...
