--------------------------------------------------------------------------------
Release 7.1.04i Trace H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/Xilinx71/bin/nt/trce.exe -ise
f:\pt8612\vhdl\xilinx\sdhd_module_v2\SDHD_module_v2.ise -intstyle ise -e 3 -l 3
-s 6 -xml hd_gen_module_preroute hd_gen_module_map.ncd -o
hd_gen_module_preroute.twr hd_gen_module.pcf


Design file:              hd_gen_module_map.ncd
Physical constraint file: hd_gen_module.pcf
Device,speed:             xc2vp20,-6 (PRODUCTION 1.91 2005-07-22)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.

================================================================================
Timing constraint: TS_brefclk_p_i = PERIOD TIMEGRP "brefclk_p_i" 150 MHz HIGH 50% INPUT_JITTER 1
        ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk_n_i = PERIOD TIMEGRP "brefclk_n_i" 150 MHz HIGH 50% INPUT_JITTER 1
        ns;

 593 items analyzed, 28 timing errors detected. (0 setup errors, 28 hold errors)
 Minimum period is   3.954ns.
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
Hold Violations: TS_brefclk_n_i = PERIOD TIMEGRP "brefclk_n_i" 150 MHz HIGH 50% INPUT_JITTER 1
        ns;
--------------------------------------------------------------------------------
Hold Violation:         -0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sync2398_generation/count1_tick (FF)
  Destination:          sync2398_generation/count2_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 6.666ns
  Clock Uncertainty:    0.500ns

  Data Path: sync2398_generation/count1_tick to sync2398_generation/count2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE.XQ             Tcko                  0.299   sync2398_generation/count1_tick
                                                       sync2398_generation/count1_tick
    SLICE.CE             net (fanout=31)    e  0.100   sync2398_generation/count1_tick
    SLICE.CLK            Tckce       (-Th)     0.001   sync2398_generation/count2<5>
                                                       sync2398_generation/count2_5
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.298ns logic, 0.100ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------
Hold Violation:         -0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               f4m_genlock_1484_regen/sync_period_counting/sync_o (FF)
  Destination:          f4m_genlock_1484_regen/illegal_pulse (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 6.666ns
  Clock Uncertainty:    0.500ns

  Data Path: f4m_genlock_1484_regen/sync_period_counting/sync_o to f4m_genlock_1484_regen/illegal_pulse
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE.XQ             Tcko                  0.299   f4m_genlock_1484_regen/sync_period_counting/sync_o
                                                       f4m_genlock_1484_regen/sync_period_counting/sync_o
    SLICE.CE             net (fanout=4)     e  0.100   f4m_genlock_1484_regen/sync_period_counting/sync_o
    SLICE.CLK            Tckce       (-Th)     0.001   f4m_genlock_1484_regen/illegal_pulse
                                                       f4m_genlock_1484_regen/illegal_pulse
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.298ns logic, 0.100ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------
Hold Violation:         -0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sync2398_generation/count1_tick (FF)
  Destination:          sync2398_generation/count2_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk1 rising at 0.000ns
  Destination Clock:    clk1 rising at 6.666ns
  Clock Uncertainty:    0.500ns

  Data Path: sync2398_generation/count1_tick to sync2398_generation/count2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE.XQ             Tcko                  0.299   sync2398_generation/count1_tick
                                                       sync2398_generation/count1_tick
    SLICE.CE             net (fanout=31)    e  0.100   sync2398_generation/count1_tick
    SLICE.CLK            Tckce       (-Th)     0.001   sync2398_generation/count2<5>
                                                       sync2398_generation/count2_4
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.298ns logic, 0.100ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk2_p_i = PERIOD TIMEGRP "brefclk2_p_i" 150 MHz HIGH 50% INPUT_JITTER
        1 ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk2_n_i = PERIOD TIMEGRP "brefclk2_n_i" 150 MHz HIGH 50% INPUT_JITTER
        1 ns;

 17238 items analyzed, 2383 timing errors detected. (2 setup errors, 2381 hold errors)
 Minimum period is   7.682ns.
--------------------------------------------------------------------------------
Slack:                  -1.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BRAM_HD_Gen_Channel_1/video_generator_instance/audio_generation/state_count_1.A (RAM)
  Destination:          HD_Gen_Channel_1/video_generator_instance/audio_generation/audiochroma_o_8 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.182ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         ch1_var_clk rising at 0.000ns
  Destination Clock:    ch1_var_clk rising at 6.666ns
  Clock Uncertainty:    0.500ns

  Data Path: BRAM_HD_Gen_Channel_1/video_generator_instance/audio_generation/state_count_1.A to HD_Gen_Channel_1/video_generator_instance/audio_generation/audiochroma_o_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16.DOA0          Tbcko                 1.500   BRAM_HD_Gen_Channel_1/video_generator_instance/audio_generation/state_count_1
                                                       BRAM_HD_Gen_Channel_1/video_generator_instance/audio_generation/state_count_1.A
    SLICE.G3             net (fanout=47)    e  0.100   HD_Gen_Channel_1/video_generator_instance/audio_generation/state_count<1>
    SLICE.Y              Tilo                  0.313   CHOICE9849
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n133289
    SLICE.F1             net (fanout=1)     e  0.100   CHOICE9847
    SLICE.X              Tilo                  0.288   CHOICE9849
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n133298
    SLICE.G3             net (fanout=1)     e  0.100   CHOICE9849
    SLICE.Y              Tilo                  0.313   CHOICE9859
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n1332140
    SLICE.F2             net (fanout=1)     e  0.100   CHOICE9858
    SLICE.X              Tilo                  0.288   CHOICE9859
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n1332152
    SLICE.G3             net (fanout=1)     e  0.100   CHOICE9859
    SLICE.Y              Tilo                  0.313   HD_Gen_Channel_1/video_generator_instance/audio_generation/chroma_reg<3>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n1332205_SW0
    SLICE.F4             net (fanout=1)     e  0.100   N10939
    SLICE.X              Tilo                  0.288   HD_Gen_Channel_1/video_generator_instance/audio_generation/chroma_reg<3>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n1332205
    SLICE.F1             net (fanout=8)     e  0.100   HD_Gen_Channel_1/video_generator_instance/audio_generation/audio_chroma<3>
    SLICE.X              Tilo                  0.288   HD_Gen_Channel_1/video_generator_instance/audio_generation/chroma_reg<0>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/Mxor__n0098_Xo<5>1
    SLICE.F1             net (fanout=1)     e  0.100   HD_Gen_Channel_1/video_generator_instance/audio_generation/Mxor__n0098_Xo<5>
    SLICE.X              Tilo                  0.288   HD_Gen_Channel_1/video_generator_instance/audio_generation/_n0099<0>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/Mxor__n0098_Xo<6>1
    SLICE.G4             net (fanout=3)     e  0.100   HD_Gen_Channel_1/video_generator_instance/audio_generation/_n0099<0>
    SLICE.Y              Tilo                  0.313   CHOICE9991
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n1419134_SW1
    SLICE.F4             net (fanout=1)     e  0.100   N11228
    SLICE.X              Tilo                  0.288   CHOICE9991
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n1419134
    SLICE.G3             net (fanout=1)     e  0.100   CHOICE9991
    SLICE.Y              Tilo                  0.313   HD_Gen_Channel_1/video_generator_instance/audio_generation/chroma_reg<8>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n1419216_SW0
    SLICE.F4             net (fanout=1)     e  0.100   N10858
    SLICE.X              Tilo                  0.288   HD_Gen_Channel_1/video_generator_instance/audio_generation/chroma_reg<8>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n1419216
    SLICE.G4             net (fanout=3)     e  0.100   HD_Gen_Channel_1/video_generator_instance/audio_generation/audio_chroma<8>
    SLICE.Y              Tilo                  0.313   HD_Gen_Channel_1/video_generator_instance/audio_generation/audiochroma_o<8>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n0453<8>_SW1
    SLICE.F2             net (fanout=1)     e  0.100   N11077
    SLICE.X              Tilo                  0.288   HD_Gen_Channel_1/video_generator_instance/audio_generation/audiochroma_o<8>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n0453<8>
    SLICE.DX             net (fanout=1)     e  0.100   HD_Gen_Channel_1/video_generator_instance/audio_generation/_n0453<8>
    SLICE.CLK            Tdxck                 0.000   HD_Gen_Channel_1/video_generator_instance/audio_generation/audiochroma_o<8>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/audiochroma_o_8
    -------------------------------------------------  ---------------------------
    Total                                      7.182ns (5.682ns logic, 1.500ns route)
                                                       (79.1% logic, 20.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BRAM_HD_Gen_Channel_1/video_generator_instance/audio_generation/audio_chan_2.A (RAM)
  Destination:          HD_Gen_Channel_1/video_generator_instance/audio_generation/audiochroma_o_8 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.182ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         ch1_var_clk rising at 0.000ns
  Destination Clock:    ch1_var_clk rising at 6.666ns
  Clock Uncertainty:    0.500ns

  Data Path: BRAM_HD_Gen_Channel_1/video_generator_instance/audio_generation/audio_chan_2.A to HD_Gen_Channel_1/video_generator_instance/audio_generation/audiochroma_o_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16.DOA0          Tbcko                 1.500   BRAM_HD_Gen_Channel_1/video_generator_instance/audio_generation/audio_chan_2
                                                       BRAM_HD_Gen_Channel_1/video_generator_instance/audio_generation/audio_chan_2.A
    SLICE.G4             net (fanout=4)     e  0.100   HD_Gen_Channel_1/video_generator_instance/audio_generation/audio_chan<2>
    SLICE.Y              Tilo                  0.313   CHOICE9849
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n133289
    SLICE.F1             net (fanout=1)     e  0.100   CHOICE9847
    SLICE.X              Tilo                  0.288   CHOICE9849
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n133298
    SLICE.G3             net (fanout=1)     e  0.100   CHOICE9849
    SLICE.Y              Tilo                  0.313   CHOICE9859
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n1332140
    SLICE.F2             net (fanout=1)     e  0.100   CHOICE9858
    SLICE.X              Tilo                  0.288   CHOICE9859
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n1332152
    SLICE.G3             net (fanout=1)     e  0.100   CHOICE9859
    SLICE.Y              Tilo                  0.313   HD_Gen_Channel_1/video_generator_instance/audio_generation/chroma_reg<3>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n1332205_SW0
    SLICE.F4             net (fanout=1)     e  0.100   N10939
    SLICE.X              Tilo                  0.288   HD_Gen_Channel_1/video_generator_instance/audio_generation/chroma_reg<3>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n1332205
    SLICE.F1             net (fanout=8)     e  0.100   HD_Gen_Channel_1/video_generator_instance/audio_generation/audio_chroma<3>
    SLICE.X              Tilo                  0.288   HD_Gen_Channel_1/video_generator_instance/audio_generation/chroma_reg<0>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/Mxor__n0098_Xo<5>1
    SLICE.F1             net (fanout=1)     e  0.100   HD_Gen_Channel_1/video_generator_instance/audio_generation/Mxor__n0098_Xo<5>
    SLICE.X              Tilo                  0.288   HD_Gen_Channel_1/video_generator_instance/audio_generation/_n0099<0>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/Mxor__n0098_Xo<6>1
    SLICE.G4             net (fanout=3)     e  0.100   HD_Gen_Channel_1/video_generator_instance/audio_generation/_n0099<0>
    SLICE.Y              Tilo                  0.313   CHOICE9991
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n1419134_SW1
    SLICE.F4             net (fanout=1)     e  0.100   N11228
    SLICE.X              Tilo                  0.288   CHOICE9991
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n1419134
    SLICE.G3             net (fanout=1)     e  0.100   CHOICE9991
    SLICE.Y              Tilo                  0.313   HD_Gen_Channel_1/video_generator_instance/audio_generation/chroma_reg<8>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n1419216_SW0
    SLICE.F4             net (fanout=1)     e  0.100   N10858
    SLICE.X              Tilo                  0.288   HD_Gen_Channel_1/video_generator_instance/audio_generation/chroma_reg<8>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n1419216
    SLICE.G4             net (fanout=3)     e  0.100   HD_Gen_Channel_1/video_generator_instance/audio_generation/audio_chroma<8>
    SLICE.Y              Tilo                  0.313   HD_Gen_Channel_1/video_generator_instance/audio_generation/audiochroma_o<8>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n0453<8>_SW1
    SLICE.F2             net (fanout=1)     e  0.100   N11077
    SLICE.X              Tilo                  0.288   HD_Gen_Channel_1/video_generator_instance/audio_generation/audiochroma_o<8>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n0453<8>
    SLICE.DX             net (fanout=1)     e  0.100   HD_Gen_Channel_1/video_generator_instance/audio_generation/_n0453<8>
    SLICE.CLK            Tdxck                 0.000   HD_Gen_Channel_1/video_generator_instance/audio_generation/audiochroma_o<8>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/audiochroma_o_8
    -------------------------------------------------  ---------------------------
    Total                                      7.182ns (5.682ns logic, 1.500ns route)
                                                       (79.1% logic, 20.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BRAM_HD_Gen_Channel_1/video_generator_instance/audio_generation/state_count_1.A (RAM)
  Destination:          HD_Gen_Channel_1/video_generator_instance/audio_generation/audiochroma_o_8 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.794ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         ch1_var_clk rising at 0.000ns
  Destination Clock:    ch1_var_clk rising at 6.666ns
  Clock Uncertainty:    0.500ns

  Data Path: BRAM_HD_Gen_Channel_1/video_generator_instance/audio_generation/state_count_1.A to HD_Gen_Channel_1/video_generator_instance/audio_generation/audiochroma_o_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16.DOA0          Tbcko                 1.500   BRAM_HD_Gen_Channel_1/video_generator_instance/audio_generation/state_count_1
                                                       BRAM_HD_Gen_Channel_1/video_generator_instance/audio_generation/state_count_1.A
    SLICE.G3             net (fanout=47)    e  0.100   HD_Gen_Channel_1/video_generator_instance/audio_generation/state_count<1>
    SLICE.Y              Tilo                  0.313   CHOICE9928
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n06781
    SLICE.G3             net (fanout=9)     e  0.100   HD_Gen_Channel_1/video_generator_instance/audio_generation/_n0678
    SLICE.Y              Tilo                  0.313   CHOICE9885
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n129049
    SLICE.F4             net (fanout=1)     e  0.100   CHOICE9883
    SLICE.X              Tilo                  0.288   CHOICE9885
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n129067
    SLICE.G3             net (fanout=1)     e  0.100   CHOICE9885
    SLICE.Y              Tilo                  0.313   HD_Gen_Channel_1/video_generator_instance/audio_generation/chroma_reg<1>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n1290202_SW0
    SLICE.F4             net (fanout=1)     e  0.100   N11057
    SLICE.X              Tilo                  0.288   HD_Gen_Channel_1/video_generator_instance/audio_generation/chroma_reg<1>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n1290202
    SLICE.F3             net (fanout=8)     e  0.100   HD_Gen_Channel_1/video_generator_instance/audio_generation/audio_chroma<1>
    SLICE.X              Tilo                  0.288   HD_Gen_Channel_1/video_generator_instance/audio_generation/chroma_reg<0>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/Mxor__n0098_Xo<5>1
    SLICE.F1             net (fanout=1)     e  0.100   HD_Gen_Channel_1/video_generator_instance/audio_generation/Mxor__n0098_Xo<5>
    SLICE.X              Tilo                  0.288   HD_Gen_Channel_1/video_generator_instance/audio_generation/_n0099<0>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/Mxor__n0098_Xo<6>1
    SLICE.G4             net (fanout=3)     e  0.100   HD_Gen_Channel_1/video_generator_instance/audio_generation/_n0099<0>
    SLICE.Y              Tilo                  0.313   CHOICE9991
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n1419134_SW1
    SLICE.F4             net (fanout=1)     e  0.100   N11228
    SLICE.X              Tilo                  0.288   CHOICE9991
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n1419134
    SLICE.G3             net (fanout=1)     e  0.100   CHOICE9991
    SLICE.Y              Tilo                  0.313   HD_Gen_Channel_1/video_generator_instance/audio_generation/chroma_reg<8>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n1419216_SW0
    SLICE.F4             net (fanout=1)     e  0.100   N10858
    SLICE.X              Tilo                  0.288   HD_Gen_Channel_1/video_generator_instance/audio_generation/chroma_reg<8>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n1419216
    SLICE.G4             net (fanout=3)     e  0.100   HD_Gen_Channel_1/video_generator_instance/audio_generation/audio_chroma<8>
    SLICE.Y              Tilo                  0.313   HD_Gen_Channel_1/video_generator_instance/audio_generation/audiochroma_o<8>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n0453<8>_SW1
    SLICE.F2             net (fanout=1)     e  0.100   N11077
    SLICE.X              Tilo                  0.288   HD_Gen_Channel_1/video_generator_instance/audio_generation/audiochroma_o<8>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/_n0453<8>
    SLICE.DX             net (fanout=1)     e  0.100   HD_Gen_Channel_1/video_generator_instance/audio_generation/_n0453<8>
    SLICE.CLK            Tdxck                 0.000   HD_Gen_Channel_1/video_generator_instance/audio_generation/audiochroma_o<8>
                                                       HD_Gen_Channel_1/video_generator_instance/audio_generation/audiochroma_o_8
    -------------------------------------------------  ---------------------------
    Total                                      6.794ns (5.394ns logic, 1.400ns route)
                                                       (79.4% logic, 20.6% route)

--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
Hold Violations: TS_brefclk2_n_i = PERIOD TIMEGRP "brefclk2_n_i" 150 MHz HIGH 50% INPUT_JITTER
        1 ns;
--------------------------------------------------------------------------------
Hold Violation:         -0.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               HD_Gen_Channel_1/video_generator_instance/text_generation/bmp_bit_count_9 (FF)
  Destination:          serial_interfacing/chan1_text_ram/B45.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ch1_var_clk rising at 0.000ns
  Destination Clock:    ch1_var_clk rising at 6.666ns
  Clock Uncertainty:    0.500ns

  Data Path: HD_Gen_Channel_1/video_generator_instance/text_generation/bmp_bit_count_9 to serial_interfacing/chan1_text_ram/B45.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE.XQ             Tcko                  0.299   HD_Gen_Channel_1/video_generator_instance/text_generation/bmp_bit_count<9>
                                                       HD_Gen_Channel_1/video_generator_instance/text_generation/bmp_bit_count_9
    RAMB16.ADDRB9        net (fanout=3)     e  0.100   HD_Gen_Channel_1/video_generator_instance/text_generation/bmp_bit_count<9>
    RAMB16.CLKB          Tbcka       (-Th)     0.250   serial_interfacing/chan1_text_ram/B45
                                                       serial_interfacing/chan1_text_ram/B45.B
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.049ns logic, 0.100ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Hold Violation:         -0.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               HD_Gen_Channel_1/video_generator_instance/text_generation/bmp_bit_count_11 (FF)
  Destination:          serial_interfacing/chan1_text_ram/B45.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ch1_var_clk rising at 0.000ns
  Destination Clock:    ch1_var_clk rising at 6.666ns
  Clock Uncertainty:    0.500ns

  Data Path: HD_Gen_Channel_1/video_generator_instance/text_generation/bmp_bit_count_11 to serial_interfacing/chan1_text_ram/B45.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE.XQ             Tcko                  0.299   HD_Gen_Channel_1/video_generator_instance/text_generation/bmp_bit_count<11>
                                                       HD_Gen_Channel_1/video_generator_instance/text_generation/bmp_bit_count_11
    RAMB16.ADDRB11       net (fanout=3)     e  0.100   HD_Gen_Channel_1/video_generator_instance/text_generation/bmp_bit_count<11>
    RAMB16.CLKB          Tbcka       (-Th)     0.250   serial_interfacing/chan1_text_ram/B45
                                                       serial_interfacing/chan1_text_ram/B45.B
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.049ns logic, 0.100ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Hold Violation:         -0.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               HD_Gen_Channel_1/video_generator_instance/text_generation/bmp_bit_count_10 (FF)
  Destination:          serial_interfacing/chan1_text_ram/B45.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ch1_var_clk rising at 0.000ns
  Destination Clock:    ch1_var_clk rising at 6.666ns
  Clock Uncertainty:    0.500ns

  Data Path: HD_Gen_Channel_1/video_generator_instance/text_generation/bmp_bit_count_10 to serial_interfacing/chan1_text_ram/B45.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE.YQ             Tcko                  0.299   HD_Gen_Channel_1/video_generator_instance/text_generation/bmp_bit_count<9>
                                                       HD_Gen_Channel_1/video_generator_instance/text_generation/bmp_bit_count_10
    RAMB16.ADDRB10       net (fanout=3)     e  0.100   HD_Gen_Channel_1/video_generator_instance/text_generation/bmp_bit_count<10>
    RAMB16.CLKB          Tbcka       (-Th)     0.250   serial_interfacing/chan1_text_ram/B45
                                                       serial_interfacing/chan1_text_ram/B45.B
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.049ns logic, 0.100ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_2cycle = MAXDELAY FROM TIMEGRP "audio_signals" TO TIMEGRP "audio_signals"
        TS_brefclk_p_i / 2;

 10641 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.700ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_15cycle = MAXDELAY FROM TIMEGRP "audio_signals_15" TO TIMEGRP
        "audio_signals_15" TS_brefclk_p_i / 2;

 15724 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.119ns.
--------------------------------------------------------------------------------


2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock brefclk2_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |    7.682|         |         |         |
brefclk2_p_i   |    7.682|         |         |         |
brefclk_n_i    |    7.682|         |         |         |
brefclk_p_i    |    7.682|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brefclk2_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |    7.682|         |         |         |
brefclk2_p_i   |    7.682|         |         |         |
brefclk_n_i    |    7.682|         |         |         |
brefclk_p_i    |    7.682|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brefclk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |    7.682|         |         |         |
brefclk2_p_i   |    7.682|         |         |         |
brefclk_n_i    |    7.682|         |         |         |
brefclk_p_i    |    7.682|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brefclk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |    7.682|         |         |         |
brefclk2_p_i   |    7.682|         |         |         |
brefclk_n_i    |    7.682|         |         |         |
brefclk_p_i    |    7.682|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2411  Score: 239335

Constraints cover 44196 paths, 0 nets, and 17426 connections

Design statistics:
   Minimum period:   7.682ns (Maximum frequency: 130.174MHz)
   Maximum path delay from/to any node:   7.119ns


Analysis completed Tue Jul 25 12:32:53 2006
--------------------------------------------------------------------------------



Peak Memory Usage: 179 MB
