#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x170e930 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x170eac0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x17012d0 .functor NOT 1, L_0x175e3b0, C4<0>, C4<0>, C4<0>;
L_0x175e190 .functor XOR 2, L_0x175e030, L_0x175e0f0, C4<00>, C4<00>;
L_0x175e2a0 .functor XOR 2, L_0x175e190, L_0x175e200, C4<00>, C4<00>;
v0x1759570_0 .net *"_ivl_10", 1 0, L_0x175e200;  1 drivers
v0x1759670_0 .net *"_ivl_12", 1 0, L_0x175e2a0;  1 drivers
v0x1759750_0 .net *"_ivl_2", 1 0, L_0x175c980;  1 drivers
v0x1759810_0 .net *"_ivl_4", 1 0, L_0x175e030;  1 drivers
v0x17598f0_0 .net *"_ivl_6", 1 0, L_0x175e0f0;  1 drivers
v0x1759a20_0 .net *"_ivl_8", 1 0, L_0x175e190;  1 drivers
v0x1759b00_0 .net "a", 0 0, v0x1756240_0;  1 drivers
v0x1759ba0_0 .net "b", 0 0, v0x17562e0_0;  1 drivers
v0x1759c40_0 .net "c", 0 0, v0x1756380_0;  1 drivers
v0x1759ce0_0 .var "clk", 0 0;
v0x1759d80_0 .net "d", 0 0, v0x17564c0_0;  1 drivers
v0x1759e20_0 .net "out_pos_dut", 0 0, L_0x175dd80;  1 drivers
v0x1759ec0_0 .net "out_pos_ref", 0 0, L_0x175b3f0;  1 drivers
v0x1759f60_0 .net "out_sop_dut", 0 0, L_0x175c820;  1 drivers
v0x175a000_0 .net "out_sop_ref", 0 0, L_0x17309f0;  1 drivers
v0x175a0a0_0 .var/2u "stats1", 223 0;
v0x175a140_0 .var/2u "strobe", 0 0;
v0x175a1e0_0 .net "tb_match", 0 0, L_0x175e3b0;  1 drivers
v0x175a2b0_0 .net "tb_mismatch", 0 0, L_0x17012d0;  1 drivers
v0x175a350_0 .net "wavedrom_enable", 0 0, v0x1756790_0;  1 drivers
v0x175a420_0 .net "wavedrom_title", 511 0, v0x1756830_0;  1 drivers
L_0x175c980 .concat [ 1 1 0 0], L_0x175b3f0, L_0x17309f0;
L_0x175e030 .concat [ 1 1 0 0], L_0x175b3f0, L_0x17309f0;
L_0x175e0f0 .concat [ 1 1 0 0], L_0x175dd80, L_0x175c820;
L_0x175e200 .concat [ 1 1 0 0], L_0x175b3f0, L_0x17309f0;
L_0x175e3b0 .cmp/eeq 2, L_0x175c980, L_0x175e2a0;
S_0x170ec50 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x170eac0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17016b0 .functor AND 1, v0x1756380_0, v0x17564c0_0, C4<1>, C4<1>;
L_0x1701a90 .functor NOT 1, v0x1756240_0, C4<0>, C4<0>, C4<0>;
L_0x1701e70 .functor NOT 1, v0x17562e0_0, C4<0>, C4<0>, C4<0>;
L_0x17020f0 .functor AND 1, L_0x1701a90, L_0x1701e70, C4<1>, C4<1>;
L_0x17194c0 .functor AND 1, L_0x17020f0, v0x1756380_0, C4<1>, C4<1>;
L_0x17309f0 .functor OR 1, L_0x17016b0, L_0x17194c0, C4<0>, C4<0>;
L_0x175a870 .functor NOT 1, v0x17562e0_0, C4<0>, C4<0>, C4<0>;
L_0x175a8e0 .functor OR 1, L_0x175a870, v0x17564c0_0, C4<0>, C4<0>;
L_0x175a9f0 .functor AND 1, v0x1756380_0, L_0x175a8e0, C4<1>, C4<1>;
L_0x175aab0 .functor NOT 1, v0x1756240_0, C4<0>, C4<0>, C4<0>;
L_0x175ab80 .functor OR 1, L_0x175aab0, v0x17562e0_0, C4<0>, C4<0>;
L_0x175abf0 .functor AND 1, L_0x175a9f0, L_0x175ab80, C4<1>, C4<1>;
L_0x175ad70 .functor NOT 1, v0x17562e0_0, C4<0>, C4<0>, C4<0>;
L_0x175ade0 .functor OR 1, L_0x175ad70, v0x17564c0_0, C4<0>, C4<0>;
L_0x175ad00 .functor AND 1, v0x1756380_0, L_0x175ade0, C4<1>, C4<1>;
L_0x175af70 .functor NOT 1, v0x1756240_0, C4<0>, C4<0>, C4<0>;
L_0x175b070 .functor OR 1, L_0x175af70, v0x17564c0_0, C4<0>, C4<0>;
L_0x175b130 .functor AND 1, L_0x175ad00, L_0x175b070, C4<1>, C4<1>;
L_0x175b2e0 .functor XNOR 1, L_0x175abf0, L_0x175b130, C4<0>, C4<0>;
v0x1700c00_0 .net *"_ivl_0", 0 0, L_0x17016b0;  1 drivers
v0x1701000_0 .net *"_ivl_12", 0 0, L_0x175a870;  1 drivers
v0x17013e0_0 .net *"_ivl_14", 0 0, L_0x175a8e0;  1 drivers
v0x17017c0_0 .net *"_ivl_16", 0 0, L_0x175a9f0;  1 drivers
v0x1701ba0_0 .net *"_ivl_18", 0 0, L_0x175aab0;  1 drivers
v0x1701f80_0 .net *"_ivl_2", 0 0, L_0x1701a90;  1 drivers
v0x1702200_0 .net *"_ivl_20", 0 0, L_0x175ab80;  1 drivers
v0x17547b0_0 .net *"_ivl_24", 0 0, L_0x175ad70;  1 drivers
v0x1754890_0 .net *"_ivl_26", 0 0, L_0x175ade0;  1 drivers
v0x1754970_0 .net *"_ivl_28", 0 0, L_0x175ad00;  1 drivers
v0x1754a50_0 .net *"_ivl_30", 0 0, L_0x175af70;  1 drivers
v0x1754b30_0 .net *"_ivl_32", 0 0, L_0x175b070;  1 drivers
v0x1754c10_0 .net *"_ivl_36", 0 0, L_0x175b2e0;  1 drivers
L_0x7faf45241018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1754cd0_0 .net *"_ivl_38", 0 0, L_0x7faf45241018;  1 drivers
v0x1754db0_0 .net *"_ivl_4", 0 0, L_0x1701e70;  1 drivers
v0x1754e90_0 .net *"_ivl_6", 0 0, L_0x17020f0;  1 drivers
v0x1754f70_0 .net *"_ivl_8", 0 0, L_0x17194c0;  1 drivers
v0x1755050_0 .net "a", 0 0, v0x1756240_0;  alias, 1 drivers
v0x1755110_0 .net "b", 0 0, v0x17562e0_0;  alias, 1 drivers
v0x17551d0_0 .net "c", 0 0, v0x1756380_0;  alias, 1 drivers
v0x1755290_0 .net "d", 0 0, v0x17564c0_0;  alias, 1 drivers
v0x1755350_0 .net "out_pos", 0 0, L_0x175b3f0;  alias, 1 drivers
v0x1755410_0 .net "out_sop", 0 0, L_0x17309f0;  alias, 1 drivers
v0x17554d0_0 .net "pos0", 0 0, L_0x175abf0;  1 drivers
v0x1755590_0 .net "pos1", 0 0, L_0x175b130;  1 drivers
L_0x175b3f0 .functor MUXZ 1, L_0x7faf45241018, L_0x175abf0, L_0x175b2e0, C4<>;
S_0x1755710 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x170eac0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1756240_0 .var "a", 0 0;
v0x17562e0_0 .var "b", 0 0;
v0x1756380_0 .var "c", 0 0;
v0x1756420_0 .net "clk", 0 0, v0x1759ce0_0;  1 drivers
v0x17564c0_0 .var "d", 0 0;
v0x17565b0_0 .var/2u "fail", 0 0;
v0x1756650_0 .var/2u "fail1", 0 0;
v0x17566f0_0 .net "tb_match", 0 0, L_0x175e3b0;  alias, 1 drivers
v0x1756790_0 .var "wavedrom_enable", 0 0;
v0x1756830_0 .var "wavedrom_title", 511 0;
E_0x170d2a0/0 .event negedge, v0x1756420_0;
E_0x170d2a0/1 .event posedge, v0x1756420_0;
E_0x170d2a0 .event/or E_0x170d2a0/0, E_0x170d2a0/1;
S_0x1755a40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1755710;
 .timescale -12 -12;
v0x1755c80_0 .var/2s "i", 31 0;
E_0x170d140 .event posedge, v0x1756420_0;
S_0x1755d80 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1755710;
 .timescale -12 -12;
v0x1755f80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1756060 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1755710;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1756a10 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x170eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x175b5a0 .functor AND 1, v0x1756240_0, v0x17562e0_0, C4<1>, C4<1>;
L_0x175b740 .functor NOT 1, v0x1756380_0, C4<0>, C4<0>, C4<0>;
L_0x175b8e0 .functor AND 1, L_0x175b5a0, L_0x175b740, C4<1>, C4<1>;
L_0x175b9f0 .functor NOT 1, v0x17564c0_0, C4<0>, C4<0>, C4<0>;
L_0x175bba0 .functor AND 1, L_0x175b8e0, L_0x175b9f0, C4<1>, C4<1>;
L_0x175bcb0 .functor NOT 1, v0x17562e0_0, C4<0>, C4<0>, C4<0>;
L_0x175bd60 .functor AND 1, v0x1756240_0, L_0x175bcb0, C4<1>, C4<1>;
L_0x175bf30 .functor AND 1, L_0x175bd60, v0x1756380_0, C4<1>, C4<1>;
L_0x175c040 .functor NOT 1, v0x17564c0_0, C4<0>, C4<0>, C4<0>;
L_0x175c0b0 .functor AND 1, L_0x175bf30, L_0x175c040, C4<1>, C4<1>;
L_0x175c220 .functor OR 1, L_0x175bba0, L_0x175c0b0, C4<0>, C4<0>;
L_0x175c2e0 .functor NOT 1, v0x1756240_0, C4<0>, C4<0>, C4<0>;
L_0x175c3c0 .functor NOT 1, v0x17562e0_0, C4<0>, C4<0>, C4<0>;
L_0x175c430 .functor AND 1, L_0x175c2e0, L_0x175c3c0, C4<1>, C4<1>;
L_0x175c350 .functor NOT 1, v0x1756380_0, C4<0>, C4<0>, C4<0>;
L_0x175c5c0 .functor AND 1, L_0x175c430, L_0x175c350, C4<1>, C4<1>;
L_0x175c760 .functor AND 1, L_0x175c5c0, v0x17564c0_0, C4<1>, C4<1>;
L_0x175c820 .functor OR 1, L_0x175c220, L_0x175c760, C4<0>, C4<0>;
L_0x175ca20 .functor OR 1, v0x1756240_0, v0x17562e0_0, C4<0>, C4<0>;
L_0x175ca90 .functor NOT 1, v0x1756380_0, C4<0>, C4<0>, C4<0>;
L_0x175cbb0 .functor OR 1, L_0x175ca20, L_0x175ca90, C4<0>, C4<0>;
L_0x175ccc0 .functor NOT 1, v0x17564c0_0, C4<0>, C4<0>, C4<0>;
L_0x175cdf0 .functor OR 1, L_0x175cbb0, L_0x175ccc0, C4<0>, C4<0>;
L_0x175cf00 .functor NOT 1, v0x17562e0_0, C4<0>, C4<0>, C4<0>;
L_0x175d040 .functor OR 1, v0x1756240_0, L_0x175cf00, C4<0>, C4<0>;
L_0x175d100 .functor OR 1, L_0x175d040, v0x1756380_0, C4<0>, C4<0>;
L_0x175d2a0 .functor NOT 1, v0x17564c0_0, C4<0>, C4<0>, C4<0>;
L_0x175d310 .functor OR 1, L_0x175d100, L_0x175d2a0, C4<0>, C4<0>;
L_0x175d510 .functor AND 1, L_0x175cdf0, L_0x175d310, C4<1>, C4<1>;
L_0x175d620 .functor NOT 1, v0x1756240_0, C4<0>, C4<0>, C4<0>;
L_0x175d790 .functor NOT 1, v0x17562e0_0, C4<0>, C4<0>, C4<0>;
L_0x175d800 .functor OR 1, L_0x175d620, L_0x175d790, C4<0>, C4<0>;
L_0x175da20 .functor NOT 1, v0x1756380_0, C4<0>, C4<0>, C4<0>;
L_0x175da90 .functor OR 1, L_0x175d800, L_0x175da20, C4<0>, C4<0>;
L_0x175dcc0 .functor OR 1, L_0x175da90, v0x17564c0_0, C4<0>, C4<0>;
L_0x175dd80 .functor AND 1, L_0x175d510, L_0x175dcc0, C4<1>, C4<1>;
v0x1756bd0_0 .net *"_ivl_0", 0 0, L_0x175b5a0;  1 drivers
v0x1756cb0_0 .net *"_ivl_10", 0 0, L_0x175bcb0;  1 drivers
v0x1756d90_0 .net *"_ivl_12", 0 0, L_0x175bd60;  1 drivers
v0x1756e80_0 .net *"_ivl_14", 0 0, L_0x175bf30;  1 drivers
v0x1756f60_0 .net *"_ivl_16", 0 0, L_0x175c040;  1 drivers
v0x1757090_0 .net *"_ivl_18", 0 0, L_0x175c0b0;  1 drivers
v0x1757170_0 .net *"_ivl_2", 0 0, L_0x175b740;  1 drivers
v0x1757250_0 .net *"_ivl_20", 0 0, L_0x175c220;  1 drivers
v0x1757330_0 .net *"_ivl_22", 0 0, L_0x175c2e0;  1 drivers
v0x17574a0_0 .net *"_ivl_24", 0 0, L_0x175c3c0;  1 drivers
v0x1757580_0 .net *"_ivl_26", 0 0, L_0x175c430;  1 drivers
v0x1757660_0 .net *"_ivl_28", 0 0, L_0x175c350;  1 drivers
v0x1757740_0 .net *"_ivl_30", 0 0, L_0x175c5c0;  1 drivers
v0x1757820_0 .net *"_ivl_32", 0 0, L_0x175c760;  1 drivers
v0x1757900_0 .net *"_ivl_36", 0 0, L_0x175ca20;  1 drivers
v0x17579e0_0 .net *"_ivl_38", 0 0, L_0x175ca90;  1 drivers
v0x1757ac0_0 .net *"_ivl_4", 0 0, L_0x175b8e0;  1 drivers
v0x1757cb0_0 .net *"_ivl_40", 0 0, L_0x175cbb0;  1 drivers
v0x1757d90_0 .net *"_ivl_42", 0 0, L_0x175ccc0;  1 drivers
v0x1757e70_0 .net *"_ivl_44", 0 0, L_0x175cdf0;  1 drivers
v0x1757f50_0 .net *"_ivl_46", 0 0, L_0x175cf00;  1 drivers
v0x1758030_0 .net *"_ivl_48", 0 0, L_0x175d040;  1 drivers
v0x1758110_0 .net *"_ivl_50", 0 0, L_0x175d100;  1 drivers
v0x17581f0_0 .net *"_ivl_52", 0 0, L_0x175d2a0;  1 drivers
v0x17582d0_0 .net *"_ivl_54", 0 0, L_0x175d310;  1 drivers
v0x17583b0_0 .net *"_ivl_56", 0 0, L_0x175d510;  1 drivers
v0x1758490_0 .net *"_ivl_58", 0 0, L_0x175d620;  1 drivers
v0x1758570_0 .net *"_ivl_6", 0 0, L_0x175b9f0;  1 drivers
v0x1758650_0 .net *"_ivl_60", 0 0, L_0x175d790;  1 drivers
v0x1758730_0 .net *"_ivl_62", 0 0, L_0x175d800;  1 drivers
v0x1758810_0 .net *"_ivl_64", 0 0, L_0x175da20;  1 drivers
v0x17588f0_0 .net *"_ivl_66", 0 0, L_0x175da90;  1 drivers
v0x17589d0_0 .net *"_ivl_68", 0 0, L_0x175dcc0;  1 drivers
v0x1758cc0_0 .net *"_ivl_8", 0 0, L_0x175bba0;  1 drivers
v0x1758da0_0 .net "a", 0 0, v0x1756240_0;  alias, 1 drivers
v0x1758e40_0 .net "b", 0 0, v0x17562e0_0;  alias, 1 drivers
v0x1758f30_0 .net "c", 0 0, v0x1756380_0;  alias, 1 drivers
v0x1759020_0 .net "d", 0 0, v0x17564c0_0;  alias, 1 drivers
v0x1759110_0 .net "out_pos", 0 0, L_0x175dd80;  alias, 1 drivers
v0x17591d0_0 .net "out_sop", 0 0, L_0x175c820;  alias, 1 drivers
S_0x1759350 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x170eac0;
 .timescale -12 -12;
E_0x16f69f0 .event anyedge, v0x175a140_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x175a140_0;
    %nor/r;
    %assign/vec4 v0x175a140_0, 0;
    %wait E_0x16f69f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1755710;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17565b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1756650_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1755710;
T_4 ;
    %wait E_0x170d2a0;
    %load/vec4 v0x17566f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17565b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1755710;
T_5 ;
    %wait E_0x170d140;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17564c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1756380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17562e0_0, 0;
    %assign/vec4 v0x1756240_0, 0;
    %wait E_0x170d140;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17564c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1756380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17562e0_0, 0;
    %assign/vec4 v0x1756240_0, 0;
    %wait E_0x170d140;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17564c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1756380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17562e0_0, 0;
    %assign/vec4 v0x1756240_0, 0;
    %wait E_0x170d140;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17564c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1756380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17562e0_0, 0;
    %assign/vec4 v0x1756240_0, 0;
    %wait E_0x170d140;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17564c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1756380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17562e0_0, 0;
    %assign/vec4 v0x1756240_0, 0;
    %wait E_0x170d140;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17564c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1756380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17562e0_0, 0;
    %assign/vec4 v0x1756240_0, 0;
    %wait E_0x170d140;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17564c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1756380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17562e0_0, 0;
    %assign/vec4 v0x1756240_0, 0;
    %wait E_0x170d140;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17564c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1756380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17562e0_0, 0;
    %assign/vec4 v0x1756240_0, 0;
    %wait E_0x170d140;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17564c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1756380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17562e0_0, 0;
    %assign/vec4 v0x1756240_0, 0;
    %wait E_0x170d140;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17564c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1756380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17562e0_0, 0;
    %assign/vec4 v0x1756240_0, 0;
    %wait E_0x170d140;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17564c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1756380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17562e0_0, 0;
    %assign/vec4 v0x1756240_0, 0;
    %wait E_0x170d140;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17564c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1756380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17562e0_0, 0;
    %assign/vec4 v0x1756240_0, 0;
    %wait E_0x170d140;
    %load/vec4 v0x17565b0_0;
    %store/vec4 v0x1756650_0, 0, 1;
    %fork t_1, S_0x1755a40;
    %jmp t_0;
    .scope S_0x1755a40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1755c80_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1755c80_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x170d140;
    %load/vec4 v0x1755c80_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17564c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1756380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17562e0_0, 0;
    %assign/vec4 v0x1756240_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1755c80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1755c80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1755710;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x170d2a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17564c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1756380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17562e0_0, 0;
    %assign/vec4 v0x1756240_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x17565b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1756650_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x170eac0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1759ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x175a140_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x170eac0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1759ce0_0;
    %inv;
    %store/vec4 v0x1759ce0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x170eac0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1756420_0, v0x175a2b0_0, v0x1759b00_0, v0x1759ba0_0, v0x1759c40_0, v0x1759d80_0, v0x175a000_0, v0x1759f60_0, v0x1759ec0_0, v0x1759e20_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x170eac0;
T_9 ;
    %load/vec4 v0x175a0a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x175a0a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x175a0a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x175a0a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x175a0a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x175a0a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x175a0a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x175a0a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x175a0a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x175a0a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x170eac0;
T_10 ;
    %wait E_0x170d2a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x175a0a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x175a0a0_0, 4, 32;
    %load/vec4 v0x175a1e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x175a0a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x175a0a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x175a0a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x175a0a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x175a000_0;
    %load/vec4 v0x175a000_0;
    %load/vec4 v0x1759f60_0;
    %xor;
    %load/vec4 v0x175a000_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x175a0a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x175a0a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x175a0a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x175a0a0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1759ec0_0;
    %load/vec4 v0x1759ec0_0;
    %load/vec4 v0x1759e20_0;
    %xor;
    %load/vec4 v0x1759ec0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x175a0a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x175a0a0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x175a0a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x175a0a0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/ece241_2013_q2/iter0/response3/top_module.sv";
