/*
 * filewrite.c - auto-generated by CHDK code_gen.
 */
#include "lolevel.h"
#include "platform.h"

typedef struct {
    unsigned int address;
    unsigned int length;
} cam_ptp_data_chunk; //camera specific structure

#define MAX_CHUNKS_FOR_JPEG 7 // filewritetask is prepared for this many chunks


/*
 * fwt_data_struct: defined here as it's camera dependent
 * unneeded members are designated with unkn
 * file_offset, full_size, seek_flag only needs to be defined for DryOS>=r50 generation cameras
 * pdc is always required
 * name is not currently used
 */
typedef struct
{
    int unkn1;
    int file_offset;
    int full_size;
    int unkn2, unkn3;
    cam_ptp_data_chunk pdc[MAX_CHUNKS_FOR_JPEG];
    int seek_flag;      // offset from start 0x4c = 76 bytes = 19 words
    int unkn4, unkn5;
    char name[32];      // offset from start 0x58 = 88 bytes = 22 words
} fwt_data_struct;
// seek_flag is different:
// seek state is activated (from state 0xc, open) when
// (word at 0x4c) AND 0x40
// OR
// write offset is not 0
#define FWT_MUSTSEEK    0x40   // value of the masked seek_flag indicating seek is required
#define FWT_SEEKMASK    0x40   // masks out unneeded bits of seek_flag

#include "../../../generic/filewrite.c"


/*************************************************************/
//** filewritetask @ 0xFFAC8BB8 - 0xFFAC8CF8, length=81
void __attribute__((naked,noinline)) filewritetask() {
asm volatile (
"    STMFD   SP!, {R1-R5,LR} \n"
"    LDR     R5, =0xAE3C \n"

"loc_FFAC8BC0:\n"
"    MOV     R2, #0 \n"
"    LDR     R0, [R5, #0x14] \n"
"    ADD     R1, SP, #8 \n"
"    BL      sub_006B8568 /*_ReceiveMessageQueue*/ \n"
"    CMP     R0, #0 \n"
"    LDRNE   R2, =0x476 \n"
"    LDRNE   R1, =0xFFAC8D2C /*'dwFWrite.c'*/ \n"
"    MOVNE   R0, #0 \n"
"    BLNE    _DebugAssert \n"
"    LDR     R0, [SP, #8] \n"
"    LDR     R1, [R0] \n"
"    CMP     R1, #0xD \n"
"    ADDCC   PC, PC, R1, LSL#2 \n"
"    B       loc_FFAC8BC0 \n"
"    B       loc_FFAC8CEC \n"
"    B       loc_FFAC8CEC \n"
"    B       loc_FFAC8CEC \n"
"    B       loc_FFAC8CEC \n"
"    B       loc_FFAC8CEC \n"
"    B       loc_FFAC8CEC \n"
"    B       loc_FFAC8CEC \n"
"    B       loc_FFAC8CF4 \n"
"    B       loc_FFAC8C2C \n"
"    B       loc_FFAC8CB4 \n"
"    B       loc_FFAC8CE4 \n"
"    B       loc_FFAC8CA4 \n"
"    B       loc_FFAC8CAC \n"

"loc_FFAC8C2C:\n"
"    MOV     R0, #0 \n"
"    STR     R0, [SP] \n"

"loc_FFAC8C34:\n"
"    LDR     R0, [R5, #0x14] \n"
"    MOV     R1, SP \n"
"    BL      sub_006B87F0 /*_GetNumberOfPostedMessages*/ \n"
"    LDR     R0, [SP] \n"
"    CMP     R0, #0 \n"
"    BEQ     loc_FFAC8C60 \n"
"    LDR     R0, [R5, #0x14] \n"
"    MOV     R2, #0 \n"
"    ADD     R1, SP, #4 \n"
"    BL      sub_006B8568 /*_ReceiveMessageQueue*/ \n"
"    B       loc_FFAC8C34 \n"

"loc_FFAC8C60:\n"
"    LDR     R0, [R5, #8] \n"
"    MOV     R4, R5 \n"
"    CMN     R0, #1 \n"
"    BEQ     loc_FFAC8C98 \n"
"    BL      fwt_close \n"  // --> Patched. Old value = _Close.
"    MVN     R0, #0 \n"
"    STR     R0, [R4, #8] \n"
"    MOV     R1, #0 \n"
"    MOV     R0, #0x48 \n"
"    BL      sub_FF8B394C \n"
"    LDR     R0, =0xFC8C4 \n"
"    BL      sub_FF830778 \n"
"    MOV     R1, #0 \n"
"    BL      sub_FF82E5F8 \n"

"loc_FFAC8C98:\n"
"    LDR     R0, [R4, #0x10] \n"
"    BL      _GiveSemaphore \n"
"    B       loc_FFAC8BC0 \n"

"loc_FFAC8CA4:\n"
"    BL      sub_FFAC8F4C_my \n"  // --> Patched. Old value = 0xFFAC8F4C. Unknown1
"    B       loc_FFAC8BC0 \n"

"loc_FFAC8CAC:\n"
"    BL      sub_FFAC87E0_my \n"  // --> Patched. Old value = 0xFFAC87E0. Open stage
"    B       loc_FFAC8BC0 \n"

"loc_FFAC8CB4:\n"
"    LDR     R1, [R0, #4] \n"
"    MOV     R4, R0 \n"
"    LDR     R0, [R5, #8] \n"
"    MOV     R2, #0 \n"
"    BL      fwt_lseek \n"  // --> Patched. Old value = _lseek.
"    CMN     R0, #1 \n"
"    LDREQ   R0, =0x9200013 \n"
"    MOVEQ   R1, R4 \n"
"    STREQ   R0, [R4, #0x14] \n"
"    MOVEQ   R0, #7 \n"
"    BLEQ    sub_FFAC8718 \n"
"    B       loc_FFAC8BC0 \n"

"loc_FFAC8CE4:\n"
"    BL      sub_FFAC8FEC_my \n"  // --> Patched. Old value = 0xFFAC8FEC. Unknown2
"    B       loc_FFAC8BC0 \n"

"loc_FFAC8CEC:\n"
"    BL      sub_FFAC9088_my \n"  // --> Patched. Old value = 0xFFAC9088. Write stage
"    B       loc_FFAC8BC0 \n"

"loc_FFAC8CF4:\n"
"    BL      sub_FFAC89B8_my \n"  // --> Patched. Old value = 0xFFAC89B8. Close stage
"    B       loc_FFAC8BC0 \n"
);
}

/*************************************************************/
//** sub_FFAC87E0_my @ 0xFFAC87E0 - 0xFFAC89B4, length=118
void __attribute__((naked,noinline)) sub_FFAC87E0_my() {
asm volatile (
"    STMFD   SP!, {R4-R9,LR} \n"
"    MOV     R4, R0 \n"

//hook placed here to avoid conditional branch a few instructions below (watch out for registers!)
"    MOV   R0, R4\n"      //data block start, commented out as R0 is already holding what we need
"    BL filewrite_main_hook\n"
"    MOV     R0, R4\n"      //restore register(s)
//hook end

"    LDR     R0, [R0, #0x50] \n"
"    LDR     R7, =0xAE3C \n"
"    TST     R0, #5 \n"
"    SUB     SP, SP, #0x3C \n"
"    BEQ     loc_FFAC8824 \n"
"    LDR     R0, [R7, #0x1C] \n"
"    CMP     R0, #0 \n"
"    BLXNE   R0 \n"
"    ADD     R0, R4, #0x5C \n"
"    BL      sub_FF830778 \n"
"    MOV     R1, #0 \n"
"    BL      sub_FF82E4B8 \n"
"    MOV     R1, #0 \n"
"    MOV     R0, #0x47 \n"
"    BL      sub_FF8B394C \n"

"loc_FFAC8824:\n"
"    LDR     R0, [R4, #0x50] \n"
"    TST     R0, #1 \n"
"    BEQ     loc_FFAC8988 \n"
"    LDR     R0, [R4, #0x10] \n"
"    BL      sub_FF82D538 \n"
"    LDR     R0, [R4, #0x50] \n"
"    LDR     R5, =0x301 \n"
"    TST     R0, #0x10 \n"
"    MOVNE   R5, #9 \n"
"    BNE     loc_FFAC8854 \n"
"    TST     R0, #0x40 \n"
"    MOVNE   R5, #1 \n"

"loc_FFAC8854:\n"
"    TST     R0, #0x20 \n"
"    BNE     loc_FFAC8868 \n"
"    LDR     R0, [R4, #0x58] \n"
"    CMP     R0, #1 \n"
"    BNE     loc_FFAC886C \n"

"loc_FFAC8868:\n"
"    ORR     R5, R5, #0x8000 \n"

"loc_FFAC886C:\n"
"    LDR     R9, =0x1B6 \n"
"    ADD     R8, R4, #0x5C \n"
"    LDR     R6, [R4, #0x10] \n"
"    MOV     R2, R9 \n"
"    MOV     R1, R5 \n"
"    MOV     R0, R8 \n"
"    BL      fwt_open \n"  // --> Patched. Old value = _Open.
"    CMN     R0, #1 \n"
"    BNE     loc_FFAC88EC \n"
"    MOV     R0, R8 \n"
"    BL      sub_FF827994 \n"
"    MOV     R2, #0xF \n"
"    MOV     R1, R8 \n"
"    ADD     R0, SP, #4 \n"
"    BL      sub_006BCFE0 \n"
"    MOV     R0, #0 \n"
"    LDR     R1, =0x41FF \n"
"    STRB    R0, [SP, #0x13] \n"
"    STR     R1, [SP, #0x24] \n"
"    MOV     R1, #0x10 \n"
"    STR     R0, [SP, #0x2C] \n"
"    STR     R1, [SP, #0x28] \n"
"    ADD     R1, SP, #0x24 \n"
"    ADD     R0, SP, #4 \n"
"    STR     R6, [SP, #0x30] \n"
"    STR     R6, [SP, #0x34] \n"
"    STR     R6, [SP, #0x38] \n"
"    BL      sub_FF82DE1C \n"
"    MOV     R2, R9 \n"
"    MOV     R1, R5 \n"
"    MOV     R0, R8 \n"
"    BL      fwt_open \n"  // --> Patched. Old value = _Open.

"loc_FFAC88EC:\n"
"    CMN     R0, #1 \n"
"    MOV     R5, R0 \n"
"    STR     R0, [R7, #8] \n"
"    BNE     loc_FFAC8948 \n"
"    MOV     R1, #0 \n"
"    MOV     R0, #0x48 \n"
"    BL      sub_FF8B394C \n"
"    ADD     R0, R4, #0x5C \n"
"    BL      sub_FF830778 \n"
"    LDR     R1, [R7, #0x20] \n"
"    BL      sub_FF82E5F8 \n"
"    LDR     R0, [R7, #0x18] \n"
"    CMP     R0, #0 \n"
"    BEQ     loc_FFAC89B0 \n"
"    LDR     R5, =0x9200001 \n"
"    MOV     R0, R4 \n"
"    MOV     R1, R5 \n"
"    BL      sub_FFAC86B4 \n"
"    LDR     R1, [R7, #0x18] \n"
"    MOV     R0, R5 \n"
"    ADD     SP, SP, #0x3C \n"
"    LDMFD   SP!, {R4-R9,LR} \n"
"    BX      R1 \n"

"loc_FFAC8948:\n"
"    LDR     R0, =0xFC8C4 \n"
"    MOV     R2, #0x20 \n"
"    ADD     R1, R4, #0x5C \n"
"    BL      sub_006BD1C8 \n"

//mod start
"    LDR R3, =current_write_ignored\n"
"    LDR R3, [R3]\n"
"    CMP R3, #0\n"
"    BNE loc_C\n" // jump over the next block
//mod end

"    LDR     R0, [R4, #0x50] \n"
"    TST     R0, #0x80 \n"
"    BEQ     loc_FFAC8988 \n"
"    LDR     R1, [R4, #0xC] \n"
"    MOV     R0, R5 \n"
"    BL      sub_FF827664 \n"
"    CMP     R0, #0 \n"
"    LDREQ   R0, =0x9200017 \n"
"    MOVEQ   R1, R4 \n"
"    STREQ   R0, [R4, #0x14] \n"
"    MOVEQ   R0, #7 \n"
"    BEQ     loc_FFAC89AC \n"

"loc_FFAC8988:\n"
"loc_C:\n"
"    LDR     R0, [R4, #0x50] \n"
"    TST     R0, #0x40 \n"
"    LDREQ   R0, [R4, #4] \n"
"    CMPEQ   R0, #0 \n"
"    MOVNE   R1, R4 \n"
"    MOVNE   R0, #9 \n"
"    BLNE    sub_FFAC8718 \n"
"    MOV     R1, R4 \n"
"    MOV     R0, #0 \n"

"loc_FFAC89AC:\n"
"    BL      sub_FFAC8718 \n"

"loc_FFAC89B0:\n"
"    ADD     SP, SP, #0x3C \n"
"    LDMFD   SP!, {R4-R9,PC} \n"
);
}

/*************************************************************/
//** sub_FFAC9088_my @ 0xFFAC9088 - 0xFFAC916C, length=58
void __attribute__((naked,noinline)) sub_FFAC9088_my() {
asm volatile (
"    STMFD   SP!, {R4-R10,LR} \n"
"    MOV     R5, R0 \n"
"    LDR     R0, [R0] \n"
"    CMP     R0, #6 \n"
"    BHI     loc_FFAC90B4 \n"
"    ADD     R0, R5, R0, LSL#3 \n"
"    LDR     R8, [R0, #0x18]! \n"
"    LDR     R7, [R0, #4] \n"
"    CMP     R7, #0 \n"
"    BNE     loc_FFAC90D0 \n"
"    B       loc_FFAC90C4 \n"

"loc_FFAC90B4:\n"
"    LDR     R2, =0x3B5 \n"
"    LDR     R1, =0xFFAC8D2C /*'dwFWrite.c'*/ \n"
"    MOV     R0, #0 \n"
"    BL      _DebugAssert \n"

"loc_FFAC90C4:\n"
"    MOV     R1, R5 \n"
"    MOV     R0, #7 \n"
"    B       loc_FFAC9168 \n"

"loc_FFAC90D0:\n"
"    LDR     R9, =0xAE3C \n"
"    MOV     R4, R7 \n"

"loc_FFAC90D8:\n"
"    LDR     R0, [R5, #4] \n"
"    CMP     R4, #0x1000000 \n"
"    MOVLS   R6, R4 \n"
"    MOVHI   R6, #0x1000000 \n"
"    BIC     R1, R0, #0xFF000000 \n"
"    CMP     R1, #0 \n"
"    BICNE   R0, R0, #0xFF000000 \n"
"    RSBNE   R0, R0, #0x1000000 \n"
"    CMPNE   R6, R0 \n"
"    MOVHI   R6, R0 \n"
"    LDR     R0, [R9, #8] \n"
"    MOV     R2, R6 \n"
"    MOV     R1, R8 \n"
"    BL      fwt_write \n"  // --> Patched. Old value = _Write.
"    LDR     R1, [R5, #4] \n"
"    CMP     R6, R0 \n"
"    ADD     R1, R1, R0 \n"
"    STR     R1, [R5, #4] \n"
"    BEQ     loc_FFAC9138 \n"
"    CMN     R0, #1 \n"
"    LDRNE   R0, =0x9200015 \n"
"    LDREQ   R0, =0x9200005 \n"
"    STR     R0, [R5, #0x14] \n"
"    B       loc_FFAC90C4 \n"

"loc_FFAC9138:\n"
"    SUB     R4, R4, R0 \n"
"    CMP     R4, R7 \n"
"    LDRCS   R2, =0x3DF \n"
"    LDRCS   R1, =0xFFAC8D2C /*'dwFWrite.c'*/ \n"
"    ADD     R8, R8, R0 \n"
"    MOVCS   R0, #0 \n"
"    BLCS    _DebugAssert \n"
"    CMP     R4, #0 \n"
"    BNE     loc_FFAC90D8 \n"
"    LDR     R0, [R5] \n"
"    MOV     R1, R5 \n"
"    ADD     R0, R0, #1 \n"

"loc_FFAC9168:\n"
"    LDMFD   SP!, {R4-R10,LR} \n"
"    B       sub_FFAC8718 \n"
"    .ltorg\n" //+
);
}

/*************************************************************/
//** sub_FFAC89B8_my @ 0xFFAC89B8 - 0xFFAC8A4C, length=38
void __attribute__((naked,noinline)) sub_FFAC89B8_my() {
asm volatile (
"    STMFD   SP!, {R4-R6,LR} \n"
"    MOV     R4, R0 \n"
"    LDR     R0, [R0, #0x50] \n"
"    LDR     R5, =0xAE3C \n"
"    TST     R0, #0xA \n"
"    SUB     SP, SP, #0x38 \n"
"    BEQ     sub_FFAC8B84 \n"
"    TST     R0, #2 \n"
"    BEQ     sub_FFAC8A60 \n"
"    TST     R0, #0x80 \n"
"    LDRNE   R0, [R4, #0xC] \n"
"    LDRNE   R1, [R4, #8] \n"
"    CMPNE   R1, R0 \n"
"    BEQ     loc_FFAC8A28 \n"
"    LDR     R0, [R5, #8] \n"
"    BL      sub_FF827664 \n"
"    CMP     R0, #0 \n"
"    LDREQ   R0, =0x9200017 \n"
"    STREQ   R0, [R4, #0x14] \n"
"    BEQ     loc_FFAC8A28 \n"
"    LDR     R0, [R4, #8] \n"
"    ADD     R1, SP, #0x20 \n"
"    STR     R0, [R4, #4] \n"
"    ADD     R0, R4, #0x5C \n"
"    BL      sub_FF82DD64 \n"
"    CMP     R0, #1 \n"
"    LDREQ   R0, [R4, #4] \n"
"    STREQ   R0, [SP, #0x28] \n"

"loc_FFAC8A28:\n"
"    LDR     R0, [R5, #8] \n"
"    CMN     R0, #1 \n"
"    BEQ     sub_FFAC8A60 \n"
"    LDR     R1, [R4, #0x58] \n"
"    LDR     R6, =0x9200003 \n"
"    CMP     R1, #1 \n"
"    BNE     loc_FFAC8A4C \n"
//mod start
"    LDR R3, =current_write_ignored\n"
"    LDR R3, [R3]\n"
"    CMP R3, #0\n"
"    BNE loc_D\n" // jump over the next block
//mod end

"    BL      sub_FF827264 \n"
"    B       sub_FFAC8A50 \n"

"loc_FFAC8A4C:\n"
"loc_D:\n"
"    BL      fwt_close \n"  // --> Patched. Old value = _Close.
"    LDR     PC, =0xFFAC8A50 \n"  // Continue in firmware
);
}

/*************************************************************/
//** sub_FFAC8F4C_my @ 0xFFAC8F4C - 0xFFAC8F84, length=15
void __attribute__((naked,noinline)) sub_FFAC8F4C_my() {
asm volatile (
"    STMFD   SP!, {R4-R6,LR} \n"
"    LDR     R5, =0xAE3C \n"
"    MOV     R4, R0 \n"
"    LDR     R0, [R5, #0x1C] \n"
"    CMP     R0, #0 \n"
"    BLXNE   R0 \n"
"    ADD     R0, R4, #0x5C \n"
"    BL      sub_FF830778 \n"
"    MOV     R1, #0 \n"
"    BL      sub_FF82E4B8 \n"
"    MOV     R1, #0 \n"
"    MOV     R0, #0x47 \n"
"    BL      sub_FF8B394C \n"
"    LDR     R0, [R4, #0x10] \n"
"    BL      sub_FF82D538 \n"
//mod start
"    LDR R3, =ignore_current_write\n" // !!
"    LDR R3, [R3]\n"
"    CMP R3, #0\n"
"    BNE loc_A\n" // skip creating directory
//mod end
"    LDR     PC, =0xFFAC8F88 \n"  // Continue in firmware
);
}

/*************************************************************/
//** sub_FFAC8FEC_my @ 0xFFAC8FEC - 0xFFAC9038, length=20
void __attribute__((naked,noinline)) sub_FFAC8FEC_my() {
asm volatile (
"    STMFD   SP!, {R3-R9,LR} \n"
"    MOV     R4, R0 \n"
"    LDRSB   R0, [R0, #0x5C] \n"
"    CMP     R0, #0 \n"
"    BEQ     sub_FFAC9084 \n"
"    STRB    R0, [SP] \n"
"    LDR     R6, =0xAE3C \n"
"    MOV     R0, #0 \n"
"    STRB    R0, [SP, #1] \n"
"    LDR     R0, [R6, #0x1C] \n"
"    CMP     R0, #0 \n"
"    BLXNE   R0 \n"
"    ADD     R0, R4, #0x5C \n"
"    BL      sub_FF830778 \n"
"    MOV     R1, #0 \n"
"    BL      sub_FF82E4B8 \n"
//mod start
"    LDR R3, =ignore_current_write\n" // !!
"    LDR R3, [R3]\n"
"    CMP R3, #0\n"
"    BNE loc_B\n" // skip flushing the cache
//mod end
"    MOV     R0, SP \n"
"    BL      sub_FF82D550 \n"
"    MOV     R7, R0 \n"
"loc_B:\n"
"    ADD     R0, R4, #0x5C \n"
"loc_A:\n"
"    LDR     PC, =0xFFAC903C \n"  // Continue in firmware
);
}
