#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jul 15 11:20:36 2021
# Process ID: 17222
# Current directory: /home/esteban/Escritorio/pProyect_digt_2/IR seguidor/InfrafSeguidor/InfrafSeguidor.runs/synth_1
# Command line: vivado -log modulo_ir.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source modulo_ir.tcl
# Log file: /home/esteban/Escritorio/pProyect_digt_2/IR seguidor/InfrafSeguidor/InfrafSeguidor.runs/synth_1/modulo_ir.vds
# Journal file: /home/esteban/Escritorio/pProyect_digt_2/IR seguidor/InfrafSeguidor/InfrafSeguidor.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source modulo_ir.tcl -notrace
Command: synth_design -top modulo_ir -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17269
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2426.113 ; gain = 0.000 ; free physical = 159 ; free virtual = 3788
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'modulo_ir' [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/Infrarrojo/modulo_ir.v:23]
INFO: [Synth 8-6155] done synthesizing module 'modulo_ir' (1#1) [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/Infrarrojo/modulo_ir.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2426.113 ; gain = 0.000 ; free physical = 712 ; free virtual = 4266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2426.113 ; gain = 0.000 ; free physical = 911 ; free virtual = 4469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2426.113 ; gain = 0.000 ; free physical = 911 ; free virtual = 4469
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2426.113 ; gain = 0.000 ; free physical = 903 ; free virtual = 4462
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/esteban/Escritorio/pProyect_digt_2/IR seguidor/InfrafSeguidor/InfrafSeguidor.srcs/constrs_1/new/Nexys4-Master.xdc]
Finished Parsing XDC File [/home/esteban/Escritorio/pProyect_digt_2/IR seguidor/InfrafSeguidor/InfrafSeguidor.srcs/constrs_1/new/Nexys4-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/esteban/Escritorio/pProyect_digt_2/IR seguidor/InfrafSeguidor/InfrafSeguidor.srcs/constrs_1/new/Nexys4-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/modulo_ir_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/modulo_ir_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2530.848 ; gain = 0.000 ; free physical = 865 ; free virtual = 4434
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2530.848 ; gain = 0.000 ; free physical = 865 ; free virtual = 4435
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2530.848 ; gain = 104.734 ; free physical = 926 ; free virtual = 4500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2530.848 ; gain = 104.734 ; free physical = 926 ; free virtual = 4500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2530.848 ; gain = 104.734 ; free physical = 926 ; free virtual = 4500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2530.848 ; gain = 104.734 ; free physical = 914 ; free virtual = 4491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2530.848 ; gain = 104.734 ; free physical = 898 ; free virtual = 4482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2530.848 ; gain = 104.734 ; free physical = 775 ; free virtual = 4368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2530.848 ; gain = 104.734 ; free physical = 773 ; free virtual = 4366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2530.848 ; gain = 104.734 ; free physical = 772 ; free virtual = 4366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2530.848 ; gain = 104.734 ; free physical = 776 ; free virtual = 4366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2530.848 ; gain = 104.734 ; free physical = 776 ; free virtual = 4366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2530.848 ; gain = 104.734 ; free physical = 776 ; free virtual = 4366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2530.848 ; gain = 104.734 ; free physical = 776 ; free virtual = 4366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2530.848 ; gain = 104.734 ; free physical = 776 ; free virtual = 4366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2530.848 ; gain = 104.734 ; free physical = 776 ; free virtual = 4366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     1|
|4     |LUT2   |    50|
|5     |LUT3   |     2|
|6     |LUT4   |     3|
|7     |LUT5   |     1|
|8     |LUT6   |    14|
|9     |FDRE   |    34|
|10    |IBUF   |     2|
|11    |IOBUF  |     1|
|12    |OBUF   |     9|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2530.848 ; gain = 104.734 ; free physical = 775 ; free virtual = 4366
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2530.848 ; gain = 0.000 ; free physical = 829 ; free virtual = 4419
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2530.848 ; gain = 104.734 ; free physical = 829 ; free virtual = 4419
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2530.848 ; gain = 0.000 ; free physical = 915 ; free virtual = 4506
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2533.816 ; gain = 0.000 ; free physical = 859 ; free virtual = 4450
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2533.816 ; gain = 107.781 ; free physical = 1003 ; free virtual = 4594
INFO: [Common 17-1381] The checkpoint '/home/esteban/Escritorio/pProyect_digt_2/IR seguidor/InfrafSeguidor/InfrafSeguidor.runs/synth_1/modulo_ir.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file modulo_ir_utilization_synth.rpt -pb modulo_ir_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 15 11:21:07 2021...
