

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_VITIS_LOOP_71_17'
================================================================
* Date:           Tue Mar  4 21:31:47 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.934 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  32.784 us|  32.784 us|  4098|  4098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1  |     4096|     4096|         1|          1|          1|  4096|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     35|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      15|     71|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln71_fu_156_p2                |         +|   0|  0|  14|          13|           1|
    |ap_condition_154                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln71_fu_150_p2               |      icmp|   0|  0|  17|          13|          14|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  35|          28|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |DataInStream_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_done_int               |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_6      |   9|          2|   13|         26|
    |j_fu_68                   |   9|          2|   13|         26|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  36|          8|   28|         56|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |j_fu_68      |  13|   0|   13|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  15|   0|   15|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_71_17|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_71_17|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_71_17|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_71_17|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_71_17|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_71_17|  return value|
|DataInStream_TVALID  |   in|    1|        axis|             DataInStream_V_data_V|       pointer|
|DataInStream_TDATA   |   in|   32|        axis|             DataInStream_V_data_V|       pointer|
|DataInStream_TREADY  |  out|    1|        axis|             DataInStream_V_last_V|       pointer|
|DataInStream_TLAST   |   in|    1|        axis|             DataInStream_V_last_V|       pointer|
|DataInStream_TKEEP   |   in|    4|        axis|             DataInStream_V_keep_V|       pointer|
|DataInStream_TSTRB   |   in|    4|        axis|             DataInStream_V_strb_V|       pointer|
|DataRAM_1_address0   |  out|   12|   ap_memory|                         DataRAM_1|         array|
|DataRAM_1_ce0        |  out|    1|   ap_memory|                         DataRAM_1|         array|
|DataRAM_1_we0        |  out|    1|   ap_memory|                         DataRAM_1|         array|
|DataRAM_1_d0         |  out|   32|   ap_memory|                         DataRAM_1|         array|
|DataRAM_4_address0   |  out|   12|   ap_memory|                         DataRAM_4|         array|
|DataRAM_4_ce0        |  out|    1|   ap_memory|                         DataRAM_4|         array|
|DataRAM_4_we0        |  out|    1|   ap_memory|                         DataRAM_4|         array|
|DataRAM_4_d0         |  out|   32|   ap_memory|                         DataRAM_4|         array|
|DataRAM_7_address0   |  out|   12|   ap_memory|                         DataRAM_7|         array|
|DataRAM_7_ce0        |  out|    1|   ap_memory|                         DataRAM_7|         array|
|DataRAM_7_we0        |  out|    1|   ap_memory|                         DataRAM_7|         array|
|DataRAM_7_d0         |  out|   32|   ap_memory|                         DataRAM_7|         array|
|DataRAM_10_address0  |  out|   12|   ap_memory|                        DataRAM_10|         array|
|DataRAM_10_ce0       |  out|    1|   ap_memory|                        DataRAM_10|         array|
|DataRAM_10_we0       |  out|    1|   ap_memory|                        DataRAM_10|         array|
|DataRAM_10_d0        |  out|   32|   ap_memory|                        DataRAM_10|         array|
|RAMSel_cast          |   in|    2|     ap_none|                       RAMSel_cast|        scalar|
+---------------------+-----+-----+------------+----------------------------------+--------------+

