$date
	Sat Sep 05 09:27:35 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y3 $end
$var wire 1 " Y2 $end
$var wire 1 # Y1 $end
$var reg 1 $ A $end
$var reg 1 % clock $end
$var reg 1 & reset $end
$scope module M1 $end
$var wire 1 $ A $end
$var wire 1 ' SF0 $end
$var wire 1 ( SF1 $end
$var wire 1 ) SF2 $end
$var wire 1 # Y1 $end
$var wire 1 " Y2 $end
$var wire 1 ! Y3 $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 1 * S2 $end
$var wire 1 + S1 $end
$var wire 1 , S0 $end
$scope module U1 $end
$var wire 1 ' D $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var reg 1 , Y $end
$upscope $end
$scope module U2 $end
$var wire 1 ( D $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var reg 1 + Y $end
$upscope $end
$scope module U3 $end
$var wire 1 ) D $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var reg 1 * Y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
x)
0(
x'
1&
1%
x$
0#
0"
0!
$end
#1
0%
0)
1'
1$
0&
#2
1(
1#
1,
1%
#3
0%
#4
0'
1"
1+
1%
#5
0%
#6
1)
1(
0#
0,
1%
#7
0%
#8
1'
1!
1*
1%
#9
0%
0'
0)
0$
#10
1'
0!
0*
1%
#11
0%
0'
1)
1$
#12
1'
1!
1*
1%
#13
0%
#14
0(
1#
1,
1%
#15
0%
#16
0'
0"
0+
1%
#17
0%
#18
0)
0#
0,
1%
#19
0%
#20
1'
0!
0*
1%
#21
0%
#22
1(
1#
1,
1%
#23
0%
0'
0(
0$
#24
1)
0#
0,
1%
#25
0%
#26
1'
1!
1*
1%
#27
0%
#28
1#
1,
1%
#29
0%
#30
1%
