From 7fc6b2652f7f76f731762539e3eb7f1e6abcab1c Mon Sep 17 00:00:00 2001
From: Catalin Udma <catalin-dan.udma@nxp.com>
Date: Tue, 8 May 2018 10:30:05 +0300
Subject: [PATCH 1/2] s32v234/dts: Add VSDK specific configuration

Signed-off-by: Rosta Hulik <rostislav.hulik@nxp.com>
Signed-off-by: Ludovit Minarik <ludovit.minarik@nxp.com>
Signed-off-by: Zdenek Valek <zdenek.valek@nxp.com>
Signed-off-by: Catalin Udma <catalin-dan.udma@nxp.com>
---
 arch/arm64/boot/dts/freescale/s32v234.dtsi | 87 ++++++++++++++++++++++++++++++
 1 file changed, 87 insertions(+)
 mode change 100644 => 100755 arch/arm64/boot/dts/freescale/s32v234.dtsi

diff --git a/arch/arm64/boot/dts/freescale/s32v234.dtsi b/arch/arm64/boot/dts/freescale/s32v234.dtsi
index b0b0747..9e39d6a
--- a/arch/arm64/boot/dts/freescale/s32v234.dtsi
+++ b/arch/arm64/boot/dts/freescale/s32v234.dtsi
@@ -111,6 +111,38 @@
 			reg = <0x0 0xFD000000 0x0 0x400000>;    /* 4 MB */
 			no-map;
 		};
+
+		resmem: rmem@C4F00000 {
+			reg = <0 0xC4F00000 0 0x100000>;
+			no-map;
+		};
+
+		oalddr0_allocator_memory: oalddr0@0x8B000000 {
+			reg = <0x0 0x8B000000 0x0 0x04D00000>;  /* 77 MB */
+			no-map;
+		};
+
+		oalddr1_allocator_memory: oalddr1@0xCB000000 {
+			reg = <0x0 0xCB000000 0x0 0x05000000>;  /* 80 MB */
+			no-map;
+		};
+
+		oalsramS_allocator_memory: oalsramS@0x3E800000 {
+			reg = <0x0 0x3E800000 0x0 0x00300000>;  /* 3 MB */
+			no-map;
+		};
+
+		oalsramM_allocator_memory: oalsramM@0x3EB00000 {
+			reg = <0x0 0x3EB00000 0x0 0x00100000>;  /* 1 MB */
+			no-map;
+		};
+	};
+
+	nxpresmem: themem@C4F00000 {
+		status = "okay";
+		compatible = "nxp,resmem";
+		memory-region = <&resmem>;
+		interrupts = <0 0 4>;
 	};
 
 	timer {
@@ -473,6 +505,61 @@
 				vref = <1800>;
 				status = "okay";
 			};
+
+			oalmem0: oalmem0@8B000000 {
+				compatible = "fsl,s32v234-oal";               // OAL ALLOCATOR DEVICE
+				reg = <0x0 0x8B000000 0x0 0x04D00000>;        // MEMORY RANGE
+				memory-region = <&oalddr0_allocator_memory>;  // MEMORY REGION TO USE (RESERVED MEMORY)
+				id = <0>;                                     // ID (FOR ALLOCATORY USE - MUST MATCH WITH MEM REGION ID)
+				align = <0x1000>;                             // DEFAULT ALIGNMENT
+				autobalance;                                  // PRESENT IF AUTOBALANCE IS NEEDED (ONE AUTO BALANCE REGION)
+			};
+
+			oalmem1: oalmem1@CB000000 {
+				compatible = "fsl,s32v234-oal";               // OAL ALLOCATOR DEVICE
+				reg = <0x0 0xCB000000 0x0 0x05000000>;        // MEMORY RANGE
+				memory-region = <&oalddr1_allocator_memory>;  // MEMORY REGION TO USE (RESERVED MEMORY)
+				id = <1>;                                     // ID (FOR ALLOCATORY USE - MUST MATCH WITH MEM REGION ID)
+				align = <0x1000>;                             // DEFAULT ALIGNMENT
+				autobalance;                                  // PRESENT IF AUTOBALANCE IS NEEDED (ONE AUTO BALANCE REGION)
+			};
+
+			oalsramS: oalsramS@3E800000 {
+				compatible = "fsl,s32v234-oal";
+				reg = <0x0 0x3E800000 0x0 0x00300000>;
+				memory-region = <&oalsramS_allocator_memory>;
+				id = <2>;
+				align = <0x8>;
+				init;
+			};
+
+			oalsramM: oalsramM@3EB00000 {
+				compatible = "fsl,s32v234-oal";
+				reg = <0x0 0x3EB00000 0x0 0x00100000>;
+				memory-region = <&oalsramM_allocator_memory>;
+				id = <3>;
+				align = <0x8>;
+				init;
+			};
+
+			// 1 = low-to-high edge triggered
+			// 2 = high-to-low edge triggered
+			// 4 = active high level-sensitive
+			// 8 = active low level-sensiti
+			apex0: apex0@0x74000000 {
+				compatible = "nxp,s32v234-apex";
+				reg = <0x0 0x74000000 0x0 0x00100000>;
+				id = <0>;
+				interrupts = <0 109 4>;
+			};
+
+			apex1: apex1@0x78000000 {
+				compatible = "nxp,s32v234-apex";
+				reg = <0x0 0x78000000 0x0 0x00100000>;
+				id = <1>;
+				interrupts = <0 110 4>;
+			};
+
 		};
 
 		aips1: aips-bus@40080000 {
-- 
2.7.4

