{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631558979128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631558979129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 13 13:49:38 2021 " "Processing started: Mon Sep 13 13:49:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631558979129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631558979129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simplecpu -c simplecpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off simplecpu -c simplecpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631558979129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631558980290 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631558980290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplecpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file simplecpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simplecpu_tb " "Found entity 1: simplecpu_tb" {  } { { "simplecpu_tb.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/simplecpu_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631558994113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631558994113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplecpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file simplecpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simplecpu " "Found entity 1: simplecpu" {  } { { "simplecpu.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/simplecpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631558994117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631558994117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.sv 1 1 " "Found 1 design units, including 1 entities, in source file rf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631558994120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631558994120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631558994124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631558994124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/datamem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631558994127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631558994127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Found entity 1: controlunit" {  } { { "controlunit.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/controlunit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631558994130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631558994130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllerfsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file controllerfsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controllerfsm " "Found entity 1: controllerfsm" {  } { { "controllerfsm.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/controllerfsm.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631558994134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631558994134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asyncmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file asyncmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 asyncmem " "Found entity 1: asyncmem" {  } { { "asyncmem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/asyncmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631558994137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631558994137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631558994140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631558994140 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simplecpu " "Elaborating entity \"simplecpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631558994194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asyncmem asyncmem:instmem " "Elaborating entity \"asyncmem\" for hierarchy \"asyncmem:instmem\"" {  } { { "simplecpu.sv" "instmem" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/simplecpu.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631558994207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlunit controlunit:controller " "Elaborating entity \"controlunit\" for hierarchy \"controlunit:controller\"" {  } { { "simplecpu.sv" "controller" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/simplecpu.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631558994209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controllerfsm controlunit:controller\|controllerfsm:fsm " "Elaborating entity \"controllerfsm\" for hierarchy \"controlunit:controller\|controllerfsm:fsm\"" {  } { { "controlunit.sv" "fsm" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/controlunit.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631558994224 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controllerfsm.sv(130) " "Verilog HDL Case Statement warning at controllerfsm.sv(130): incomplete case statement has no default case item" {  } { { "controllerfsm.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/controllerfsm.sv" 130 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1631558994226 "|simplecpu|controlunit:controller|controllerfsm:fsm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controllerfsm.sv(130) " "Verilog HDL Case Statement information at controllerfsm.sv(130): all case item expressions in this case statement are onehot" {  } { { "controllerfsm.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/controllerfsm.sv" 130 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1631558994226 "|simplecpu|controlunit:controller|controllerfsm:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:execunit " "Elaborating entity \"datapath\" for hierarchy \"datapath:execunit\"" {  } { { "simplecpu.sv" "execunit" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/simplecpu.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631558994239 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 datapath.sv(35) " "Verilog HDL assignment warning at datapath.sv(35): truncated value with size 16 to match size of target (1)" {  } { { "datapath.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/datapath.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631558994240 "|simplecpu|datapath:execunit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf datapath:execunit\|rf:RegBank " "Elaborating entity \"rf\" for hierarchy \"datapath:execunit\|rf:RegBank\"" {  } { { "datapath.sv" "RegBank" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/datapath.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631558994251 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i rf.sv(19) " "Verilog HDL Always Construct warning at rf.sv(19): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1631558994290 "|simplecpu|datapath:execunit|rf:RegBank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:execunit\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"datapath:execunit\|alu:ALU\"" {  } { { "datapath.sv" "ALU" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/datapath.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631558994291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem datamem:datamemory " "Elaborating entity \"datamem\" for hierarchy \"datamem:datamemory\"" {  } { { "simplecpu.sv" "datamemory" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/simplecpu.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631558994299 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datamem:datamemory\|mem_array " "RAM logic \"datamem:datamemory\|mem_array\" is uninferred due to asynchronous read logic" {  } { { "datamem.sv" "mem_array" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/datamem.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1631558994845 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1631558994845 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamem:datamemory\|R_data\[0\] " "Converted tri-state buffer \"datamem:datamemory\|R_data\[0\]\" feeding internal logic into a wire" {  } { { "datamem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/datamem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamem:datamemory\|R_data\[1\] " "Converted tri-state buffer \"datamem:datamemory\|R_data\[1\]\" feeding internal logic into a wire" {  } { { "datamem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/datamem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamem:datamemory\|R_data\[2\] " "Converted tri-state buffer \"datamem:datamemory\|R_data\[2\]\" feeding internal logic into a wire" {  } { { "datamem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/datamem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamem:datamemory\|R_data\[3\] " "Converted tri-state buffer \"datamem:datamemory\|R_data\[3\]\" feeding internal logic into a wire" {  } { { "datamem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/datamem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamem:datamemory\|R_data\[4\] " "Converted tri-state buffer \"datamem:datamemory\|R_data\[4\]\" feeding internal logic into a wire" {  } { { "datamem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/datamem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamem:datamemory\|R_data\[5\] " "Converted tri-state buffer \"datamem:datamemory\|R_data\[5\]\" feeding internal logic into a wire" {  } { { "datamem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/datamem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamem:datamemory\|R_data\[6\] " "Converted tri-state buffer \"datamem:datamemory\|R_data\[6\]\" feeding internal logic into a wire" {  } { { "datamem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/datamem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamem:datamemory\|R_data\[7\] " "Converted tri-state buffer \"datamem:datamemory\|R_data\[7\]\" feeding internal logic into a wire" {  } { { "datamem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/datamem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamem:datamemory\|R_data\[8\] " "Converted tri-state buffer \"datamem:datamemory\|R_data\[8\]\" feeding internal logic into a wire" {  } { { "datamem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/datamem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamem:datamemory\|R_data\[9\] " "Converted tri-state buffer \"datamem:datamemory\|R_data\[9\]\" feeding internal logic into a wire" {  } { { "datamem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/datamem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamem:datamemory\|R_data\[10\] " "Converted tri-state buffer \"datamem:datamemory\|R_data\[10\]\" feeding internal logic into a wire" {  } { { "datamem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/datamem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamem:datamemory\|R_data\[11\] " "Converted tri-state buffer \"datamem:datamemory\|R_data\[11\]\" feeding internal logic into a wire" {  } { { "datamem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/datamem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamem:datamemory\|R_data\[12\] " "Converted tri-state buffer \"datamem:datamemory\|R_data\[12\]\" feeding internal logic into a wire" {  } { { "datamem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/datamem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamem:datamemory\|R_data\[13\] " "Converted tri-state buffer \"datamem:datamemory\|R_data\[13\]\" feeding internal logic into a wire" {  } { { "datamem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/datamem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamem:datamemory\|R_data\[14\] " "Converted tri-state buffer \"datamem:datamemory\|R_data\[14\]\" feeding internal logic into a wire" {  } { { "datamem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/datamem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamem:datamemory\|R_data\[15\] " "Converted tri-state buffer \"datamem:datamemory\|R_data\[15\]\" feeding internal logic into a wire" {  } { { "datamem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/datamem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rp_data\[14\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rp_data\[14\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rp_data\[13\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rp_data\[13\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rp_data\[12\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rp_data\[12\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rp_data\[11\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rp_data\[11\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rp_data\[10\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rp_data\[10\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rp_data\[9\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rp_data\[9\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rp_data\[8\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rp_data\[8\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rp_data\[7\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rp_data\[7\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rp_data\[6\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rp_data\[6\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rp_data\[5\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rp_data\[5\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rp_data\[4\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rp_data\[4\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rp_data\[3\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rp_data\[3\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rp_data\[2\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rp_data\[2\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rp_data\[1\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rp_data\[1\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rp_data\[0\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rp_data\[0\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rq_data\[15\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rq_data\[15\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rq_data\[14\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rq_data\[14\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rq_data\[13\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rq_data\[13\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rq_data\[12\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rq_data\[12\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rq_data\[11\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rq_data\[11\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rq_data\[10\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rq_data\[10\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rq_data\[9\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rq_data\[9\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rq_data\[8\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rq_data\[8\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rq_data\[7\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rq_data\[7\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rq_data\[6\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rq_data\[6\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rq_data\[5\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rq_data\[5\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rq_data\[4\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rq_data\[4\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rq_data\[3\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rq_data\[3\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rq_data\[2\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rq_data\[2\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rq_data\[1\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rq_data\[1\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rq_data\[0\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rq_data\[0\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:execunit\|rf:RegBank\|Rp_data\[15\] " "Converted tri-state buffer \"datapath:execunit\|rf:RegBank\|Rp_data\[15\]\" feeding internal logic into a wire" {  } { { "rf.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/rf.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "asyncmem:instmem\|data_out\[0\] " "Converted tri-state buffer \"asyncmem:instmem\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "asyncmem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/asyncmem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "asyncmem:instmem\|data_out\[1\] " "Converted tri-state buffer \"asyncmem:instmem\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "asyncmem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/asyncmem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "asyncmem:instmem\|data_out\[2\] " "Converted tri-state buffer \"asyncmem:instmem\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "asyncmem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/asyncmem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "asyncmem:instmem\|data_out\[3\] " "Converted tri-state buffer \"asyncmem:instmem\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "asyncmem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/asyncmem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "asyncmem:instmem\|data_out\[4\] " "Converted tri-state buffer \"asyncmem:instmem\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "asyncmem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/asyncmem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "asyncmem:instmem\|data_out\[5\] " "Converted tri-state buffer \"asyncmem:instmem\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "asyncmem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/asyncmem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "asyncmem:instmem\|data_out\[6\] " "Converted tri-state buffer \"asyncmem:instmem\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "asyncmem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/asyncmem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "asyncmem:instmem\|data_out\[7\] " "Converted tri-state buffer \"asyncmem:instmem\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "asyncmem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/asyncmem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "asyncmem:instmem\|data_out\[8\] " "Converted tri-state buffer \"asyncmem:instmem\|data_out\[8\]\" feeding internal logic into a wire" {  } { { "asyncmem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/asyncmem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "asyncmem:instmem\|data_out\[9\] " "Converted tri-state buffer \"asyncmem:instmem\|data_out\[9\]\" feeding internal logic into a wire" {  } { { "asyncmem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/asyncmem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "asyncmem:instmem\|data_out\[10\] " "Converted tri-state buffer \"asyncmem:instmem\|data_out\[10\]\" feeding internal logic into a wire" {  } { { "asyncmem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/asyncmem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "asyncmem:instmem\|data_out\[11\] " "Converted tri-state buffer \"asyncmem:instmem\|data_out\[11\]\" feeding internal logic into a wire" {  } { { "asyncmem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/asyncmem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "asyncmem:instmem\|data_out\[12\] " "Converted tri-state buffer \"asyncmem:instmem\|data_out\[12\]\" feeding internal logic into a wire" {  } { { "asyncmem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/asyncmem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "asyncmem:instmem\|data_out\[13\] " "Converted tri-state buffer \"asyncmem:instmem\|data_out\[13\]\" feeding internal logic into a wire" {  } { { "asyncmem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/asyncmem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "asyncmem:instmem\|data_out\[14\] " "Converted tri-state buffer \"asyncmem:instmem\|data_out\[14\]\" feeding internal logic into a wire" {  } { { "asyncmem.sv" "" { Text "C:/Users/ANGEL PESADO/Desktop/SimpleCPU/asyncmem.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631558994863 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1631558994863 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1631558995229 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "274 " "274 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1631558995464 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1631558995628 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631558995628 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631558995795 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631558995795 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631558995795 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631558995795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631558995858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 13 13:49:55 2021 " "Processing ended: Mon Sep 13 13:49:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631558995858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631558995858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631558995858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631558995858 ""}
