`timescale 1ns / 1ps

module btn_debounce (
    input  clk,
    input  reset,
    input  i_btn,
    output o_btn, //edge detected pulse
    output o_btn_level // debouced level
);

    //clock divider for debounce shift register 
    // 100Mhz -> 100kHz 
    // counter -> 100M/100k = 1000
    parameter  CLK_DIV = 100_000;
    parameter  F_COUNT = 100_000_000/CLK_DIV;
    reg [$clog2(F_COUNT)-1:0] counter_reg; 
    
    reg clk_100khz_reg;
    
    always @(posedge clk, posedge reset) begin
        if(reset) begin
            counter_reg <=0;
            clk_100khz_reg <=1'b0;
        end else begin
            counter_reg<=counter_reg+1;
            if (counter_reg==F_COUNT-1) begin
                counter_reg<=0;
                clk_100khz_reg <=1'b1;
            end else begin
                clk_100khz_reg <=1'b0;
            end
        
        end
    end

    // series 8 tap F/F
    //reg [7:0] debounce_reg;
    reg [7:0] q_reg, q_next;

    wire debounce;

    //sL
    always @(posedge clk_100khz_reg, posedge reset) begin
        if (reset)  begin
            //debounce_reg <= 0; 
            q_reg <= 0; 
        end else begin
            // shift register operation
            q_reg <= q_next; 
            // debounce_reg<={i_btn, debounce_reg[7:1]};
        end
    end
    
    //next CL 
    always @(*) begin
        q_next = {i_btn, q_reg[7:1]}; 
    end

    //debounce, 8 bit AND (&) 
    assign debounce = &q_reg;

    // 내부 debouce 신호를 밖으로 빼냄 
    assign o_btn_level = debounce;
    
    reg edge_reg;

    // edge detection 
    always @(posedge clk, posedge reset) begin
        if (reset) begin
            edge_reg<=1'b0;
        end else begin
            edge_reg<=debounce;
        end
    end

    // rising edge detect        
    assign o_btn = debounce & (~edge_reg);
    

endmodule
