
synpwrap -msg -prj "arduino_impl1_synplify.tcl" -log "arduino_impl1.srf"
Copyright (C) 1992-2017 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.9.0.99.2
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of arduino_impl1.srf
#Build: Synplify Pro L-2016.09L, Build 077R, Dec  2 2016
#install: C:\lscc\diamond\3.9_x64\synpbase
#OS: Windows 8 6.2
#Hostname: IVAN-PC

# Sun Jan 14 01:06:32 2018

#Implementation: impl1

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.9_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":9:7:9:13|Top entity is set to arduino.
VHDL syntax check successful!
@N: CD630 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":9:7:9:13|Synthesizing work.arduino.x.
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <29> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <30> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <31> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <32> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <33> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <34> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <35> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <36> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <37> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <38> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <39> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <40> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <41> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <42> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <43> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <44> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <45> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <46> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <47> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <48> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <49> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <50> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <51> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <52> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <53> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <54> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <55> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <56> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <57> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <58> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <59> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <60> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <61> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <62> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <63> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <64> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <65> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <66> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <67> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <68> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <69> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <70> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <71> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <72> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <73> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <74> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <75> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <76> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <77> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <78> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <79> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <80> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <81> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <82> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <83> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <84> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <85> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <86> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <87> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <88> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <89> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <90> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <91> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <92> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <93> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <94> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <95> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <96> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <97> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <98> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <99> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <100> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <101> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <102> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <103> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <104> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <105> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <106> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <107> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <108> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <109> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <110> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <111> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <112> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <113> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <114> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <115> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <116> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <117> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <118> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <119> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <120> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <121> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <122> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <123> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <124> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <125> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <126> connection not specified 
@N: CD367 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Instance f32c_soc_glue, Port gpio, Bit <127> connection not specified 
@N: CD630 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\tonegen.vhd":7:7:7:13|Synthesizing work.tonegen.x.
Post processing for work.tonegen.x
@N: CD630 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":36:7:36:19|Synthesizing work.f32c_soc_glue.x.
@W: CD326 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Port debug_clk_ena of entity work.pipeline is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CG296 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":219:4:219:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":221:25:221:38|Referenced variable io_addr_strobe is not in sensitivity list.
@W: CG290 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":221:50:221:59|Referenced variable dmem_write is not in sensitivity list.
@W: CD326 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":325:18:325:27|Port sign of entity work.timer is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":121:22:121:26|Signal gpios is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":137:11:137:27|Signal sio_to_debug_data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":139:11:139:25|Signal deb_sio_rx_done is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":139:28:139:42|Signal deb_sio_tx_busy is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":140:11:140:16|Signal deb_tx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":142:11:142:26|Signal debug_out_strobe is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\bram.vhd":47:7:47:10|Synthesizing work.bram.x.
Post processing for work.bram.x
@N: CL134 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\bram.vhd":126:11:126:16|Found RAM bram_3, depth=4096, width=8
@N: CL134 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\bram.vhd":126:11:126:16|Found RAM bram_3, depth=4096, width=8
@N: CL134 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\bram.vhd":125:11:125:16|Found RAM bram_2, depth=4096, width=8
@N: CL134 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\bram.vhd":125:11:125:16|Found RAM bram_2, depth=4096, width=8
@N: CL134 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\bram.vhd":124:11:124:16|Found RAM bram_1, depth=4096, width=8
@N: CL134 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\bram.vhd":124:11:124:16|Found RAM bram_1, depth=4096, width=8
@N: CL134 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\bram.vhd":123:11:123:16|Found RAM bram_0, depth=4096, width=8
@N: CL134 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\bram.vhd":123:11:123:16|Found RAM bram_0, depth=4096, width=8
@N: CD630 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\timer.vhd":36:7:36:11|Synthesizing work.timer.arch.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\timer.vhd":84:11:84:22|Signal r_fractional is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\timer.vhd":84:25:84:41|Signal l_fractional_next is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\timer.vhd":177:11:177:15|Signal r_ocp is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.timer.arch
@N: CL134 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\timer.vhd":215:20:215:23|Found RAM rtmp, depth=16, width=4
@N: CL134 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\timer.vhd":215:20:215:23|Found RAM rtmp, depth=16, width=8
@W: CL271 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\timer.vhd":77:11:77:11|Pruning unused bits 3 to 0 of rtmp_14(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\timer.vhd":77:11:77:11|Pruning unused register rtmp_15(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\timer.vhd":77:11:77:11|Pruning unused register rtmp_15(11 downto 8). Make sure that there are no unused intermediate registers.
@W: CL271 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\timer.vhd":522:6:522:7|Pruning unused bits 3 to 0 of commit_Rtmp_to_R.0.R_14_4(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":36:7:36:10|Synthesizing work.gpio.arch.
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 8 of signal R_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 9 of signal R_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 10 of signal R_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 11 of signal R_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 12 of signal R_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 13 of signal R_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 14 of signal R_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 15 of signal R_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 16 of signal R_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 17 of signal R_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 18 of signal R_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 19 of signal R_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 20 of signal R_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 21 of signal R_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 22 of signal R_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 23 of signal R_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 24 of signal R_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 25 of signal R_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 26 of signal R_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 27 of signal R_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 28 of signal R_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 29 of signal R_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 30 of signal R_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 31 of signal R_5 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 8 of signal R_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 9 of signal R_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 10 of signal R_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 11 of signal R_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 12 of signal R_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 13 of signal R_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 14 of signal R_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 15 of signal R_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 16 of signal R_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 17 of signal R_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 18 of signal R_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 19 of signal R_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 20 of signal R_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 21 of signal R_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 22 of signal R_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 23 of signal R_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 24 of signal R_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 25 of signal R_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 26 of signal R_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 27 of signal R_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 28 of signal R_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 29 of signal R_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 30 of signal R_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 31 of signal R_3 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 8 of signal R_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 9 of signal R_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 10 of signal R_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 11 of signal R_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 12 of signal R_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 13 of signal R_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 14 of signal R_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 15 of signal R_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 16 of signal R_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 17 of signal R_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 18 of signal R_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 19 of signal R_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 20 of signal R_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 21 of signal R_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 22 of signal R_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 23 of signal R_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 24 of signal R_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 25 of signal R_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 26 of signal R_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 27 of signal R_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 28 of signal R_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 29 of signal R_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 30 of signal R_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":61:11:61:11|Bit 31 of signal R_1 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
Post processing for work.gpio.arch
@W: CL169 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":110:12:110:45|Pruning unused register writereg_intrflags.0.R_5_26(31 downto 24). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":108:12:108:44|Pruning unused register writereg_intrflags.0.R_3_25(31 downto 24). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":98:12:98:15|Pruning unused register writereg_intrflags.0.R_1_25(31 downto 24). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":110:12:110:45|Pruning unused register writereg_intrflags.0.R_5_20(23 downto 16). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":108:12:108:44|Pruning unused register writereg_intrflags.0.R_3_19(23 downto 16). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":98:12:98:15|Pruning unused register writereg_intrflags.0.R_1_19(23 downto 16). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":110:12:110:45|Pruning unused register writereg_intrflags.0.R_5_13(15 downto 8). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":108:12:108:44|Pruning unused register writereg_intrflags.0.R_3_13(15 downto 8). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":98:12:98:15|Pruning unused register writereg_intrflags.0.R_1_13(15 downto 8). Make sure that there are no unused intermediate registers.
@N: CD630 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\sio.vhd":35:7:35:9|Synthesizing work.sio.behavioral.
Post processing for work.sio.behavioral
@N: CD630 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":39:7:39:14|Synthesizing work.pipeline.behavioral.
@W: CG296 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":405:4:405:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":408:23:408:37|Referenced variable dmem_cache_wait is not in sensitivity list.
@W: CG296 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":647:4:647:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":650:23:650:37|Referenced variable dmem_cache_wait is not in sensitivity list.
@W: CG296 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1004:4:1004:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1007:23:1007:37|Referenced variable dmem_cache_wait is not in sensitivity list.
@W: CG296 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1240:4:1240:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1243:23:1243:37|Referenced variable dmem_cache_wait is not in sensitivity list.
@W: CG296 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1305:4:1305:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1312:23:1312:37|Referenced variable dmem_cache_wait is not in sensitivity list.
@W: CG290 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1308:8:1308:18|Referenced variable mem_running is not in sensitivity list.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":130:39:130:48|Signal id_reg1_pc is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":199:11:199:18|Signal id_ex_ll is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":199:21:199:28|Signal id_ex_sc is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":200:11:200:28|Signal id_ex_flush_i_line is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":200:31:200:48|Signal id_ex_flush_d_line is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":206:11:206:27|Signal id_ex_instruction is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":248:11:248:29|Signal ex_mem_flush_i_line is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":248:32:248:50|Signal ex_mem_flush_d_line is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":249:11:249:23|Signal ex_mem_ll_bit is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":250:11:250:24|Signal ex_mem_ll_addr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":251:11:251:19|Signal ex_mem_sc is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":253:11:253:28|Signal ex_mem_instruction is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":254:11:254:19|Signal ex_mem_pc is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":273:11:273:28|Signal mem_wb_instruction is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":274:11:274:19|Signal mem_wb_pc is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Signal trace_addr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":303:27:303:41|Signal misc_trace_data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":304:11:304:26|Signal final_trace_data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":305:11:305:26|Signal r_d_imem_data_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":306:11:306:17|Signal d_instr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":306:20:306:28|Signal d_b_instr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":306:31:306:44|Signal d_b_mispredict is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\mul_dsp.vhd":32:7:32:9|Synthesizing work.mul.arch_x.
Post processing for work.mul.arch_x
@W: CL271 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\mul_dsp.vhd":56:1:56:2|Pruning unused bits 66 to 64 of R_mul_res_3(66 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\loadalign.vhd":34:7:34:15|Synthesizing work.loadalign.behavioral.
Post processing for work.loadalign.behavioral
@N: CD630 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\shift.vhd":35:7:35:11|Synthesizing work.shift.behavioral.
@W: CD434 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\shift.vhd":106:42:106:72|Signal mem_read_sign_extend_multicycle in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\shift.vhd":107:6:107:24|Signal mem_size_multicycle in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.shift.behavioral
@N: CD630 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\alu.vhd":30:7:30:9|Synthesizing work.alu.behavioral.
Post processing for work.alu.behavioral
@N: CD630 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\reg1w2r.vhd":36:7:36:13|Synthesizing work.reg1w2r.behavioral.
@W: CD638 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\reg1w2r.vhd":52:19:52:20|Signal rd is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.reg1w2r.behavioral
@N: CL134 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\reg1w2r.vhd":52:15:52:16|Found RAM r2, depth=32, width=32
@N: CL134 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\reg1w2r.vhd":52:11:52:12|Found RAM r1, depth=32, width=32
@N: CD630 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\idecode_mi32.vhd":35:7:35:18|Synthesizing work.idecode_mi32.behavioral.
Post processing for work.idecode_mi32.behavioral
@N: CD630 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\bptrace.vhd":36:7:36:13|Synthesizing work.bptrace.structure.
Post processing for work.bptrace.structure
@N: CL134 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\bptrace.vhd":47:11:47:17|Found RAM bptrace, depth=8192, width=2
Post processing for work.pipeline.behavioral
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 0 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 1 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 2 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 3 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 4 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 5 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 6 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 7 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 8 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 9 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 10 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 11 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 12 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 13 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 14 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 15 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 16 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 17 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 18 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 19 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 20 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 21 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 22 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 23 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 24 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 25 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 26 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 27 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 28 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 29 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 30 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":302:11:302:20|Bit 31 of signal trace_addr is floating -- simulation mismatch possible.
@W: CL240 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":248:32:248:50|Signal EX_MEM_flush_d_line is floating; a simulation mismatch is possible.
@W: CL240 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":248:11:248:29|Signal EX_MEM_flush_i_line is floating; a simulation mismatch is possible.
@W: CL240 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":102:1:102:12|Signal debug_active is floating; a simulation mismatch is possible.
@W: CL240 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":101:1:101:11|Signal debug_debug is floating; a simulation mismatch is possible.
@W: CL240 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":98:1:98:16|Signal debug_out_strobe is floating; a simulation mismatch is possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":97:1:97:14|Bit 0 of signal debug_out_data is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":97:1:97:14|Bit 1 of signal debug_out_data is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":97:1:97:14|Bit 2 of signal debug_out_data is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":97:1:97:14|Bit 3 of signal debug_out_data is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":97:1:97:14|Bit 4 of signal debug_out_data is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":97:1:97:14|Bit 5 of signal debug_out_data is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":97:1:97:14|Bit 6 of signal debug_out_data is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":97:1:97:14|Bit 7 of signal debug_out_data is floating -- simulation mismatch possible.
@W: CL240 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":96:1:96:13|Signal debug_in_busy is floating; a simulation mismatch is possible.
@W: CL169 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1400:1:1400:2|Pruning unused register R_clr_lo_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1400:1:1400:2|Pruning unused register R_clr_hi_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Pruning unused register EX_MEM_shift_blocked_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":649:1:649:2|Pruning unused register ID_EX_cmov_condition_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":649:1:649:2|Pruning unused register ID_EX_cmov_cycle_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":649:1:649:2|Pruning unused register ID_EX_jump_register_3. Make sure that there are no unused intermediate registers.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":548:20:548:31|Bit 0 of input rdd_addr of instance regfile is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":548:20:548:31|Bit 1 of input rdd_addr of instance regfile is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":548:20:548:31|Bit 2 of input rdd_addr of instance regfile is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":548:20:548:31|Bit 3 of input rdd_addr of instance regfile is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":548:20:548:31|Bit 4 of input rdd_addr of instance regfile is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Pruning unused bits 31 to 17 of IF_ID_EPC_3(31 downto 2). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Pruning unused bits 31 to 17 of IF_ID_PC_next_2(31 downto 2). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":649:1:649:2|Pruning unused bits 31 to 17 of ID_EX_EPC_5(31 downto 2). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC(17) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC(18) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC(19) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC(20) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC(21) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC(22) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC(23) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC(24) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC(25) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC(26) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC(27) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC(28) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC(29) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC(30) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC(31) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC_4(17) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC_4(18) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC_4(19) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC_4(20) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC_4(21) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC_4(22) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC_4(23) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC_4(24) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC_4(25) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC_4(26) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC_4(27) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC_4(28) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC_4(29) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC_4(30) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Register bit IF_ID_PC_4(31) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":649:1:649:2|Register bit ID_EX_madd is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":649:1:649:2|Register bit ID_EX_multicycle_lh_lb is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":649:1:649:2|Register bit ID_EX_branch_target(17) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":649:1:649:2|Register bit ID_EX_branch_target(18) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":649:1:649:2|Register bit ID_EX_branch_target(19) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":649:1:649:2|Register bit ID_EX_branch_target(20) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":649:1:649:2|Register bit ID_EX_branch_target(21) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":649:1:649:2|Register bit ID_EX_branch_target(22) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":649:1:649:2|Register bit ID_EX_branch_target(23) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":649:1:649:2|Register bit ID_EX_branch_target(24) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":649:1:649:2|Register bit ID_EX_branch_target(25) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":649:1:649:2|Register bit ID_EX_branch_target(26) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":649:1:649:2|Register bit ID_EX_branch_target(27) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":649:1:649:2|Register bit ID_EX_branch_target(28) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":649:1:649:2|Register bit ID_EX_branch_target(29) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":649:1:649:2|Register bit ID_EX_branch_target(30) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":649:1:649:2|Register bit ID_EX_branch_target(31) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit EX_MEM_multicycle_lh_lb is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EBASE(17) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EBASE(18) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EBASE(19) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EBASE(20) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EBASE(21) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EBASE(22) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EBASE(23) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EBASE(24) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EBASE(25) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EBASE(26) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EBASE(27) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EBASE(28) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EBASE(29) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EBASE(30) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EBASE(31) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EPC(17) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EPC(18) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EPC(19) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EPC(20) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EPC(21) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EPC(22) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EPC(23) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EPC(24) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EPC(25) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EPC(26) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EPC(27) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EPC(28) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EPC(29) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EPC(30) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit R_cop0_EPC(31) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1311:1:1311:2|Register bit MEM_WB_multicycle_lh_lb is always 0.
@W: CL279 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Pruning register bits 31 to 17 of IF_ID_PC(31 downto 2). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Pruning register bits 31 to 17 of R_cop0_EBASE(31 downto 2). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":407:1:407:2|Pruning register bits 31 to 17 of IF_ID_PC_4(31 downto 2). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":649:1:649:2|Pruning register bits 31 to 17 of ID_EX_branch_target(31 downto 2). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Pruning register bits 31 to 17 of R_cop0_EPC(31 downto 2). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.f32c_soc_glue.x
@W: CL240 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":139:28:139:42|Signal deb_sio_tx_busy is floating; a simulation mismatch is possible.
@W: CL240 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":139:11:139:25|Signal deb_sio_rx_done is floating; a simulation mismatch is possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":137:11:137:27|Bit 0 of signal sio_to_debug_data is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":137:11:137:27|Bit 1 of signal sio_to_debug_data is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":137:11:137:27|Bit 2 of signal sio_to_debug_data is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":137:11:137:27|Bit 3 of signal sio_to_debug_data is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":137:11:137:27|Bit 4 of signal sio_to_debug_data is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":137:11:137:27|Bit 5 of signal sio_to_debug_data is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":137:11:137:27|Bit 6 of signal sio_to_debug_data is floating -- simulation mismatch possible.
@W: CL252 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":137:11:137:27|Bit 7 of signal sio_to_debug_data is floating -- simulation mismatch possible.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 0 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 1 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 2 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 3 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 4 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 5 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 6 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 7 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 8 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 9 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 10 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 11 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 12 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 13 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 14 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 15 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 16 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 17 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 18 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 19 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 20 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 21 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 22 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 23 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 24 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 25 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 26 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 27 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 28 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 29 of input snoop_addr of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 0 of input debug_in_data of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 1 of input debug_in_data of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 2 of input debug_in_data of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 3 of input debug_in_data of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 4 of input debug_in_data of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 5 of input debug_in_data of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 6 of input debug_in_data of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Bit 7 of input debug_in_data of instance pipeline is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Input debug_in_strobe of instance pipeline is floating
@W: CL167 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\f32c_soc_glue.vhd":148:21:148:33|Input debug_out_busy of instance pipeline is floating
@N: CD630 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\clkgen.vhd":37:7:37:12|Synthesizing work.clkgen.behavioral.
@N: CD630 :"C:\lscc\diamond\3.9_x64\cae_library\synthesis\vhdl\xp2.vhd":1782:10:1782:12|Synthesizing work.dcs.syn_black_box.
Post processing for work.dcs.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.9_x64\cae_library\synthesis\vhdl\xp2.vhd":713:10:713:12|Synthesizing work.gsr.syn_black_box.
Post processing for work.gsr.syn_black_box
@N: CD630 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\pll_xp2_25m.vhd":8:7:8:9|Synthesizing work.pll.structure.
@N: CD630 :"C:\lscc\diamond\3.9_x64\cae_library\synthesis\vhdl\xp2.vhd":767:10:767:15|Synthesizing work.eplld1.syn_black_box.
Post processing for work.eplld1.syn_black_box
Post processing for work.pll.structure
Post processing for work.clkgen.behavioral
Post processing for work.arduino.x
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 0 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 1 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 2 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 3 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 4 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 5 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 6 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 7 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 8 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 9 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 10 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 11 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 12 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 13 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 14 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 15 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 16 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 17 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 18 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 19 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 20 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 21 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 22 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 23 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 24 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 25 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 26 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 27 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 28 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 29 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 30 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\arduino.vhd":49:26:49:43|Bit 31 of input io_data_in of instance f32c_soc_glue is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\reg1w2r.vhd":42:21:42:28|Input rdd_addr is unused.
@N: CL159 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\reg1w2r.vhd":46:1:46:6|Input rd_clk is unused.
@N: CL159 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\shift.vhd":45:1:45:20|Input mem_multicycle_lh_lb is unused.
@N: CL159 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\shift.vhd":46:1:46:31|Input mem_read_sign_extend_multicycle is unused.
@N: CL159 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\shift.vhd":47:1:47:19|Input mem_size_multicycle is unused.
@N: CL159 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\mul_dsp.vhd":35:1:35:5|Input start is unused.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit EX_MEM_branch_target(15) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit EX_MEM_branch_target(16) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit EX_MEM_branch_target(17) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit EX_MEM_branch_target(18) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit EX_MEM_branch_target(19) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit EX_MEM_branch_target(20) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit EX_MEM_branch_target(21) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit EX_MEM_branch_target(22) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit EX_MEM_branch_target(23) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit EX_MEM_branch_target(24) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit EX_MEM_branch_target(25) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit EX_MEM_branch_target(26) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit EX_MEM_branch_target(27) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit EX_MEM_branch_target(28) is always 0.
@N: CL189 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Register bit EX_MEM_branch_target(29) is always 0.
@W: CL279 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":1006:1:1006:2|Pruning register bits 29 to 15 of EX_MEM_branch_target(29 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":88:1:88:15|Input dmem_cache_wait is unused.
@N: CL159 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":89:1:89:11|Input snoop_cycle is unused.
@N: CL159 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":90:1:90:10|Input snoop_addr is unused.
@N: CL159 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":94:1:94:13|Input debug_in_data is unused.
@N: CL159 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":95:1:95:15|Input debug_in_strobe is unused.
@N: CL159 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\cpu\pipeline.vhd":99:1:99:14|Input debug_out_busy is unused.
@W: CL247 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\sio.vhd":50:1:50:8|Input port bit 3 of byte_sel(3 downto 0) is unused 
@W: CL247 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\sio.vhd":50:1:50:8|Input port bit 1 of byte_sel(3 downto 0) is unused 
@W: CL246 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\sio.vhd":51:1:51:6|Input port bits 15 to 8 of bus_in(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL158 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\gpio.vhd":51:1:51:11|Inout gpio_pullup is unused
@W: CL246 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\timer.vhd":54:1:54:8|Input port bits 3 to 2 of byte_sel(3 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\timer.vhd":55:1:55:6|Input port bits 31 to 24 of bus_in(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\bram.vhd":59:1:59:9|Input port bits 31 to 14 of imem_addr(31 downto 2) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\bram.vhd":65:1:65:9|Input port bits 31 to 14 of dmem_addr(31 downto 2) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\soc\bram.vhd":57:1:57:16|Input imem_addr_strobe is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 189MB peak: 231MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Sun Jan 14 01:06:38 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 14 01:06:38 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime

Process completed successfully.
# Sun Jan 14 01:06:38 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 14 01:06:40 2018

###########################################################]
Pre-mapping Report

# Sun Jan 14 01:06:40 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:33:02
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\impl1\arduino_impl1_scck.rpt 
Printing clock  summary report in "D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\impl1\arduino_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 113MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 113MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 120MB)

@A: FX681 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\sio.vhd":140:1:140:2|Initial value on register rx_break_tickcnt[24:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@A: FX681 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\sio.vhd":140:1:140:2|Initial value on register R_baudrate[15:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: FX469 :|Net G_gpio.0.un1[31] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[30] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[29] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[28] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[27] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[26] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[25] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[24] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[23] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[22] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[21] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[20] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[19] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[18] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[17] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[16] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[15] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[14] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[13] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[12] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[11] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[10] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[9] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[8] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[7] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[6] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[5] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[4] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[3] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[2] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[1] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net G_gpio.0.un1[0] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un50[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un41[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un32[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un68[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un37[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un45[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un31[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un47[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un24[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un71[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un5[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un73[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un22[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un63[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un49[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un35[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un55[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un97[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un61[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un9[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un1[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un11[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un93[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un62[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un7[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un38[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un76[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un23[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un42[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un28[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un94[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un74[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un4[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un67[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un6[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un14[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un34[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un87[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un96[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un88[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un81[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un29[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un65[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un91[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un90[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un10[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un54[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un80[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un33[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un58[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un48[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un99[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un98[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un56[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un16[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un51[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un79[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un78[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un8[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un46[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un44[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un17[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un19[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un75[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un77[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un95[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un43[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un3[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un64[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un40[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un39[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un36[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un20[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un82[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un13[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un84[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un12[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un60[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un52[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un30[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un15[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un89[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un27[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un26[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un21[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un53[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un70[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un25[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un18[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un85[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un92[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un69[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un57[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un72[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un86[127] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un100[31] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un100[30] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un100[29] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un100[28] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un100[27] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un100[26] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un100[25] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un100[24] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un100[23] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un100[22] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un100[21] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un100[20] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un101[31] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un101[30] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un101[29] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un101[28] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un101[27] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un101[26] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un101[25] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un101[24] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un101[23] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un101[22] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un101[21] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":119:19:119:20|Tristate driver each_bit\.29\.gpio_phys_59[29] (in view: work.gpio(arch)) on net gpio_phys[29] (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":119:19:119:20|Tristate driver each_bit\.30\.gpio_phys_61[30] (in view: work.gpio(arch)) on net gpio_phys[30] (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":119:19:119:20|Tristate driver each_bit\.31\.gpio_phys_63[31] (in view: work.gpio(arch)) on net gpio_phys[31] (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_3_tri8 (in view: work.gpio(arch)) on net un1_R_3_tri8 (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_3_tri9 (in view: work.gpio(arch)) on net un1_R_3_tri9 (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_3_tri10 (in view: work.gpio(arch)) on net un1_R_3_tri10 (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_3_tri11 (in view: work.gpio(arch)) on net un1_R_3_tri11 (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_3_tri12 (in view: work.gpio(arch)) on net un1_R_3_tri12 (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_3_tri13 (in view: work.gpio(arch)) on net un1_R_3_tri13 (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_3_tri14 (in view: work.gpio(arch)) on net un1_R_3_tri14 (in view: work.gpio(arch)) has its enable tied to GND.
@W: MO112 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":119:19:119:20|Deleting tristate instance each_bit\.28\.gpio_phys_57[28] (in view: work.arduino(x)) on net j2_16 (in view: work.arduino(x)) because its enable is connected to 0.
@W: MO112 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":119:19:119:20|Deleting tristate instance each_bit\.27\.gpio_phys_55[27] (in view: work.arduino(x)) on net j2_13 (in view: work.arduino(x)) because its enable is connected to 0.
@W: MO112 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":119:19:119:20|Deleting tristate instance each_bit\.26\.gpio_phys_53[26] (in view: work.arduino(x)) on net j2_12 (in view: work.arduino(x)) because its enable is connected to 0.
@W: MO112 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":119:19:119:20|Deleting tristate instance each_bit\.25\.gpio_phys_51[25] (in view: work.arduino(x)) on net j2_11 (in view: work.arduino(x)) because its enable is connected to 0.
@W: MO112 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":119:19:119:20|Deleting tristate instance each_bit\.24\.gpio_phys_49[24] (in view: work.arduino(x)) on net j2_10 (in view: work.arduino(x)) because its enable is connected to 0.
@W: MO112 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":119:19:119:20|Deleting tristate instance each_bit\.23\.gpio_phys_47[23] (in view: work.arduino(x)) on net j2_9 (in view: work.arduino(x)) because its enable is connected to 0.
@W: MO112 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":119:19:119:20|Deleting tristate instance each_bit\.22\.gpio_phys_45[22] (in view: work.arduino(x)) on net j2_8 (in view: work.arduino(x)) because its enable is connected to 0.
@W: MO112 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":119:19:119:20|Deleting tristate instance each_bit\.21\.gpio_phys_43[21] (in view: work.arduino(x)) on net j2_7 (in view: work.arduino(x)) because its enable is connected to 0.
@W: MO112 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":119:19:119:20|Deleting tristate instance each_bit\.20\.gpio_phys_41[20] (in view: work.arduino(x)) on net j2_6 (in view: work.arduino(x)) because its enable is connected to 0.
@W: MO112 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":119:19:119:20|Deleting tristate instance each_bit\.19\.gpio_phys_39[19] (in view: work.arduino(x)) on net j2_5 (in view: work.arduino(x)) because its enable is connected to 0.
@W: MO112 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":119:19:119:20|Deleting tristate instance each_bit\.18\.gpio_phys_37[18] (in view: work.arduino(x)) on net j2_4 (in view: work.arduino(x)) because its enable is connected to 0.
@W: MO112 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":119:19:119:20|Deleting tristate instance each_bit\.17\.gpio_phys_35[17] (in view: work.arduino(x)) on net j2_3 (in view: work.arduino(x)) because its enable is connected to 0.
@W: MO112 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":119:19:119:20|Deleting tristate instance each_bit\.16\.gpio_phys_33[16] (in view: work.arduino(x)) on net j2_2 (in view: work.arduino(x)) because its enable is connected to 0.
@W: MO112 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":119:19:119:20|Deleting tristate instance each_bit\.15\.gpio_phys_31[15] (in view: work.arduino(x)) on net j1_23 (in view: work.arduino(x)) because its enable is connected to 0.
@W: MO112 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":119:19:119:20|Deleting tristate instance each_bit\.14\.gpio_phys_29[14] (in view: work.arduino(x)) on net j1_22 (in view: work.arduino(x)) because its enable is connected to 0.
@W: MO112 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":119:19:119:20|Deleting tristate instance each_bit\.13\.gpio_phys_27[13] (in view: work.arduino(x)) on net j1_21 (in view: work.arduino(x)) because its enable is connected to 0.
@W: MO112 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":119:19:119:20|Deleting tristate instance each_bit\.12\.gpio_phys_25[12] (in view: work.arduino(x)) on net j1_20 (in view: work.arduino(x)) because its enable is connected to 0.
@W: MO112 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":119:19:119:20|Deleting tristate instance each_bit\.11\.gpio_phys_23[11] (in view: work.arduino(x)) on net j1_19 (in view: work.arduino(x)) because its enable is connected to 0.
@W: MO112 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":119:19:119:20|Deleting tristate instance each_bit\.10\.gpio_phys_21[10] (in view: work.arduino(x)) on net j1_18 (in view: work.arduino(x)) because its enable is connected to 0.
@W: MO112 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":119:19:119:20|Deleting tristate instance each_bit\.9\.gpio_phys_19[9] (in view: work.arduino(x)) on net j1_17 (in view: work.arduino(x)) because its enable is connected to 0.
@W: MO112 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":119:19:119:20|Deleting tristate instance each_bit\.8\.gpio_phys_17[8] (in view: work.arduino(x)) on net j1_16 (in view: work.arduino(x)) because its enable is connected to 0.
@W: MO129 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\mul_dsp.vhd":53:1:53:2|Sequential instance f32c_soc_glue.pipeline.multiplier.R_mul_run is reduced to a combinational gate by constant propagation.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=9  set on top level netlist arduino

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 148MB)



Clock Summary
*****************

Start                        Requested      Requested     Clock        Clock                     Clock
Clock                        Frequency      Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                       2967.4 MHz     0.337         system       system_clkgroup           0    
pll|CLKOK_inferred_clock     4.1 MHz        242.492       inferred     Autoconstr_clkgroup_0     2167 
======================================================================================================

@W: MT529 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\tonegen.vhd":37:4:37:5|Found inferred clock pll|CLKOK_inferred_clock which controls 2167 sequential elements including tonegen_left.R_code[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 148MB)

@N: BN362 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\timer.vhd":586:6:586:7|Removing sequential instance R_ctrl_ext[11] (in view: work.timer(arch)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\timer.vhd":586:6:586:7|Removing sequential instance R_ctrl_ext[10] (in view: work.timer(arch)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 150MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 64MB peak: 150MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 14 01:06:41 2018

###########################################################]
Map & Optimize Report

# Sun Jan 14 01:06:42 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:33:02
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 147MB)

@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_5_tri31 (in view: work.gpio(arch)) on net un1_R_5_tri31 (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_5_tri30 (in view: work.gpio(arch)) on net un1_R_5_tri30 (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_5_tri29 (in view: work.gpio(arch)) on net un1_R_5_tri29 (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_5_tri28 (in view: work.gpio(arch)) on net un1_R_5_tri28 (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_5_tri27 (in view: work.gpio(arch)) on net un1_R_5_tri27 (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_5_tri26 (in view: work.gpio(arch)) on net un1_R_5_tri26 (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_5_tri25 (in view: work.gpio(arch)) on net un1_R_5_tri25 (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_5_tri24 (in view: work.gpio(arch)) on net un1_R_5_tri24 (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_5_tri23 (in view: work.gpio(arch)) on net un1_R_5_tri23 (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_5_tri22 (in view: work.gpio(arch)) on net un1_R_5_tri22 (in view: work.gpio(arch)) has its enable tied to GND.
@W: BN114 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\clkgen.vhd":66:1:66:7|Removing instance clkgen.G_pll_325\.DCS_325 (in view: work.arduino(x)) of black box view:work.DCS(syn_black_box) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\idecode_mi32.vhd":156:1:156:4|ROM mem_write_1 (in view: work.idecode_mi32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\idecode_mi32.vhd":156:1:156:4|ROM branch_cycle_1 (in view: work.idecode_mi32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\idecode_mi32.vhd":156:1:156:4|ROM mem_write_1 (in view: work.idecode_mi32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\idecode_mi32.vhd":156:1:156:4|Found ROM .delname. (in view: work.idecode_mi32(behavioral)) with 36 words by 1 bit.
@W: FA239 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\idecode_mi32.vhd":156:1:156:4|ROM branch_cycle_1 (in view: work.idecode_mi32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\idecode_mi32.vhd":156:1:156:4|Found ROM .delname. (in view: work.idecode_mi32(behavioral)) with 36 words by 1 bit.
@N: FX493 |Applying initial value "111111111" on instance f32c_soc_glue.G_sio\.0\.sio_instance.tx_ser[8:0].
@N: FX493 |Applying initial value "0000010111010011" on instance f32c_soc_glue.G_sio\.0\.sio_instance.R_baudrate[15:0].
@N: FX493 |Applying initial value "0110010001100111011000000" on instance f32c_soc_glue.G_sio\.0\.sio_instance.rx_break_tickcnt[24:0].

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 148MB)

@W: FX107 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|RAM f32c_soc_glue.bram.bram_3_1[7:0] (in view: work.arduino(x)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Found startup values on RAM instance f32c_soc_glue.bram.bram_3_1[7:0] (in view: work.arduino(x)).
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_00 = 256'h00000020000041201001070A3060010063004010080020441200401000A002682004220463300000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_01 = 256'h00201002000002104000020000002116603064120422004012040210440204012140010700104010.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_02 = 256'h07000002231001310000000010020104001042010423800238140420442204000040A00201302000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_03 = 256'h00000000000000000000000000000000000000000041B060330400A0608002680000100000105401.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_04 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_05 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_06 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_07 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_08 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_09 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_0A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_0B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_0C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_0D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_0E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_0F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_10 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_11 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_12 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_13 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_14 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_15 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_16 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_17 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_18 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_19 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_1A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_1B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_1C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_1D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_1E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_1F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_20 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_21 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_22 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_23 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_24 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_25 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_26 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_27 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_28 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_29 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_2A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_2B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_2C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_2D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_2E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_2F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_30 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_31 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_32 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_33 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_34 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_35 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_36 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_37 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_38 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_39 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_3A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_3B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_3C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_3D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_3E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_3F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_00 = 256'h1008008080008440800300008110010660008030000440884510805000000800500844098CC00000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_01 = 256'h00A0400A08000840900002083020441881C1900F088400807809044108840803D010040200410000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_02 = 256'h0200802A510003300008010070060309007086031E61000210000040884408000090000200006080.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_03 = 256'h00000000000000000000000000000000008000300084C080CC090010200002600000000100008005.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_04 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_05 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_06 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_07 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_08 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_09 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_0A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_0B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_0C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_0D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_0E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_0F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_10 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_11 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_12 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_13 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_14 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_15 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_16 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_17 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_18 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_19 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_1A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_1B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_1C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_1D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_1E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_1F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_20 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_21 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_22 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_23 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_24 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_25 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_26 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_27 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_28 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_29 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_2A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_2B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_2C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_2D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_2E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_2F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_30 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_31 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_32 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_33 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_34 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_35 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_36 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_37 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_38 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_39 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_3A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_3B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_3C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_3D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_3E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_3F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX702 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Found startup values on RAM instance f32c_soc_glue.bram.bram_3_1[7:0]
@W: FX107 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|RAM f32c_soc_glue.bram.bram_2_1[7:0] (in view: work.arduino(x)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Found startup values on RAM instance f32c_soc_glue.bram.bram_2_1[7:0] (in view: work.arduino(x)).
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_00 = 256'h0000012000002880C002120081000204640000240006000066002020E0001D404002000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_01 = 256'h080A6004001C8A6140400400A0004408000008820AC6810829100841000000023000040400410090.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_02 = 256'h1800019CEA00021020600C000000000008000002020F0018A0000000000000000180C004C8604C04.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_03 = 256'h00000000000000000000000000000000000000A60084400C00080BC1C8001441810040000040800E.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_04 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_05 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_06 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_07 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_08 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_09 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_0A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_0B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_0C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_0D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_0E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_0F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_10 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_11 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_12 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_13 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_14 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_15 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_16 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_17 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_18 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_19 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_1A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_1B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_1C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_1D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_1E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_1F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_20 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_21 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_22 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_23 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_24 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_25 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_26 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_27 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_28 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_29 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_2A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_2B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_2C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_2D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_2E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_2F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_30 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_31 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_32 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_33 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_34 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_35 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_36 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_37 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_38 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_39 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_3A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_3B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_3C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_3D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_3E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_3F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_00 = 256'h0000012C00012F9028001284408000132920800C0401706A03012001263000E53010FE1B8BA00000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_01 = 256'h00035000000449E0A0200000500020004450920413A39092090802004E030A409080000520004080.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_02 = 256'h1FC00060FE1A009106000000A012080400C1F60012E8F000ED0A42C174980E0000C02000E0400000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_03 = 256'h000000000000000000000000000000000000005000400048540408F0A6F001A95088600A05005A00.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_04 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_05 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_06 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_07 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_08 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_09 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_0A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_0B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_0C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_0D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_0E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_0F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_10 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_11 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_12 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_13 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_14 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_15 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_16 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_17 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_18 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_19 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_1A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_1B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_1C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_1D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_1E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_1F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_20 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_21 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_22 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_23 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_24 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_25 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_26 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_27 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_28 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_29 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_2A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_2B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_2C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_2D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_2E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_2F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_30 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_31 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_32 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_33 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_34 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_35 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_36 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_37 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_38 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_39 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_3A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_3B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_3C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_3D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_3E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_3F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX702 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Found startup values on RAM instance f32c_soc_glue.bram.bram_2_1[7:0]
@W: FX107 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|RAM f32c_soc_glue.bram.bram_1_1[7:0] (in view: work.arduino(x)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Found startup values on RAM instance f32c_soc_glue.bram.bram_1_1[7:0] (in view: work.arduino(x)).
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_00 = 256'h000000040103E0F01E0F01EF0000000800C0040C080001E0F601E00082F01E0F0180000002302640.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_01 = 256'h060C001E1006200000200020E01EFF010E11E0001E0011E2001E0F00000F008001E00F01E1F018F1.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_02 = 256'h01E0003EF01E0F01E230040000001000020000000000F01E0F1E4400000000413000001E8F01E404.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_03 = 256'h00000000000000000000000000000000000000E01FEF011C1F0002000EF01E0FC044F20C02F1FE0F.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_04 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_05 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_06 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_07 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_08 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_09 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_0A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_0B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_0C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_0D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_0E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_0F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_10 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_11 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_12 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_13 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_14 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_15 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_16 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_17 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_18 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_19 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_1A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_1B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_1C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_1D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_1E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_1F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_20 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_21 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_22 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_23 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_24 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_25 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_26 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_27 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_28 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_29 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_2A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_2B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_2C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_2D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_2E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_2F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_30 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_31 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_32 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_33 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_34 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_35 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_36 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_37 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_38 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_39 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_3A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_3B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_3C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_3D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_3E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_3F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_00 = 256'h000000040801E0F0160F016F0000001000C00008100001E0FC01E00114B01E0BA100000100300000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_01 = 256'h0008001E00100000008000008010FF00080000001E0001E0001E0F00000F012001600F0160F010F0.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_02 = 256'h0160011EF0160F017400000000000000080000000000B01E0B1FC800000000080000001F0F01F000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_03 = 256'h000000000000000000000000000000000000008011EF00100000000000B01E0B001EF01C0AF1F60F.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_04 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_05 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_06 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_07 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_08 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_09 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_0A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_0B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_0C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_0D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_0E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_0F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_10 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_11 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_12 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_13 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_14 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_15 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_16 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_17 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_18 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_19 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_1A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_1B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_1C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_1D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_1E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_1F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_20 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_21 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_22 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_23 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_24 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_25 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_26 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_27 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_28 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_29 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_2A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_2B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_2C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_2D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_2E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_2F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_30 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_31 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_32 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_33 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_34 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_35 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_36 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_37 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_38 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_39 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_3A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_3B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_3C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_3D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_3E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_3F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX702 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Found startup values on RAM instance f32c_soc_glue.bram.bram_1_1[7:0]
@W: FX107 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|RAM f32c_soc_glue.bram.bram_0_1[7:0] (in view: work.arduino(x)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Found startup values on RAM instance f32c_soc_glue.bram.bram_0_1[7:0] (in view: work.arduino(x)).
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_00 = 256'h020800002205E0F0200E0001F0040005EFC1E402000101FEF301E00040001E000040500003604420.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_01 = 256'h04020014210440000E2000412004FF00020000001E202184041CAD00C01F1E0000020F0002D044C2.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_02 = 256'h0000905EFF000F00002905203004210182300000122F001E0002008112BA12422002001249012412.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_03 = 256'h000000000000000000000000000000000090002005EF000400018201E4001E002058C20160D1E00F.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_04 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_05 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_06 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_07 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_08 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_09 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_0A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_0B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_0C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_0D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_0E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_0F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_10 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_11 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_12 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_13 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_14 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_15 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_16 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_17 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_18 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_19 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_1A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_1B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_1C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_1D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_1E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_1F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_20 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_21 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_22 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_23 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_24 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_25 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_26 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_27 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_28 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_29 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_2A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_2B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_2C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_2D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_2E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_2F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_30 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_31 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_32 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_33 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_34 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_35 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_36 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_37 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_38 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_39 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_3A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_3B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_3C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_3D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_3E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_3F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_00 = 256'h1A0C00A6D103E561000C022001FA0315EF31E224000B21FE321BE040A6001A81D03A33020ED02210.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_01 = 256'h024A60041D022650B010102D1102CE00040008D312A1512A3101603024FF1E05401A0D08218002A1.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_02 = 256'h0820502EFF000D10201502A0501A1F08C1D09E07022F00141100401002100021103A000B471122D1.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_03 = 256'h0000000000000000000000000000000000501018038E000800032101E2001A215024B107C001E00D.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_04 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_05 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_06 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_07 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_08 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_09 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_0A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_0B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_0C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_0D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_0E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_0F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_10 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_11 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_12 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_13 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_14 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_15 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_16 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_17 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_18 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_19 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_1A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_1B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_1C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_1D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_1E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_1F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_20 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_21 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_22 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_23 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_24 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_25 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_26 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_27 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_28 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_29 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_2A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_2B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_2C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_2D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_2E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_2F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_30 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_31 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_32 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_33 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_34 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_35 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_36 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_37 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_38 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_39 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_3A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_3B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_3C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_3D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_3E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_3F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX702 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Found startup values on RAM instance f32c_soc_glue.bram.bram_0_1[7:0]
@W: FX107 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\bptrace.vhd":47:11:47:17|RAM G_bp_scoretable\.bptrace.bptrace[1:0] (in view: work.pipeline(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":407:1:407:2|Removing sequential instance f32c_soc_glue.pipeline.IF_ID_PC_next[16:2] because it is equivalent to instance f32c_soc_glue.pipeline.IF_ID_PC[16:2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":407:1:407:2|Removing instance f32c_soc_glue.pipeline.IF_ID_bpredict_index[0] because it is equivalent to instance f32c_soc_glue.pipeline.IF_ID_EPC[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":407:1:407:2|Removing instance f32c_soc_glue.pipeline.IF_ID_bpredict_index[1] because it is equivalent to instance f32c_soc_glue.pipeline.IF_ID_EPC[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":407:1:407:2|Removing instance f32c_soc_glue.pipeline.IF_ID_bpredict_index[2] because it is equivalent to instance f32c_soc_glue.pipeline.IF_ID_EPC[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":407:1:407:2|Removing instance f32c_soc_glue.pipeline.IF_ID_bpredict_index[3] because it is equivalent to instance f32c_soc_glue.pipeline.IF_ID_EPC[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":407:1:407:2|Removing instance f32c_soc_glue.pipeline.IF_ID_bpredict_index[4] because it is equivalent to instance f32c_soc_glue.pipeline.IF_ID_EPC[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":407:1:407:2|Removing instance f32c_soc_glue.pipeline.IF_ID_bpredict_index[5] because it is equivalent to instance f32c_soc_glue.pipeline.IF_ID_EPC[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":407:1:407:2|Removing instance f32c_soc_glue.pipeline.IF_ID_bpredict_index[6] because it is equivalent to instance f32c_soc_glue.pipeline.IF_ID_EPC[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1449:1:1449:2|Found counter in view:work.pipeline(behavioral) instance R_cop0_count[31:0] 
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1006:1:1006:2|Removing sequential instance f32c_soc_glue.pipeline.R_cop0_intr[6] because it is equivalent to instance f32c_soc_glue.pipeline.R_cop0_intr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1006:1:1006:2|Sequential instance f32c_soc_glue.pipeline.R_cop0_intr[2] is reduced to a combinational gate by constant propagation.
@N: MF179 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":961:16:961:40|Found 32 by 32 bit equality operator ('==') EX_equal (in view: work.pipeline(behavioral))
@N: MF179 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":575:22:575:58|Found 5 by 5 bit equality operator ('==') un4_id_reg2_eff_data (in view: work.pipeline(behavioral))
@N: MF179 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":585:33:585:68|Found 5 by 5 bit equality operator ('==') id_load_align_hazard (in view: work.pipeline(behavioral))
@N: MF179 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":586:30:586:65|Found 5 by 5 bit equality operator ('==') un4_id_load_align_hazard (in view: work.pipeline(behavioral))
@N: MF179 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":589:7:589:41|Found 5 by 5 bit equality operator ('==') un3_id_jump_register_hazard (in view: work.pipeline(behavioral))
@N: MF179 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":600:6:600:41|Found 5 by 5 bit equality operator ('==') G_ID_forwarding\.un26_id_running (in view: work.pipeline(behavioral))
@N: MF179 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1196:5:1196:33|Found 32 by 32 bit equality operator ('==') un8_c_exceptions (in view: work.pipeline(behavioral))
@N: MF179 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":570:22:570:58|Found 5 by 5 bit equality operator ('==') un4_id_reg1_eff_data (in view: work.pipeline(behavioral))
@N: BN362 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":407:1:407:2|Removing sequential instance IF_ID_incomplete_branch (in view: work.pipeline(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":649:1:649:2|Removing sequential instance ID_EX_alt_sel[2] (in view: work.pipeline(behavioral)) because it does not drive other instances.
@N: MO231 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\sio.vhd":140:1:140:2|Found counter in view:work.sio(behavioral) instance tx_tickcnt[3:0] 
@N: BN362 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\timer.vhd":586:6:586:7|Removing sequential instance R_ctrl_ext[11] (in view: work.timer(arch)) because it does not drive other instances.
@N: BN362 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\timer.vhd":586:6:586:7|Removing sequential instance R_ctrl_ext[10] (in view: work.timer(arch)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 156MB peak: 156MB)

@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":649:1:649:2|Removing instance f32c_soc_glue.pipeline.ID_EX_shift_amount[3] because it is equivalent to instance f32c_soc_glue.pipeline.ID_EX_seb_seh_select. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 174MB peak: 175MB)

@N: BN362 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":131:8:131:9|Removing sequential instance f32c_soc_glue.G_gpio\.0\.gpio_inst.each_bit\.0\.R_edge_sync_shift_31[1] (in view: work.arduino(x)) because it does not drive other instances.
@N: BN362 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":131:8:131:9|Removing sequential instance f32c_soc_glue.G_gpio\.0\.gpio_inst.each_bit\.0\.R_edge_sync_shift_31[0] (in view: work.arduino(x)) because it does not drive other instances.
@N: BN362 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":131:8:131:9|Removing sequential instance f32c_soc_glue.G_gpio\.0\.gpio_inst.each_bit\.0\.R_edge_sync_shift_30[1] (in view: work.arduino(x)) because it does not drive other instances.
@N: BN362 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":131:8:131:9|Removing sequential instance f32c_soc_glue.G_gpio\.0\.gpio_inst.each_bit\.0\.R_edge_sync_shift_30[0] (in view: work.arduino(x)) because it does not drive other instances.
@N: BN362 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":131:8:131:9|Removing sequential instance f32c_soc_glue.G_gpio\.0\.gpio_inst.each_bit\.0\.R_edge_sync_shift_29[1] (in view: work.arduino(x)) because it does not drive other instances.
@N: BN362 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":131:8:131:9|Removing sequential instance f32c_soc_glue.G_gpio\.0\.gpio_inst.each_bit\.0\.R_edge_sync_shift_29[0] (in view: work.arduino(x)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 169MB peak: 176MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 176MB peak: 209MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 178MB peak: 209MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 197MB peak: 209MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 195MB peak: 209MB)


Finished preparing to map (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:24s; Memory used current: 196MB peak: 209MB)


Finished technology mapping (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:26s; Memory used current: 218MB peak: 261MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:26s		    -3.65ns		2392 /      1706
   2		0h:00m:26s		    -3.65ns		2379 /      1706
   3		0h:00m:27s		    -3.16ns		2377 /      1706
   4		0h:00m:27s		    -3.49ns		2379 /      1706
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1006:1:1006:2|Replicating instance f32c_soc_glue.pipeline.EX_MEM_logic_cycle (in view: work.arduino(x)) with 81 loads 3 times to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1006:1:1006:2|Replicating instance f32c_soc_glue.pipeline.EX_MEM_addsub_data[0] (in view: work.arduino(x)) with 4 loads 1 time to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1311:1:1311:2|Replicating instance f32c_soc_glue.pipeline.MEM_WB_mem_cycle (in view: work.arduino(x)) with 65 loads 3 times to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":649:1:649:2|Replicating instance f32c_soc_glue.pipeline.ID_EX_fwd_ex_reg1 (in view: work.arduino(x)) with 36 loads 2 times to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":649:1:649:2|Replicating instance f32c_soc_glue.pipeline.ID_EX_fwd_mem_reg1 (in view: work.arduino(x)) with 32 loads 3 times to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1006:1:1006:2|Replicating instance f32c_soc_glue.pipeline.EX_MEM_addsub_data[4] (in view: work.arduino(x)) with 108 loads 3 times to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1006:1:1006:2|Replicating instance f32c_soc_glue.pipeline.EX_MEM_addsub_data[2] (in view: work.arduino(x)) with 65 loads 2 times to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1006:1:1006:2|Replicating instance f32c_soc_glue.pipeline.EX_MEM_addsub_data[5] (in view: work.arduino(x)) with 35 loads 2 times to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1006:1:1006:2|Replicating instance f32c_soc_glue.pipeline.EX_MEM_addsub_data[3] (in view: work.arduino(x)) with 111 loads 3 times to improve timing.
Timing driven replication report
Added 22 Registers via timing driven replication
Added 8 LUTs via timing driven replication

   5		0h:00m:29s		    -3.40ns		2387 /      1728
   6		0h:00m:29s		    -2.85ns		2390 /      1728
   7		0h:00m:29s		    -2.98ns		2390 /      1728
   8		0h:00m:29s		    -3.32ns		2390 /      1728
   9		0h:00m:29s		    -2.90ns		2391 /      1728
  10		0h:00m:29s		    -3.24ns		2390 /      1728
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1006:1:1006:2|Replicating instance f32c_soc_glue.pipeline.EX_MEM_addsub_data[9] (in view: work.arduino(x)) with 16 loads 1 time to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1006:1:1006:2|Replicating instance f32c_soc_glue.pipeline.EX_MEM_logic_cycle_rep1 (in view: work.arduino(x)) with 17 loads 2 times to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1006:1:1006:2|Replicating instance f32c_soc_glue.pipeline.EX_MEM_addsub_data[10] (in view: work.arduino(x)) with 15 loads 1 time to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":649:1:649:2|Replicating instance f32c_soc_glue.pipeline.ID_EX_fwd_ex_reg2 (in view: work.arduino(x)) with 37 loads 3 times to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":649:1:649:2|Replicating instance f32c_soc_glue.pipeline.ID_EX_fwd_mem_reg2 (in view: work.arduino(x)) with 32 loads 3 times to improve timing.
Added 10 Registers via timing driven replication
Added 8 LUTs via timing driven replication

@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\timer.vhd":339:4:339:5|Replicating instance f32c_soc_glue.G_timer\.timer.R_counter[10] (in view: work.arduino(x)) with 12 loads 1 time to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\timer.vhd":339:4:339:5|Replicating instance f32c_soc_glue.G_timer\.timer.R_counter[12] (in view: work.arduino(x)) with 12 loads 1 time to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\timer.vhd":339:4:339:5|Replicating instance f32c_soc_glue.G_timer\.timer.R_counter[11] (in view: work.arduino(x)) with 12 loads 1 time to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\timer.vhd":339:4:339:5|Replicating instance f32c_soc_glue.G_timer\.timer.R_counter[14] (in view: work.arduino(x)) with 12 loads 1 time to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\timer.vhd":339:4:339:5|Replicating instance f32c_soc_glue.G_timer\.timer.R_counter[13] (in view: work.arduino(x)) with 12 loads 1 time to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":649:1:649:2|Replicating instance f32c_soc_glue.pipeline.ID_EX_read_alt (in view: work.arduino(x)) with 13 loads 1 time to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":649:1:649:2|Replicating instance f32c_soc_glue.pipeline.ID_EX_alt_sel[1] (in view: work.arduino(x)) with 20 loads 1 time to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1006:1:1006:2|Replicating instance f32c_soc_glue.pipeline.EX_MEM_take_branch (in view: work.arduino(x)) with 33 loads 3 times to improve timing.
Added 10 Registers via timing driven replication
Added 7 LUTs via timing driven replication

  11		0h:00m:31s		    -2.60ns		2409 /      1748
  12		0h:00m:31s		    -2.40ns		2413 /      1748
  13		0h:00m:31s		    -2.72ns		2415 /      1748
  14		0h:00m:31s		    -2.59ns		2418 /      1748
  15		0h:00m:31s		    -2.93ns		2417 /      1748
  16		0h:00m:31s		    -2.38ns		2419 /      1748
  17		0h:00m:31s		    -2.59ns		2419 /      1748
  18		0h:00m:31s		    -2.93ns		2418 /      1748
  19		0h:00m:32s		    -2.38ns		2418 /      1748

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 219MB peak: 261MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FO126 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\reg1w2r.vhd":52:15:52:16|Generating RAM f32c_soc_glue.pipeline.regfile.r2[31:0]
@N: FO126 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\reg1w2r.vhd":52:11:52:12|Generating RAM f32c_soc_glue.pipeline.regfile.r1[31:0]
@N: FO126 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\timer.vhd":77:14:77:17|Generating RAM f32c_soc_glue.G_timer\.timer.rtmp[0:7]
@N: FO126 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\timer.vhd":77:14:77:17|Generating RAM f32c_soc_glue.G_timer\.timer.rtmp_1[0:3]

Finished restoring hierarchy (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:34s; Memory used current: 220MB peak: 261MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1801 clock pin(s) of sequential element(s)
0 instances converted, 1801 sequential instances remain driven by gated/generated clocks

==================================================================================================================== Gated/Generated Clocks ====================================================================================================================
Clock Tree ID     Driving Element                            Drive Element Type     Fanout     Sample Instance                    Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clkgen.G_pll_325.PLL.PLL_325.PLLInst_0     EPLLD1                 1801       f32c_soc_glue.R_simple_out[31]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:34s; Memory used current: 171MB peak: 261MB)

Writing Analyst data base D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\impl1\synwork\arduino_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:35s; Memory used current: 211MB peak: 261MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\impl1\arduino_impl1.edi
L-2016.09L
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:36s; Memory used current: 216MB peak: 261MB)


Start final timing analysis (Real Time elapsed 0h:00m:38s; CPU Time elapsed 0h:00m:36s; Memory used current: 211MB peak: 261MB)

@W: MT246 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\pll_xp2_25m.vhd":84:4:84:12|Blackbox EPLLD1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock pll|CLKOK_inferred_clock with period 9.21ns. Please declare a user-defined clock on object "n:clkgen.G_pll_325\.PLL.CLKOK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jan 14 01:07:20 2018
#


Top view:               arduino
Requested Frequency:    108.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.166

                             Requested      Estimated      Requested     Estimated                Clock        Clock                
Starting Clock               Frequency      Frequency      Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------------------
pll|CLKOK_inferred_clock     108.6 MHz      86.6 MHz       9.209         11.542        -1.166     inferred     Autoconstr_clkgroup_0
System                       1331.7 MHz     1132.0 MHz     0.751         0.883         -0.133     system       system_clkgroup      
====================================================================================================================================





Clock Relationships
*******************

Clocks                                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------
Starting                  Ending                    |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------
System                    System                    |  0.751       -0.133  |  No paths    -      |  No paths    -       |  No paths    -     
System                    pll|CLKOK_inferred_clock  |  9.209       7.421   |  No paths    -      |  9.209       9.098   |  No paths    -     
pll|CLKOK_inferred_clock  System                    |  9.209       3.710   |  No paths    -      |  No paths    -       |  No paths    -     
pll|CLKOK_inferred_clock  pll|CLKOK_inferred_clock  |  9.209       -0.671  |  No paths    -      |  4.604       -0.758  |  4.605       -1.166
=============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: pll|CLKOK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                                               Arrival           
Instance                                     Reference                    Type       Pin      Net                   Time        Slack 
                                             Clock                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------
f32c_soc_glue.bram.bram_3_1_bram_3_1_0_0     pll|CLKOK_inferred_clock     DP16KB     DOB0     bram_d_to_cpu[24]     4.490       -1.166
f32c_soc_glue.bram.bram_3_1_bram_3_1_0_0     pll|CLKOK_inferred_clock     DP16KB     DOB1     bram_d_to_cpu[25]     4.490       -1.166
f32c_soc_glue.bram.bram_3_1_bram_3_1_0_0     pll|CLKOK_inferred_clock     DP16KB     DOB2     bram_d_to_cpu[26]     4.490       -1.166
f32c_soc_glue.bram.bram_3_1_bram_3_1_0_0     pll|CLKOK_inferred_clock     DP16KB     DOB3     bram_d_to_cpu[27]     4.490       -1.166
f32c_soc_glue.bram.bram_3_1_bram_3_1_0_1     pll|CLKOK_inferred_clock     DP16KB     DOB0     bram_d_to_cpu[28]     4.490       -1.166
f32c_soc_glue.bram.bram_3_1_bram_3_1_0_1     pll|CLKOK_inferred_clock     DP16KB     DOB1     bram_d_to_cpu[29]     4.490       -1.166
f32c_soc_glue.bram.bram_3_1_bram_3_1_0_1     pll|CLKOK_inferred_clock     DP16KB     DOB2     bram_d_to_cpu[30]     4.490       -1.166
f32c_soc_glue.bram.bram_3_1_bram_3_1_0_1     pll|CLKOK_inferred_clock     DP16KB     DOB3     bram_d_to_cpu[31]     4.490       -1.166
f32c_soc_glue.bram.bram_0_1_bram_0_1_0_0     pll|CLKOK_inferred_clock     DP16KB     DOB3     bram_d_to_cpu[3]      4.490       -0.890
f32c_soc_glue.bram.bram_0_1_bram_0_1_0_1     pll|CLKOK_inferred_clock     DP16KB     DOB0     bram_d_to_cpu[4]      4.490       -0.890
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                Required           
Instance                                       Reference                    Type        Pin     Net                    Time         Slack 
                                               Clock                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------
f32c_soc_glue.pipeline.MEM_WB_mem_data[24]     pll|CLKOK_inferred_clock     FD1S3AX     D       final_to_cpu_d[24]     3.869        -1.166
f32c_soc_glue.pipeline.MEM_WB_mem_data[25]     pll|CLKOK_inferred_clock     FD1S3AX     D       final_to_cpu_d[25]     3.869        -1.166
f32c_soc_glue.pipeline.MEM_WB_mem_data[26]     pll|CLKOK_inferred_clock     FD1S3AX     D       final_to_cpu_d[26]     3.869        -1.166
f32c_soc_glue.pipeline.MEM_WB_mem_data[27]     pll|CLKOK_inferred_clock     FD1S3AX     D       final_to_cpu_d[27]     3.869        -1.166
f32c_soc_glue.pipeline.MEM_WB_mem_data[28]     pll|CLKOK_inferred_clock     FD1S3AX     D       final_to_cpu_d[28]     3.869        -1.166
f32c_soc_glue.pipeline.MEM_WB_mem_data[29]     pll|CLKOK_inferred_clock     FD1S3AX     D       final_to_cpu_d[29]     3.869        -1.166
f32c_soc_glue.pipeline.MEM_WB_mem_data[30]     pll|CLKOK_inferred_clock     FD1S3AX     D       final_to_cpu_d[30]     3.869        -1.166
f32c_soc_glue.pipeline.MEM_WB_mem_data[31]     pll|CLKOK_inferred_clock     FD1S3AX     D       final_to_cpu_d[31]     3.869        -1.166
f32c_soc_glue.pipeline.MEM_WB_mem_data[3]      pll|CLKOK_inferred_clock     FD1S3AX     D       final_to_cpu_d[3]      4.494        -0.890
f32c_soc_glue.pipeline.MEM_WB_mem_data[4]      pll|CLKOK_inferred_clock     FD1S3AX     D       final_to_cpu_d[4]      4.494        -0.890
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.605
    - Setup time:                            0.736
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.869

    - Propagation time:                      5.035
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.166

    Number of logic level(s):                1
    Starting point:                          f32c_soc_glue.bram.bram_3_1_bram_3_1_0_0 / DOB0
    Ending point:                            f32c_soc_glue.pipeline.MEM_WB_mem_data[24] / D
    The start point is clocked by            pll|CLKOK_inferred_clock [falling] on pin CLKB
    The end   point is clocked by            pll|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
f32c_soc_glue.bram.bram_3_1_bram_3_1_0_0           DP16KB       DOB0     Out     4.490     4.490       -         
bram_d_to_cpu[24]                                  Net          -        -       -         -           1         
f32c_soc_glue.pipeline.MEM_WB_mem_data_RNO[24]     ORCALUT4     B        In      0.000     4.490       -         
f32c_soc_glue.pipeline.MEM_WB_mem_data_RNO[24]     ORCALUT4     Z        Out     0.545     5.035       -         
final_to_cpu_d[24]                                 Net          -        -       -         -           1         
f32c_soc_glue.pipeline.MEM_WB_mem_data[24]         FD1S3AX      D        In      0.000     5.035       -         
=================================================================================================================


Path information for path number 2: 
      Requested Period:                      4.605
    - Setup time:                            0.736
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.869

    - Propagation time:                      5.035
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.166

    Number of logic level(s):                1
    Starting point:                          f32c_soc_glue.bram.bram_3_1_bram_3_1_0_0 / DOB1
    Ending point:                            f32c_soc_glue.pipeline.MEM_WB_mem_data[25] / D
    The start point is clocked by            pll|CLKOK_inferred_clock [falling] on pin CLKB
    The end   point is clocked by            pll|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
f32c_soc_glue.bram.bram_3_1_bram_3_1_0_0           DP16KB       DOB1     Out     4.490     4.490       -         
bram_d_to_cpu[25]                                  Net          -        -       -         -           1         
f32c_soc_glue.pipeline.MEM_WB_mem_data_RNO[25]     ORCALUT4     B        In      0.000     4.490       -         
f32c_soc_glue.pipeline.MEM_WB_mem_data_RNO[25]     ORCALUT4     Z        Out     0.545     5.035       -         
final_to_cpu_d[25]                                 Net          -        -       -         -           1         
f32c_soc_glue.pipeline.MEM_WB_mem_data[25]         FD1S3AX      D        In      0.000     5.035       -         
=================================================================================================================


Path information for path number 3: 
      Requested Period:                      4.605
    - Setup time:                            0.736
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.869

    - Propagation time:                      5.035
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.166

    Number of logic level(s):                1
    Starting point:                          f32c_soc_glue.bram.bram_3_1_bram_3_1_0_0 / DOB2
    Ending point:                            f32c_soc_glue.pipeline.MEM_WB_mem_data[26] / D
    The start point is clocked by            pll|CLKOK_inferred_clock [falling] on pin CLKB
    The end   point is clocked by            pll|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
f32c_soc_glue.bram.bram_3_1_bram_3_1_0_0           DP16KB       DOB2     Out     4.490     4.490       -         
bram_d_to_cpu[26]                                  Net          -        -       -         -           1         
f32c_soc_glue.pipeline.MEM_WB_mem_data_RNO[26]     ORCALUT4     B        In      0.000     4.490       -         
f32c_soc_glue.pipeline.MEM_WB_mem_data_RNO[26]     ORCALUT4     Z        Out     0.545     5.035       -         
final_to_cpu_d[26]                                 Net          -        -       -         -           1         
f32c_soc_glue.pipeline.MEM_WB_mem_data[26]         FD1S3AX      D        In      0.000     5.035       -         
=================================================================================================================


Path information for path number 4: 
      Requested Period:                      4.605
    - Setup time:                            0.736
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.869

    - Propagation time:                      5.035
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.166

    Number of logic level(s):                1
    Starting point:                          f32c_soc_glue.bram.bram_3_1_bram_3_1_0_0 / DOB3
    Ending point:                            f32c_soc_glue.pipeline.MEM_WB_mem_data[27] / D
    The start point is clocked by            pll|CLKOK_inferred_clock [falling] on pin CLKB
    The end   point is clocked by            pll|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
f32c_soc_glue.bram.bram_3_1_bram_3_1_0_0           DP16KB       DOB3     Out     4.490     4.490       -         
bram_d_to_cpu[27]                                  Net          -        -       -         -           1         
f32c_soc_glue.pipeline.MEM_WB_mem_data_RNO[27]     ORCALUT4     B        In      0.000     4.490       -         
f32c_soc_glue.pipeline.MEM_WB_mem_data_RNO[27]     ORCALUT4     Z        Out     0.545     5.035       -         
final_to_cpu_d[27]                                 Net          -        -       -         -           1         
f32c_soc_glue.pipeline.MEM_WB_mem_data[27]         FD1S3AX      D        In      0.000     5.035       -         
=================================================================================================================


Path information for path number 5: 
      Requested Period:                      4.605
    - Setup time:                            0.736
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.869

    - Propagation time:                      5.035
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.166

    Number of logic level(s):                1
    Starting point:                          f32c_soc_glue.bram.bram_3_1_bram_3_1_0_1 / DOB0
    Ending point:                            f32c_soc_glue.pipeline.MEM_WB_mem_data[28] / D
    The start point is clocked by            pll|CLKOK_inferred_clock [falling] on pin CLKB
    The end   point is clocked by            pll|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
f32c_soc_glue.bram.bram_3_1_bram_3_1_0_1           DP16KB       DOB0     Out     4.490     4.490       -         
bram_d_to_cpu[28]                                  Net          -        -       -         -           1         
f32c_soc_glue.pipeline.MEM_WB_mem_data_RNO[28]     ORCALUT4     B        In      0.000     4.490       -         
f32c_soc_glue.pipeline.MEM_WB_mem_data_RNO[28]     ORCALUT4     Z        Out     0.545     5.035       -         
final_to_cpu_d[28]                                 Net          -        -       -         -           1         
f32c_soc_glue.pipeline.MEM_WB_mem_data[28]         FD1S3AX      D        In      0.000     5.035       -         
=================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                                Arrival           
Instance                                     Reference     Type           Pin          Net           Time        Slack 
                                             Clock                                                                     
-----------------------------------------------------------------------------------------------------------------------
clkgen.G_pll_325\.PLL.PLL_325\.PLLInst_0     System        EPLLD1         LOCK         pll_lock      0.000       -0.133
clkgen.G_pll_325\.PLL.PLL_325\.PLLInst_0     System        EPLLD1         CLKINTFB     CLKFB_t       0.000       0.751 
tonegen_left.mul64[63:3]                     System        MULT36X36B     P48          mul64[51]     0.000       7.421 
tonegen_right.mul64[63:3]                    System        MULT36X36B     P48          mul64[51]     0.000       7.421 
tonegen_left.mul64[63:3]                     System        MULT36X36B     P29          mul64[32]     0.000       7.928 
tonegen_right.mul64[63:3]                    System        MULT36X36B     P29          mul64[32]     0.000       7.928 
tonegen_right.mul64[63:3]                    System        MULT36X36B     P30          mul64[33]     0.000       7.928 
tonegen_left.mul64[63:3]                     System        MULT36X36B     P30          mul64[33]     0.000       7.928 
tonegen_right.mul64[63:3]                    System        MULT36X36B     P31          mul64[34]     0.000       7.928 
tonegen_left.mul64[63:3]                     System        MULT36X36B     P31          mul64[34]     0.000       7.928 
=======================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                        Required           
Instance                                     Reference     Type        Pin       Net         Time         Slack 
                                             Clock                                                              
----------------------------------------------------------------------------------------------------------------
clkgen.gsr_inst                              System        GSR         GSR       resl        0.751        -0.133
clkgen.G_pll_325\.PLL.PLL_325\.PLLInst_0     System        EPLLD1      CLKFB     CLKFB_t     0.751        0.751 
tonegen_left.R_tone_incr_new[19]             System        FD1S3JX     PD        fb          8.849        7.421 
tonegen_right.R_tone_incr_new[19]            System        FD1S3JX     PD        fb          8.849        7.421 
tonegen_left.R_tone_incr_new[0]              System        FD1P3IX     D         N_37        8.473        7.928 
tonegen_right.R_tone_incr_new[0]             System        FD1P3IX     D         N_37        8.473        7.928 
tonegen_left.R_tone_incr_new[1]              System        FD1P3IX     D         N_38        8.473        7.928 
tonegen_right.R_tone_incr_new[1]             System        FD1P3IX     D         N_38        8.473        7.928 
tonegen_left.R_tone_incr_new[2]              System        FD1P3IX     D         N_39        8.473        7.928 
tonegen_right.R_tone_incr_new[2]             System        FD1P3IX     D         N_39        8.473        7.928 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.751
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         0.751

    - Propagation time:                      0.883
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.132

    Number of logic level(s):                1
    Starting point:                          clkgen.G_pll_325\.PLL.PLL_325\.PLLInst_0 / LOCK
    Ending point:                            clkgen.gsr_inst / GSR
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
clkgen.G_pll_325\.PLL.PLL_325\.PLLInst_0     EPLLD1       LOCK     Out     0.000     0.000       -         
pll_lock                                     Net          -        -       -         -           1         
clkgen.resl                                  ORCALUT4     A        In      0.000     0.000       -         
clkgen.resl                                  ORCALUT4     Z        Out     0.883     0.883       -         
resl                                         Net          -        -       -         -           1         
clkgen.gsr_inst                              GSR          GSR      In      0.000     0.883       -         
===========================================================================================================


Path information for path number 2: 
      Requested Period:                      0.751
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         0.751

    - Propagation time:                      0.000
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.751

    Number of logic level(s):                0
    Starting point:                          clkgen.G_pll_325\.PLL.PLL_325\.PLLInst_0 / CLKINTFB
    Ending point:                            clkgen.G_pll_325\.PLL.PLL_325\.PLLInst_0 / CLKFB
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                          Pin          Pin               Arrival     No. of    
Name                                         Type       Name         Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
clkgen.G_pll_325\.PLL.PLL_325\.PLLInst_0     EPLLD1     CLKINTFB     Out     0.000     0.000       -         
CLKFB_t                                      Net        -            -       -         -           1         
clkgen.G_pll_325\.PLL.PLL_325\.PLLInst_0     EPLLD1     CLKFB        In      0.000     0.000       -         
=============================================================================================================


Path information for path number 3: 
      Requested Period:                      9.209
    - Setup time:                            0.360
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.849

    - Propagation time:                      1.428
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 7.421

    Number of logic level(s):                2
    Starting point:                          tonegen_left.mul64[63:3] / P48
    Ending point:                            tonegen_left.R_tone_incr_new[19] / PD
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                     Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
tonegen_left.mul64[63:3]                 MULT36X36B     P48      Out     0.000     0.000       -         
mul64[51]                                Net            -        -       -         -           1         
tonegen_left.R_tone_incr_new_5_0[19]     ORCALUT4       B        In      0.000     0.000       -         
tonegen_left.R_tone_incr_new_5_0[19]     ORCALUT4       Z        Out     0.883     0.883       -         
N_56                                     Net            -        -       -         -           1         
tonegen_left.R_tone_incr_new_19_.fb      ORCALUT4       A        In      0.000     0.883       -         
tonegen_left.R_tone_incr_new_19_.fb      ORCALUT4       Z        Out     0.545     1.428       -         
fb                                       Net            -        -       -         -           1         
tonegen_left.R_tone_incr_new[19]         FD1S3JX        PD       In      0.000     1.428       -         
=========================================================================================================


Path information for path number 4: 
      Requested Period:                      9.209
    - Setup time:                            0.360
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.849

    - Propagation time:                      1.428
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 7.421

    Number of logic level(s):                2
    Starting point:                          tonegen_right.mul64[63:3] / P48
    Ending point:                            tonegen_right.R_tone_incr_new[19] / PD
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                      Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
tonegen_right.mul64[63:3]                 MULT36X36B     P48      Out     0.000     0.000       -         
mul64[51]                                 Net            -        -       -         -           1         
tonegen_right.R_tone_incr_new_5_0[19]     ORCALUT4       B        In      0.000     0.000       -         
tonegen_right.R_tone_incr_new_5_0[19]     ORCALUT4       Z        Out     0.883     0.883       -         
N_56                                      Net            -        -       -         -           1         
tonegen_right.R_tone_incr_new_19_.fb      ORCALUT4       B        In      0.000     0.883       -         
tonegen_right.R_tone_incr_new_19_.fb      ORCALUT4       Z        Out     0.545     1.428       -         
fb                                        Net            -        -       -         -           1         
tonegen_right.R_tone_incr_new[19]         FD1S3JX        PD       In      0.000     1.428       -         
==========================================================================================================


Path information for path number 5: 
      Requested Period:                      9.209
    - Setup time:                            0.736
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.473

    - Propagation time:                      0.545
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 7.928

    Number of logic level(s):                1
    Starting point:                          tonegen_left.mul64[63:3] / P29
    Ending point:                            tonegen_left.R_tone_incr_new[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                    Type           Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
tonegen_left.mul64[63:3]                MULT36X36B     P29      Out     0.000     0.000       -         
mul64[32]                               Net            -        -       -         -           1         
tonegen_left.R_tone_incr_new_5_0[0]     ORCALUT4       B        In      0.000     0.000       -         
tonegen_left.R_tone_incr_new_5_0[0]     ORCALUT4       Z        Out     0.545     0.545       -         
N_37                                    Net            -        -       -         -           1         
tonegen_left.R_tone_incr_new[0]         FD1P3IX        D        In      0.000     0.545       -         
========================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:38s; CPU Time elapsed 0h:00m:37s; Memory used current: 212MB peak: 261MB)


Finished timing report (Real Time elapsed 0h:00m:38s; CPU Time elapsed 0h:00m:37s; Memory used current: 212MB peak: 261MB)

---------------------------------------
Resource Usage Report
Part: lfxp2_5e-5

Register bits: 1748 of 4752 (37%)
PIC Latch:       0
I/O cells:       54
Block Rams : 9 of 9 (100%)

DSP primitives:       3 of 9 (33%)

Details:
BB:             8
CCU2B:          275
DP16KB:         9
DPR16X4B:       35
FD1P3AX:        1138
FD1P3AY:        15
FD1P3IX:        200
FD1S3AX:        299
FD1S3AY:        10
FD1S3IX:        21
FD1S3JX:        25
GSR:            1
IB:             32
IFS1P3DX:       39
INV:            14
MULT36X36B:     3
OB:             14
OFS1P3BX:       1
ORCALUT4:       2474
PFUMX:          176
PUR:            1
VHI:            11
VLO:            18
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:38s; CPU Time elapsed 0h:00m:37s; Memory used current: 47MB peak: 261MB)

Process took 0h:00m:38s realtime, 0h:00m:37s cputime
# Sun Jan 14 01:07:20 2018

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "LatticeXP2" -d LFXP2-5E -path "D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/impl1" -path "D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc"   "D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/impl1/arduino_impl1.edi" "arduino_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="C_gpio"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="C_bram_size"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="C_clk_freq"  />
Writing the design to arduino_impl1.ngo...

Total CPU Time: 1 secs  

Total REAL Time: 0 secs  


ngdbuild  -a "LatticeXP2" -d LFXP2-5E  -p "C:/lscc/diamond/3.9_x64/ispfpga/mg5a00/data"  -p "D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/impl1" -p "D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc"  "arduino_impl1.ngo" "arduino_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'arduino_impl1.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/mg5a00/data/mg5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/multiplier/R_mul_res_1_P71" arg2="f32c_soc_glue/pipeline/multiplier/R_mul_res_1_P71"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/multiplier/R_mul_res_1_P70" arg2="f32c_soc_glue/pipeline/multiplier/R_mul_res_1_P70"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/multiplier/R_mul_res_1_P69" arg2="f32c_soc_glue/pipeline/multiplier/R_mul_res_1_P69"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/multiplier/R_mul_res_1_P68" arg2="f32c_soc_glue/pipeline/multiplier/R_mul_res_1_P68"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/multiplier/R_mul_res_1_P67" arg2="f32c_soc_glue/pipeline/multiplier/R_mul_res_1_P67"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/multiplier/R_mul_res_1_P66" arg2="f32c_soc_glue/pipeline/multiplier/R_mul_res_1_P66"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/multiplier/R_mul_res_1_P65" arg2="f32c_soc_glue/pipeline/multiplier/R_mul_res_1_P65"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/multiplier/R_mul_res_1_P64" arg2="f32c_soc_glue/pipeline/multiplier/R_mul_res_1_P64"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/alu/addsubx_cry_31_0_COUT" arg2="f32c_soc_glue/pipeline/alu/addsubx_cry_31_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/alu/addsubx_cry_0_0_S0" arg2="f32c_soc_glue/pipeline/alu/addsubx_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA2" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA3" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA4" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA5" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA6" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA7" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA8" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA9" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA10" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA11" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA12" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA13" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA14" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA15" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA16" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA17" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOA17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB0" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB1" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB2" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB3" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB4" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB5" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB6" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB7" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB8" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB9" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB10" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB11" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB12" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB13" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB14" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB15" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB16" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB17" arg2="f32c_soc_glue/pipeline/G_bp_scoretable.bptrace/bptrace_bptrace_0_0_DOB17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA4" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA5" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA6" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA7" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA8" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA9" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA10" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA11" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA12" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA13" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA14" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA15" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA16" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA17" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOA17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB4" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB5" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB6" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB7" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB8" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB9" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB10" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB11" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB12" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB13" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB14" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB15" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB16" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB17" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_0_DOB17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA4" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA5" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA6" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA7" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA8" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA9" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA10" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA11" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA12" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA13" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA14" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA15" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA16" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA17" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOA17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB4" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB5" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB6" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB7" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB8" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB9" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB10" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB11" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB12" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB13" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB14" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB15" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB16" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB17" arg2="f32c_soc_glue/bram/bram_3_1_bram_3_1_0_1_DOB17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA4" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA5" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA6" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA7" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA8" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA9" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA10" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA11" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA12" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA13" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA14" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA15" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA16" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA17" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOA17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB4" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB5" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB6" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB7" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB8" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB9" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB10" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB11" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB12" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB13" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB14" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB15" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB16" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB17" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_0_DOB17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA4" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA5" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA6" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA7" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA8" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA9" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA10" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA11" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA12" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA13" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA14" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA15" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA16" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA17" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOA17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB4" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB5" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB6" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB7" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB8" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB9" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB10" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB11" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB12" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB13" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB14" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB15" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB16" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB17" arg2="f32c_soc_glue/bram/bram_2_1_bram_2_1_0_1_DOB17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA4" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA5" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA6" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA7" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA8" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA9" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA10" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA11" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA12" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA13" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA14" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA15" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA16" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA17" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOA17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB4" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB5" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB6" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB7" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB8" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB9" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB10" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB11" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB12" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB13" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB14" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB15" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB16" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB17" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_0_DOB17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA4" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA5" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA6" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA7" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA8" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA9" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA10" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA11" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA12" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA13" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA14" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA15" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA16" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA17" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOA17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB4" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB5" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB6" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB7" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB8" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB9" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB10" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB11" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB12" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB13" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB14" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB15" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB16" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB17" arg2="f32c_soc_glue/bram/bram_1_1_bram_1_1_0_1_DOB17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA4" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA5" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA6" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA7" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA8" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA9" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA10" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA11" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA12" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA13" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA14" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA15" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA16" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA17" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOA17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB4" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB5" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB6" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB7" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB8" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB9" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB10" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB11" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB12" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB13" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB14" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB15" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB16" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB17" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_0_DOB17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA4" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA5" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA6" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA7" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA8" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA9" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA10" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA11" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA12" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA13" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA14" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA15" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA16" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA17" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOA17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB4" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB5" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB6" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB7" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB8" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB9" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB10" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB11" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB12" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB13" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB14" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB15" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB16" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB17" arg2="f32c_soc_glue/bram/bram_0_1_bram_0_1_0_1_DOB17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_11_0_COUT" arg2="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_11_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_11_0_S0" arg2="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_11_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_9_0_S0" arg2="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_9_0_S1" arg2="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_7_0_S0" arg2="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_7_0_S1" arg2="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_5_0_S0" arg2="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_5_0_S1" arg2="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_3_0_S0" arg2="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_3_0_S1" arg2="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_1_0_S0" arg2="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_1_0_S1" arg2="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_0_0_S0" arg2="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_0_0_S1" arg2="f32c_soc_glue/G_timer.timer/un4_internal_ocp_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_11_0_COUT" arg2="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_11_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_11_0_S0" arg2="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_11_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_9_0_S0" arg2="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_9_0_S1" arg2="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_7_0_S0" arg2="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_7_0_S1" arg2="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_5_0_S0" arg2="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_5_0_S1" arg2="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_3_0_S0" arg2="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_3_0_S1" arg2="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_1_0_S0" arg2="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_1_0_S1" arg2="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_0_0_S0" arg2="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_0_0_S1" arg2="f32c_soc_glue/G_timer.timer/un39_internal_ocp_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_11_0_COUT" arg2="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_11_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_11_0_S0" arg2="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_11_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_9_0_S0" arg2="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_9_0_S1" arg2="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_7_0_S0" arg2="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_7_0_S1" arg2="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_5_0_S0" arg2="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_5_0_S1" arg2="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_3_0_S0" arg2="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_3_0_S1" arg2="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_1_0_S0" arg2="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_1_0_S1" arg2="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_0_0_S0" arg2="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_0_0_S1" arg2="f32c_soc_glue/G_timer.timer/un10_r_icp_hit_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_11_0_COUT" arg2="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_11_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_11_0_S0" arg2="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_11_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_9_0_S0" arg2="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_9_0_S1" arg2="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_7_0_S0" arg2="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_7_0_S1" arg2="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_5_0_S0" arg2="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_5_0_S1" arg2="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_3_0_S0" arg2="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_3_0_S1" arg2="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_1_0_S0" arg2="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_1_0_S1" arg2="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_0_0_S0" arg2="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_0_0_S1" arg2="f32c_soc_glue/G_timer.timer/un51_r_icp_hit_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_11_0_COUT" arg2="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_11_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_11_0_S0" arg2="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_11_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_9_0_S0" arg2="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_9_0_S1" arg2="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_7_0_S0" arg2="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_7_0_S1" arg2="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_5_0_S0" arg2="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_5_0_S1" arg2="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_3_0_S0" arg2="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_3_0_S1" arg2="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_1_0_S0" arg2="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_1_0_S1" arg2="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_0_0_S0" arg2="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_0_0_S1" arg2="f32c_soc_glue/G_timer.timer/un4_r_icp_hit_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_11_0_COUT" arg2="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_11_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_11_0_S0" arg2="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_11_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_9_0_S0" arg2="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_9_0_S1" arg2="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_7_0_S0" arg2="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_7_0_S1" arg2="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_5_0_S0" arg2="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_5_0_S1" arg2="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_3_0_S0" arg2="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_3_0_S1" arg2="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_1_0_S0" arg2="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_1_0_S1" arg2="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_0_0_S0" arg2="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_0_0_S1" arg2="f32c_soc_glue/G_timer.timer/un45_r_icp_hit_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_11_0_COUT" arg2="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_11_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_11_0_S0" arg2="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_11_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_9_0_S0" arg2="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_9_0_S1" arg2="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_7_0_S0" arg2="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_7_0_S1" arg2="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_5_0_S0" arg2="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_5_0_S1" arg2="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_3_0_S0" arg2="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_3_0_S1" arg2="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_1_0_S0" arg2="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_1_0_S1" arg2="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_0_0_S0" arg2="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_0_0_S1" arg2="f32c_soc_glue/G_timer.timer/un3_r_icp_lt_sp_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_11_0_COUT" arg2="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_11_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_11_0_S0" arg2="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_11_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_9_0_S0" arg2="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_9_0_S1" arg2="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_7_0_S0" arg2="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_7_0_S1" arg2="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_5_0_S0" arg2="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_5_0_S1" arg2="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_3_0_S0" arg2="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_3_0_S1" arg2="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_1_0_S0" arg2="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_1_0_S1" arg2="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_0_0_S0" arg2="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_0_0_S1" arg2="f32c_soc_glue/G_timer.timer/un12_r_icp_lt_sp_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_21_0_COUT" arg2="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_21_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_21_0_S0" arg2="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_21_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_19_0_S0" arg2="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_19_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_19_0_S1" arg2="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_19_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_17_0_S0" arg2="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_17_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_17_0_S1" arg2="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_17_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_15_0_S0" arg2="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_15_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_15_0_S1" arg2="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_15_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_13_0_S0" arg2="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_13_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_13_0_S1" arg2="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_13_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_11_0_S0" arg2="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_11_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_11_0_S1" arg2="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_11_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_9_0_S0" arg2="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_9_0_S1" arg2="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_7_0_S0" arg2="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_7_0_S1" arg2="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_5_0_S0" arg2="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_5_0_S1" arg2="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_3_0_S0" arg2="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_3_0_S1" arg2="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_1_0_S0" arg2="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_1_0_S1" arg2="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_0_0_S0" arg2="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_0_0_S1" arg2="f32c_soc_glue/G_timer.timer/un6_r_faster_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_21_0_COUT" arg2="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_21_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_21_0_S0" arg2="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_21_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_19_0_S0" arg2="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_19_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_19_0_S1" arg2="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_19_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_17_0_S0" arg2="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_17_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_17_0_S1" arg2="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_17_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_15_0_S0" arg2="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_15_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_15_0_S1" arg2="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_15_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_13_0_S0" arg2="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_13_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_13_0_S1" arg2="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_13_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_11_0_S0" arg2="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_11_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_11_0_S1" arg2="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_11_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_9_0_S0" arg2="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_9_0_S1" arg2="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_7_0_S0" arg2="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_7_0_S1" arg2="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_5_0_S0" arg2="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_5_0_S1" arg2="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_3_0_S0" arg2="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_3_0_S1" arg2="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_1_0_S0" arg2="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_1_0_S1" arg2="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_0_0_S0" arg2="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_0_0_S1" arg2="f32c_soc_glue/G_timer.timer/un6_r_slower_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_11_0_COUT" arg2="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_11_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_11_0_S0" arg2="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_11_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_9_0_S0" arg2="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_9_0_S1" arg2="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_7_0_S0" arg2="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_7_0_S1" arg2="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_5_0_S0" arg2="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_5_0_S1" arg2="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_3_0_S0" arg2="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_3_0_S1" arg2="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_1_0_S0" arg2="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_1_0_S1" arg2="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_0_0_S0" arg2="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_0_0_S1" arg2="f32c_soc_glue/G_timer.timer/un10_internal_ocp_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_11_0_COUT" arg2="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_11_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_11_0_S0" arg2="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_11_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_9_0_S0" arg2="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_9_0_S1" arg2="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_7_0_S0" arg2="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_7_0_S1" arg2="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_5_0_S0" arg2="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_5_0_S1" arg2="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_3_0_S0" arg2="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_3_0_S1" arg2="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_1_0_S0" arg2="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_1_0_S1" arg2="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_0_0_S0" arg2="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_0_0_S1" arg2="f32c_soc_glue/G_timer.timer/un45_internal_ocp_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un2_r_increment_slower_s_21_0_COUT" arg2="f32c_soc_glue/G_timer.timer/un2_r_increment_slower_s_21_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un2_r_increment_slower_s_21_0_S1" arg2="f32c_soc_glue/G_timer.timer/un2_r_increment_slower_s_21_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un2_r_increment_slower_cry_0_0_S0" arg2="f32c_soc_glue/G_timer.timer/un2_r_increment_slower_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un2_r_increment_slower_cry_0_0_S1" arg2="f32c_soc_glue/G_timer.timer/un2_r_increment_slower_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un1_r_increment_faster_s_21_0_COUT" arg2="f32c_soc_glue/G_timer.timer/un1_r_increment_faster_s_21_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un1_r_increment_faster_s_21_0_S1" arg2="f32c_soc_glue/G_timer.timer/un1_r_increment_faster_s_21_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un1_r_increment_faster_cry_0_0_S0" arg2="f32c_soc_glue/G_timer.timer/un1_r_increment_faster_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/un1_r_increment_faster_cry_0_0_S1" arg2="f32c_soc_glue/G_timer.timer/un1_r_increment_faster_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/R_counter_3_0_s_21_0_COUT" arg2="f32c_soc_glue/G_timer.timer/R_counter_3_0_s_21_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/R_counter_3_0_s_21_0_S1" arg2="f32c_soc_glue/G_timer.timer/R_counter_3_0_s_21_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/R_counter_3_0_cry_0_0_S0" arg2="f32c_soc_glue/G_timer.timer/R_counter_3_0_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_timer.timer/R_counter_3_0_cry_0_0_S1" arg2="f32c_soc_glue/G_timer.timer/R_counter_3_0_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_sio.0.sio_instance/un4_r_baudgen_cry_15_0_COUT" arg2="f32c_soc_glue/G_sio.0.sio_instance/un4_r_baudgen_cry_15_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_sio.0.sio_instance/un4_r_baudgen_cry_0_0_S0" arg2="f32c_soc_glue/G_sio.0.sio_instance/un4_r_baudgen_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_sio.0.sio_instance/un4_r_baudgen_cry_0_0_S1" arg2="f32c_soc_glue/G_sio.0.sio_instance/un4_r_baudgen_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_sio.0.sio_instance/un1_rx_break_tickcnt_s_24_s0_0_COUT" arg2="f32c_soc_glue/G_sio.0.sio_instance/un1_rx_break_tickcnt_s_24_s0_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_sio.0.sio_instance/un1_rx_break_tickcnt_s_24_s0_0_S1" arg2="f32c_soc_glue/G_sio.0.sio_instance/un1_rx_break_tickcnt_s_24_s0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_sio.0.sio_instance/un1_rx_break_tickcnt_cry_1_s0_0_S0" arg2="f32c_soc_glue/G_sio.0.sio_instance/un1_rx_break_tickcnt_cry_1_s0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_sio.0.sio_instance/un1_rx_break_tickcnt_cry_1_s0_0_S1" arg2="f32c_soc_glue/G_sio.0.sio_instance/un1_rx_break_tickcnt_cry_1_s0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_sio.0.sio_instance/un1_rx_break_tickcnt_cry_23_s1_0_COUT" arg2="f32c_soc_glue/G_sio.0.sio_instance/un1_rx_break_tickcnt_cry_23_s1_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_sio.0.sio_instance/un1_rx_break_tickcnt_cry_0_s1_0_S0" arg2="f32c_soc_glue/G_sio.0.sio_instance/un1_rx_break_tickcnt_cry_0_s1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/G_sio.0.sio_instance/un1_rx_break_tickcnt_cry_0_s1_0_S1" arg2="f32c_soc_glue/G_sio.0.sio_instance/un1_rx_break_tickcnt_cry_0_s1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/EX_equal_0_I_69_0_COUT" arg2="f32c_soc_glue/pipeline/EX_equal_0_I_69_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/EX_equal_0_I_69_0_S0" arg2="f32c_soc_glue/pipeline/EX_equal_0_I_69_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/EX_equal_0_I_15_0_S0" arg2="f32c_soc_glue/pipeline/EX_equal_0_I_15_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/EX_equal_0_I_15_0_S1" arg2="f32c_soc_glue/pipeline/EX_equal_0_I_15_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/EX_equal_0_I_45_0_S0" arg2="f32c_soc_glue/pipeline/EX_equal_0_I_45_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/EX_equal_0_I_45_0_S1" arg2="f32c_soc_glue/pipeline/EX_equal_0_I_45_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/EX_equal_0_I_39_0_S0" arg2="f32c_soc_glue/pipeline/EX_equal_0_I_39_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/EX_equal_0_I_39_0_S1" arg2="f32c_soc_glue/pipeline/EX_equal_0_I_39_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/EX_equal_0_I_21_0_S0" arg2="f32c_soc_glue/pipeline/EX_equal_0_I_21_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/EX_equal_0_I_21_0_S1" arg2="f32c_soc_glue/pipeline/EX_equal_0_I_21_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/EX_equal_0_I_63_0_S0" arg2="f32c_soc_glue/pipeline/EX_equal_0_I_63_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/EX_equal_0_I_63_0_S1" arg2="f32c_soc_glue/pipeline/EX_equal_0_I_63_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/EX_equal_0_I_27_0_S0" arg2="f32c_soc_glue/pipeline/EX_equal_0_I_27_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/EX_equal_0_I_27_0_S1" arg2="f32c_soc_glue/pipeline/EX_equal_0_I_27_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/EX_equal_0_I_87_0_S0" arg2="f32c_soc_glue/pipeline/EX_equal_0_I_87_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/EX_equal_0_I_87_0_S1" arg2="f32c_soc_glue/pipeline/EX_equal_0_I_87_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/EX_equal_0_I_1_0_S0" arg2="f32c_soc_glue/pipeline/EX_equal_0_I_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/EX_equal_0_I_1_0_S1" arg2="f32c_soc_glue/pipeline/EX_equal_0_I_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_69_0_COUT" arg2="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_69_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_69_0_S0" arg2="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_69_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_15_0_S0" arg2="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_15_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_15_0_S1" arg2="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_15_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_45_0_S0" arg2="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_45_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_45_0_S1" arg2="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_45_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_39_0_S0" arg2="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_39_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_39_0_S1" arg2="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_39_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_21_0_S0" arg2="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_21_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_21_0_S1" arg2="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_21_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_63_0_S0" arg2="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_63_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_63_0_S1" arg2="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_63_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_27_0_S0" arg2="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_27_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_27_0_S1" arg2="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_27_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_87_0_S0" arg2="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_87_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_87_0_S1" arg2="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_87_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_1_0_S0" arg2="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_1_0_S1" arg2="f32c_soc_glue/pipeline/un8_c_exceptions_0_I_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/un33_if_pc_next_cry_13_0_COUT" arg2="f32c_soc_glue/pipeline/un33_if_pc_next_cry_13_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/un33_if_pc_next_cry_0_0_S0" arg2="f32c_soc_glue/pipeline/un33_if_pc_next_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/un33_if_pc_next_cry_0_0_S1" arg2="f32c_soc_glue/pipeline/un33_if_pc_next_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/un1_id_branch_target_cry_13_0_COUT" arg2="f32c_soc_glue/pipeline/un1_id_branch_target_cry_13_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/un1_id_branch_target_cry_0_0_S0" arg2="f32c_soc_glue/pipeline/un1_id_branch_target_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/un1_id_branch_target_cry_0_0_S1" arg2="f32c_soc_glue/pipeline/un1_id_branch_target_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/R_cop0_count_s_0_COUT[31]" arg2="f32c_soc_glue/pipeline/R_cop0_count_s_0_COUT[31]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/R_cop0_count_s_0_S1[31]" arg2="f32c_soc_glue/pipeline/R_cop0_count_s_0_S1[31]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="f32c_soc_glue/pipeline/R_cop0_count_cry_0_S0[0]" arg2="f32c_soc_glue/pipeline/R_cop0_count_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="clkgen/G_pll_325.PLL/pll_clk_325m" arg2="clkgen/G_pll_325.PLL/pll_clk_325m"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="clkgen/G_pll_325.PLL/un1_PLLInst_0" arg2="clkgen/G_pll_325.PLL/un1_PLLInst_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/r_tone_acc_s_31_0_COUT" arg2="tonegen_right/r_tone_acc_s_31_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/r_tone_acc_s_31_0_S1" arg2="tonegen_right/r_tone_acc_s_31_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/r_tone_acc_cry_0_0_S0" arg2="tonegen_right/r_tone_acc_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/r_tone_acc_cry_0_0_S1" arg2="tonegen_right/r_tone_acc_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/R_code_5_cry_5_0_COUT_0" arg2="tonegen_right/R_code_5_cry_5_0_COUT_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/R_code_5_cry_0_0_S0_0" arg2="tonegen_right/R_code_5_cry_0_0_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/R_code_5_cry_0_0_S1_0" arg2="tonegen_right/R_code_5_cry_0_0_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64_P71_0" arg2="tonegen_right/mul64_P71_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64_P70_0" arg2="tonegen_right/mul64_P70_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64_P69_0" arg2="tonegen_right/mul64_P69_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64_P68_0" arg2="tonegen_right/mul64_P68_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64_P67_0" arg2="tonegen_right/mul64_P67_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64_P66_0" arg2="tonegen_right/mul64_P66_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64_P65_0" arg2="tonegen_right/mul64_P65_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64_P64_0" arg2="tonegen_right/mul64_P64_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64_P63_0" arg2="tonegen_right/mul64_P63_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64_P62_0" arg2="tonegen_right/mul64_P62_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64_P61_0" arg2="tonegen_right/mul64_P61_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[31]" arg2="tonegen_right/mul64[31]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[30]" arg2="tonegen_right/mul64[30]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[29]" arg2="tonegen_right/mul64[29]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[28]" arg2="tonegen_right/mul64[28]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[27]" arg2="tonegen_right/mul64[27]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[26]" arg2="tonegen_right/mul64[26]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[25]" arg2="tonegen_right/mul64[25]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[24]" arg2="tonegen_right/mul64[24]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[23]" arg2="tonegen_right/mul64[23]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[22]" arg2="tonegen_right/mul64[22]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[21]" arg2="tonegen_right/mul64[21]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[20]" arg2="tonegen_right/mul64[20]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[19]" arg2="tonegen_right/mul64[19]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[18]" arg2="tonegen_right/mul64[18]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[17]" arg2="tonegen_right/mul64[17]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[16]" arg2="tonegen_right/mul64[16]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[15]" arg2="tonegen_right/mul64[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[14]" arg2="tonegen_right/mul64[14]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[13]" arg2="tonegen_right/mul64[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[12]" arg2="tonegen_right/mul64[12]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[11]" arg2="tonegen_right/mul64[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[10]" arg2="tonegen_right/mul64[10]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[9]" arg2="tonegen_right/mul64[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[8]" arg2="tonegen_right/mul64[8]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[7]" arg2="tonegen_right/mul64[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[6]" arg2="tonegen_right/mul64[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[5]" arg2="tonegen_right/mul64[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[4]" arg2="tonegen_right/mul64[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_right/mul64[3]" arg2="tonegen_right/mul64[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/r_tone_acc_s_31_0_COUT_0" arg2="tonegen_left/r_tone_acc_s_31_0_COUT_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/r_tone_acc_s_31_0_S1_0" arg2="tonegen_left/r_tone_acc_s_31_0_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/r_tone_acc_cry_0_0_S0_0" arg2="tonegen_left/r_tone_acc_cry_0_0_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/r_tone_acc_cry_0_0_S1_0" arg2="tonegen_left/r_tone_acc_cry_0_0_S1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/R_code_5_cry_5_0_COUT" arg2="tonegen_left/R_code_5_cry_5_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/R_code_5_cry_0_0_S0" arg2="tonegen_left/R_code_5_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/R_code_5_cry_0_0_S1" arg2="tonegen_left/R_code_5_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64_P71" arg2="tonegen_left/mul64_P71"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64_P70" arg2="tonegen_left/mul64_P70"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64_P69" arg2="tonegen_left/mul64_P69"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64_P68" arg2="tonegen_left/mul64_P68"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64_P67" arg2="tonegen_left/mul64_P67"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64_P66" arg2="tonegen_left/mul64_P66"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64_P65" arg2="tonegen_left/mul64_P65"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64_P64" arg2="tonegen_left/mul64_P64"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64_P63" arg2="tonegen_left/mul64_P63"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64_P62" arg2="tonegen_left/mul64_P62"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64_P61" arg2="tonegen_left/mul64_P61"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[31]" arg2="tonegen_left/mul64[31]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[30]" arg2="tonegen_left/mul64[30]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[29]" arg2="tonegen_left/mul64[29]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[28]" arg2="tonegen_left/mul64[28]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[27]" arg2="tonegen_left/mul64[27]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[26]" arg2="tonegen_left/mul64[26]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[25]" arg2="tonegen_left/mul64[25]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[24]" arg2="tonegen_left/mul64[24]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[23]" arg2="tonegen_left/mul64[23]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[22]" arg2="tonegen_left/mul64[22]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[21]" arg2="tonegen_left/mul64[21]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[20]" arg2="tonegen_left/mul64[20]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[19]" arg2="tonegen_left/mul64[19]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[18]" arg2="tonegen_left/mul64[18]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[17]" arg2="tonegen_left/mul64[17]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[16]" arg2="tonegen_left/mul64[16]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[15]" arg2="tonegen_left/mul64[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[14]" arg2="tonegen_left/mul64[14]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[13]" arg2="tonegen_left/mul64[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[12]" arg2="tonegen_left/mul64[12]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[11]" arg2="tonegen_left/mul64[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[10]" arg2="tonegen_left/mul64[10]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[9]" arg2="tonegen_left/mul64[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[8]" arg2="tonegen_left/mul64[8]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[7]" arg2="tonegen_left/mul64[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[6]" arg2="tonegen_left/mul64[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[5]" arg2="tonegen_left/mul64[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[4]" arg2="tonegen_left/mul64[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="tonegen_left/mul64[3]" arg2="tonegen_left/mul64[3]"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="619"  />

Design Results:
   4819 blocks expanded
Complete the first expansion.
Writing 'arduino_impl1.ngd' ...
Total CPU Time: 1 secs  

Total REAL Time: 2 secs  


map -a "LatticeXP2" -p LFXP2-5E -t TQFP144 -s 5 -oc Commercial   "arduino_impl1.ngd" -o "arduino_impl1_map.ncd" -pr "arduino_impl1.prf" -mp "arduino_impl1.mrp" -lpf "D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/impl1/arduino_impl1_synplify.lpf" -lpf "D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf"             
map:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: arduino_impl1.ngd
   Picdevice="LFXP2-5E"

   Pictype="TQFP144"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFXP2-5ETQFP144, Performance used: 5.

    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(52): Semantic error in &quot;LOCATE COMP &quot;flash_cen&quot; SITE &quot;13&quot; ;&quot;: " arg1="flash_cen" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="52"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(53): Semantic error in &quot;LOCATE COMP &quot;flash_sck&quot; SITE &quot;16&quot; ;&quot;: " arg1="flash_sck" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="53"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(54): Semantic error in &quot;LOCATE COMP &quot;flash_si&quot; SITE &quot;19&quot; ;&quot;: " arg1="flash_si" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="54"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(55): Semantic error in &quot;LOCATE COMP &quot;flash_so&quot; SITE &quot;18&quot; ;&quot;: " arg1="flash_so" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="55"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(58): Semantic error in &quot;LOCATE COMP &quot;sdcard_cen&quot; SITE &quot;15&quot; ;&quot;: " arg1="sdcard_cen" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="58"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(59): Semantic error in &quot;LOCATE COMP &quot;sdcard_sck&quot; SITE &quot;20&quot; ;&quot;: " arg1="sdcard_sck" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="59"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(60): Semantic error in &quot;LOCATE COMP &quot;sdcard_si&quot; SITE &quot;17&quot; ;&quot;: " arg1="sdcard_si" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="60"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(61): Semantic error in &quot;LOCATE COMP &quot;sdcard_so&quot; SITE &quot;21&quot; ;&quot;: " arg1="sdcard_so" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="61"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(64): Semantic error in &quot;LOCATE COMP &quot;sram_wel&quot; SITE &quot;93&quot; ;&quot;: " arg1="sram_wel" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="64"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(65): Semantic error in &quot;LOCATE COMP &quot;sram_lbl&quot; SITE &quot;120&quot; ;&quot;: " arg1="sram_lbl" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="65"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(66): Semantic error in &quot;LOCATE COMP &quot;sram_ubl&quot; SITE &quot;121&quot; ;&quot;: " arg1="sram_ubl" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="66"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(67): Semantic error in &quot;LOCATE COMP &quot;sram_a_0&quot; SITE &quot;101&quot; ;&quot;: " arg1="sram_a_0" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="67"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(68): Semantic error in &quot;LOCATE COMP &quot;sram_a_1&quot; SITE &quot;103&quot; ;&quot;: " arg1="sram_a_1" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="68"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(69): Semantic error in &quot;LOCATE COMP &quot;sram_a_2&quot; SITE &quot;104&quot; ;&quot;: " arg1="sram_a_2" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="69"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(70): Semantic error in &quot;LOCATE COMP &quot;sram_a_3&quot; SITE &quot;107&quot; ;&quot;: " arg1="sram_a_3" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="70"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(71): Semantic error in &quot;LOCATE COMP &quot;sram_a_4&quot; SITE &quot;108&quot; ;&quot;: " arg1="sram_a_4" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="71"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(72): Semantic error in &quot;LOCATE COMP &quot;sram_a_5&quot; SITE &quot;125&quot; ;&quot;: " arg1="sram_a_5" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="72"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(73): Semantic error in &quot;LOCATE COMP &quot;sram_a_6&quot; SITE &quot;127&quot; ;&quot;: " arg1="sram_a_6" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="73"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(74): Semantic error in &quot;LOCATE COMP &quot;sram_a_7&quot; SITE &quot;122&quot; ;&quot;: " arg1="sram_a_7" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="74"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(75): Semantic error in &quot;LOCATE COMP &quot;sram_a_8&quot; SITE &quot;58&quot; ;&quot;: " arg1="sram_a_8" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="75"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(76): Semantic error in &quot;LOCATE COMP &quot;sram_a_9&quot; SITE &quot;53&quot; ;&quot;: " arg1="sram_a_9" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="76"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(77): Semantic error in &quot;LOCATE COMP &quot;sram_a_10&quot; SITE &quot;54&quot; ;&quot;: " arg1="sram_a_10" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="77"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(78): Semantic error in &quot;LOCATE COMP &quot;sram_a_11&quot; SITE &quot;55&quot; ;&quot;: " arg1="sram_a_11" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="78"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(79): Semantic error in &quot;LOCATE COMP &quot;sram_a_12&quot; SITE &quot;56&quot; ;&quot;: " arg1="sram_a_12" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="79"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(80): Semantic error in &quot;LOCATE COMP &quot;sram_a_13&quot; SITE &quot;57&quot; ;&quot;: " arg1="sram_a_13" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="80"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(81): Semantic error in &quot;LOCATE COMP &quot;sram_a_14&quot; SITE &quot;73&quot; ;&quot;: " arg1="sram_a_14" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="81"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(82): Semantic error in &quot;LOCATE COMP &quot;sram_a_15&quot; SITE &quot;74&quot; ;&quot;: " arg1="sram_a_15" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="82"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(83): Semantic error in &quot;LOCATE COMP &quot;sram_a_16&quot; SITE &quot;77&quot; ;&quot;: " arg1="sram_a_16" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="83"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(84): Semantic error in &quot;LOCATE COMP &quot;sram_a_17&quot; SITE &quot;78&quot; ;&quot;: " arg1="sram_a_17" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="84"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(85): Semantic error in &quot;LOCATE COMP &quot;sram_a_18&quot; SITE &quot;94&quot; ;&quot;: " arg1="sram_a_18" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="85"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(86): Semantic error in &quot;LOCATE COMP &quot;sram_d_0&quot; SITE &quot;98&quot; ;&quot;: " arg1="sram_d_0" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="86"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(87): Semantic error in &quot;LOCATE COMP &quot;sram_d_1&quot; SITE &quot;96&quot; ;&quot;: " arg1="sram_d_1" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="87"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(88): Semantic error in &quot;LOCATE COMP &quot;sram_d_2&quot; SITE &quot;92&quot; ;&quot;: " arg1="sram_d_2" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="88"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(89): Semantic error in &quot;LOCATE COMP &quot;sram_d_3&quot; SITE &quot;91&quot; ;&quot;: " arg1="sram_d_3" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="89"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(90): Semantic error in &quot;LOCATE COMP &quot;sram_d_4&quot; SITE &quot;89&quot; ;&quot;: " arg1="sram_d_4" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="90"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(91): Semantic error in &quot;LOCATE COMP &quot;sram_d_5&quot; SITE &quot;88&quot; ;&quot;: " arg1="sram_d_5" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="91"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(92): Semantic error in &quot;LOCATE COMP &quot;sram_d_6&quot; SITE &quot;87&quot; ;&quot;: " arg1="sram_d_6" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="92"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(93): Semantic error in &quot;LOCATE COMP &quot;sram_d_7&quot; SITE &quot;90&quot; ;&quot;: " arg1="sram_d_7" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="93"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(94): Semantic error in &quot;LOCATE COMP &quot;sram_d_8&quot; SITE &quot;61&quot; ;&quot;: " arg1="sram_d_8" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="94"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(95): Semantic error in &quot;LOCATE COMP &quot;sram_d_9&quot; SITE &quot;62&quot; ;&quot;: " arg1="sram_d_9" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="95"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(96): Semantic error in &quot;LOCATE COMP &quot;sram_d_10&quot; SITE &quot;99&quot; ;&quot;: " arg1="sram_d_10" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="96"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(97): Semantic error in &quot;LOCATE COMP &quot;sram_d_11&quot; SITE &quot;100&quot; ;&quot;: " arg1="sram_d_11" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="97"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(98): Semantic error in &quot;LOCATE COMP &quot;sram_d_12&quot; SITE &quot;102&quot; ;&quot;: " arg1="sram_d_12" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="98"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(99): Semantic error in &quot;LOCATE COMP &quot;sram_d_13&quot; SITE &quot;113&quot; ;&quot;: " arg1="sram_d_13" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="99"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(100): Semantic error in &quot;LOCATE COMP &quot;sram_d_14&quot; SITE &quot;116&quot; ;&quot;: " arg1="sram_d_14" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="100"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(101): Semantic error in &quot;LOCATE COMP &quot;sram_d_15&quot; SITE &quot;119&quot; ;&quot;: " arg1="sram_d_15" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="101"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(108): Semantic error in &quot;LOCATE COMP &quot;j1_5&quot; SITE &quot;138&quot; ;&quot;: " arg1="j1_5" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="108"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(109): Semantic error in &quot;LOCATE COMP &quot;j1_6&quot; SITE &quot;6&quot; ;&quot;: " arg1="j1_6" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="109"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(110): Semantic error in &quot;LOCATE COMP &quot;j1_7&quot; SITE &quot;5&quot; ;&quot;: " arg1="j1_7" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="110"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(113): Semantic error in &quot;LOCATE COMP &quot;j1_10&quot; SITE &quot;1&quot; ;&quot;: " arg1="j1_10" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="113"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(114): Semantic error in &quot;LOCATE COMP &quot;j1_11&quot; SITE &quot;2&quot; ;&quot;: " arg1="j1_11" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="114"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(115): Semantic error in &quot;LOCATE COMP &quot;j1_12&quot; SITE &quot;144&quot; ;&quot;: " arg1="j1_12" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="115"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(143): Semantic error in &quot;LOCATE COMP &quot;j2_14&quot; SITE &quot;38&quot; ;&quot;: " arg1="j2_14" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="143"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(144): Semantic error in &quot;LOCATE COMP &quot;j2_15&quot; SITE &quot;22&quot; ;&quot;: " arg1="j2_15" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="144"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(146): Semantic error in &quot;LOCATE COMP &quot;j2_17&quot; SITE &quot;29&quot; ;&quot;: " arg1="j2_17" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="146"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(147): Semantic error in &quot;LOCATE COMP &quot;j2_18&quot; SITE &quot;37&quot; ;&quot;: " arg1="j2_18" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="147"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(148): Semantic error in &quot;LOCATE COMP &quot;j2_19&quot; SITE &quot;36&quot; ;&quot;: " arg1="j2_19" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="148"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(149): Semantic error in &quot;LOCATE COMP &quot;j2_20&quot; SITE &quot;35&quot; ;&quot;: " arg1="j2_20" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="149"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(150): Semantic error in &quot;LOCATE COMP &quot;j2_21&quot; SITE &quot;32&quot; ;&quot;: " arg1="j2_21" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="150"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(151): Semantic error in &quot;LOCATE COMP &quot;j2_22&quot; SITE &quot;27&quot; ;&quot;: " arg1="j2_22" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="151"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(152): Semantic error in &quot;LOCATE COMP &quot;j2_23&quot; SITE &quot;28&quot; ;&quot;: " arg1="j2_23" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="152"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(158): Semantic error in &quot;LOCATE COMP &quot;lcd_data_0&quot; SITE &quot;8&quot; ;&quot;: " arg1="lcd_data_0" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="158"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(159): Semantic error in &quot;LOCATE COMP &quot;lcd_data_1&quot; SITE &quot;9&quot; ;&quot;: " arg1="lcd_data_1" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="159"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(160): Semantic error in &quot;LOCATE COMP &quot;lcd_data_2&quot; SITE &quot;134&quot; ;&quot;: " arg1="lcd_data_2" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="160"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(161): Semantic error in &quot;LOCATE COMP &quot;lcd_data_3&quot; SITE &quot;131&quot; ;&quot;: " arg1="lcd_data_3" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="161"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(162): Semantic error in &quot;LOCATE COMP &quot;lcd_rs&quot; SITE &quot;143&quot; ;&quot;: " arg1="lcd_rs" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="162"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(163): Semantic error in &quot;LOCATE COMP &quot;lcd_e&quot; SITE &quot;7&quot; ;&quot;: " arg1="lcd_e" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="163"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf(184): Semantic error in &quot;IOBUF PORT &quot;sdcard_so&quot; PULLMODE=UP ;&quot;: " arg1="sdcard_so" arg2="D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/ulx2s.lpf" arg3="184"  />
Loading device for application map from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.42.

Running general design DRC...

Removing unused logic...

    <postMsg mid="52031070" type="Warning" dynamic="0" navigation="0"  />
Optimizing...

721 CCU2 constant inputs absorbed.




Design Summary:
   Number of registers:   1748 out of  3864 (45%)
      PFU registers:         1708 out of  3564 (48%)
      PIO registers:           40 out of   300 (13%)
   Number of SLICEs:      2026 out of  2376 (85%)
      SLICEs as Logic/ROM:   1921 out of  2376 (81%)
      SLICEs as RAM:          105 out of   405 (26%)
      SLICEs as Carry:        275 out of  2376 (12%)
   Number of LUT4s:        3245 out of  4752 (68%)
      Number used as logic LUTs:        2485
      Number used as distributed RAM:   210
      Number used as ripple logic:      550
      Number used as shift registers:     0
   Number of PIO sites used: 54 out of 100 (54%)
   Number of PIO FIXEDDELAY:    0
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of block RAMs:  9 out of 9 (100%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT36X36B          3
   MULT18X18B          0
   MULT18X18MACB       0
   MULT18X18ADDSUBB    0
   MULT18X18ADDSUBSUMB 0
   MULT9X9B            0
   MULT9X9ADDSUBB      0
   MULT9X9ADDSUBSUMB   0
   --------------------------------
   Number of Used DSP Sites:  24 out of 24 (100 %)
   Number of clocks:  2
     Net clk_25m_c: 1 loads, 1 rising, 0 falling (Driver: PIO clk_25m )
     Net clk: 1065 loads, 1015 rising, 50 falling (Driver: clkgen/G_pll_325.PLL/PLL_325.PLLInst_0 )
   Number of Clock Enables:  101
     Net f32c_soc_glue.G_sio.0.sio_instance.tx_ser_1_sqmuxa_i: 5 loads, 4 LSLICEs
     Net f32c_soc_glue/G_gpio.0.gpio_inst/N_104: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_gpio.0.gpio_inst/N_102: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_gpio.0.gpio_inst/N_46: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_gpio.0.gpio_inst/N_48: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_gpio.0.gpio_inst/N_42: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_gpio.0.gpio_inst/N_44: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_gpio.0.gpio_inst/R_1_2_sqmuxa: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_gpio.0.gpio_inst/R_5_2_sqmuxa: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_gpio.0.gpio_inst/N_38: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_gpio.0.gpio_inst/N_40: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_gpio.0.gpio_inst/R_3_2_sqmuxa: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_gpio.0.gpio_inst/N_52: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_gpio.0.gpio_inst/N_50: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_gpio.0.gpio_inst/N_101: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_gpio.0.gpio_inst/N_103: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_timer.timer/un103_ce: 5 loads, 5 LSLICEs
     Net f32c_soc_glue/G_timer.timer/un95_ce: 5 loads, 5 LSLICEs
     Net f32c_soc_glue/G_timer.timer/un87_ce: 5 loads, 5 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_22: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_6: 2 loads, 2 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_23: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_7: 2 loads, 2 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_24: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_8: 2 loads, 2 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_25: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_9: 2 loads, 2 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_26: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_10: 2 loads, 2 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_27: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_11: 2 loads, 2 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_28: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_12: 2 loads, 2 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_29: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_13: 2 loads, 2 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_30: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_17: 2 loads, 2 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_1: 2 loads, 2 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_18: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_2: 2 loads, 2 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_19: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_20: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_14: 2 loads, 2 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_3: 2 loads, 2 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_4: 2 loads, 2 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_21: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_5: 2 loads, 2 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_31: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_timer.timer/_arrstore_sel_15: 2 loads, 2 LSLICEs
     Net f32c_soc_glue/G_timer.timer/un72_r_icp_hit: 6 loads, 6 LSLICEs
     Net f32c_soc_glue/G_timer.timer/un31_r_icp_hit: 6 loads, 6 LSLICEs
     Net f32c_soc_glue/G_timer.timer/R_3_0_sqmuxa: 11 loads, 11 LSLICEs
     Net f32c_soc_glue/G_timer.timer/R_2_0_sqmuxa: 11 loads, 11 LSLICEs
     Net f32c_soc_glue/G_timer.timer/Rx_0_2_sqmuxa_i: 5 loads, 5 LSLICEs
     Net f32c_soc_glue/G_timer.timer/R_9_0_sqmuxa: 6 loads, 6 LSLICEs
     Net f32c_soc_glue/G_timer.timer/R_8_0_sqmuxa: 6 loads, 6 LSLICEs
     Net f32c_soc_glue/G_timer.timer/R_7_0_sqmuxa: 6 loads, 6 LSLICEs
     Net f32c_soc_glue/G_timer.timer/R_6_0_sqmuxa: 6 loads, 6 LSLICEs
     Net f32c_soc_glue/G_timer.timer/R_5_0_sqmuxa: 6 loads, 6 LSLICEs
     Net f32c_soc_glue/G_timer.timer/R_4_0_sqmuxa: 6 loads, 6 LSLICEs
     Net f32c_soc_glue/G_timer.timer/un1_R_1_1_sqmuxa_i[0]: 7 loads, 7 LSLICEs
     Net f32c_soc_glue/G_timer.timer/R_11_0_sqmuxa: 6 loads, 6 LSLICEs
     Net f32c_soc_glue/G_timer.timer/R_10_0_sqmuxa: 6 loads, 6 LSLICEs
     Net f32c_soc_glue/G_timer.timer/un4_ce: 6 loads, 6 LSLICEs
     Net f32c_soc_glue/G_timer.timer/R_14_0_sqmuxa: 9 loads, 9 LSLICEs
     Net f32c_soc_glue/G_timer.timer/un15_commit_i: 6 loads, 6 LSLICEs
     Net f32c_soc_glue/G_sio.0.sio_instance/R_baudrate_1_sqmuxa_1_i: 8 loads, 8 LSLICEs
     Net f32c_soc_glue.G_sio.0.sio_instance.R_rxd: 1 loads, 1 LSLICEs
     Net f32c_soc_glue/G_sio.0.sio_instance/R_baudgen[16]: 2 loads, 2 LSLICEs
     Net f32c_soc_glue/G_sio.0.sio_instance/tx_tickcnt11: 2 loads, 2 LSLICEs
     Net f32c_soc_glue/G_sio.0.sio_instance/tx_ser_0_sqmuxa: 2 loads, 2 LSLICEs
     Net f32c_soc_glue/G_sio.0.sio_instance/rx_phase_2_sqmuxa: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/G_sio.0.sio_instance/rx_full_0_sqmuxa_i: 1 loads, 1 LSLICEs
     Net f32c_soc_glue/G_sio.0.sio_instance/rx_des_1_sqmuxa: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/pipeline/EX_mul_start: 2 loads, 2 LSLICEs
     Net f32c_soc_glue/pipeline/un1_mem_running_i_0: 80 loads, 80 LSLICEs
     Net f32c_soc_glue/pipeline/R_cop0_intr_mask_0_sqmuxa: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/pipeline/EX_running: 80 loads, 80 LSLICEs
     Net f32c_soc_glue/pipeline/ID_running: 20 loads, 19 LSLICEs
     Net f32c_soc_glue/pipeline/ID_EX_EIP_0_sqmuxa: 1 loads, 1 LSLICEs
     Net f32c_soc_glue/pipeline/ID_EX_branch_cycle_1_sqmuxa: 36 loads, 36 LSLICEs
     Net f32c_soc_glue/pipeline/un26_if_pc_next: 8 loads, 8 LSLICEs
     Net f32c_soc_glue/pipeline/un1_R_cop0_BD_0_sqmuxa_4: 8 loads, 8 LSLICEs
     Net f32c_soc_glue/pipeline/R_cop0_intr_0_sqmuxa: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/pipeline/un1_R_cop0_BD_0_sqmuxa_3: 1 loads, 1 LSLICEs
     Net f32c_soc_glue/pipeline/R_cop0_EBASE_0_sqmuxa: 15 loads, 15 LSLICEs
     Net f32c_soc_glue/pipeline/R_cop0_timer_intr_0_sqmuxa: 22 loads, 22 LSLICEs
     Net f32c_soc_glue/pipeline/EX_MEM_branch_target_0_sqmuxa: 8 loads, 8 LSLICEs
     Net f32c_soc_glue/pipeline/un10_id_running_0_RNIIA6PC: 21 loads, 21 LSLICEs
     Net f32c_soc_glue/pipeline/ID_EX_EPC_0_sqmuxa: 8 loads, 8 LSLICEs
     Net f32c_soc_glue/pipeline/EX_MEM_branch_cycle: 3 loads, 3 LSLICEs
     Net f32c_soc_glue/pipeline/R_hi_loce[0]: 16 loads, 16 LSLICEs
     Net f32c_soc_glue/pipeline/R_hi_loce[32]: 16 loads, 16 LSLICEs
     Net f32c_soc_glue/R_simple_outce[0]: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/R_simple_outce[8]: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/R_simple_outce[16]: 5 loads, 5 LSLICEs
     Net f32c_soc_glue/R_simple_outce[24]: 5 loads, 5 LSLICEs
     Net tonegen_right/R_code_0_sqmuxa_i: 17 loads, 17 LSLICEs
     Net tonegen_right/un1_r_code_0: 17 loads, 17 LSLICEs
     Net tonegen_left/un1_r_code: 17 loads, 17 LSLICEs
     Net tonegen_left/R_code_0_sqmuxa_i: 16 loads, 16 LSLICEs
   Number of LSRs:  36
     Net f32c_soc_glue/G_timer.timer/un1_commit_1: 2 loads, 2 LSLICEs
     Net f32c_soc_glue/G_timer.timer/fb: 1 loads, 1 LSLICEs
     Net f32c_soc_glue/G_timer.timer/fb_0: 1 loads, 1 LSLICEs
     Net f32c_soc_glue/G_timer.timer/fb_1: 1 loads, 1 LSLICEs
     Net f32c_soc_glue/G_timer.timer/fb_2: 1 loads, 1 LSLICEs
     Net f32c_soc_glue/G_timer.timer/un1_commit: 1 loads, 1 LSLICEs
     Net f32c_soc_glue/G_sio.0.sio_instance/tx_phase_0_sqmuxa_1: 3 loads, 3 LSLICEs
     Net f32c_soc_glue/G_sio.0.sio_instance/un15_r_baudgen_RNIGH6M: 3 loads, 3 LSLICEs
     Net f32c_soc_glue/pipeline/regfile/r2_and_0: 8 loads, 8 LSLICEs
     Net f32c_soc_glue/pipeline/regfile/r2_and_2: 8 loads, 8 LSLICEs
     Net f32c_soc_glue/pipeline/regfile/r1_and_0: 8 loads, 8 LSLICEs
     Net f32c_soc_glue/pipeline/regfile/r1_and_2: 8 loads, 8 LSLICEs
     Net f32c_soc_glue/pipeline/ID_EX_branch_cycle_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net f32c_soc_glue/pipeline/ID_EX_cancel_next_0_sqmuxa: 1 loads, 1 LSLICEs
     Net f32c_soc_glue/pipeline/N_2350_i: 14 loads, 14 LSLICEs
     Net f32c_soc_glue/pipeline/c_exceptions_RNIC8D94: 1 loads, 1 LSLICEs
     Net f32c_soc_glue/pipeline/EX_MEM_EIP_0_sqmuxa: 1 loads, 1 LSLICEs
     Net f32c_soc_glue/pipeline/un3_mem_running_4[0]: 6 loads, 6 LSLICEs
     Net f32c_soc_glue/pipeline/un1_mem_running_i_0_i: 4 loads, 4 LSLICEs
     Net f32c_soc_glue/pipeline/ID_EX_branch_delay_follows_0_sqmuxa: 2 loads, 2 LSLICEs
     Net f32c_soc_glue/pipeline/un5_id_running_RNIJMSEN: 18 loads, 18 LSLICEs
     Net f32c_soc_glue/pipeline/fb: 1 loads, 1 LSLICEs
     Net f32c_soc_glue/pipeline/fb_1: 1 loads, 1 LSLICEs
     Net f32c_soc_glue/pipeline/fb_2: 1 loads, 1 LSLICEs
     Net f32c_soc_glue/pipeline/fb_3: 1 loads, 1 LSLICEs
     Net f32c_soc_glue/pipeline/fb_4: 1 loads, 1 LSLICEs
     Net f32c_soc_glue/pipeline/R_reset: 20 loads, 20 LSLICEs
     Net f32c_soc_glue/pipeline/un1_R_reset: 1 loads, 1 LSLICEs
     Net tonegen_right/fb: 1 loads, 1 LSLICEs
     Net tonegen_right/R_code_0_sqmuxa: 21 loads, 21 LSLICEs
     Net tonegen_right/un1_r_code_RNIV4QS2_0: 16 loads, 16 LSLICEs
     Net tonegen_right/un1_volume_c4_0: 1 loads, 1 LSLICEs
     Net tonegen_left/R_code_0_sqmuxa: 20 loads, 20 LSLICEs
     Net tonegen_left/un1_volume_c4: 1 loads, 1 LSLICEs
     Net tonegen_left/fb: 1 loads, 1 LSLICEs
     Net tonegen_left/R_code_0_sqmuxa_0_a2_3_RNIRJND_1: 15 loads, 15 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net f32c_soc_glue/G_timer.timer/VCC: 234 loads
     Net f32c_soc_glue/pipeline/un1_mem_running_i_0: 103 loads
     Net f32c_soc_glue/pipeline/EX_running: 99 loads
     Net f32c_soc_glue/pipeline/ID_reg2_addr[3]: 79 loads
     Net f32c_soc_glue/pipeline/ID_reg2_addr[2]: 76 loads
     Net f32c_soc_glue/pipeline/ID_reg2_addr[1]: 75 loads
     Net f32c_soc_glue/pipeline/ID_reg1_addr[0]: 70 loads
     Net f32c_soc_glue/pipeline/ID_reg1_addr[1]: 70 loads
     Net f32c_soc_glue/pipeline/ID_reg1_addr[2]: 70 loads
     Net f32c_soc_glue/pipeline/ID_reg1_addr[3]: 70 loads
 

   Number of warnings:  69
   Number of errors:    0



INFO: Design contains pre-loadable EBR during configuration that has a requirement:
Since the GSR is disabled for the EBR, make sure write enable and chip
enable are inactive during wake-up, so that the pre-loaded initialization
values will not be corrupted during wake-up state.

. MULT36X36B  f32c_soc_glue/pipeline/multiplier/R_mul_res_1[66:0]:

Multiplier
        Operation               Signed
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
                Pipeline                            
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
                Pipeline                            
Data
        Input Registers         CLK     CE      RST
        --------------------------------------------
                A               CLK0    CE0     RST0
                B               CLK0    CE0     RST0

        Pipeline Registers      CLK     CE      RST
        --------------------------------------------
                Pipe            CLK0    CE0     RST0

        Output Register         CLK     CE      RST
        --------------------------------------------
                Output          CLK1    CE0     RST0
Other
        GSR     DISABLED

. MULT36X36B  tonegen_right/mul64[63:3]:

Multiplier
        Operation               Unsigned
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
                Pipeline                            
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
                Pipeline                            
Data
        Input Registers         CLK     CE      RST
        --------------------------------------------
                A                                   
                B                                   

        Pipeline Registers      CLK     CE      RST
        --------------------------------------------
                Pipe                                

        Output Register         CLK     CE      RST
        --------------------------------------------
                Output                              
Other
        GSR     DISABLED

. MULT36X36B  tonegen_left/mul64[63:3]:

Multiplier
        Operation               Unsigned
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
                Pipeline                            
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
                Pipeline                            
Data
        Input Registers         CLK     CE      RST
        --------------------------------------------
                A                                   
                B                                   

        Pipeline Registers      CLK     CE      RST
        --------------------------------------------
                Pipe                                

        Output Register         CLK     CE      RST
        --------------------------------------------
                Output                              
Other
        GSR     DISABLED


Total CPU Time: 8 secs  
Total REAL Time: 9 secs  
Peak Memory Usage: 87 MB

Dumping design to file arduino_impl1_map.ncd.

mpartrce -p "arduino_impl1.p2t" -f "arduino_impl1.p3t" -tf "arduino_impl1.pt" "arduino_impl1_map.ncd" "arduino_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "arduino_impl1_map.ncd"
Sun Jan 14 01:07:36 2018

PAR: Place And Route Diamond (64-bit) 3.9.0.99.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF arduino_impl1_map.ncd arduino_impl1.dir/5_1.ncd arduino_impl1.prf
Preference file: arduino_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file arduino_impl1_map.ncd.
Design name: arduino
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 5
Loading device for application par from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   GSR                1/1           100% used
   IOLOGIC           40/196          20% used
   PIO (prelim)      54/174          31% used
                     54/100          54% bonded
   EBR                9/9           100% used
   MULT36             3/3           100% used
   SLICE           2026/2376         85% used



chipcheck: INFO: Design contains pre-loadable EBR during configuration that has a requirement:Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
Number of Signals: 5339
Number of Connections: 16093

Pin Constraint Summary:
   54 out of 54 pins locked (100% locked).


    <postMsg mid="61031122" type="Warning" dynamic="3" navigation="0" arg0="clk_25m_c" arg1="clkgen/G_pll_325.PLL/PLL_325.PLLInst_0" arg2="CLKI"  />
The following 1 signal is selected to use the primary clock routing resources:
    clk (driver: clkgen/G_pll_325.PLL/PLL_325.PLLInst_0, clk load #: 1083)

No signal is selected as DCS clock.

The following 4 signals are selected to use the secondary clock routing resources:
    f32c_soc_glue/pipeline/un1_mem_running_i_0 (driver: f32c_soc_glue/pipeline/SLICE_793, clk load #: 0, sr load #: 0, ce load #: 80)
    f32c_soc_glue/pipeline/EX_running (driver: f32c_soc_glue/pipeline/G_idecode_mi32.idecode/SLICE_1443, clk load #: 0, sr load #: 0, ce load #: 80)
    f32c_soc_glue/pipeline/ID_EX_branch_cycle_1_sqmuxa (driver: f32c_soc_glue/pipeline/G_idecode_mi32.idecode/SLICE_1880, clk load #: 0, sr load #: 0, ce load #: 36)
    tonegen_right/R_code_0_sqmuxa (driver: tonegen_right/SLICE_1845, clk load #: 0, sr load #: 21, ce load #: 0)

Signal clkgen.resl is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 7 secs 


Starting Placer Phase 1.
........................
Placer score = 1268129.
Finished Placer Phase 1.  REAL time: 27 secs 

Starting Placer Phase 2.
.
Placer score =  1251029
Finished Placer Phase 2.  REAL time: 29 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 1 out of 2 (50%)
  CLKDIV     : 0 out of 2 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk" from CLKOK on comp "clkgen/G_pll_325.PLL/PLL_325.PLLInst_0" on PLL site "ULPLL", clk load = 1083
  SECONDARY "f32c_soc_glue/pipeline/un1_mem_running_i_0" from F1 on comp "f32c_soc_glue/pipeline/SLICE_793" on site "R2C20A", clk load = 0, ce load = 80, sr load = 0
  SECONDARY "f32c_soc_glue/pipeline/EX_running" from F1 on comp "f32c_soc_glue/pipeline/G_idecode_mi32.idecode/SLICE_1443" on site "R2C21A", clk load = 0, ce load = 80, sr load = 0
  SECONDARY "f32c_soc_glue/pipeline/ID_EX_branch_cycle_1_sqmuxa" from F0 on comp "f32c_soc_glue/pipeline/G_idecode_mi32.idecode/SLICE_1880" on site "R2C21C", clk load = 0, ce load = 36, sr load = 0
  SECONDARY "tonegen_right/R_code_0_sqmuxa" from F0 on comp "tonegen_right/SLICE_1845" on site "R25C18B", clk load = 0, ce load = 0, sr load = 21

  PRIMARY  : 1 out of 8 (12%)
     DCS   : 0 out of 2 (0%)
  SECONDARY: 4 out of 4 (100%)

Edge Clocks:
  No edge clock selected

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   54 out of 174 (31.0%) PIO sites used.
   54 out of 100 (54.0%) bonded PIO sites used.
   Number of PIO comps: 54; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 14 / 20 ( 70%) | 3.3V       | -          | -          |
| 1        | 4 / 6 ( 66%)   | -          | -          | -          |
| 2        | 0 / 18 (  0%)  | -          | -          | -          |
| 3        | 0 / 4 (  0%)   | -          | -          | -          |
| 4        | 6 / 8 ( 75%)   | -          | -          | -          |
| 5        | 12 / 18 ( 66%) | 3.3V       | -          | -          |
| 6        | 8 / 8 (100%)   | 3.3V       | -          | -          |
| 7        | 10 / 18 ( 55%) | 3.3V       | -          | -          |
+----------+----------------+------------+------------+------------+


DSP Utilization Summary:
-------------------------------------
DSP Block #:              1 2 3
# of MULT36X36B           1 1 1
# of MULT18X18B                
# of MULT18X18MACB             
# of MULT18X18ADDSUBB          
# of MULT18X18ADDSUBSUMB       
# of MULT9X9B                  
# of MULT9X9ADDSUBB            
# of MULT9X9ADDSUBSUMB         

DSP Block  1    Component_Type       Physical_Type                          Instance_Name                       
   R22C9          MULT36X36B             MULT36                       tonegen_right/mul64[63:3]                 

DSP Block  2    Component_Type       Physical_Type                          Instance_Name                       
  R22C18          MULT36X36B             MULT36          f32c_soc_glue/pipeline/multiplier/R_mul_res_1[66:0]    

DSP Block  3    Component_Type       Physical_Type                          Instance_Name                       
  R22C27          MULT36X36B             MULT36                       tonegen_left/mul64[63:3]                  

Total placer CPU time: 29 secs 

Dumping design to file arduino_impl1.dir/5_1.ncd.

0 connections routed; 16093 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 31 secs 

Start NBR router at 01:08:08 01/14/18

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 01:08:08 01/14/18

Start NBR section for initial routing at 01:08:09 01/14/18
Level 1, iteration 1
163(0.07%) conflicts; 12469(77.48%) untouched conns; 1391 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.279ns/-1.391ns; real time: 34 secs 
Level 2, iteration 1
37(0.02%) conflicts; 12069(75.00%) untouched conns; 3713 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.279ns/-3.714ns; real time: 35 secs 
Level 3, iteration 1
267(0.11%) conflicts; 7979(49.58%) untouched conns; 3725 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.279ns/-3.726ns; real time: 36 secs 
Level 4, iteration 1
657(0.28%) conflicts; 0(0.00%) untouched conn; 3903 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.289ns/-3.903ns; real time: 38 secs 

Info: Initial congestion level at 75% usage is 1
Info: Initial congestion area  at 75% usage is 43 (6.14%)

Start NBR section for normal routing at 01:08:14 01/14/18
Level 1, iteration 1
78(0.03%) conflicts; 861(5.35%) untouched conns; 1860 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.280ns/-1.860ns; real time: 39 secs 
Level 1, iteration 2
53(0.02%) conflicts; 899(5.59%) untouched conns; 3659 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.280ns/-3.659ns; real time: 39 secs 
Level 2, iteration 1
38(0.02%) conflicts; 894(5.56%) untouched conns; 1860 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.280ns/-1.860ns; real time: 39 secs 
Level 2, iteration 2
17(0.01%) conflicts; 911(5.66%) untouched conns; 3659 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.280ns/-3.659ns; real time: 40 secs 
Level 3, iteration 1
54(0.02%) conflicts; 817(5.08%) untouched conns; 3911 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.280ns/-3.911ns; real time: 40 secs 
Level 3, iteration 2
32(0.01%) conflicts; 831(5.16%) untouched conns; 4691 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.280ns/-4.691ns; real time: 40 secs 
Level 3, iteration 3
13(0.01%) conflicts; 838(5.21%) untouched conns; 3911 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.280ns/-3.911ns; real time: 41 secs 
Level 3, iteration 4
7(0.00%) conflicts; 836(5.19%) untouched conns; 3911 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.280ns/-3.911ns; real time: 41 secs 
Level 3, iteration 5
8(0.00%) conflicts; 839(5.21%) untouched conns; 4691 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.280ns/-4.691ns; real time: 41 secs 
Level 4, iteration 1
231(0.10%) conflicts; 0(0.00%) untouched conn; 4109 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.280ns/-4.109ns; real time: 42 secs 
Level 4, iteration 2
79(0.03%) conflicts; 0(0.00%) untouched conn; 4013 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.280ns/-4.013ns; real time: 42 secs 
Level 4, iteration 3
41(0.02%) conflicts; 0(0.00%) untouched conn; 4085 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.280ns/-4.085ns; real time: 43 secs 
Level 4, iteration 4
15(0.01%) conflicts; 0(0.00%) untouched conn; 4085 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.280ns/-4.085ns; real time: 43 secs 
Level 4, iteration 5
8(0.00%) conflicts; 0(0.00%) untouched conn; 4013 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.280ns/-4.013ns; real time: 43 secs 
Level 4, iteration 6
3(0.00%) conflicts; 0(0.00%) untouched conn; 4013 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.280ns/-4.013ns; real time: 43 secs 
Level 4, iteration 7
0(0.00%) conflict; 0(0.00%) untouched conn; 9374 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.500ns/-9.375ns; real time: 44 secs 
Level 4, iteration 8
0(0.00%) conflict; 0(0.00%) untouched conn; 9374 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.500ns/-9.375ns; real time: 44 secs 
Level 4, iteration 9
0(0.00%) conflict; 0(0.00%) untouched conn; 4013 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.280ns/-4.013ns; real time: 44 secs 

Start NBR section for performance tuning (iteration 1) at 01:08:20 01/14/18
Level 4, iteration 1
1(0.00%) conflict; 0(0.00%) untouched conn; 1878 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.280ns/-1.878ns; real time: 44 secs 
Level 4, iteration 2
0(0.00%) conflict; 0(0.00%) untouched conn; 9374 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.500ns/-9.375ns; real time: 44 secs 

Start NBR section for re-routing at 01:08:21 01/14/18
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 4013 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.280ns/-4.013ns; real time: 45 secs 

Start NBR section for post-routing at 01:08:21 01/14/18

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 27 (0.17%)
  Estimated worst slack<setup> : -0.280ns
  Timing score<setup> : 1385
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 49 secs 
Total REAL time: 50 secs 
Completely routed.
End of route.  16093 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 1385 

Dumping design to file arduino_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -0.280
PAR_SUMMARY::Timing score<setup/<ns>> = 1.385
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.175
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 50 secs 
Total REAL time to completion: 51 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "arduino_impl1.t2b" -w "arduino_impl1.ncd" -jedec -e -s "D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/arduino.sec" -k "D:/Ivan/Faks/1. Semestar/DigLog/LV6/soc/arduino.bek" "arduino_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.9.0.99.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file arduino_impl1.ncd.
Design name: arduino
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.

Running DRC.
chipcheck: INFO: Design contains pre-loadable EBR during configuration that has a requirement:Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
DRC detected 0 errors and 0 warnings.
Reading Preference File from arduino_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                   WAKE_ON_LOCK  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                     TAG_MEMORY  |                       NORMAL**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "arduino_impl1.jed".
