<?xml version="1.0" encoding="UTF-8"?>
<ip_inst>
    <header>
        <vendor>Pango</vendor>
        <id>021004</id>
        <display_name>HSST</display_name>
        <name>Logos HSST</name>
        <version>1.3e</version>
        <instance>u_hsst</instance>
        <family>Logos</family>
        <device>PGL50H</device>
        <package>FBG484</package>
        <speedgrade>-6</speedgrade>
        <generator version="2022.1" build="99559">IP Compiler</generator>
    </header>
    <param_list>
        <param>
            <name>i_p_tdata_1</name>
            <value>false</value>
        </param>
        <param>
            <name>TX_CHANNEL3_PLL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_RAPID_VMIN_1</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_TX_PLL_SEL</name>
            <item>PLL0</item>
            <value>PLL0</value>
        </param>
        <param>
            <name>PCS_CH3_TX_BRIDGE_GEAR_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_REG_CFG_POST</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_rx3_clk2_fr_core</name>
            <value>false</value>
        </param>
        <param>
            <name>rxrate_popmessage_1</name>
            <value>true</value>
        </param>
        <param>
            <name>i_td_64b67b_16bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>INNER_RST_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>i_rxpma_clk_slip_2</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_lx_rxdct_en_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_RAPID_VMIN_1</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_PROTOCOL</name>
            <item>CUSTOMERIZEDx1</item>
            <value>CUSTOMERIZEDx1</value>
        </param>
        <param>
            <name>RX2_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>CH1_RX_RATE</name>
            <value>0.000000</value>
            <decimal>6</decimal>
        </param>
        <param>
            <name>PCS_CH3_DATA_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_MASTER_CHECK_OFFSET</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_lx_rxdct_en_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_TX_GEAR_SPLIT</name>
            <value>0</value>
        </param>
        <param>
            <name>IPML_CH2_RXPCS_ALIGN_TIMER</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_ENC_DUAL</name>
            <value>0</value>
        </param>
        <param>
            <name>PLL0_M</name>
            <value>1</value>
        </param>
        <param>
            <name>PCS_CH0_TX_GEAR_SPLIT</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_20bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_RAPID_VMIN_1</name>
            <value>0</value>
        </param>
        <param>
            <name>i_debug_bus_2</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_POST_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_RXPCS_SKIP_REG1</name>
            <value>001010000</value>
        </param>
        <param>
            <name>CH3_RX_FABRIC_FEQ</name>
            <value>125.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>i_tx_rate_chng_3</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_lx_sigdet_sta_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_RXPCS_BONDING</name>
            <value>Bypassed</value>
        </param>
        <param>
            <name>txrate_popmessage_2</name>
            <value>true</value>
        </param>
        <param>
            <name>i_td_40bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_l2_txn_p</name>
            <value>true</value>
        </param>
        <param>
            <name>CH0_MULT_LANE_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PLL1_N1</name>
            <value>4</value>
        </param>
        <param>
            <name>PCS_CH0_CEB_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rxlane_done_3</name>
            <value>true</value>
        </param>
        <param>
            <name>i_p_lx_deemp_ctl_2</name>
            <value>false</value>
        </param>
        <param>
            <name>CH2_RXPCS_BONDING</name>
            <value>Bypassed</value>
        </param>
        <param>
            <name>PMA_PLL1_REG_PLL_POWERDOWN_OW</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_MULT_LANE_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_TX_RATE</name>
            <value>0.000000</value>
            <decimal>6</decimal>
        </param>
        <param>
            <name>pll_diff_clk_sel_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_pll_lock_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH3_REG_CFG_POST1</name>
            <value>0</value>
        </param>
        <param>
            <name>tx_pwr_rst_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_32bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_lane_pd_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH3_TXDATA_WIDTH</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_lx_amp_ctl_1</name>
            <value>false</value>
        </param>
        <param>
            <name>TX2_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>i_p_rx_polarity_invert_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_DATA_WIDTH_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_rx0_clk2_fr_core</name>
            <value>false</value>
        </param>
        <param>
            <name>rxrate_popmessage_2</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH2_BYPASS_BRIDGE_FIFO</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_REG_TX_PD_POST</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_REG_RX_HIGHZ_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_TX_OUTZZ</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_lx_cdr_align_2</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH0_TX_PCS_CLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_REG_RX2TX_PLOOP_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_8b10b_8bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_10bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_8b10b_16bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_tx3_clk_fr_core</name>
            <value>true</value>
        </param>
        <param>
            <name>o_rxlane_done_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH3_TX_FABRIC_FEQ</name>
            <value>125.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>PCS_CH3_MASTER_CHECK_OFFSET</name>
            <value>0</value>
        </param>
        <param>
            <name>RX_CHANNEL1_PLL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_ENC_DUAL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_rx_polarity_invert_3</name>
            <value>false</value>
        </param>
        <param>
            <name>FREE_CLOCK_FREQ</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_POST_CURSOR_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>CH3_PROTOCOL</name>
            <item>CUSTOMERIZEDx2</item>
            <value>CUSTOMERIZEDx2</value>
        </param>
        <param>
            <name>PCS_CH0_TX_TCLK2FABRIC_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>P_APB_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>CH3_TX_ENCODER</name>
            <value>8B10B</value>
        </param>
        <param>
            <name>PCS_CH2_BYPASS_BONDING</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_TX_GEAR_TCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_AFTER_CTC_RCLK_SEL_1</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_RX_RATE</name>
            <value>5.000000</value>
            <decimal>6</decimal>
        </param>
        <param>
            <name>i_p_l3_rxn_p</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH2_GE_AUTO_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_EN</name>
            <value>DISABLE</value>
        </param>
        <param>
            <name>PCS_CH2_TX_PCS_TCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>IPML_RX2_CLK2_FR_CORE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_CEB_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_TX_TCLK2FABRIC_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_lx_oob_sta_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_tx_beacon_en_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH2_RX_RATE</name>
            <value>5.000000</value>
            <decimal>6</decimal>
        </param>
        <param>
            <name>PCS_CH2_CEB_RAPIDLS_MMAX</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_tx_ckdiv_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_SPLIT</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_REG_RX2TX_PLOOP_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_20bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>CH2_RX_FABRIC_FEQ</name>
            <value>125.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>PCS_CH1_ALIGN_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_RXPCS_SKIP_REG3</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_l1_rxn_p</name>
            <value>false</value>
        </param>
        <param>
            <name>o_tx_ckdiv_done_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_txlane_rst_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_BYPASS_CTC</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_TX_FABRIC_FEQ</name>
            <value>125.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>PCS_CH2_RAPID_VMIN_2</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_PCS_RCLK_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PLL0_N2</name>
            <value>4</value>
        </param>
        <param>
            <name>CH2_TX_ENCODER</name>
            <value>8B10B</value>
        </param>
        <param>
            <name>CH2_RX_DECODER</name>
            <value>8B10B</value>
        </param>
        <param>
            <name>P_TX_RATE_2</name>
            <value>1</value>
        </param>
        <param>
            <name>PCS_CH0_RAPID_IMAX</name>
            <value>0</value>
        </param>
        <param>
            <name>P_LX_TX_CKDIV_1</name>
            <value>1</value>
        </param>
        <param>
            <name>i_p_pcs_word_align_en_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_PCS_RCLK_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_10bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_pll_ref_clk_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_64b66b_32bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_rxpma_clk_slip_3</name>
            <value>false</value>
        </param>
        <param>
            <name>TX1_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_8b10b_32bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_pcs_rx_mcb_status_3</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_RXPCS_COMMA_MASK</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_PROTOCOL</name>
            <item>CUSTOMERIZEDx1</item>
            <value>CUSTOMERIZEDx1</value>
        </param>
        <param>
            <name>o_rd_8b10b_8bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_tdata_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH3_REG_RX_RATE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_rx0_clk_fr_core</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_TX_BRIDGE_TCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_TX_64B66B_67B</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_tx0_clk2_fr_core</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_REG_TX2RX_PLOOP_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_POST2_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_TX_SLAVE</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_16bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_GE_AUTO_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_rx_highz_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_BYPASS_DENC</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_clk2core_rx_2</name>
            <value>false</value>
        </param>
        <param>
            <name>P_RX_RATE_1</name>
            <value>4</value>
        </param>
        <param>
            <name>PMA_PLL1_REG_REFCLK_OUT_PD</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_refck2core_1</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_pcs_lsm_synced_3</name>
            <value>true</value>
        </param>
        <param>
            <name>CH0_TX_PLL_SEL</name>
            <item>PLL0</item>
            <value>PLL0</value>
        </param>
        <param>
            <name>PCS_CH2_TX_BRIDGE_TCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_PLL1_REG_PLL_LOCKDET_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_TX_GEAR_SPLIT</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_PLL0_REG_PLL_CLKBUF_PD_RIGHT</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_8b10b_16bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>IPML_PLL0_REF_CLK_LOCKDET_REFCT</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_POST_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_REG_TX2RX_PLOOP_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_32bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH3_RXPCS_ALIGN</name>
            <item>GE_MODE</item>
            <item>XAUI_MODE</item>
            <item>RAPIDIO_MODE</item>
            <item>CUSTOMERIZED_MODE</item>
            <item>Bypassed</item>
            <value>GE_MODE</value>
        </param>
        <param>
            <name>PCS_CH2_PCS_RCLK_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_DEC_DUAL</name>
            <value>0</value>
        </param>
        <param>
            <name>IPML_INNER_RST_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_64b66b_16bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_tdata_3</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH2_A_REG</name>
            <value>0</value>
        </param>
        <param>
            <name>pll_fabric_clk_sel_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_64b67b_32bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_SAMP_16B</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_pcs_rx_mcb_status_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_REG_TX2RX_PLOOP_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_rx3_clk_fr_core</name>
            <value>true</value>
        </param>
        <param>
            <name>TX0_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_l0_rxn_p</name>
            <value>false</value>
        </param>
        <param>
            <name>PLL1_VCO</name>
            <value>2125.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>CH0_RXPCS_ALIGN</name>
            <item>GE_MODE</item>
            <item>XAUI_MODE</item>
            <item>RAPIDIO_MODE</item>
            <item>CUSTOMERIZED_MODE</item>
            <item>Bypassed</item>
            <value>Bypassed</value>
        </param>
        <param>
            <name>PMA_CH2_REG_TX_BUSWIDTH_OW</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_10bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_RAPID_VMIN_2</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_REG_TX2RX_PLOOP_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_PLL0_REG_FBDIVA_5_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_RXPCS_SKIP_REG2</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_tx_beacon_en_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_AFTER_CTC_RCLK_EN_GB</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_TX_BYPASS_BRIDGE_FIFO</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_TX_ENABLE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_DEC_DUAL</name>
            <value>0</value>
        </param>
        <param>
            <name>P_TX_RATE_1</name>
            <value>4</value>
        </param>
        <param>
            <name>PCS_CH2_BYPASS_GEAR</name>
            <value>0</value>
        </param>
        <param>
            <name>i_pll_lock_rx_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_POST1_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>i_pll_lock_rx_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_tx_beacon_en_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_TX_BRIDGE_GEAR_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>SHOW_HSST_OPTINAL</name>
            <value>false</value>
        </param>
        <param>
            <name>i_debug_bus_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_TX_GEAR_TCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>o_tx_ckdiv_done_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_lx_elecidle_en_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_40bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_RX_FABRIC_FEQ</name>
            <value>0.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>PMA_CH0_REG_RX_TERM_MODE_CTRL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_PCS_RCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_COMMA_DET_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>P_LX_TX_CKDIV_2</name>
            <value>3</value>
        </param>
        <param>
            <name>CH2_RXPCS_COMMA_SEL</name>
            <item>COMMA</item>
            <item>K28.1</item>
            <item>K28.5</item>
            <item>K28.7</item>
            <item>CUSTOMERIZED</item>
            <value>K28.5</value>
        </param>
        <param>
            <name>PMA_CH3_SIPO_BIT_SETTING</name>
            <value>0</value>
        </param>
        <param>
            <name>o_tx_ckdiv_done_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_CB_RCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_lx_rx_ckdiv_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_DATA_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_lx_deemp_ctl_3</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_8b10b_8bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_TX_BYPASS_BRIDGE_FIFO</name>
            <value>0</value>
        </param>
        <param>
            <name>IPML_LX_RX_CKDIV_2</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_TX_GEAR_TCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_REG_CDR_LOCK_TIMER</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_DATA_WIDTH_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_refckn_p_0</name>
            <value>true</value>
        </param>
        <param>
            <name>tx_pwr_rst_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_BYPASS_DENC</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_RAPID_IMAX</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_RDATA_WIDTH</name>
            <item>8</item>
            <value>8</value>
        </param>
        <param>
            <name>PCS_CH1_SKIP_REG3</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_REG_TX_PD_POST</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64b67b_32bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_8b10b_32bit_3</name>
            <value>true</value>
        </param>
        <param>
            <name>i_p_rx1_clk2_fr_core</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_8b10b_8bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_RXPCS_BONDING</name>
            <value>Bypassed</value>
        </param>
        <param>
            <name>PCS_CH3_TX_PCS_TCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>pll_fabric_clk_en_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_tx_ckdiv_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_64b67b_32bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_SAMP_16B</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_TX_ENABLE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_pll_lock_tx_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_TX_SLAVE</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_40bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rx_ckdiv_done_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_REG_RX2TX_PLOOP_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_SKIP_REG0</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_TDATA_WIDTH</name>
            <item>8</item>
            <value>8</value>
        </param>
        <param>
            <name>PMA_PLL1_REG_FBDIVB</name>
            <value>0</value>
        </param>
        <param>
            <name>i_tx_rate_chng_1</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rxlane_done_2</name>
            <value>true</value>
        </param>
        <param>
            <name>i_rxpma_clk_slip_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH2_RX_ENABLE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_ENC_DUAL</name>
            <value>0</value>
        </param>
        <param>
            <name>PLL1_M</name>
            <value>1</value>
        </param>
        <param>
            <name>PCS_CH0_CB_RCLK_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_RX_ENABLE</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_TXDATA_WIDTH</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_8bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_BYPASS_BRIDGE_FIFO</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_8b10b_16bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_64b67b_32bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_REG_TX2RX_SLOOP_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_MULT_LANE_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_SKIP_REG0</name>
            <value>0</value>
        </param>
        <param>
            <name>txrate_popmessage_0</name>
            <value>true</value>
        </param>
        <param>
            <name>i_p_tx2_clk2_fr_core</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_pcs_mcb_ext_en_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_rate_change_tclk_on_1</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_l0_txn_p</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_SKIP_REG1</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_20bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>rx_pwr_rst_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_64b66b_16bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_RXPCS_A_REG</name>
            <item>01111100</item>
            <value>01111100</value>
        </param>
        <param>
            <name>PMA_CH0_REG_CFG_POST</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_TX_OUTZZ</name>
            <value>0</value>
        </param>
        <param>
            <name>LX_RX_CKDIV_1</name>
            <value>1</value>
        </param>
        <param>
            <name>CH1_RX_FABRIC_FEQ</name>
            <value>0.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>CH0_RX_DECODER</name>
            <value>Bypassed</value>
        </param>
        <param>
            <name>PCS_CH0_BYPASS_ALIGN</name>
            <value>0</value>
        </param>
        <param>
            <name>IPML_CH3_RXPCS_ALIGN_TIMER</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_REG_CFG_POST</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_8b10b_16bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_TX_FABRIC_FEQ</name>
            <value>0.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>i_td_8b10b_8bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>i_lane_pd_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_rxgear_slip_3</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_RXPCS_SKIP_REG3</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_PROTOCOL_DEFAULT</name>
            <value>false</value>
        </param>
        <param>
            <name>i_pll_rst_1</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_8b10b_8bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_PCIE_SLAVE</name>
            <value>0</value>
        </param>
        <param>
            <name>IPML_PLL1_REF_CLK_LOCKDET_REFCT</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_PLL1_REG_FBDIVA_5_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_8bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_TX_GEAR_SPLIT</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_40bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_TX_FABRIC_FEQ</name>
            <value>0.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>PLL0_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>PLL1_TXPCLK_PLL_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>IPML_CH1_RXPCS_ALIGN_TIMER</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_clk2core_tx_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_8b10b_8bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_20bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH1_REG_RX_HIGHZ_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_REG_RX_HIGHZ</name>
            <value>0</value>
        </param>
        <param>
            <name>IPML_CH0_RXPCS_ALIGN_TIMER</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_32bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_64b67b_16bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_pllpowerdown_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_DATA_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_PLL0_REG_REFCLK_OUT_PD</name>
            <value>0</value>
        </param>
        <param>
            <name>PLL_NUM</name>
            <value>1</value>
        </param>
        <param>
            <name>PCS_CH1_CTC_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>RX_CHANNEL2_PLL</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_POST_CURSOR_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_pcs_lsm_synced_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_RAPID_VMIN_1</name>
            <value>0</value>
        </param>
        <param>
            <name>o_txlane_done_3</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH2_AFTER_CTC_RCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_16bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_PLL1_REG_REFCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_PLL0_REG_REFCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_COMMA_REG0</name>
            <value>0</value>
        </param>
        <param>
            <name>IPML_RX0_CLK2_FR_CORE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_BYPASS_CTC</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_TX_PLL_SEL</name>
            <item>PLL0</item>
            <value>PLL0</value>
        </param>
        <param>
            <name>o_rd_64b67b_16bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_SLAVE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_debug_bus_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_TX_SLAVE</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_RDATA_WIDTH</name>
            <item>8</item>
            <value>8</value>
        </param>
        <param>
            <name>PCS_CH3_SKIP_REG1</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_lx_rx_ckdiv_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_BYPASS_WORD_ALIGN</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_RXPCS_A_REG</name>
            <item>01111100</item>
            <value>01111100</value>
        </param>
        <param>
            <name>CH3_RXPCS_BONDING_RANGE</name>
            <item>80BIT</item>
            <value>80BIT</value>
        </param>
        <param>
            <name>i_p_lx_rx_ckdiv_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PLL0_FRQ_INDEX</name>
            <item>0</item>
            <item>1</item>
            <item>2</item>
            <item>3</item>
            <item>4</item>
            <item>5</item>
            <item>6</item>
            <item>7</item>
            <value>1</value>
        </param>
        <param>
            <name>i_p_rx2_clk2_fr_core</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH1_REG_RX_RATE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_SKIP_REG2</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_RXPCS_BONDING_RANGE</name>
            <item>80BIT</item>
            <value>80BIT</value>
        </param>
        <param>
            <name>o_rd_8b10b_32bit_3</name>
            <value>true</value>
        </param>
        <param>
            <name>i_p_pcs_mcb_ext_en_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH1_TXDATA_WIDTH</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_pcs_lsm_synced_2</name>
            <value>true</value>
        </param>
        <param>
            <name>i_pll_lock_rx_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_TX_BYPASS_GEAR</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_64b66b_32bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_BYPASS_DENC</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64b67b_32bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH3_EN</name>
            <value>Fullduplex</value>
        </param>
        <param>
            <name>i_p_tx2_clk_fr_core</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH0_CTC_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_pcs_mcb_ext_en_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_lx_sigdet_sta_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_8b10b_32bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH2_REG_RX_BUSWIDTH_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_TX_GEAR_TCLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>rx_pwr_rst_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_GE_AUTO_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_TX_GEAR_TCLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>IPML_P_LX_TX_CKDIV_1</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64b66b_32bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_MASTER_CHECK_OFFSET</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_CEB_RAPIDLS_MMAX</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_8bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_pcs_rx_mcb_status_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_ALIGN_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_TX_PLL_SEL</name>
            <item>PLL0</item>
            <value>PLL0</value>
        </param>
        <param>
            <name>PCS_CH1_REG_TX2RX_SLOOP_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>o_tx_ckdiv_done_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_TX_64B66B_67B</name>
            <value>0</value>
        </param>
        <param>
            <name>i_wtchdg_clr_0</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH1_SKIP_REG1</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_refckn_p_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_TX_PCS_CLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_tx_ckdiv_3</name>
            <value>false</value>
        </param>
        <param>
            <name>CH3_RXPCS_COMMA_SEL</name>
            <item>COMMA</item>
            <item>K28.1</item>
            <item>K28.5</item>
            <item>K28.7</item>
            <item>CUSTOMERIZED</item>
            <value>K28.5</value>
        </param>
        <param>
            <name>i_p_rx_highz_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_rate_change_tclk_on_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_RXPCS_BONDING_RANGE</name>
            <item>80BIT</item>
            <value>80BIT</value>
        </param>
        <param>
            <name>IPML_P_LX_TX_CKDIV_3</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_REG_TX2RX_SLOOP_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_MULT_LANE_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_PLL0_REG_RESERVED_167_160</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_8b10b_32bit_2</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH0_PCIE_SLAVE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_pllpowerdown_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_SEACH_OFFSET</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_COMMA_MASK</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_REG_TX_RATE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_SLAVE</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_REG_RX_TERM_MODE_CTRL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_CEB_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_40bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_tx3_clk2_fr_core</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_16bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_lx_deemp_ctl_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH2_RXPCS_COMMA_REG0</name>
            <value>0101111100</value>
        </param>
        <param>
            <name>rx_pwr_rst_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_ENC_DUAL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_SAMP_16B</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_32bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_RXPCS_CTC</name>
            <value>Bypassed</value>
        </param>
        <param>
            <name>PCS_CH2_AFTER_CTC_RCLK_EN_GB</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_AFTER_CTC_RCLK_EN_GB_1</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_COMMA_DET_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_COMMA_MASK</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_AFTER_CTC_RCLK_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_RXPCS_COMMA_MASK</name>
            <value>0000000000</value>
        </param>
        <param>
            <name>i_rx_rate_chng_3</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_64b67b_32bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>P_LX_TX_CKDIV_0</name>
            <value>1</value>
        </param>
        <param>
            <name>CH2_TX_ENABLE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64b67b_16bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_SPLIT</name>
            <value>0</value>
        </param>
        <param>
            <name>i_hsst_rst_dbg_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_RAPID_VMIN_2</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_COMMA_REG1</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_RX_DECODER</name>
            <value>8B10B</value>
        </param>
        <param>
            <name>PCS_CH2_ALIGN_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64b66b_16bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_BYPASS_BONDING</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_SLAVE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_pll_rst_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_DELAY_SET</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_BYPASS_WORD_ALIGN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_DELAY_SET</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_BYPASS_BONDING</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_TX_BYPASS_BRIDGE_UINT</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64b66b_16bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_8b10b_32bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_TX_PCS_TCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_lx_elecidle_en_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_pll_lock_tx_2</name>
            <value>false</value>
        </param>
        <param>
            <name>IPML_TX0_CLK2_FR_CORE</name>
            <value>0</value>
        </param>
        <param>
            <name>PLL1_FRQ_INDEX</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_REG_TX_BUSWIDTH_OW</name>
            <value>0</value>
        </param>
        <param>
            <name>i_hsst_rst_dbg_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_rxlane_rst_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_RXPCS_COMMA_SEL</name>
            <item>K28.5</item>
            <value>K28.5</value>
        </param>
        <param>
            <name>i_td_32bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_64b66b_32bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>CH3_RXPCS_BONDING</name>
            <value>Bypassed</value>
        </param>
        <param>
            <name>i_p_tx1_clk_fr_core</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_BYPASS_BOND</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_RDATA_WIDTH</name>
            <item>32</item>
            <value>32</value>
        </param>
        <param>
            <name>PMA_PLL0_REG_PLL_CLKBUF_PD_LEFT</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_AFTER_CTC_RCLK_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_8b10b_32bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_rdata_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH3_POST_CURSOR_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_COMMA_REG1</name>
            <value>0</value>
        </param>
        <param>
            <name>i_wtchdg_clr_1</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_40bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_COMMA_REG0</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_l3_txn_p</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH3_SEACH_OFFSET</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_COMMA_REG1</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_SKIP_REG1</name>
            <value>0</value>
        </param>
        <param>
            <name>IPML_P_LX_TX_CKDIV_2</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_REG_TX_BUSWIDTH_OW</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_lx_sigdet_sta_2</name>
            <value>true</value>
        </param>
        <param>
            <name>pll_diff_clk_en_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PLL0_REF_FRQ</name>
            <value>125.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>PCS_CH3_TX_BYPASS_BRIDGE_FIFO</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_RXPCS_SKIP_REG2</name>
            <value>0</value>
        </param>
        <param>
            <name>i_txlane_rst_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_RAPID_IMAX</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_10bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_txlane_rst_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_PCS_RCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_COMMA_REG1</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_CEB_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_CTC_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_RXPCS_COMMA_REG0</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_8b10b_16bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_TX_BYPASS_ENC</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_rxgear_slip_1</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_pll_lock_0</name>
            <value>true</value>
        </param>
        <param>
            <name>CH3_RXPCS_SKIP_REG3</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_COMMA_DET_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_EN</name>
            <value>Fullduplex</value>
        </param>
        <param>
            <name>PMA_CH1_REG_RX_HIGHZ</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_TDATA_WIDTH</name>
            <item>8</item>
            <value>8</value>
        </param>
        <param>
            <name>i_pll_lock_rx_2</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_tx_beacon_en_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PLL1_REF_SEL</name>
            <value>Diff_REFCK1</value>
        </param>
        <param>
            <name>PCS_CH0_TX_BYPASS_BRIDGE_FIFO</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_DELAY_SET</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_REG_TX_PD_POST</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_SKIP_REG3</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_DEC_DUAL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_TX_OUTZZ</name>
            <value>0</value>
        </param>
        <param>
            <name>i_rx_rate_chng_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH0_REG_CDR_LOCK_TIMER</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_20bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_tx_rate_chng_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_rx_highz_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_COMMA_MASK</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_lx_rx_ckdiv_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_64b66b_16bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_lx_rxdct_en_2</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_RXPCS_COMMA_MASK</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_pll_ref_clk_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_PLL1_REG_PLL_REFCLK_CML_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_64b67b_16bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_rx2_clk_fr_core</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH3_BYPASS_GEAR</name>
            <value>0</value>
        </param>
        <param>
            <name>P_RX_RATE_0</name>
            <value>4</value>
        </param>
        <param>
            <name>o_p_l1_txn_p</name>
            <value>false</value>
        </param>
        <param>
            <name>CH2_POST_CURSOR_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>P_LX_TX_CKDIV_3</name>
            <value>3</value>
        </param>
        <param>
            <name>i_td_64b67b_32bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_16bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PLL_REFCLK_SAME</name>
            <value>false</value>
        </param>
        <param>
            <name>P_RX_RATE_2</name>
            <value>1</value>
        </param>
        <param>
            <name>PCS_CH0_TX_BYPASS_GEAR</name>
            <value>0</value>
        </param>
        <param>
            <name>i_hsst_rst_dbg_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_BYPASS_ALIGN</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_clk2core_rx_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH3_REG_CFG_POST</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_REG_CDR_LOCK_TIMER</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_rx_polarity_invert_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_SLAVE</name>
            <value>0</value>
        </param>
        <param>
            <name>PLL0_VCO</name>
            <value>2500.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>o_rd_64b66b_32bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_BYPASS_CTC</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_TX_BYPASS_BRIDGE_UINT</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_AFTER_CTC_RCLK_SEL_1</name>
            <value>0</value>
        </param>
        <param>
            <name>LX_RX_CKDIV_2</name>
            <value>3</value>
        </param>
        <param>
            <name>PCS_CH1_BYPASS_BRIDGE_FIFO</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_TXDATA_WIDTH</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_8bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_TX_TCLK2FABRIC_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_rx_rate_chng_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_PCIE_SLAVE</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_RXPMA_RTERM</name>
            <value>6</value>
        </param>
        <param>
            <name>PCS_CH3_A_REG</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_BYPASS_BRIDGE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_tx_ckdiv_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_CB_RCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_CB_RCLK_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_RDATA_WIDTH</name>
            <item>32</item>
            <value>32</value>
        </param>
        <param>
            <name>PCS_CH0_BYPASS_BONDING</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_lx_oob_sta_2</name>
            <value>false</value>
        </param>
        <param>
            <name>FREE_FRQ</name>
            <value>100.0000</value>
            <decimal>4</decimal>
        </param>
        <param>
            <name>PCS_CH1_DATA_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_rxgear_slip_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH2_RXPCS_A_REG</name>
            <item>01111100</item>
            <value>01111100</value>
        </param>
        <param>
            <name>PARM_PLL0_POWERUP</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_DELAY_SET</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_RXPCS_ALIGN_TIMER</name>
            <value>65535</value>
        </param>
        <param>
            <name>i_lane_pd_2</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_64b67b_16bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_TX_PCS_TCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_TX_BYPASS_ENC</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_REG_RX_HIGHZ_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_TX_BYPASS_BRIDGE_UINT</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_RXPCS_A_REG</name>
            <item>01111100</item>
            <value>01111100</value>
        </param>
        <param>
            <name>PCS_CH2_RAPID_IMAX</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_20bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH0_REG_CFG_POST1</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_TX_ENCODER</name>
            <value>Bypassed</value>
        </param>
        <param>
            <name>RX_CHANNEL3_PLL</name>
            <value>0</value>
        </param>
        <param>
            <name>pll_st_0</name>
            <value>true</value>
        </param>
        <param>
            <name>PMA_PLL1_REG_PLL_CLKBUF_PD_RIGHT</name>
            <value>0</value>
        </param>
        <param>
            <name>PLL1_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_64b67b_16bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_lx_cdr_align_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_AFTER_CTC_RCLK_EN_GB_1</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_TX_GEAR_TCLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_BYPASS_GEAR</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_32bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_pcs_word_align_en_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_64b66b_32bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_CB_RCLK_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_ALIGN_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_PROTOCOL_DEFAULT</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH2_REG_CFG_POST2</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_32bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_SEACH_OFFSET</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_RXPCS_CTC</name>
            <value>GE</value>
        </param>
        <param>
            <name>o_rd_8b10b_16bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH1_REG_CFG_POST1</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_COMMA_DET_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>IPML_RX1_CLK2_FR_CORE</name>
            <value>0</value>
        </param>
        <param>
            <name>TX_CHANNEL2_PLL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_A_REG</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_DATA_WIDTH_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_POST2_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_8bit_only_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_PCS_RCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_lx_amp_ctl_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_lane_sync_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_BYPASS_WORD_ALIGN</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_rx1_clk_fr_core</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_AFTER_CTC_RCLK_SEL_1</name>
            <value>0</value>
        </param>
        <param>
            <name>IPML_PLL0_REF_CLK_LOCKDET_FBCT</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_lane_sync_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_AFTER_CTC_RCLK_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_COMMA_REG0</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_clk2core_tx_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH0_REG_RX_HIGHZ_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_lx_elecidle_en_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_CB_RCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_TDATA_WIDTH</name>
            <item>32</item>
            <value>32</value>
        </param>
        <param>
            <name>i_td_64b66b_32bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_RXPCS_ALIGN_TIMER</name>
            <value>65535</value>
        </param>
        <param>
            <name>o_p_pcs_lsm_synced_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_BYPASS_BOND</name>
            <value>0</value>
        </param>
        <param>
            <name>PARM_PLL1_POWERUP</name>
            <value>0</value>
        </param>
        <param>
            <name>i_rxlane_rst_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH2_SIPO_BIT_SETTING</name>
            <value>0</value>
        </param>
        <param>
            <name>i_debug_bus_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH2_PROTOCOL</name>
            <item>GE</item>
            <item>SGMII</item>
            <item>PCIEx1</item>
            <item>PCIEx2</item>
            <item>CUSTOMERIZEDx1</item>
            <item>CUSTOMERIZEDx2</item>
            <value>CUSTOMERIZEDx2</value>
        </param>
        <param>
            <name>o_p_lx_cdr_align_3</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH3_TX_BRIDGE_TCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>IPML_LX_RX_CKDIV_3</name>
            <value>0</value>
        </param>
        <param>
            <name>IPML_LX_RX_CKDIV_1</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_RAPID_VMIN_2</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_TX_PCS_CLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_REG_RX_HIGHZ</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_RX_ENABLE</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_PLL1_REG_RESERVED_167_160</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_RXPCS_COMMA_MASK</name>
            <value>0000000000</value>
        </param>
        <param>
            <name>PCS_CH3_BYPASS_BRIDGE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_tx_rate_chng_2</name>
            <value>false</value>
        </param>
        <param>
            <name>rxrate_popmessage_0</name>
            <value>true</value>
        </param>
        <param>
            <name>i_p_tx0_clk_fr_core</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_RXPCS_COMMA_SEL</name>
            <item>K28.5</item>
            <value>K28.5</value>
        </param>
        <param>
            <name>i_td_40bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_TX_PCS_CLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_10bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>pll_fabric_clk_en_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_AFTER_CTC_RCLK_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_TX_TCLK2FABRIC_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_REG_CFG_POST2</name>
            <value>0</value>
        </param>
        <param>
            <name>i_rxlane_rst_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_TX_ENCODER</name>
            <value>Bypassed</value>
        </param>
        <param>
            <name>PCS_CH0_DATA_WIDTH_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_RX_64B66B_67B</name>
            <value>0</value>
        </param>
        <param>
            <name>pll_st_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH2_RXPCS_ALIGN</name>
            <item>GE_MODE</item>
            <item>XAUI_MODE</item>
            <item>RAPIDIO_MODE</item>
            <item>CUSTOMERIZED_MODE</item>
            <value>GE_MODE</value>
        </param>
        <param>
            <name>LX_RX_CKDIV_0</name>
            <value>1</value>
        </param>
        <param>
            <name>rx_pwr_rst_2</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_RX_DECODER</name>
            <value>Bypassed</value>
        </param>
        <param>
            <name>o_p_clk2core_tx_2</name>
            <value>true</value>
        </param>
        <param>
            <name>PMA_CH3_REG_TX_BUSWIDTH_OW</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_RXPCS_CTC</name>
            <value>GE</value>
        </param>
        <param>
            <name>PMA_CH3_REG_CFG_POST2</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_POST1_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_8b10b_8bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>RX1_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_rxgear_slip_2</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_RXPCS_COMMA_REG0</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_TX_OUTZZ</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_AFTER_CTC_RCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PLL0_REF_SEL</name>
            <value>Diff_REFCK0</value>
        </param>
        <param>
            <name>CH0_RXPCS_CTC</name>
            <value>Bypassed</value>
        </param>
        <param>
            <name>o_p_rdata_3</name>
            <value>true</value>
        </param>
        <param>
            <name>PMA_CH2_REG_TX_PD_POST</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_RXPCS_BONDING_RANGE</name>
            <item>80BIT</item>
            <value>80BIT</value>
        </param>
        <param>
            <name>SHOW_INNER_RST_OPTINAL</name>
            <value>false</value>
        </param>
        <param>
            <name>CH2_TDATA_WIDTH</name>
            <item>32</item>
            <value>32</value>
        </param>
        <param>
            <name>o_rd_16bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_TX_BRIDGE_TCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_REG_TX_RATE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_lx_amp_ctl_2</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rx_ckdiv_done_3</name>
            <value>false</value>
        </param>
        <param>
            <name>CH3_RXPCS_SKIP_REG0</name>
            <value>110111100</value>
        </param>
        <param>
            <name>PCS_CH3_SKIP_REG3</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_TX_BYPASS_GEAR</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_RXPCS_SKIP_REG0</name>
            <value>0</value>
        </param>
        <param>
            <name>TX_CHANNEL0_PLL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_SKIP_REG0</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_REG_CFG_POST2</name>
            <value>0</value>
        </param>
        <param>
            <name>i_pll_rst_0</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH1_TX_GEAR_TCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_PROTOCOL_DEFAULT</name>
            <value>false</value>
        </param>
        <param>
            <name>rxrate_popmessage_3</name>
            <value>true</value>
        </param>
        <param>
            <name>TX_CHANNEL1_PLL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_TX_64B66B_67B</name>
            <value>0</value>
        </param>
        <param>
            <name>PLL1_REF_FRQ</name>
            <value>125.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>i_txlane_rst_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_RXPCS_SKIP_REG0</name>
            <value>0</value>
        </param>
        <param>
            <name>pll_diff_clk_sel_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH3_TX_RATE</name>
            <value>5.000000</value>
            <decimal>6</decimal>
        </param>
        <param>
            <name>i_p_pcs_word_align_en_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_AFTER_CTC_RCLK_SEL_1</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_TX_BYPASS_BRIDGE_UINT</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_REG_CDR_LOCK_TIMER</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_lx_oob_sta_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_16bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_PCIE_SLAVE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_AFTER_CTC_RCLK_EN_GB</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rx_ckdiv_done_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_RX_64B66B_67B</name>
            <value>0</value>
        </param>
        <param>
            <name>i_lane_pd_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_pcs_mcb_ext_en_2</name>
            <value>false</value>
        </param>
        <param>
            <name>CH3_RXPCS_COMMA_REG0</name>
            <value>0101111100</value>
        </param>
        <param>
            <name>o_p_clk2core_rx_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_MASTER_CHECK_OFFSET</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_REG_RX_HIGHZ</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_lx_cdr_align_1</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_pcs_rx_mcb_status_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PLL0_N1</name>
            <value>5</value>
        </param>
        <param>
            <name>CH0_POST1_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_SKIP_REG2</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_BYPASS_DENC</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_16bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_SKIP_REG2</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_RXPMA_RTERM</name>
            <value>6</value>
        </param>
        <param>
            <name>PCS_CH2_TX_BRIDGE_GEAR_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>tx_pwr_rst_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_pcs_word_align_en_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH2_RXPCS_ALIGN_TIMER</name>
            <value>32767</value>
        </param>
        <param>
            <name>CH3_POST1_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>o_txlane_done_2</name>
            <value>true</value>
        </param>
        <param>
            <name>i_p_lx_elecidle_en_1</name>
            <value>false</value>
        </param>
        <param>
            <name>pll_fabric_clk_sel_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_AFTER_CTC_RCLK_EN_GB_1</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_REG_RX_BUSWIDTH_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_SAMP_16B</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_clk2core_rx_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_rxpma_clk_slip_1</name>
            <value>false</value>
        </param>
        <param>
            <name>IPML_LX_RX_CKDIV_0</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_8bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>CH2_POST_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_RXPCS_SKIP_REG1</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_CEB_RAPIDLS_MMAX</name>
            <value>0</value>
        </param>
        <param>
            <name>PLL0_TXPCLK_PLL_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_REG_RX_TERM_MODE_CTRL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_REG_TX_RATE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_SPLIT</name>
            <value>0</value>
        </param>
        <param>
            <name>RX3_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH0_AFTER_CTC_RCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_PLL0_REG_PLL_LOCKDET_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_TX_SLAVE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_20bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>pll_diff_clk_en_0</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH1_COMMA_REG0</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_RX_RATE</name>
            <value>0.000000</value>
            <decimal>6</decimal>
        </param>
        <param>
            <name>CH2_TX_RATE</name>
            <value>5.000000</value>
            <decimal>6</decimal>
        </param>
        <param>
            <name>TX3_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>CH3_RXPCS_SKIP_REG1</name>
            <value>001010000</value>
        </param>
        <param>
            <name>P_TX_RATE_3</name>
            <value>1</value>
        </param>
        <param>
            <name>LX_RX_CKDIV_3</name>
            <value>3</value>
        </param>
        <param>
            <name>PCS_CH0_REG_TX2RX_SLOOP_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH1_REG_RX_BUSWIDTH_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>i_rx_rate_chng_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_rx_highz_0</name>
            <value>false</value>
        </param>
        <param>
            <name>txrate_popmessage_3</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH1_A_REG</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_16bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_8bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH3_BYPASS_WORD_ALIGN</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rx_ckdiv_done_2</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_clk2core_tx_0</name>
            <value>false</value>
        </param>
        <param>
            <name>CH3_RXPCS_SKIP_REG2</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_RXPCS_SKIP_REG2</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_AFTER_CTC_RCLK_EN_GB_1</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_lx_sigdet_sta_3</name>
            <value>true</value>
        </param>
        <param>
            <name>o_rd_64b66b_32bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>P_TX_RATE_0</name>
            <value>4</value>
        </param>
        <param>
            <name>PCS_CH2_SKIP_REG2</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_BYPASS_BRIDGE_FIFO</name>
            <value>0</value>
        </param>
        <param>
            <name>IPML_PLL1_REF_CLK_LOCKDET_FBCT</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_GE_AUTO_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_CB_RCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_TX_BYPASS_ENC</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_RXPCS_SKIP_REG0</name>
            <value>110111100</value>
        </param>
        <param>
            <name>PCS_CH1_AFTER_CTC_RCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>CH0_RXPMA_RTERM</name>
            <value>6</value>
        </param>
        <param>
            <name>PCS_CH3_TX_GEAR_TCLK_EN_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_CB_RCLK_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>o_txlane_done_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH2_REG_RX2TX_PLOOP_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_RXPCS_ALIGN</name>
            <item>GE_MODE</item>
            <item>XAUI_MODE</item>
            <item>RAPIDIO_MODE</item>
            <item>CUSTOMERIZED_MODE</item>
            <item>Bypassed</item>
            <value>Bypassed</value>
        </param>
        <param>
            <name>o_rd_64b67b_32bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_lx_amp_ctl_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_lx_oob_sta_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_SKIP_REG0</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_SEACH_OFFSET</name>
            <value>0</value>
        </param>
        <param>
            <name>IPML_P_LX_TX_CKDIV_0</name>
            <value>0</value>
        </param>
        <param>
            <name>i_rxlane_rst_3</name>
            <value>false</value>
        </param>
        <param>
            <name>tx_pwr_rst_1</name>
            <value>false</value>
        </param>
        <param>
            <name>o_p_rdata_2</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH0_BYPASS_BOND</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_TX_BYPASS_ENC</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_RX_64B66B_67B</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_CEB_RAPIDLS_MMAX</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_8b10b_16bit_2</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH1_SIPO_BIT_SETTING</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_RXPMA_RTERM</name>
            <value>6</value>
        </param>
        <param>
            <name>i_p_pll_rst_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH3_REG_RX_TERM_MODE_CTRL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_REG_TX_RATE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_SKIP_REG3</name>
            <value>0</value>
        </param>
        <param>
            <name>IPML_PLL_NUM</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_TX_64B66B_67B</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_TX_BYPASS_GEAR</name>
            <value>0</value>
        </param>
        <param>
            <name>P_RX_RATE_3</name>
            <value>1</value>
        </param>
        <param>
            <name>CH3_POST2_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_REG_CFG_POST1</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_TX_RATE</name>
            <value>0.000000</value>
            <decimal>6</decimal>
        </param>
        <param>
            <name>i_td_40bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_AFTER_CTC_RCLK_EN_GB</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_10bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_RX_64B66B_67B</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH0_SIPO_BIT_SETTING</name>
            <value>0</value>
        </param>
        <param>
            <name>i_hsst_rst_dbg_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_pll_lock_tx_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_lx_rxdct_en_1</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH1_BYPASS_GEAR</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_32bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_pll_lock_tx_1</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rxlane_done_0</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_tdata_2</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH3_BYPASS_CTC</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_PLL0_REG_FBDIVB</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_10bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_8bit_only_3</name>
            <value>false</value>
        </param>
        <param>
            <name>o_txlane_done_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PLL1_N2</name>
            <value>5</value>
        </param>
        <param>
            <name>PCS_CH3_BYPASS_ALIGN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_BYPASS_BOND</name>
            <value>0</value>
        </param>
        <param>
            <name>txrate_popmessage_1</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH2_CTC_MODE</name>
            <value>0</value>
        </param>
        <param>
            <name>CH3_RX_ENABLE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_TX_BRIDGE_GEAR_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH0_DEC_DUAL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH3_REG_RX_BUSWIDTH_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_PLL0_REG_PLL_REFCLK_CML_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_refck2core_0</name>
            <value>false</value>
        </param>
        <param>
            <name>PCS_CH0_PCS_RCLK_SEL</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_PLL1_REG_PLL_CLKBUF_PD_LEFT</name>
            <value>0</value>
        </param>
        <param>
            <name>RX_CHANNEL0_PLL</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH3_SPLIT</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_8b10b_16bit_0</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_64b67b_16bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_64b66b_16bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_l2_rxn_p</name>
            <value>true</value>
        </param>
        <param>
            <name>RX0_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>o_rd_64b66b_16bit_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_rx_polarity_invert_1</name>
            <value>false</value>
        </param>
        <param>
            <name>i_p_lx_deemp_ctl_1</name>
            <value>false</value>
        </param>
        <param>
            <name>IPML_RX3_CLK2_FR_CORE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_8b10b_32bit_2</name>
            <value>true</value>
        </param>
        <param>
            <name>CH0_POST_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH2_BYPASS_BRIDGE</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_PROTOCOL_DEFAULT</name>
            <value>false</value>
        </param>
        <param>
            <name>CH0_RXPCS_ALIGN_TIMER</name>
            <value>65535</value>
        </param>
        <param>
            <name>PCS_CH0_PCS_RCLK_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>CH1_TX_ENABLE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_BYPASS_ALIGN</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_BYPASS_BRIDGE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_td_10bit_only_2</name>
            <value>false</value>
        </param>
        <param>
            <name>i_td_20bit_only_1</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_EN</name>
            <value>DISABLE</value>
        </param>
        <param>
            <name>CH1_RXPCS_SKIP_REG1</name>
            <value>0</value>
        </param>
        <param>
            <name>PMA_CH2_REG_RX_RATE</name>
            <value>0</value>
        </param>
        <param>
            <name>i_p_tx1_clk2_fr_core</name>
            <value>false</value>
        </param>
        <param>
            <name>CH1_RXPCS_SKIP_REG3</name>
            <value>0</value>
        </param>
        <param>
            <name>CH2_POST2_CURSOR_EMPHASIS</name>
            <value>0</value>
        </param>
        <param>
            <name>o_rd_64b66b_16bit_3</name>
            <value>false</value>
        </param>
        <param>
            <name>PMA_CH0_REG_RX_RATE</name>
            <value>0</value>
        </param>
        <param>
            <name>PCS_CH1_COMMA_MASK</name>
            <value>0</value>
        </param>
        <param>
            <name>o_p_rdata_1</name>
            <value>false</value>
        </param>
    </param_list>
    <pin_list>
        <pin>
            <name>i_free_clk</name>
            <text>i_free_clk</text>
            <dir>input</dir>
            <pos>top</pos>
        </pin>
        <pin>
            <name>i_pll_rst_0</name>
            <text>i_pll_rst_0</text>
            <dir>input</dir>
            <pos>top</pos>
        </pin>
        <pin>
            <name>i_wtchdg_clr_0</name>
            <text>i_wtchdg_clr_0</text>
            <dir>input</dir>
            <pos>top</pos>
        </pin>
        <pin>
            <name>o_wtchdg_st_0</name>
            <text>o_wtchdg_st_0</text>
            <dir>output</dir>
            <pos>top</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>o_pll_done_0</name>
            <text>o_pll_done_0</text>
            <dir>output</dir>
            <pos>top</pos>
        </pin>
        <pin>
            <name>o_txlane_done_2</name>
            <text>o_txlane_done_2</text>
            <dir>output</dir>
            <pos>top</pos>
        </pin>
        <pin>
            <name>o_txlane_done_3</name>
            <text>o_txlane_done_3</text>
            <dir>output</dir>
            <pos>top</pos>
        </pin>
        <pin>
            <name>o_rxlane_done_2</name>
            <text>o_rxlane_done_2</text>
            <dir>output</dir>
            <pos>top</pos>
        </pin>
        <pin>
            <name>o_rxlane_done_3</name>
            <text>o_rxlane_done_3</text>
            <dir>output</dir>
            <pos>top</pos>
        </pin>
        <pin>
            <name>i_p_refckn_0</name>
            <text>i_p_refckn_0</text>
            <dir>input</dir>
            <pos>top</pos>
        </pin>
        <pin>
            <name>i_p_refckp_0</name>
            <text>i_p_refckp_0</text>
            <dir>input</dir>
            <pos>top</pos>
        </pin>
        <pin>
            <name>o_p_clk2core_tx_2</name>
            <text>o_p_clk2core_tx_2</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>i_p_tx2_clk_fr_core</name>
            <text>i_p_tx2_clk_fr_core</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>i_p_tx3_clk_fr_core</name>
            <text>i_p_tx3_clk_fr_core</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>i_p_rx2_clk_fr_core</name>
            <text>i_p_rx2_clk_fr_core</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>i_p_rx3_clk_fr_core</name>
            <text>i_p_rx3_clk_fr_core</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>o_p_pll_lock_0</name>
            <text>o_p_pll_lock_0</text>
            <dir>output</dir>
            <pos>bottom</pos>
        </pin>
        <pin>
            <name>o_p_rx_sigdet_sta_2</name>
            <text>o_p_rx_sigdet_sta_2</text>
            <dir>output</dir>
            <pos>bottom</pos>
        </pin>
        <pin>
            <name>o_p_rx_sigdet_sta_3</name>
            <text>o_p_rx_sigdet_sta_3</text>
            <dir>output</dir>
            <pos>bottom</pos>
        </pin>
        <pin>
            <name>o_p_lx_cdr_align_2</name>
            <text>o_p_lx_cdr_align_2</text>
            <dir>output</dir>
            <pos>bottom</pos>
        </pin>
        <pin>
            <name>o_p_lx_cdr_align_3</name>
            <text>o_p_lx_cdr_align_3</text>
            <dir>output</dir>
            <pos>bottom</pos>
        </pin>
        <pin>
            <name>o_p_pcs_lsm_synced_2</name>
            <text>o_p_pcs_lsm_synced_2</text>
            <dir>output</dir>
            <pos>bottom</pos>
        </pin>
        <pin>
            <name>o_p_pcs_lsm_synced_3</name>
            <text>o_p_pcs_lsm_synced_3</text>
            <dir>output</dir>
            <pos>bottom</pos>
        </pin>
        <pin>
            <name>i_p_l2rxn</name>
            <text>i_p_l2rxn</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>i_p_l2rxp</name>
            <text>i_p_l2rxp</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>i_p_l3rxn</name>
            <text>i_p_l3rxn</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>i_p_l3rxp</name>
            <text>i_p_l3rxp</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>o_p_l2txn</name>
            <text>o_p_l2txn</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>o_p_l2txp</name>
            <text>o_p_l2txp</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>o_p_l3txn</name>
            <text>o_p_l3txn</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>o_p_l3txp</name>
            <text>o_p_l3txp</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>i_txd_2</name>
            <text>i_txd_2</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>31</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>i_tdispsel_2</name>
            <text>i_tdispsel_2</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>i_tdispctrl_2</name>
            <text>i_tdispctrl_2</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>i_txk_2</name>
            <text>i_txk_2</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>i_txd_3</name>
            <text>i_txd_3</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>31</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>i_tdispsel_3</name>
            <text>i_tdispsel_3</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>i_tdispctrl_3</name>
            <text>i_tdispctrl_3</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>i_txk_3</name>
            <text>i_txk_3</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>o_rxstatus_2</name>
            <text>o_rxstatus_2</text>
            <dir>output</dir>
            <pos>left</pos>
            <msb>2</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>o_rxd_2</name>
            <text>o_rxd_2</text>
            <dir>output</dir>
            <pos>left</pos>
            <msb>31</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>o_rdisper_2</name>
            <text>o_rdisper_2</text>
            <dir>output</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>o_rdecer_2</name>
            <text>o_rdecer_2</text>
            <dir>output</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>o_rxk_2</name>
            <text>o_rxk_2</text>
            <dir>output</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>o_rxstatus_3</name>
            <text>o_rxstatus_3</text>
            <dir>output</dir>
            <pos>left</pos>
            <msb>2</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>o_rxd_3</name>
            <text>o_rxd_3</text>
            <dir>output</dir>
            <pos>left</pos>
            <msb>31</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>o_rdisper_3</name>
            <text>o_rdisper_3</text>
            <dir>output</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>o_rdecer_3</name>
            <text>o_rdecer_3</text>
            <dir>output</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>o_rxk_3</name>
            <text>o_rxk_3</text>
            <dir>output</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
    </pin_list>
    <synthesis>
        <script><![CDATA[set_option -vlog_std v2001]]></script>
        <script><![CDATA[set_option -disable_io_insertion 1]]></script>
    </synthesis>
    <file_list>
        <output>
            <file pathname="generate.log" format="log" description="Generate Log"/>
            <file pathname="example_design/bench/u_hsst_top_tb.v" format="verilog" description="Compiled File"/>
            <file pathname="example_design/rtl/u_hsst_top.v" format="verilog" description="Compiled File"/>
            <file pathname="example_design/rtl/u_hsst_if.v" format="verilog" description="Compiled File"/>
            <file pathname="example_design/rtl/u_hsst_src.v" format="verilog" description="Compiled File"/>
            <file pathname="example_design/rtl/u_hsst_chk.v" format="verilog" description="Compiled File"/>
            <file pathname="example_design/rtl/u_hsst_if_top.v" format="verilog" description="Compiled File"/>
            <file pathname="example_design/rtl/u_hsst_dut_top.v" format="verilog" description="Compiled File"/>
            <file pathname="u_hsst_tmpl.v" format="verilog" description="Instantiation Template"/>
            <file pathname="u_hsst_tmpl.vhdl" format="vhdl" description="Instantiation Template"/>
        </output>
        <source>
            <file pathname="rtl/ipml_hsst_rst/ipml_hsst_fifo_clr_v1_0.v"/>
            <file pathname="rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.v"/>
            <file pathname="rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.v"/>
            <file pathname="rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v"/>
            <file pathname="rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v"/>
            <file pathname="rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v"/>
            <file pathname="rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v"/>
            <file pathname="rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v"/>
            <file pathname="rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.v"/>
            <file pathname="rtl/ipml_hsst_rst/ipml_hsst_rst_wtchdg_v1_0.v"/>
            <file pathname="rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v"/>
            <file pathname="rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.v"/>
            <file pathname="rtl/ipml_hsst_u_hsst_wrapper_v1_3e.v"/>
            <file pathname="u_hsst.v"/>
        </source>
    </file_list>
</ip_inst>
