<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p37" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_37{left:86px;bottom:1140px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t2_37{left:83px;bottom:81px;letter-spacing:-0.14px;}
#t3_37{left:200px;bottom:81px;letter-spacing:-0.13px;}
#t4_37{left:110px;bottom:1080px;letter-spacing:0.13px;}
#t5_37{left:160px;bottom:1080px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_37{left:138px;bottom:1040px;letter-spacing:0.11px;word-spacing:-0.48px;}
#t7_37{left:137px;bottom:1022px;letter-spacing:0.1px;word-spacing:-0.08px;}
#t8_37{left:137px;bottom:1003px;letter-spacing:0.08px;word-spacing:0.01px;}
#t9_37{left:137px;bottom:985px;letter-spacing:0.12px;word-spacing:-0.03px;}
#ta_37{left:137px;bottom:948px;letter-spacing:0.12px;word-spacing:-0.57px;}
#tb_37{left:138px;bottom:930px;letter-spacing:0.1px;}
#tc_37{left:138px;bottom:893px;letter-spacing:0.11px;word-spacing:0.01px;}
#td_37{left:110px;bottom:853px;letter-spacing:0.15px;}
#te_37{left:160px;bottom:853px;letter-spacing:0.17px;word-spacing:-0.02px;}
#tf_37{left:138px;bottom:814px;letter-spacing:0.11px;word-spacing:-0.55px;}
#tg_37{left:138px;bottom:796px;letter-spacing:0.1px;word-spacing:-0.02px;}
#th_37{left:138px;bottom:777px;letter-spacing:0.07px;word-spacing:-0.14px;}
#ti_37{left:138px;bottom:759px;letter-spacing:0.08px;word-spacing:0.04px;}
#tj_37{left:110px;bottom:719px;letter-spacing:0.14px;}
#tk_37{left:160px;bottom:719px;letter-spacing:0.16px;word-spacing:0.01px;}
#tl_37{left:138px;bottom:680px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tm_37{left:138px;bottom:661px;letter-spacing:0.08px;word-spacing:0.02px;}
#tn_37{left:138px;bottom:643px;letter-spacing:0.1px;word-spacing:0.01px;}
#to_37{left:138px;bottom:625px;letter-spacing:0.09px;}
#tp_37{left:138px;bottom:606px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tq_37{left:110px;bottom:566px;letter-spacing:0.14px;}
#tr_37{left:160px;bottom:566px;letter-spacing:0.17px;word-spacing:-0.03px;}
#ts_37{left:138px;bottom:527px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tt_37{left:138px;bottom:508px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tu_37{left:138px;bottom:490px;letter-spacing:0.11px;word-spacing:-0.24px;}
#tv_37{left:138px;bottom:472px;letter-spacing:0.11px;word-spacing:0.01px;}
#tw_37{left:138px;bottom:453px;letter-spacing:0.06px;word-spacing:0.03px;}
#tx_37{left:110px;bottom:413px;letter-spacing:0.13px;}
#ty_37{left:160px;bottom:413px;letter-spacing:0.17px;word-spacing:0.05px;}
#tz_37{left:138px;bottom:374px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t10_37{left:138px;bottom:356px;letter-spacing:0.11px;word-spacing:-0.37px;}
#t11_37{left:138px;bottom:337px;letter-spacing:0.06px;word-spacing:0.06px;}
#t12_37{left:110px;bottom:297px;letter-spacing:0.14px;}
#t13_37{left:160px;bottom:297px;letter-spacing:0.17px;}
#t14_37{left:138px;bottom:258px;letter-spacing:0.11px;word-spacing:-0.24px;}
#t15_37{left:138px;bottom:240px;letter-spacing:0.07px;word-spacing:0.03px;}
#t16_37{left:138px;bottom:221px;letter-spacing:0.07px;word-spacing:0.04px;}
#t17_37{left:110px;bottom:181px;letter-spacing:0.13px;}
#t18_37{left:160px;bottom:181px;letter-spacing:0.16px;word-spacing:0.05px;}
#t19_37{left:138px;bottom:142px;letter-spacing:0.11px;}
#t1a_37{left:138px;bottom:123px;letter-spacing:0.05px;word-spacing:0.06px;}

.s1_37{font-size:14px;font-family:Helvetica-Bold_7mg;color:#000;}
.s2_37{font-size:14px;font-family:Helvetica_av;color:#000;}
.s3_37{font-size:18px;font-family:Helvetica-Bold_7mg;color:#000;}
.s4_37{font-size:15px;font-family:Times-Roman_au;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts37" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7mg;
	src: url("fonts/Helvetica-Bold_7mg.woff") format("woff");
}

@font-face {
	font-family: Helvetica_av;
	src: url("fonts/Helvetica_av.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_au;
	src: url("fonts/Times-Roman_au.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg37Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg37" style="-webkit-user-select: none;"><object width="935" height="1210" data="37/37.svg" type="image/svg+xml" id="pdf37" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_37" class="t s1_37">Modules and Application Specific Extensions </span>
<span id="t2_37" class="t s2_37">37 </span><span id="t3_37" class="t s2_37">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS64® Architecture, Revision 6.01 </span>
<span id="t4_37" class="t s3_37">3.2.1 </span><span id="t5_37" class="t s3_37">MIPS16e™ Application Specific Extension </span>
<span id="t6_37" class="t s4_37">The MIPS16e ASE is composed of 16-bit compressed code instructions, designed for the embedded processor market </span>
<span id="t7_37" class="t s4_37">and situations with tight memory constraints. The core can execute both 16- and 32-bit instructions intermixed in the </span>
<span id="t8_37" class="t s4_37">same program, and is compatible with both the MIPS32 and MIPS64 Architectures. Volume IV-a of this document </span>
<span id="t9_37" class="t s4_37">set describes the MIPS16e ASE. </span>
<span id="ta_37" class="t s4_37">The microMIPS Architectures supercedes the MIPS16e ASE as the small code-size solution. microMIPS provides for </span>
<span id="tb_37" class="t s4_37">small code sizes for kernelmode code, floating-point code. These were not available through MIPS16e. </span>
<span id="tc_37" class="t s4_37">The MIPS16e ASE is not allowed with Release 6. </span>
<span id="td_37" class="t s3_37">3.2.2 </span><span id="te_37" class="t s3_37">MDMX™ Application Specific Extension </span>
<span id="tf_37" class="t s4_37">The MIPS Digital Media Extension (MDMX) provides video, audio, and graphics pixel processing through vectors of </span>
<span id="tg_37" class="t s4_37">small integers. Although not a part of the MIPS ISA, this extension is included for informational purposes. The </span>
<span id="th_37" class="t s4_37">MDMX ASE is not supported in Release 6; the same functionality is provided by the SIMD Module. Volume IV-b of </span>
<span id="ti_37" class="t s4_37">this document set describes the MDMX ASE.Volume IV-b of this document set describes the MDMX ASE. </span>
<span id="tj_37" class="t s3_37">3.2.3 </span><span id="tk_37" class="t s3_37">MIPS-3D® Application Specific Extension </span>
<span id="tl_37" class="t s4_37">The MIPS-3D ASE provides enhanced performance of geometry processing calculations by building on the paired- </span>
<span id="tm_37" class="t s4_37">single floating point data type, and adding specific instructions to accelerate computations on these data types. Vol- </span>
<span id="tn_37" class="t s4_37">ume IV-c of this document set describes the MIPS-3D ASE. Because the MIPS-3D ASE requires a 64-bit floating </span>
<span id="to_37" class="t s4_37">point unit, it is only available with a Release 1 MIPS64 processor, or a Release 2 (or subsequent releases) processor </span>
<span id="tp_37" class="t s4_37">that includes a 64-bit FPU. The MIPS-3D ASE is not available with Release 6. </span>
<span id="tq_37" class="t s3_37">3.2.4 </span><span id="tr_37" class="t s3_37">SmartMIPS® Application Specific Extension </span>
<span id="ts_37" class="t s4_37">The SmartMIPS ASE extends the MIPS32 Architectures with a set of new and modified instruction designed to </span>
<span id="tt_37" class="t s4_37">improve the performance and reduce the memory consumption of MIPS-based smart card or smart object systems. </span>
<span id="tu_37" class="t s4_37">Because the SmartMIPS ASE requires the MIPS32 Architecture, it is not discussed in this document set. Because the </span>
<span id="tv_37" class="t s4_37">SmartMIPS ASE requires the MIPS32 Architecture, it is not discussed in the MIPS64 document set. SmartMIPS, </span>
<span id="tw_37" class="t s4_37">however, is not supported in Release 6. </span>
<span id="tx_37" class="t s3_37">3.2.5 </span><span id="ty_37" class="t s3_37">MIPS® DSP Module </span>
<span id="tz_37" class="t s4_37">The MIPS DSP Module provides enhanced performance of signal-processing applications by providing computa- </span>
<span id="t10_37" class="t s4_37">tional support for fractional data types, SIMD, saturation, and other elements that are commonly used in such applica- </span>
<span id="t11_37" class="t s4_37">tions. Volume IV-e of this document set describes the MIPS DSP Module. </span>
<span id="t12_37" class="t s3_37">3.2.6 </span><span id="t13_37" class="t s3_37">MIPS® MT Module </span>
<span id="t14_37" class="t s4_37">The MIPS MT Module provides the architecture to support multi-threaded implementations of the Architecture. This </span>
<span id="t15_37" class="t s4_37">includes support for both virtual processors and lightweight thread contexts. Volume IV-f of this document set </span>
<span id="t16_37" class="t s4_37">describes the MIPS MT Module. Release 6 Multi-threading specification supersedes Volume IV-f. </span>
<span id="t17_37" class="t s3_37">3.2.7 </span><span id="t18_37" class="t s3_37">MIPS® MCU Application Specific Extension </span>
<span id="t19_37" class="t s4_37">The MIPS MCU ASE provides enhanced handling of memory-mapped I/O registers and lower interrupt latencies. </span>
<span id="t1a_37" class="t s4_37">Volume IV-g of this document set describes the MIPS MCU ASE. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
