<stg><name>skipprefetch_Nelem</name>


<trans_list>

<trans id="192" from="1" to="2">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="2" to="3">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="3" to="4">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="4" to="5">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="5" to="6">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="6" to="7">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="7" to="8">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="8" to="9">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="9" to="10">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="10" to="11">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="11" to="12">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="12" to="13">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="13" to="14">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="14" to="15">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="15" to="16">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="16" to="17">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="17" to="18">
<condition id="87">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="17" to="28">
<condition id="101">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="18" to="19">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="19" to="20">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="20" to="21">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="21" to="22">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="22" to="23">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="23" to="24">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="24" to="25">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="25" to="26">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="26" to="27">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="27" to="17">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="28" to="29">
<condition id="102">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="29" to="30">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="30" to="31">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="31" to="32">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="32" to="33">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="33" to="34">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="34" to="35">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="35" to="36">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="36" to="37">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="37" to="38">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="38" to="39">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="39" to="40">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="40" to="41">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="41" to="42">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="42" to="43">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="43" to="44">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="44" to="45">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="45" to="54">
<condition id="146">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="45" to="46">
<condition id="155">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="46" to="47">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="47" to="48">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="48" to="49">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="49" to="50">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="50" to="51">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="51" to="52">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="52" to="53">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="53" to="37">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="54" to="28">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="55" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %vb_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %vb)

]]></Node>
<StgValue><ssdm name="vb_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %n_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %n)

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %a_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a)

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %vb5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %vb_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="vb5"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %n3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %n_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="n3"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %a1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %a_read, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="a1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
:14  %buff = alloca [10000 x i32], align 4

]]></Node>
<StgValue><ssdm name="buff"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
:15  %sz = alloca i32, align 4

]]></Node>
<StgValue><ssdm name="sz"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="30">
<![CDATA[
:7  %tmp_12 = zext i30 %n3 to i32

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %PREF_WINDOW_addr_1 = getelementptr i32* %PREF_WINDOW, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="PREF_WINDOW_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %sz_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="sz_1_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="66" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %sz_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="sz_1_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="67" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %sz_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="sz_1_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="68" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %sz_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="sz_1_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %sz_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="sz_1_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="70" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %sz_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="sz_1_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="71" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %sz_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="sz_1_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="72" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %sz_1 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %PREF_WINDOW_addr_1)

]]></Node>
<StgValue><ssdm name="sz_1"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  store volatile i32 %sz_1, i32* %sz, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
:25  %sz_load = load volatile i32* %sz, align 4

]]></Node>
<StgValue><ssdm name="sz_load"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="65" op_0_bw="32">
<![CDATA[
:26  %sext_cast = sext i32 %sz_load to i65

]]></Node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:27  %mul = mul i65 5497558139, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sz_load, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="78" st_id="11" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:27  %mul = mul i65 5497558139, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="79" st_id="12" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:27  %mul = mul i65 5497558139, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="80" st_id="13" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:27  %mul = mul i65 5497558139, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="81" st_id="14" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:27  %mul = mul i65 5497558139, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="82" st_id="15" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:27  %mul = mul i65 5497558139, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="83" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="27" op_0_bw="27" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %tmp_19 = call i27 @_ssdm_op_PartSelect.i27.i65.i32.i32(i65 %mul, i32 38, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="84" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="30">
<![CDATA[
:4  %tmp_11 = zext i30 %vb5 to i32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="85" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %PREF_WINDOW_addr = getelementptr i32* %PREF_WINDOW, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="PREF_WINDOW_addr"/></StgValue>
</operation>

<operation id="86" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="29">
<![CDATA[
:10  %tmp_13 = zext i29 %a1 to i32

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="87" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32* %PREF_WINDOW), !map !25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i64* %A_BUS), !map !30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @skipprefetch_Nelem_s) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i64* %A_BUS, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str3, [6 x i8]* @p_str4, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i32 %a, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str4, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i32* %PREF_WINDOW, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [12 x i8]* @p_str5, [6 x i8]* @p_str4, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i32 %n, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle2, [6 x i8]* @p_str4, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(i32 %vb, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle4, [6 x i8]* @p_str4, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [4 x i8]* @p_str7, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:28  %neg_mul = sub i65 0, %mul

]]></Node>
<StgValue><ssdm name="neg_mul"/></StgValue>
</operation>

<operation id="97" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="27" op_0_bw="27" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:30  %tmp_18 = call i27 @_ssdm_op_PartSelect.i27.i65.i32.i32(i65 %neg_mul, i32 38, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="98" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="27">
<![CDATA[
:31  %tmp_14 = sext i27 %tmp_18 to i32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="99" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="27">
<![CDATA[
:33  %tmp_15 = sext i27 %tmp_19 to i32

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="100" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %tmp_16 = select i1 %tmp_17, i32 %tmp_14, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %neg_ti = sub i32 0, %tmp_16

]]></Node>
<StgValue><ssdm name="neg_ti"/></StgValue>
</operation>

<operation id="102" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %buff_len = select i1 %tmp_17, i32 %neg_ti, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="buff_len"/></StgValue>
</operation>

<operation id="103" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="27" op_0_bw="32">
<![CDATA[
:37  %tmp_20 = trunc i32 %buff_len to i27

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="104" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
:38  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="105" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %cum_offs = phi i32 [ 0, %0 ], [ %cum_offs_1, %2 ]

]]></Node>
<StgValue><ssdm name="cum_offs"/></StgValue>
</operation>

<operation id="106" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
:1  %i = phi i26 [ 0, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="107" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="26">
<![CDATA[
:2  %i_cast1 = zext i26 %i to i32

]]></Node>
<StgValue><ssdm name="i_cast1"/></StgValue>
</operation>

<operation id="108" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="27" op_0_bw="26">
<![CDATA[
:3  %i_cast = zext i26 %i to i27

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="109" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:4  %tmp = icmp slt i27 %i_cast, %tmp_20

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="110" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 42949672, i64 0)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="111" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:6  %i_1 = add i26 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %a2_sum7 = add i32 %tmp_13, %cum_offs

]]></Node>
<StgValue><ssdm name="a2_sum7"/></StgValue>
</operation>

<operation id="114" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="115" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
:1  %A_BUS_addr = getelementptr i64* %A_BUS, i32 %a2_sum7

]]></Node>
<StgValue><ssdm name="A_BUS_addr"/></StgValue>
</operation>

<operation id="116" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:2  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="117" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:2  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_req"/></StgValue>
</operation>

<operation id="118" st_id="19" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:9  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_1_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="119" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:2  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_req"/></StgValue>
</operation>

<operation id="120" st_id="20" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:9  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_1_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="121" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:2  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_req"/></StgValue>
</operation>

<operation id="122" st_id="21" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:9  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_1_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="123" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:2  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_req"/></StgValue>
</operation>

<operation id="124" st_id="22" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:9  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_1_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="125" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:2  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_req"/></StgValue>
</operation>

<operation id="126" st_id="23" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:9  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_1_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="127" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:2  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_req"/></StgValue>
</operation>

<operation id="128" st_id="24" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:9  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_1_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="129" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %A_BUS_addr_read = call i64 @_ssdm_op_Read.m_axi.volatile.i64P(i64* %A_BUS_addr)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_read"/></StgValue>
</operation>

<operation id="130" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_4 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %A_BUS_addr_read, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="131" st_id="25" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:9  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_1_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="132" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="16">
<![CDATA[
:5  %tmp_1 = sext i16 %tmp_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="133" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_2 = add nsw i32 %cum_offs, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="134" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %buff_addr = getelementptr inbounds [10000 x i32]* %buff, i32 0, i32 %i_cast1

]]></Node>
<StgValue><ssdm name="buff_addr"/></StgValue>
</operation>

<operation id="135" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:8  store i32 %tmp_2, i32* %buff_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %A_BUS_addr_read_1 = call i64 @_ssdm_op_Read.m_axi.volatile.i64P(i64* %A_BUS_addr)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_read_1"/></StgValue>
</operation>

<operation id="137" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_5 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %A_BUS_addr_read_1, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="138" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="16">
<![CDATA[
:12  %tmp_3 = sext i16 %tmp_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="139" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %cum_offs_1 = add nsw i32 %tmp_3, %cum_offs

]]></Node>
<StgValue><ssdm name="cum_offs_1"/></StgValue>
</operation>

<operation id="140" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="141" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:0  %j = phi i6 [ %j_1, %.loopexit ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="142" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1  %exitcond = icmp eq i6 %j, -15

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="143" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:2  %j_1 = add i6 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="144" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond, label %7, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="28" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %i_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr, i32 1)

]]></Node>
<StgValue><ssdm name="i_2_req"/></StgValue>
</operation>

<operation id="146" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="147" st_id="29" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %i_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr, i32 1)

]]></Node>
<StgValue><ssdm name="i_2_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="148" st_id="30" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %i_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr, i32 1)

]]></Node>
<StgValue><ssdm name="i_2_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="149" st_id="31" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %i_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr, i32 1)

]]></Node>
<StgValue><ssdm name="i_2_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="150" st_id="32" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %i_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr, i32 1)

]]></Node>
<StgValue><ssdm name="i_2_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="151" st_id="33" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %i_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr, i32 1)

]]></Node>
<StgValue><ssdm name="i_2_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="152" st_id="34" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %i_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr, i32 1)

]]></Node>
<StgValue><ssdm name="i_2_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="153" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i_2 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %PREF_WINDOW_addr)

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="154" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="155" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="156" st_id="37" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %PREF_WINDOW_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="PREF_WINDOW_load_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="157" st_id="38" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %PREF_WINDOW_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="PREF_WINDOW_load_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="158" st_id="39" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %PREF_WINDOW_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="PREF_WINDOW_load_req"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="159" st_id="40" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %PREF_WINDOW_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="PREF_WINDOW_load_req"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="160" st_id="41" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %PREF_WINDOW_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="PREF_WINDOW_load_req"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="161" st_id="42" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %PREF_WINDOW_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="PREF_WINDOW_load_req"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="162" st_id="43" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %PREF_WINDOW_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %PREF_WINDOW_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="PREF_WINDOW_load_req"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="163" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %PREF_WINDOW_addr_1_r = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %PREF_WINDOW_addr_1)

]]></Node>
<StgValue><ssdm name="PREF_WINDOW_addr_1_r"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="164" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i1 = phi i32 [ %i_2, %3 ], [ %i_3, %6 ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="165" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_6 = icmp slt i32 %i1, %PREF_WINDOW_addr_1_r

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="166" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_6, label %5, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="168" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_7 = icmp slt i32 %i1, %buff_len

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="170" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_7, label %6, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %buff_addr_1 = getelementptr inbounds [10000 x i32]* %buff, i32 0, i32 %i1

]]></Node>
<StgValue><ssdm name="buff_addr_1"/></StgValue>
</operation>

<operation id="172" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="14">
<![CDATA[
:1  %buff_load = load i32* %buff_addr_1, align 4

]]></Node>
<StgValue><ssdm name="buff_load"/></StgValue>
</operation>

<operation id="173" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %i_3 = add nsw i32 %i1, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="174" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="14">
<![CDATA[
:1  %buff_load = load i32* %buff_addr_1, align 4

]]></Node>
<StgValue><ssdm name="buff_load"/></StgValue>
</operation>

<operation id="175" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %a2_sum = add i32 %tmp_13, %buff_load

]]></Node>
<StgValue><ssdm name="a2_sum"/></StgValue>
</operation>

<operation id="176" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
:3  %A_BUS_addr_1 = getelementptr i64* %A_BUS, i32 %a2_sum

]]></Node>
<StgValue><ssdm name="A_BUS_addr_1"/></StgValue>
</operation>

<operation id="177" st_id="46" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:4  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_2_req"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="178" st_id="47" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:4  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_2_req"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="179" st_id="48" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:4  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_2_req"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="180" st_id="49" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:4  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_2_req"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="181" st_id="50" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:4  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_2_req"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="182" st_id="51" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:4  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_2_req"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="183" st_id="52" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:4  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="A_BUS_load_2_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="184" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %A_BUS_addr_1_read = call i64 @_ssdm_op_Read.m_axi.volatile.i64P(i64* %A_BUS_addr_1)

]]></Node>
<StgValue><ssdm name="A_BUS_addr_1_read"/></StgValue>
</operation>

<operation id="185" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_10 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %A_BUS_addr_1_read, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="186" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="16">
<![CDATA[
:7  %tmp_9 = sext i16 %tmp_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="187" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_s = add nsw i32 %buff_load, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="188" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store i32 %tmp_s, i32* %buff_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:10  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="190" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="191" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
