/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  reg [10:0] _01_;
  wire [5:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [19:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [14:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = celloutsig_1_6z ? celloutsig_1_4z : celloutsig_1_6z;
  assign celloutsig_1_2z = !(in_data[119] ? celloutsig_1_0z[8] : celloutsig_1_1z[0]);
  assign celloutsig_1_4z = celloutsig_1_0z[2] | celloutsig_1_1z[0];
  assign celloutsig_1_19z = celloutsig_1_17z ^ celloutsig_1_2z;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _01_ <= 11'h000;
    else _01_ <= in_data[31:21];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 14'h0000;
    else _00_ <= in_data[72:59];
  assign celloutsig_0_3z = in_data[29:26] & _01_[7:4];
  assign celloutsig_0_4z = _00_[11:4] && _00_[8:1];
  assign celloutsig_0_5z = ! { in_data[1], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_6z = ! { in_data[139:121], celloutsig_1_5z };
  assign celloutsig_1_1z = celloutsig_1_0z[0] ? in_data[102:100] : in_data[185:183];
  assign celloutsig_0_2z = ~ _01_[6:1];
  assign celloutsig_1_0z = ~ in_data[114:104];
  assign celloutsig_1_3z = | { celloutsig_1_0z[10:8], celloutsig_1_2z };
  assign celloutsig_1_9z = | { in_data[182:181], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_10z = | { celloutsig_1_0z[6:1], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_1_5z = | { celloutsig_1_2z, in_data[138:130] };
  assign celloutsig_1_8z = | { celloutsig_1_7z[3:1], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_7z[13:5], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_11z } << { in_data[176:161], celloutsig_1_16z };
  assign celloutsig_1_7z = { in_data[152], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z } >> { in_data[138:131], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_16z = { celloutsig_1_1z[2:1], celloutsig_1_9z, celloutsig_1_11z } <<< { celloutsig_1_7z[12:10], celloutsig_1_9z };
  assign celloutsig_1_15z = ~((celloutsig_1_8z & celloutsig_1_2z) | celloutsig_1_4z);
  assign celloutsig_1_17z = ~((celloutsig_1_15z & celloutsig_1_15z) | celloutsig_1_4z);
  assign { out_data[147:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
