
         Lattice Mapping Report File for Design Module 'adder16bit00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     adder16bit00_adder16bit0.ngd -o adder16bit00_adder16bit0_map.ncd -pr
     adder16bit00_adder16bit0.prf -mp adder16bit00_adder16bit0.mrp -lpf C:/Users
     /migue/OneDrive/Documentos/ADC/04-3CM12-projectdiamon-1erParcial/adder16bit
     00/adder16bit0/adder16bit00_adder16bit0_synplify.lpf -lpf C:/Users/migue/On
     eDrive/Documentos/ADC/04-3CM12-projectdiamon-1erParcial/adder16bit00/adder1
     6bit00.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  03/15/22  06:46:09

Design Summary
--------------

   Number of registers:      0 out of  7209 (0%)
      PFU registers:            0 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        23 out of  3432 (1%)
      SLICEs as Logic/ROM:     23 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:         46 out of  6864 (1%)
      Number used as logic LUTs:         46
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 50 + 4(JTAG) out of 115 (47%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  0
   Number of Clock Enables:  0

                                    Page 1




Design:  adder16bit00                                  Date:  03/15/22  06:46:09

Design Summary (cont)
---------------------
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net SL_c: 31 loads
     Net LED_c: 16 loads
     Net Ai_c[0]: 2 loads
     Net Ai_c[13]: 2 loads
     Net Ai_c[14]: 2 loads
     Net Ai_c[15]: 2 loads
     Net Bi_c[15]: 2 loads
     Net SC[12]: 2 loads
     Net SC[13]: 2 loads
     Net SC[14]: 2 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| So[0]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[0]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LED                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| So[15]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| So[14]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| So[13]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| So[12]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| So[11]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| So[10]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| So[9]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| So[8]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| So[7]               | OUTPUT    | LVCMOS25  |            |

                                    Page 2




Design:  adder16bit00                                  Date:  03/15/22  06:46:09

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| So[6]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| So[5]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| So[4]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| So[3]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| So[2]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| So[1]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| SL                  | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[15]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[14]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[13]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[12]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[11]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[10]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[9]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[8]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[7]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[6]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[5]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[4]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[3]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[2]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[1]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bi[0]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[15]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[14]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[13]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[12]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[11]              | INPUT     | LVCMOS25  |            |

                                    Page 3




Design:  adder16bit00                                  Date:  03/15/22  06:46:09

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| Ai[10]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[9]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[8]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[7]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[6]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[5]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[4]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[3]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[2]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ai[1]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block A01/GND undriven or does not drive anything - clipped.
Block A02/GND undriven or does not drive anything - clipped.
Block A03/GND undriven or does not drive anything - clipped.
Block A04/GND undriven or does not drive anything - clipped.
Block A05/GND undriven or does not drive anything - clipped.
Block A06/GND undriven or does not drive anything - clipped.
Block A07/GND undriven or does not drive anything - clipped.
Block A08/GND undriven or does not drive anything - clipped.
Block A09/GND undriven or does not drive anything - clipped.
Block A10/GND undriven or does not drive anything - clipped.
Block A11/GND undriven or does not drive anything - clipped.
Block A12/GND undriven or does not drive anything - clipped.
Block A13/GND undriven or does not drive anything - clipped.
Block A14/GND undriven or does not drive anything - clipped.
Block A16/F02/GND undriven or does not drive anything - clipped.
Block A32/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.

     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs  
   Total REAL Time: 2 secs  
   Peak Memory Usage: 58 MB
        


                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
