Project Information        c:\univer\circuits\pma_schemlab5\pma_schem5\shr.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 12/01/2009 02:13:51

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

shr       EPM9320LC84-15   26       25       0      25      0           7  %

User Pins:                 26       25       0  



Project Information        c:\univer\circuits\pma_schemlab5\pma_schem5\shr.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'e' chosen for auto global Clock


Project Information        c:\univer\circuits\pma_schemlab5\pma_schem5\shr.rpt

** FILE HIERARCHY **



|shrelem:10|
|shrelem:10|adapter:5|
|shrelem:16|
|shrelem:16|adapter:5|
|shrelem:22|
|shrelem:22|adapter:5|
|shrelem:28|
|shrelem:28|adapter:5|
|shrelem:9|
|shrelem:9|adapter:5|
|shrelem:15|
|shrelem:15|adapter:5|
|shrelem:21|
|shrelem:21|adapter:5|
|shrelem:27|
|shrelem:27|adapter:5|
|shrelem:8|
|shrelem:8|adapter:5|
|shrelem:14|
|shrelem:14|adapter:5|
|shrelem:20|
|shrelem:20|adapter:5|
|shrelem:26|
|shrelem:26|adapter:5|
|shrelem:6|
|shrelem:6|adapter:5|
|shrelem:13|
|shrelem:13|adapter:5|
|shrelem:19|
|shrelem:19|adapter:5|
|shrelem:25|
|shrelem:25|adapter:5|
|shrelem:5|
|shrelem:5|adapter:5|
|shrelem:12|
|shrelem:12|adapter:5|
|shrelem:18|
|shrelem:18|adapter:5|
|shrelem:24|
|shrelem:24|adapter:5|
|shrelem:1|
|shrelem:1|adapter:5|
|shrelem:11|
|shrelem:11|adapter:5|
|shrelem:17|
|shrelem:17|adapter:5|
|shrelem:23|
|shrelem:23|adapter:5|


Device-Specific Information:c:\univer\circuits\pma_schemlab5\pma_schem5\shr.rpt
shr

***** Logic for device 'shr' compiled without errors.




Device: EPM9320LC84-15

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    User Code                                  = ffff
    MultiVolt I/O                              = OFF



Device-Specific Information:c:\univer\circuits\pma_schemlab5\pma_schem5\shr.rpt
shr

** ERROR SUMMARY **

Info: Chip 'shr' in device 'EPM9320LC84-15' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                                    R  R  R  
                                                                    E  E  E  
                                                                    S  S  S  
                                                              V     E  E  E  
                                                              C     R  R  R  
              P  P  Q  Q  P  G  P  P  P  P     Q  P  P  Q  Q  C     V  V  V  
              1  2  1  1  0  N  0  0  0  1     1  0  1  1  1  I  q  E  E  E  
              6  1  7  9  6  D  4  5  9  1  e  2  8  3  0  4  O  z  D  D  D  
            -----------------------------------------------------------------_ 
          /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
     P18 | 12                                                              74 | RESERVED 
     Q05 | 13                                                              73 | RESERVED 
  VCCINT | 14                                                              72 | Q23 
   VCCIO | 15                                                              71 | VCCINT 
     Q08 | 16                                                              70 | GND 
     Q07 | 17                                                              69 | Q09 
     GND | 18                                                              68 | Q06 
     Q02 | 19                                                              67 | GND 
     Q04 | 20                                                              66 | Q01 
  VCCINT | 21                                                              65 | Q03 
     Q21 | 22                        EPM9320LC84-15                        64 | VCCINT 
     Q13 | 23                                                              63 | Q20 
     GND | 24                                                              62 | Q22 
     GND | 25                                                              61 | GND 
     P20 | 26                                                              60 | VCCIO 
     P22 | 27                                                              59 | P01 
  VCCINT | 28                                                              58 | p 
    N.C. | 29                                                              57 | VCCINT 
    #TDO | 30                                                              56 | ^VPP 
     P19 | 31                                                              55 | #TMS 
     P17 | 32                                                              54 | RESERVED 
         |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
           ------------------------------------------------------------------ 
              P  Q  Q  P  V  P  P  P  Q  #  #  P  P  P  Q  G  Q  R  P  R  R  
              1  1  1  0  C  0  0  1  0  T  T  1  0  2  1  N  1  E  1  E  E  
              5  6  8  0  C  3  2  0  0  D  C  2  7  3  1  D  5  S  4  S  S  
                          I              I  K                    E     E  E  
                          O                                      R     R  R  
                                                                 V     V  V  
                                                                 E     E  E  
                                                                 D     D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:c:\univer\circuits\pma_schemlab5\pma_schem5\shr.rpt
shr

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External    Shareable
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect  Expanders
A4       1/16(  6%)   0/16(  0%)   1/16(  6%)    0/2    0/2       1/33(  3%)    0/16(  0%)  
B1       7/16( 43%)   7/16( 43%)   0/16(  0%)    0/2    0/2      10/33( 30%)    0/16(  0%)  
B2       1/16(  6%)   1/16(  6%)   0/16(  0%)    0/2    0/2       3/33(  9%)    0/16(  0%)  
B4       1/16(  6%)   1/16(  6%)   0/16(  0%)    0/2    0/2       3/33(  9%)    0/16(  0%)  
B5       1/16(  6%)   1/16(  6%)   0/16(  0%)    0/2    0/2       3/33(  9%)    0/16(  0%)  
C2       7/16( 43%)   7/16( 43%)   0/16(  0%)    0/2    0/2       8/33( 24%)    0/16(  0%)  
D3       7/16( 43%)   7/16( 43%)   0/16(  0%)    0/2    0/2       9/33( 27%)    0/16(  0%)  


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            47/56     ( 83%)
Total logic cells used:                         25/320    (  7%)
Total shareable expanders used:                  0/320    (  0%)
Total Turbo logic cells used:                   25/320    (  7%)
Total shareable expanders not available (n/a):   0/320    (  0%)
Average fan-in:                                  2.96
Total fan-in:                                    74

Total input pins required:                      26
Total input I/O cell registers required:         0
Total output pins required:                     25
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total logic cells required:                     25
Total flipflops required:                        1
Total product terms required:                   49
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           0
Total packed registers required:                 0

Synthesized logic cells:                         0/ 320   (  0%)

Logic Cell Counts

Column:  01  02  03  04  05  Total
 A:      0   0   0   1   0      1
 B:      7   1   0   1   1     10
 C:      0   7   0   0   0      7
 D:      0   0   7   0   0      7

Total:   7   8   7   2   1     25



Device-Specific Information:c:\univer\circuits\pma_schemlab5\pma_schem5\shr.rpt
shr

** INPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   1      -    -    --      INPUT  G            0      0   0    0    0    0   24  e
  78      -    -    04      INPUT               0      0   0    0    0    0    1  qz
  41      -    -    03      INPUT               0      0   0    0    0    0    2  Q00
  66      -    C    --      INPUT               0      0   0    0    0    0    3  Q01
  19      -    C    --      INPUT               0      0   0    0    0    0    3  Q02
  65      -    C    --      INPUT               0      0   0    0    0    0    2  Q03
  20      -    C    --      INPUT               0      0   0    0    0    0    2  Q04
  13      -    -    --      INPUT               0      0   0    0    0    0    2  Q05
  68      -    D    --      INPUT               0      0   0    0    0    0    2  Q06
  17      -    D    --      INPUT               0      0   0    0    0    0    2  Q07
  16      -    D    --      INPUT               0      0   0    0    0    0    2  Q08
  69      -    D    --      INPUT               0      0   0    0    0    0    2  Q09
  81      -    -    04      INPUT               0      0   0    0    0    0    2  Q10
  47      -    -    04      INPUT               0      0   0    0    0    0    2  Q11
  84      -    -    --      INPUT               0      0   0    0    0    0    2  Q12
  23      -    B    --      INPUT               0      0   0    0    0    0    2  Q13
  80      -    -    04      INPUT               0      0   0    0    0    0    2  Q14
  49      -    -    04      INPUT               0      0   0    0    0    0    2  Q15
  34      -    -    01      INPUT               0      0   0    0    0    0    1  Q16
   9      -    -    01      INPUT               0      0   0    0    0    0    1  Q17
  35      -    -    02      INPUT               0      0   0    0    0    0    2  Q18
   8      -    -    02      INPUT               0      0   0    0    0    0    2  Q19
  63      -    B    --      INPUT               0      0   0    0    0    0    2  Q20
  22      -    B    --      INPUT               0      0   0    0    0    0    2  Q21
  62      -    B    --      INPUT               0      0   0    0    0    0    2  Q22
  72      -    -    --      INPUT               0      0   0    0    0    0    2  Q23


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:c:\univer\circuits\pma_schemlab5\pma_schem5\shr.rpt
shr

** OUTPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  58      -    A    --     OUTPUT               0      0   0    0    1    0    0  p
  36      -    -    02     OUTPUT               0      0   0    0    1    0    0  P00
  59      -    A    --     OUTPUT               0      0   0    0    1    0    0  P01
  39      -    -    02     OUTPUT               0      0   0    0    1    0    0  P02
  38      -    -    02     OUTPUT               0      0   0    0    1    0    0  P03
   5      -    -    02     OUTPUT               0      0   0    0    1    0    0  P04
   4      -    -    02     OUTPUT               0      0   0    0    1    0    0  P05
   7      -    -    02     OUTPUT               0      0   0    0    1    0    0  P06
  45      -    -    03     OUTPUT               0      0   0    0    1    0    0  P07
  83      -    -    03     OUTPUT               0      0   0    0    1    0    0  P08
   3      -    -    03     OUTPUT               0      0   0    0    1    0    0  P09
  40      -    -    03     OUTPUT               0      0   0    0    1    0    0  P10
   2      -    -    03     OUTPUT               0      0   0    0    1    0    0  P11
  44      -    -    03     OUTPUT               0      0   0    0    1    0    0  P12
  82      -    -    03     OUTPUT               0      0   0    0    1    0    0  P13
  51      -    -    05     OUTPUT               0      0   0    0    1    0    0  P14
  33      -    -    01     OUTPUT               0      0   0    0    1    0    0  P15
  11      -    -    01     OUTPUT               0      0   0    0    1    0    0  P16
  32      -    -    01     OUTPUT               0      0   0    0    1    0    0  P17
  12      -    -    01     OUTPUT               0      0   0    0    1    0    0  P18
  31      -    -    01     OUTPUT               0      0   0    0    1    0    0  P19
  26      -    A    --     OUTPUT               0      0   0    0    1    0    0  P20
  10      -    -    01     OUTPUT               0      0   0    0    1    0    0  P21
  27      -    A    --     OUTPUT               0      0   0    0    1    0    0  P22
  46      -    -    04     OUTPUT               0      0   0    0    1    0    0  P23


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:c:\univer\circuits\pma_schemlab5\pma_schem5\shr.rpt
shr

** BURIED LOGIC **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK Name
   -      6    C    02        OR2      t        0      0   0    3    0    1    0  |shrelem:1|out (|shrelem:1|:7)
   -     11    C    02        OR2      t        0      0   0    3    0    1    0  |shrelem:5|out (|shrelem:5|:7)
   -      5    C    02        OR2      t        0      0   0    3    0    1    0  |shrelem:6|out (|shrelem:6|:7)
   -      4    C    02        OR2      t        0      0   0    3    0    1    0  |shrelem:8|out (|shrelem:8|:7)
   -      3    C    02        OR2      t        0      0   0    3    0    1    0  |shrelem:9|out (|shrelem:9|:7)
   -      2    C    02        OR2      t        0      0   0    3    0    1    0  |shrelem:10|out (|shrelem:10|:7)
   -      1    C    02        OR2      t        0      0   0    3    0    1    0  |shrelem:11|out (|shrelem:11|:7)
   -      4    D    03        OR2      t        0      0   0    3    0    1    0  |shrelem:12|out (|shrelem:12|:7)
   -      3    D    03        OR2      t        0      0   0    3    0    1    0  |shrelem:13|out (|shrelem:13|:7)
   -      2    D    03        OR2      t        0      0   0    3    0    1    0  |shrelem:14|out (|shrelem:14|:7)
   -      1    D    03        OR2      t        0      0   0    3    0    1    0  |shrelem:15|out (|shrelem:15|:7)
   -      5    D    03        OR2      t        0      0   0    3    0    1    0  |shrelem:16|out (|shrelem:16|:7)
   -      6    D    03        OR2      t        0      0   0    3    0    1    0  |shrelem:17|out (|shrelem:17|:7)
   -      7    D    03        OR2      t        0      0   0    3    0    1    0  |shrelem:18|out (|shrelem:18|:7)
   -      1    B    05        OR2      t        0      0   0    3    0    1    0  |shrelem:19|out (|shrelem:19|:7)
   -      6    B    01        OR2      t        0      0   0    3    0    1    0  |shrelem:20|out (|shrelem:20|:7)
   -      5    B    01        OR2      t        0      0   0    3    0    1    0  |shrelem:21|out (|shrelem:21|:7)
   -      4    B    01        OR2      t        0      0   0    3    0    1    0  |shrelem:22|out (|shrelem:22|:7)
   -      3    B    01        OR2      t        0      0   0    3    0    1    0  |shrelem:23|out (|shrelem:23|:7)
   -      1    B    01        OR2      t        0      0   0    3    0    1    0  |shrelem:24|out (|shrelem:24|:7)
   -     11    B    01        OR2      t        0      0   0    3    0    1    0  |shrelem:25|out (|shrelem:25|:7)
   -      2    B    01        OR2      t        0      0   0    3    0    1    0  |shrelem:26|out (|shrelem:26|:7)
   -      9    B    02        OR2      t        0      0   0    3    0    1    0  |shrelem:27|out (|shrelem:27|:7)
   -      1    B    04        OR2      t        0      0   0    3    0    1    0  |shrelem:28|out (|shrelem:28|:7)
   -      9    A    04       DFFE   +  t        0      0   0    1    0    1    0  :29


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:c:\univer\circuits\pma_schemlab5\pma_schem5\shr.rpt
shr

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

         FastTrack                                 
Row     Interconnect    Input Pins     Output Pins     Bidir Pins
A:       5/ 96(  5%)    0/16(  0%)      4/16( 25%)     0/16(  0%)
B:      13/ 96( 13%)    4/16( 25%)      0/16(  0%)     0/16(  0%)
C:       8/ 96(  8%)    4/16( 25%)      0/16(  0%)     0/16(  0%)
D:       9/ 96(  9%)    4/16( 25%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      9/48( 18%)     2/20( 10%)      6/20( 30%)       0/20(  0%)
02:     10/48( 20%)     2/20( 10%)      6/20( 30%)       0/20(  0%)
03:      8/48( 16%)     1/20(  5%)      7/20( 35%)       0/20(  0%)
04:      6/48( 12%)     5/20( 25%)      1/20(  5%)       0/20(  0%)
05:      1/48(  2%)     0/20(  0%)      1/20(  5%)       0/20(  0%)


Device-Specific Information:c:\univer\circuits\pma_schemlab5\pma_schem5\shr.rpt
shr

** EQUATIONS **

e        : INPUT;
qz       : INPUT;
Q00      : INPUT;
Q01      : INPUT;
Q02      : INPUT;
Q03      : INPUT;
Q04      : INPUT;
Q05      : INPUT;
Q06      : INPUT;
Q07      : INPUT;
Q08      : INPUT;
Q09      : INPUT;
Q10      : INPUT;
Q11      : INPUT;
Q12      : INPUT;
Q13      : INPUT;
Q14      : INPUT;
Q15      : INPUT;
Q16      : INPUT;
Q17      : INPUT;
Q18      : INPUT;
Q19      : INPUT;
Q20      : INPUT;
Q21      : INPUT;
Q22      : INPUT;
Q23      : INPUT;

-- Node name is 'p' 
-- Equation name is 'p', type is output 
p        =  _LC9_A4;

-- Node name is 'P00' 
-- Equation name is 'P00', type is output 
P00      =  _LC6_C2;

-- Node name is 'P01' 
-- Equation name is 'P01', type is output 
P01      =  _LC11_C2;

-- Node name is 'P02' 
-- Equation name is 'P02', type is output 
P02      =  _LC5_C2;

-- Node name is 'P03' 
-- Equation name is 'P03', type is output 
P03      =  _LC4_C2;

-- Node name is 'P04' 
-- Equation name is 'P04', type is output 
P04      =  _LC3_C2;

-- Node name is 'P05' 
-- Equation name is 'P05', type is output 
P05      =  _LC2_C2;

-- Node name is 'P06' 
-- Equation name is 'P06', type is output 
P06      =  _LC1_C2;

-- Node name is 'P07' 
-- Equation name is 'P07', type is output 
P07      =  _LC4_D3;

-- Node name is 'P08' 
-- Equation name is 'P08', type is output 
P08      =  _LC3_D3;

-- Node name is 'P09' 
-- Equation name is 'P09', type is output 
P09      =  _LC2_D3;

-- Node name is 'P10' 
-- Equation name is 'P10', type is output 
P10      =  _LC1_D3;

-- Node name is 'P11' 
-- Equation name is 'P11', type is output 
P11      =  _LC5_D3;

-- Node name is 'P12' 
-- Equation name is 'P12', type is output 
P12      =  _LC6_D3;

-- Node name is 'P13' 
-- Equation name is 'P13', type is output 
P13      =  _LC7_D3;

-- Node name is 'P14' 
-- Equation name is 'P14', type is output 
P14      =  _LC1_B5;

-- Node name is 'P15' 
-- Equation name is 'P15', type is output 
P15      =  _LC6_B1;

-- Node name is 'P16' 
-- Equation name is 'P16', type is output 
P16      =  _LC5_B1;

-- Node name is 'P17' 
-- Equation name is 'P17', type is output 
P17      =  _LC4_B1;

-- Node name is 'P18' 
-- Equation name is 'P18', type is output 
P18      =  _LC3_B1;

-- Node name is 'P19' 
-- Equation name is 'P19', type is output 
P19      =  _LC1_B1;

-- Node name is 'P20' 
-- Equation name is 'P20', type is output 
P20      =  _LC11_B1;

-- Node name is 'P21' 
-- Equation name is 'P21', type is output 
P21      =  _LC2_B1;

-- Node name is 'P22' 
-- Equation name is 'P22', type is output 
P22      =  _LC9_B2;

-- Node name is 'P23' 
-- Equation name is 'P23', type is output 
P23      =  _LC1_B4;

-- Node name is '|shrelem:1|:7' = '|shrelem:1|out' 
-- Equation name is '_LC6_C2', type is buried 
_LC6_C2  = LCELL( _EQ001 $  GND);
  _EQ001 =  e &  qz
         # !e &  Q00;

-- Node name is '|shrelem:5|:7' = '|shrelem:5|out' 
-- Equation name is '_LC11_C2', type is buried 
_LC11_C2 = LCELL( _EQ002 $  GND);
  _EQ002 =  e &  Q00
         # !e &  Q01;

-- Node name is '|shrelem:6|:7' = '|shrelem:6|out' 
-- Equation name is '_LC5_C2', type is buried 
_LC5_C2  = LCELL( _EQ003 $  GND);
  _EQ003 =  e &  Q01
         # !e &  Q02;

-- Node name is '|shrelem:8|:7' = '|shrelem:8|out' 
-- Equation name is '_LC4_C2', type is buried 
_LC4_C2  = LCELL( _EQ004 $  GND);
  _EQ004 =  e &  Q01
         # !e &  Q02;

-- Node name is '|shrelem:9|:7' = '|shrelem:9|out' 
-- Equation name is '_LC3_C2', type is buried 
_LC3_C2  = LCELL( _EQ005 $  GND);
  _EQ005 =  e &  Q02
         # !e &  Q03;

-- Node name is '|shrelem:10|:7' = '|shrelem:10|out' 
-- Equation name is '_LC2_C2', type is buried 
_LC2_C2  = LCELL( _EQ006 $  GND);
  _EQ006 =  e &  Q03
         # !e &  Q04;

-- Node name is '|shrelem:11|:7' = '|shrelem:11|out' 
-- Equation name is '_LC1_C2', type is buried 
_LC1_C2  = LCELL( _EQ007 $  GND);
  _EQ007 =  e &  Q04
         # !e &  Q05;

-- Node name is '|shrelem:12|:7' = '|shrelem:12|out' 
-- Equation name is '_LC4_D3', type is buried 
_LC4_D3  = LCELL( _EQ008 $  GND);
  _EQ008 =  e &  Q05
         # !e &  Q06;

-- Node name is '|shrelem:13|:7' = '|shrelem:13|out' 
-- Equation name is '_LC3_D3', type is buried 
_LC3_D3  = LCELL( _EQ009 $  GND);
  _EQ009 =  e &  Q06
         # !e &  Q07;

-- Node name is '|shrelem:14|:7' = '|shrelem:14|out' 
-- Equation name is '_LC2_D3', type is buried 
_LC2_D3  = LCELL( _EQ010 $  GND);
  _EQ010 =  e &  Q07
         # !e &  Q08;

-- Node name is '|shrelem:15|:7' = '|shrelem:15|out' 
-- Equation name is '_LC1_D3', type is buried 
_LC1_D3  = LCELL( _EQ011 $  GND);
  _EQ011 =  e &  Q08
         # !e &  Q09;

-- Node name is '|shrelem:16|:7' = '|shrelem:16|out' 
-- Equation name is '_LC5_D3', type is buried 
_LC5_D3  = LCELL( _EQ012 $  GND);
  _EQ012 =  e &  Q09
         # !e &  Q10;

-- Node name is '|shrelem:17|:7' = '|shrelem:17|out' 
-- Equation name is '_LC6_D3', type is buried 
_LC6_D3  = LCELL( _EQ013 $  GND);
  _EQ013 =  e &  Q10
         # !e &  Q11;

-- Node name is '|shrelem:18|:7' = '|shrelem:18|out' 
-- Equation name is '_LC7_D3', type is buried 
_LC7_D3  = LCELL( _EQ014 $  GND);
  _EQ014 =  e &  Q11
         # !e &  Q12;

-- Node name is '|shrelem:19|:7' = '|shrelem:19|out' 
-- Equation name is '_LC1_B5', type is buried 
_LC1_B5  = LCELL( _EQ015 $  GND);
  _EQ015 =  e &  Q12
         # !e &  Q13;

-- Node name is '|shrelem:20|:7' = '|shrelem:20|out' 
-- Equation name is '_LC6_B1', type is buried 
_LC6_B1  = LCELL( _EQ016 $  GND);
  _EQ016 =  e &  Q13
         # !e &  Q14;

-- Node name is '|shrelem:21|:7' = '|shrelem:21|out' 
-- Equation name is '_LC5_B1', type is buried 
_LC5_B1  = LCELL( _EQ017 $  GND);
  _EQ017 =  e &  Q14
         # !e &  Q15;

-- Node name is '|shrelem:22|:7' = '|shrelem:22|out' 
-- Equation name is '_LC4_B1', type is buried 
_LC4_B1  = LCELL( _EQ018 $  GND);
  _EQ018 =  e &  Q15
         # !e &  Q16;

-- Node name is '|shrelem:23|:7' = '|shrelem:23|out' 
-- Equation name is '_LC3_B1', type is buried 
_LC3_B1  = LCELL( _EQ019 $  GND);
  _EQ019 =  e &  Q17
         # !e &  Q18;

-- Node name is '|shrelem:24|:7' = '|shrelem:24|out' 
-- Equation name is '_LC1_B1', type is buried 
_LC1_B1  = LCELL( _EQ020 $  GND);
  _EQ020 =  e &  Q18
         # !e &  Q19;

-- Node name is '|shrelem:25|:7' = '|shrelem:25|out' 
-- Equation name is '_LC11_B1', type is buried 
_LC11_B1 = LCELL( _EQ021 $  GND);
  _EQ021 =  e &  Q19
         # !e &  Q20;

-- Node name is '|shrelem:26|:7' = '|shrelem:26|out' 
-- Equation name is '_LC2_B1', type is buried 
_LC2_B1  = LCELL( _EQ022 $  GND);
  _EQ022 =  e &  Q20
         # !e &  Q21;

-- Node name is '|shrelem:27|:7' = '|shrelem:27|out' 
-- Equation name is '_LC9_B2', type is buried 
_LC9_B2  = LCELL( _EQ023 $  GND);
  _EQ023 =  e &  Q21
         # !e &  Q22;

-- Node name is '|shrelem:28|:7' = '|shrelem:28|out' 
-- Equation name is '_LC1_B4', type is buried 
_LC1_B4  = LCELL( _EQ024 $  GND);
  _EQ024 =  e &  Q22
         # !e &  Q23;

-- Node name is ':29' 
-- Equation name is '_LC9_A4', type is buried 
_LC9_A4  = DFFE( Q23 $  GND, GLOBAL( e),  VCC,  VCC,  VCC);



Project Information        c:\univer\circuits\pma_schemlab5\pma_schem5\shr.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX9000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:02


Memory Allocated
-----------------

Peak memory allocated during compilation  = 7,017K
