+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly_reg/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                   design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_dly_reg/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                   design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_vsync_bp_reg/D|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                 design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[16]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                 design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[25]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                 design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[24]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                 design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[18]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                 design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[19]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                 design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[20]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                 design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_error_reg/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                   design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_dly_reg/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                     design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_de_dly_reg/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                        design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                  design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[1]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                  design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[9]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                 design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[11]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                  design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[8]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                    design_1_i/OP_Video/v_axi4s_vid_out_0/inst/FORMATTER_INST/fivid_reset_full_frame_reg/D|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                  design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[7]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                 design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[22]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                  design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[4]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                  design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[6]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                  design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[3]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                 design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[17]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                 design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_error_reg/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                        design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                        design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                  design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_vsync_dly_reg/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                    design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly_reg/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                        design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/S|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                 design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[12]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                 design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[13]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                 design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[14]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                  design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[0]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                 design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[10]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                  design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[2]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                 design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[21]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                 design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[23]/R|
|               clk_fpga_0 |   axi_dynclk_0_PXL_CLK_O |                                  design_1_i/OP_Video/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[5]/R|
|               clk_fpga_0 |               clk_fpga_0 |               design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_STS_MNGR/all_idle_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
