// Seed: 4048728947
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4[-1 :-1]
);
  output logic [7:0] id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_2;
  wire id_5, id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd52,
    parameter id_5 = 32'd53
) (
    id_1[id_2 : id_5],
    _id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_9,
      id_1
  );
  output wire _id_5;
  inout wire id_4;
  output wire id_3;
  input wire _id_2;
  output logic [7:0] id_1;
  logic id_10;
  wire id_11, id_12;
  logic id_13;
  ;
endmodule
