{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733554650833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733554650835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  7 00:57:30 2024 " "Processing started: Sat Dec  7 00:57:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733554650835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733554650835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KnightsTour -c KnightsTour " "Command: quartus_map --read_settings_files=on --write_settings_files=off KnightsTour -c KnightsTour" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733554650835 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733554651358 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733554651358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n rst_synch.sv(2) " "Verilog HDL Declaration information at rst_synch.sv(2): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "rst_synch.sv" "" { Text "I:/ECE551/project/quartus_test/rst_synch.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733554655665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_synch.sv 1 1 " "Found 1 design units, including 1 entities, in source file rst_synch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rst_synch " "Found entity 1: rst_synch" {  } { { "rst_synch.sv" "" { Text "I:/ECE551/project/quartus_test/rst_synch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733554655673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733554655673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n KnightsTour.sv(2) " "Verilog HDL Declaration information at KnightsTour.sv(2): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "KnightsTour.sv" "" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733554655714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "knightstour.sv 1 1 " "Found 1 design units, including 1 entities, in source file knightstour.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KnightsTour " "Found entity 1: KnightsTour" {  } { { "KnightsTour.sv" "" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733554655718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733554655718 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "reset_synch.sv " "Can't analyze file -- file reset_synch.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733554655724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_wrapper " "Found entity 1: UART_wrapper" {  } { { "UART_wrapper.sv" "" { Text "I:/ECE551/project/quartus_test/UART_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733554655770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733554655770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tour_go TOUR_GO cmd_proc.sv(17) " "Verilog HDL Declaration information at cmd_proc.sv(17): object \"tour_go\" differs only in case from object \"TOUR_GO\" in the same scope" {  } { { "cmd_proc.sv" "" { Text "I:/ECE551/project/quartus_test/cmd_proc.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733554655809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmd_proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file cmd_proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_proc " "Found entity 1: cmd_proc" {  } { { "cmd_proc.sv" "" { Text "I:/ECE551/project/quartus_test/cmd_proc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733554655814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733554655814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "init INIT TourLogic.sv(35) " "Verilog HDL Declaration information at TourLogic.sv(35): object \"init\" differs only in case from object \"INIT\" in the same scope" {  } { { "TourLogic.sv" "" { Text "I:/ECE551/project/quartus_test/TourLogic.sv" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733554655935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tourlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file tourlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TourLogic " "Found entity 1: TourLogic" {  } { { "TourLogic.sv" "" { Text "I:/ECE551/project/quartus_test/TourLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733554655953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733554655953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tourcmd.sv 1 1 " "Found 1 design units, including 1 entities, in source file tourcmd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TourCmd " "Found entity 1: TourCmd" {  } { { "TourCmd.sv" "" { Text "I:/ECE551/project/quartus_test/TourCmd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733554655992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733554655992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inert_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file inert_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inert_intf " "Found entity 1: inert_intf" {  } { { "inert_intf.sv" "" { Text "I:/ECE551/project/quartus_test/inert_intf.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733554656033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733554656033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pid.sv 1 1 " "Found 1 design units, including 1 entities, in source file pid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PID " "Found entity 1: PID" {  } { { "PID.sv" "" { Text "I:/ECE551/project/quartus_test/PID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733554656080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733554656080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtrdrv.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtrdrv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MtrDrv " "Found entity 1: MtrDrv" {  } { { "MtrDrv.sv" "" { Text "I:/ECE551/project/quartus_test/MtrDrv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733554656129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733554656129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sponge.sv 1 1 " "Found 1 design units, including 1 entities, in source file sponge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sponge " "Found entity 1: sponge" {  } { { "sponge.sv" "" { Text "I:/ECE551/project/quartus_test/sponge.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733554656166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733554656166 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UART.v " "Can't analyze file -- file UART.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733554656170 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SPI_mnrch.sv " "Can't analyze file -- file SPI_mnrch.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733554656172 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "PWM11.sv " "Can't analyze file -- file PWM11.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733554656175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inertial_integrator.sv 1 1 " "Found 1 design units, including 1 entities, in source file inertial_integrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inertial_integrator " "Found entity 1: inertial_integrator" {  } { { "inertial_integrator.sv" "" { Text "I:/ECE551/project/quartus_test/inertial_integrator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733554656207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733554656207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_intf.sv 2 2 " "Found 2 design units, including 2 entities, in source file ir_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR_intf " "Found entity 1: IR_intf" {  } { { "IR_intf.sv" "" { Text "I:/ECE551/project/quartus_test/IR_intf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733554656255 ""} { "Info" "ISGN_ENTITY_NAME" "2 PWM3 " "Found entity 2: PWM3" {  } { { "IR_intf.sv" "" { Text "I:/ECE551/project/quartus_test/IR_intf.sv" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733554656255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733554656255 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RemoteComm.sv " "Can't analyze file -- file RemoteComm.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733554656258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "UART_tx.sv" "" { Text "I:/ECE551/project/quartus_test/UART_tx.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733554656304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733554656304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rx " "Found entity 1: UART_rx" {  } { { "UART_rx.sv" "" { Text "I:/ECE551/project/quartus_test/UART_rx.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733554656336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733554656336 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "KnightsTour " "Elaborating entity \"KnightsTour\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733554656401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_synch rst_synch:iRST " "Elaborating entity \"rst_synch\" for hierarchy \"rst_synch:iRST\"" {  } { { "KnightsTour.sv" "iRST" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733554656478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_wrapper UART_wrapper:iWRAP " "Elaborating entity \"UART_wrapper\" for hierarchy \"UART_wrapper:iWRAP\"" {  } { { "KnightsTour.sv" "iWRAP" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733554656532 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart.sv 1 1 " "Using design file uart.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "uart.sv" "" { Text "I:/ECE551/project/quartus_test/uart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733554656655 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733554656655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART_wrapper:iWRAP\|UART:iUART0 " "Elaborating entity \"UART\" for hierarchy \"UART_wrapper:iWRAP\|UART:iUART0\"" {  } { { "UART_wrapper.sv" "iUART0" { Text "I:/ECE551/project/quartus_test/UART_wrapper.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733554656656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx UART_wrapper:iWRAP\|UART:iUART0\|UART_tx:iTX " "Elaborating entity \"UART_tx\" for hierarchy \"UART_wrapper:iWRAP\|UART:iUART0\|UART_tx:iTX\"" {  } { { "uart.sv" "iTX" { Text "I:/ECE551/project/quartus_test/uart.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733554656706 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 UART_tx.sv(67) " "Verilog HDL assignment warning at UART_tx.sv(67): truncated value with size 32 to match size of target (12)" {  } { { "UART_tx.sv" "" { Text "I:/ECE551/project/quartus_test/UART_tx.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733554656707 "|KnightsTour|UART_wrapper:iWRAP|UART:iUART0|UART_tx:iTX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_tx.sv(98) " "Verilog HDL assignment warning at UART_tx.sv(98): truncated value with size 32 to match size of target (4)" {  } { { "UART_tx.sv" "" { Text "I:/ECE551/project/quartus_test/UART_tx.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733554656708 "|KnightsTour|UART_wrapper:iWRAP|UART:iUART0|UART_tx:iTX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rx UART_wrapper:iWRAP\|UART:iUART0\|UART_rx:iRX " "Elaborating entity \"UART_rx\" for hierarchy \"UART_wrapper:iWRAP\|UART:iUART0\|UART_rx:iRX\"" {  } { { "uart.sv" "iRX" { Text "I:/ECE551/project/quartus_test/uart.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733554656769 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 UART_rx.sv(79) " "Verilog HDL assignment warning at UART_rx.sv(79): truncated value with size 32 to match size of target (12)" {  } { { "UART_rx.sv" "" { Text "I:/ECE551/project/quartus_test/UART_rx.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733554656772 "|KnightsTour|UART_wrapper:iWRAP|UART:iUART0|UART_rx:iRX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_rx.sv(108) " "Verilog HDL assignment warning at UART_rx.sv(108): truncated value with size 32 to match size of target (4)" {  } { { "UART_rx.sv" "" { Text "I:/ECE551/project/quartus_test/UART_rx.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733554656773 "|KnightsTour|UART_wrapper:iWRAP|UART:iUART0|UART_rx:iRX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_proc cmd_proc:iCMD " "Elaborating entity \"cmd_proc\" for hierarchy \"cmd_proc:iCMD\"" {  } { { "KnightsTour.sv" "iCMD" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733554656829 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 cmd_proc.sv(55) " "Verilog HDL assignment warning at cmd_proc.sv(55): truncated value with size 11 to match size of target (10)" {  } { { "cmd_proc.sv" "" { Text "I:/ECE551/project/quartus_test/cmd_proc.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733554656830 "|KnightsTour|cmd_proc:iCMD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cmd_proc.sv(76) " "Verilog HDL assignment warning at cmd_proc.sv(76): truncated value with size 32 to match size of target (4)" {  } { { "cmd_proc.sv" "" { Text "I:/ECE551/project/quartus_test/cmd_proc.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733554656830 "|KnightsTour|cmd_proc:iCMD"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cmd_proc.sv(145) " "Verilog HDL Case Statement information at cmd_proc.sv(145): all case item expressions in this case statement are onehot" {  } { { "cmd_proc.sv" "" { Text "I:/ECE551/project/quartus_test/cmd_proc.sv" 145 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733554656832 "|KnightsTour|cmd_proc:iCMD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TourLogic TourLogic:iTL " "Elaborating entity \"TourLogic\" for hierarchy \"TourLogic:iTL\"" {  } { { "KnightsTour.sv" "iTL" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733554656888 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "TourLogic.sv(81) " "Verilog HDL Case Statement information at TourLogic.sv(81): all case item expressions in this case statement are onehot" {  } { { "TourLogic.sv" "" { Text "I:/ECE551/project/quartus_test/TourLogic.sv" 81 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733554656894 "|KnightsTour|TourLogic:iTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TourLogic.sv(137) " "Verilog HDL assignment warning at TourLogic.sv(137): truncated value with size 32 to match size of target (5)" {  } { { "TourLogic.sv" "" { Text "I:/ECE551/project/quartus_test/TourLogic.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733554656894 "|KnightsTour|TourLogic:iTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TourLogic.sv(139) " "Verilog HDL assignment warning at TourLogic.sv(139): truncated value with size 32 to match size of target (5)" {  } { { "TourLogic.sv" "" { Text "I:/ECE551/project/quartus_test/TourLogic.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733554656896 "|KnightsTour|TourLogic:iTL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TourCmd TourCmd:iTC " "Elaborating entity \"TourCmd\" for hierarchy \"TourCmd:iTC\"" {  } { { "KnightsTour.sv" "iTC" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733554657033 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TourCmd.sv(29) " "Verilog HDL assignment warning at TourCmd.sv(29): truncated value with size 32 to match size of target (5)" {  } { { "TourCmd.sv" "" { Text "I:/ECE551/project/quartus_test/TourCmd.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733554657034 "|KnightsTour|TourCmd:iTC"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "TourCmd.sv(58) " "Verilog HDL Case Statement information at TourCmd.sv(58): all case item expressions in this case statement are onehot" {  } { { "TourCmd.sv" "" { Text "I:/ECE551/project/quartus_test/TourCmd.sv" 58 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733554657035 "|KnightsTour|TourCmd:iTC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inert_intf inert_intf:iNEMO " "Elaborating entity \"inert_intf\" for hierarchy \"inert_intf:iNEMO\"" {  } { { "KnightsTour.sv" "iNEMO" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733554657098 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "inert_intf.sv(98) " "Verilog HDL Case Statement information at inert_intf.sv(98): all case item expressions in this case statement are onehot" {  } { { "inert_intf.sv" "" { Text "I:/ECE551/project/quartus_test/inert_intf.sv" 98 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733554657101 "|KnightsTour|inert_intf:iNEMO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inertial_integrator inert_intf:iNEMO\|inertial_integrator:iINT " "Elaborating entity \"inertial_integrator\" for hierarchy \"inert_intf:iNEMO\|inertial_integrator:iINT\"" {  } { { "inert_intf.sv" "iINT" { Text "I:/ECE551/project/quartus_test/inert_intf.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733554657156 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "inertial_integrator.sv(74) " "Verilog HDL Case Statement information at inertial_integrator.sv(74): all case item expressions in this case statement are onehot" {  } { { "inertial_integrator.sv" "" { Text "I:/ECE551/project/quartus_test/inertial_integrator.sv" 74 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733554657157 "|KnightsTour|inert_intf:iNEMO|inertial_integrator:iINT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 inertial_integrator.sv(131) " "Verilog HDL assignment warning at inertial_integrator.sv(131): truncated value with size 32 to match size of target (12)" {  } { { "inertial_integrator.sv" "" { Text "I:/ECE551/project/quartus_test/inertial_integrator.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733554657157 "|KnightsTour|inert_intf:iNEMO|inertial_integrator:iINT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 19 inertial_integrator.sv(188) " "Verilog HDL assignment warning at inertial_integrator.sv(188): truncated value with size 22 to match size of target (19)" {  } { { "inertial_integrator.sv" "" { Text "I:/ECE551/project/quartus_test/inertial_integrator.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733554657159 "|KnightsTour|inert_intf:iNEMO|inertial_integrator:iINT"}
{ "Warning" "WSGN_SEARCH_FILE" "spi.sv 1 1 " "Using design file spi.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.sv" "" { Text "I:/ECE551/project/quartus_test/spi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733554657254 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733554657254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi inert_intf:iNEMO\|spi:ispi " "Elaborating entity \"spi\" for hierarchy \"inert_intf:iNEMO\|spi:ispi\"" {  } { { "inert_intf.sv" "ispi" { Text "I:/ECE551/project/quartus_test/inert_intf.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733554657254 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi.sv(31) " "Verilog HDL assignment warning at spi.sv(31): truncated value with size 32 to match size of target (5)" {  } { { "spi.sv" "" { Text "I:/ECE551/project/quartus_test/spi.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733554657254 "|KnightsTour|inert_intf:iNEMO|spi:ispi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi.sv(45) " "Verilog HDL assignment warning at spi.sv(45): truncated value with size 32 to match size of target (5)" {  } { { "spi.sv" "" { Text "I:/ECE551/project/quartus_test/spi.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733554657254 "|KnightsTour|inert_intf:iNEMO|spi:ispi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PID PID:iCNTRL " "Elaborating entity \"PID\" for hierarchy \"PID:iCNTRL\"" {  } { { "KnightsTour.sv" "iCNTRL" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733554657307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 PID.sv(65) " "Verilog HDL assignment warning at PID.sv(65): truncated value with size 16 to match size of target (15)" {  } { { "PID.sv" "" { Text "I:/ECE551/project/quartus_test/PID.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733554657309 "|KnightsTour|PID:iCNTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 PID.sv(70) " "Verilog HDL assignment warning at PID.sv(70): truncated value with size 16 to match size of target (15)" {  } { { "PID.sv" "" { Text "I:/ECE551/project/quartus_test/PID.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733554657309 "|KnightsTour|PID:iCNTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 PID.sv(113) " "Verilog HDL assignment warning at PID.sv(113): truncated value with size 15 to match size of target (14)" {  } { { "PID.sv" "" { Text "I:/ECE551/project/quartus_test/PID.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733554657310 "|KnightsTour|PID:iCNTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 PID.sv(117) " "Verilog HDL assignment warning at PID.sv(117): truncated value with size 15 to match size of target (14)" {  } { { "PID.sv" "" { Text "I:/ECE551/project/quartus_test/PID.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733554657312 "|KnightsTour|PID:iCNTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MtrDrv MtrDrv:iMTR " "Elaborating entity \"MtrDrv\" for hierarchy \"MtrDrv:iMTR\"" {  } { { "KnightsTour.sv" "iMTR" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733554657369 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pwm.sv 1 1 " "Using design file pwm.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "pwm.sv" "" { Text "I:/ECE551/project/quartus_test/pwm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733554657481 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733554657481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM MtrDrv:iMTR\|PWM:idUT " "Elaborating entity \"PWM\" for hierarchy \"MtrDrv:iMTR\|PWM:idUT\"" {  } { { "MtrDrv.sv" "idUT" { Text "I:/ECE551/project/quartus_test/MtrDrv.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733554657482 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pwm.sv(14) " "Verilog HDL assignment warning at pwm.sv(14): truncated value with size 32 to match size of target (11)" {  } { { "pwm.sv" "" { Text "I:/ECE551/project/quartus_test/pwm.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733554657482 "|KnightsTour|MtrDrv:iMTR|PWM:idUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_intf IR_intf:iIR " "Elaborating entity \"IR_intf\" for hierarchy \"IR_intf:iIR\"" {  } { { "KnightsTour.sv" "iIR" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733554657535 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 IR_intf.sv(30) " "Verilog HDL assignment warning at IR_intf.sv(30): truncated value with size 32 to match size of target (17)" {  } { { "IR_intf.sv" "" { Text "I:/ECE551/project/quartus_test/IR_intf.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733554657536 "|KnightsTour|IR_intf:iIR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 IR_intf.sv(86) " "Verilog HDL assignment warning at IR_intf.sv(86): truncated value with size 32 to match size of target (23)" {  } { { "IR_intf.sv" "" { Text "I:/ECE551/project/quartus_test/IR_intf.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733554657537 "|KnightsTour|IR_intf:iIR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM3 IR_intf:iIR\|PWM3:iDUTY " "Elaborating entity \"PWM3\" for hierarchy \"IR_intf:iIR\|PWM3:iDUTY\"" {  } { { "IR_intf.sv" "iDUTY" { Text "I:/ECE551/project/quartus_test/IR_intf.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733554657595 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 IR_intf.sv(140) " "Verilog HDL assignment warning at IR_intf.sv(140): truncated value with size 32 to match size of target (3)" {  } { { "IR_intf.sv" "" { Text "I:/ECE551/project/quartus_test/IR_intf.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733554657597 "|KnightsTour|IR_intf:iIR|PWM3:iDUTY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sponge sponge:ISPNG " "Elaborating entity \"sponge\" for hierarchy \"sponge:ISPNG\"" {  } { { "KnightsTour.sv" "ISPNG" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733554657644 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sponge.sv(50) " "Verilog HDL Case Statement information at sponge.sv(50): all case item expressions in this case statement are onehot" {  } { { "sponge.sv" "" { Text "I:/ECE551/project/quartus_test/sponge.sv" 50 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733554657646 "|KnightsTour|sponge:ISPNG"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi.sv" "" { Text "I:/ECE551/project/quartus_test/spi.sv" 8 -1 0 } } { "UART_tx.sv" "" { Text "I:/ECE551/project/quartus_test/UART_tx.sv" 78 -1 0 } } { "UART_rx.sv" "" { Text "I:/ECE551/project/quartus_test/UART_rx.sv" 90 -1 0 } } { "UART_rx.sv" "" { Text "I:/ECE551/project/quartus_test/UART_rx.sv" 74 -1 0 } } { "UART_rx.sv" "" { Text "I:/ECE551/project/quartus_test/UART_rx.sv" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1733554658877 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1733554658877 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733554659303 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733554660020 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ECE551/project/quartus_test/KnightsTour.map.smsg " "Generated suppressed messages file I:/ECE551/project/quartus_test/KnightsTour.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733554660127 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733554660680 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733554660680 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1984 " "Implemented 1984 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733554661151 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733554661151 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1965 " "Implemented 1965 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733554661151 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733554661151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733554661289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  7 00:57:41 2024 " "Processing ended: Sat Dec  7 00:57:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733554661289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733554661289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733554661289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733554661289 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733554663359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733554663361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  7 00:57:42 2024 " "Processing started: Sat Dec  7 00:57:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733554663361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733554663361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off KnightsTour -c KnightsTour " "Command: quartus_fit --read_settings_files=off --write_settings_files=off KnightsTour -c KnightsTour" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733554663361 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733554664162 ""}
{ "Info" "0" "" "Project  = KnightsTour" {  } {  } 0 0 "Project  = KnightsTour" 0 0 "Fitter" 0 0 1733554664163 ""}
{ "Info" "0" "" "Revision = KnightsTour" {  } {  } 0 0 "Revision = KnightsTour" 0 0 "Fitter" 0 0 1733554664163 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733554664360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733554664362 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "KnightsTour EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"KnightsTour\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733554664411 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733554664446 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733554664446 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733554664594 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733554664603 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733554664725 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733554664725 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733554664725 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733554664725 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "I:/ECE551/project/quartus_test/" { { 0 { 0 ""} 0 3218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733554664732 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "I:/ECE551/project/quartus_test/" { { 0 { 0 ""} 0 3220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733554664732 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "I:/ECE551/project/quartus_test/" { { 0 { 0 ""} 0 3222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733554664732 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "I:/ECE551/project/quartus_test/" { { 0 { 0 ""} 0 3224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733554664732 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733554664732 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733554664738 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 19 " "No exact pin location assignment(s) for 1 pins of 19 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1733554664965 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "KnightsTour.sdc " "Synopsys Design Constraints File file not found: 'KnightsTour.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733554665173 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733554665173 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1733554665184 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1733554665184 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733554665184 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733554665265 ""}  } { { "KnightsTour.sv" "" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "I:/ECE551/project/quartus_test/" { { 0 { 0 ""} 0 3208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733554665265 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_synch:iRST\|rst_n_ff2  " "Automatically promoted node rst_synch:iRST\|rst_n_ff2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733554665266 ""}  } { { "rst_synch.sv" "" { Text "I:/ECE551/project/quartus_test/rst_synch.sv" 15 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ECE551/project/quartus_test/" { { 0 { 0 ""} 0 1280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733554665266 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733554665586 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733554665587 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733554665587 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733554665589 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733554665591 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733554665593 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733554665593 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733554665594 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733554665634 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1733554665635 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733554665635 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1733554665638 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1733554665638 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1733554665638 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733554665640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733554665640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733554665640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733554665640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 16 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733554665640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 9 4 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733554665640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 6 18 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733554665640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733554665640 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1733554665640 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1733554665640 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[0\] " "Node \"LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733554665685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733554665685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733554665685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733554665685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733554665685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733554665685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733554665685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[7\] " "Node \"LED\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733554665685 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cntr_IR_n " "Node \"cntr_IR_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cntr_IR_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733554665685 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1733554665685 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733554665687 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1733554665716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733554666262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733554666447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733554666462 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733554669834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733554669834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733554670180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "I:/ECE551/project/quartus_test/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1733554670806 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733554670806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1733554672316 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733554672316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733554672319 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.73 " "Total time spent on timing analysis during the Fitter is 0.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1733554672563 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733554672575 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733554672748 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733554672748 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733554672879 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733554673173 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1733554673337 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "8 Cyclone IV E " "8 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL R8 " "Pin clk uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "KnightsTour.sv" "" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "I:/ECE551/project/quartus_test/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733554673344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST_n 3.3-V LVTTL J15 " "Pin RST_n uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { RST_n } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST_n" } } } } { "KnightsTour.sv" "" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "I:/ECE551/project/quartus_test/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733554673344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INT 3.3-V LVTTL E16 " "Pin INT uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { INT } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "INT" } } } } { "KnightsTour.sv" "" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "I:/ECE551/project/quartus_test/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733554673344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lftIR_n 3.3-V LVTTL G15 " "Pin lftIR_n uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { lftIR_n } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lftIR_n" } } } } { "KnightsTour.sv" "" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "I:/ECE551/project/quartus_test/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733554673344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rghtIR_n 3.3-V LVTTL E15 " "Pin rghtIR_n uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { rghtIR_n } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rghtIR_n" } } } } { "KnightsTour.sv" "" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "I:/ECE551/project/quartus_test/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733554673344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MISO 3.3-V LVTTL A9 " "Pin MISO uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MISO } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MISO" } } } } { "KnightsTour.sv" "" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "I:/ECE551/project/quartus_test/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733554673344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX 3.3-V LVTTL M16 " "Pin RX uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { RX } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX" } } } } { "KnightsTour.sv" "" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "I:/ECE551/project/quartus_test/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733554673344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cntrIR_n 2.5 V F14 " "Pin cntrIR_n uses I/O standard 2.5 V at F14" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { cntrIR_n } } } { "KnightsTour.sv" "" { Text "I:/ECE551/project/quartus_test/KnightsTour.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "I:/ECE551/project/quartus_test/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733554673344 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1733554673344 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ECE551/project/quartus_test/KnightsTour.fit.smsg " "Generated suppressed messages file I:/ECE551/project/quartus_test/KnightsTour.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733554673469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6355 " "Peak virtual memory: 6355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733554674579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  7 00:57:54 2024 " "Processing ended: Sat Dec  7 00:57:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733554674579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733554674579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733554674579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733554674579 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733554676877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733554676879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  7 00:57:56 2024 " "Processing started: Sat Dec  7 00:57:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733554676879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733554676879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off KnightsTour -c KnightsTour " "Command: quartus_asm --read_settings_files=off --write_settings_files=off KnightsTour -c KnightsTour" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733554676879 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1733554677303 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733554677641 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733554677675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733554678035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  7 00:57:58 2024 " "Processing ended: Sat Dec  7 00:57:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733554678035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733554678035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733554678035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733554678035 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733554678819 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733554679333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733554679335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  7 00:57:58 2024 " "Processing started: Sat Dec  7 00:57:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733554679335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733554679335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta KnightsTour -c KnightsTour " "Command: quartus_sta KnightsTour -c KnightsTour" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733554679335 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733554679403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733554679671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733554679671 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733554679705 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733554679705 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "KnightsTour.sdc " "Synopsys Design Constraints File file not found: 'KnightsTour.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1733554680058 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733554680059 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733554680064 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733554680064 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1733554680071 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733554680071 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733554680075 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733554680159 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733554680276 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733554680276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.338 " "Worst-case setup slack is -7.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554680306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554680306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.338           -3359.391 clk  " "   -7.338           -3359.391 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554680306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733554680306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554680336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554680336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 clk  " "    0.307               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554680336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733554680336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.774 " "Worst-case recovery slack is -1.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554680365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554680365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.774           -1134.412 clk  " "   -1.774           -1134.412 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554680365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733554680365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.874 " "Worst-case removal slack is 1.874" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554680403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554680403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.874               0.000 clk  " "    1.874               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554680403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733554680403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554680446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554680446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -855.000 clk  " "   -3.000            -855.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554680446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733554680446 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733554680609 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733554680609 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733554680639 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733554680662 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733554680932 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733554681093 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733554681129 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733554681129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.432 " "Worst-case setup slack is -6.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.432           -2940.023 clk  " "   -6.432           -2940.023 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733554681154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.288 " "Worst-case hold slack is 0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 clk  " "    0.288               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733554681184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.464 " "Worst-case recovery slack is -1.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.464            -920.065 clk  " "   -1.464            -920.065 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733554681215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.674 " "Worst-case removal slack is 1.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.674               0.000 clk  " "    1.674               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733554681248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -855.000 clk  " "   -3.000            -855.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733554681282 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733554681437 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733554681437 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733554681467 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733554681608 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733554681610 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733554681610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.855 " "Worst-case setup slack is -3.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.855           -1588.817 clk  " "   -3.855           -1588.817 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733554681639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 clk  " "    0.144               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733554681668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.640 " "Worst-case recovery slack is -0.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.640            -362.248 clk  " "   -0.640            -362.248 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733554681701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.090 " "Worst-case removal slack is 1.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.090               0.000 clk  " "    1.090               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733554681736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1125.337 clk  " "   -3.000           -1125.337 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733554681768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733554681768 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733554681913 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733554681913 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733554682542 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733554682542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4929 " "Peak virtual memory: 4929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733554682937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  7 00:58:02 2024 " "Processing ended: Sat Dec  7 00:58:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733554682937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733554682937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733554682937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733554682937 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus Prime Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733554685750 ""}
