vendor_name = ModelSim
source_file = 1, F:/Others/Quartus-Projects/LogicaReconfiguravel/BCD_7seg/bcd_7seg.vhd
source_file = 1, F:/Others/Quartus-Projects/LogicaReconfiguravel/BCD_7seg/Waveform.vwf
source_file = 1, F:/Others/Quartus-Projects/LogicaReconfiguravel/BCD_7seg/Waveform1.vwf
source_file = 1, F:/Others/Quartus-Projects/LogicaReconfiguravel/BCD_7seg/Waveform2.vwf
source_file = 1, F:/Others/Quartus-Projects/LogicaReconfiguravel/BCD_7seg/Waveform3.vwf
source_file = 1, Waveform4.vwf
source_file = 1, F:/Others/Quartus-Projects/LogicaReconfiguravel/BCD_7seg/output_files/Waveform.vwf
source_file = 1, output_files/tabela.txt
source_file = 1, F:/Others/Quartus-Projects/LogicaReconfiguravel/BCD_7seg/tabela.txt
source_file = 1, F:/Others/Quartus-Projects/LogicaReconfiguravel/BCD_7seg/db/bcd_7seg.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = bcd_7seg
instance = comp, \D~I , D, bcd_7seg, 1
instance = comp, \B~I , B, bcd_7seg, 1
instance = comp, \C~I , C, bcd_7seg, 1
instance = comp, \A~I , A, bcd_7seg, 1
instance = comp, \SAIDAS~0 , SAIDAS~0, bcd_7seg, 1
instance = comp, \SAIDAS~1 , SAIDAS~1, bcd_7seg, 1
instance = comp, \SAIDAS~2 , SAIDAS~2, bcd_7seg, 1
instance = comp, \SAIDAS~3 , SAIDAS~3, bcd_7seg, 1
instance = comp, \SAIDAS~4 , SAIDAS~4, bcd_7seg, 1
instance = comp, \SAIDAS~5 , SAIDAS~5, bcd_7seg, 1
instance = comp, \SAIDAS~6 , SAIDAS~6, bcd_7seg, 1
instance = comp, \SAIDAS[6]~I , SAIDAS[6], bcd_7seg, 1
instance = comp, \SAIDAS[5]~I , SAIDAS[5], bcd_7seg, 1
instance = comp, \SAIDAS[4]~I , SAIDAS[4], bcd_7seg, 1
instance = comp, \SAIDAS[3]~I , SAIDAS[3], bcd_7seg, 1
instance = comp, \SAIDAS[2]~I , SAIDAS[2], bcd_7seg, 1
instance = comp, \SAIDAS[1]~I , SAIDAS[1], bcd_7seg, 1
instance = comp, \SAIDAS[0]~I , SAIDAS[0], bcd_7seg, 1
