0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_1.v,1586933823,verilog,,,,tb_1,,,../../../../DClab_1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_2.v,1585823039,verilog,,,,tb_2,,,../../../../DClab_1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_3.v,1588253267,verilog,,,,tb_3,,,../../../../DClab_1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1585758604,verilog,,C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Anode.v,,clk_wiz_0,,,../../../../DClab_1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1585758603,verilog,,C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../DClab_1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Anode.v,1586890210,verilog,,C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Binary_to_BCD.v,,Anode,,,../../../../DClab_1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Binary_to_BCD.v,1588253583,verilog,,C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Cathode.v,,Binary_to_BCD,,,../../../../DClab_1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Cathode.v,1586890171,verilog,,C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/controller.v,,Cathode,,,../../../../DClab_1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/controller.v,1588253617,verilog,,C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/counter_10k.v,,controller,,,../../../../DClab_1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/counter_10k.v,1588253586,verilog,,C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v,,counter_10k,,,../../../../DClab_1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v,1588254419,verilog,,C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/seven_controller.v,,LFSR,,,../../../../DClab_1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/seven_controller.v,1586937023,verilog,,C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v,,seven_controller,,,../../../../DClab_1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v,1588256754,verilog,,C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/top.v,,state,,,../../../../DClab_1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/top.v,1586925035,verilog,,C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_1.v,,top,,,../../../../DClab_1.srcs/sources_1/ip/clk_wiz_0,,,,,
