<dec f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='1041' type='bool llvm::SIInstrInfo::isLegalFLATOffset(int64_t Offset, unsigned int AddrSpace, bool Signed) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='1038'>/// Returns if \p Offset is legal for the subtarget as the offset to a FLAT
  /// encoded instruction. If \p Signed, this is for an instruction that
  /// interprets the offset as signed.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1705' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel16SelectFlatOffsetEPN4llvm6SDNodeENS1_7SDValueERS4_S5_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1805' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel17SelectGlobalSAddrEPN4llvm6SDNodeENS1_7SDValueERS4_S5_S5_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1903' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel18SelectScratchSAddrEPN4llvm6SDNodeENS1_7SDValueERS4_S5_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3429' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector20selectFlatOffsetImplERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3486' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector17selectGlobalSAddrERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3593' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector18selectScratchSAddrERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='149' u='c' c='_ZL16buildPrologSpillRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_111306859'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='233' u='c' c='_ZL17buildEpilogReloadRKN4llvm12GCNSubtargetERNS_12LivePhysRegsERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_13854685'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1213' u='c' c='_ZNK4llvm16SITargetLowering25isLegalFlatAddressingModeERKNS_18TargetLoweringBase8AddrModeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1221' u='c' c='_ZNK4llvm16SITargetLowering27isLegalGlobalAddressingModeERKNS_18TargetLoweringBase8AddrModeE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='7029' ll='7040' type='bool llvm::SIInstrInfo::isLegalFLATOffset(int64_t Offset, unsigned int AddrSpace, bool Signed) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='420' u='c' c='_ZNK4llvm14SIRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='534' u='c' c='_ZNK4llvm14SIRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='827' u='c' c='_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1509' u='c' c='_ZNK4llvm14SIRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE'/>
