$date
	Fri Jan 07 15:55:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sdbcd_tb $end
$var wire 4 ! Q [3:0] $end
$var wire 1 " CO $end
$var reg 1 # CLK $end
$var reg 1 $ CLR $end
$var reg 4 % D [3:0] $end
$var reg 1 & ENABLE $end
$var reg 1 ' LOAD $end
$var reg 1 ( UP $end
$scope module uut $end
$var wire 1 # CLK $end
$var wire 1 $ CLR $end
$var wire 4 ) D [3:0] $end
$var wire 1 & ENABLE $end
$var wire 1 ' LOAD $end
$var wire 1 ( UP $end
$var reg 1 " CO $end
$var reg 4 * Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
x(
x'
x&
bx %
1$
1#
x"
bx !
$end
#5
0"
b0 !
b0 *
0$
#10
1"
b1001 !
b1001 *
b1001 %
b1001 )
0(
0'
1&
1$
#30
0#
#50
0"
b1000 !
b1000 *
1#
#70
0#
#90
b111 !
b111 *
1#
#110
0#
#130
b110 !
b110 *
1#
#150
0#
#170
b101 !
b101 *
1#
#190
0#
#210
b100 !
b100 *
1#
#230
0#
#250
b1001 !
b1001 *
1#
1'
#270
0'
0#
#290
1"
b0 !
b0 *
1#
1(
#310
0#
#330
0"
b1 !
b1 *
1#
#350
0#
#370
b10 !
b10 *
1#
#390
0#
#410
b11 !
b11 *
1#
#430
0#
#450
b100 !
b100 *
1#
#470
0#
#490
b101 !
b101 *
1#
#510
0#
#530
b0 !
b0 *
0$
#550
