--------------------------------------------------------------------------------
Release 14.4 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc4vsx35,ff668,-11 (PRODUCTION 1.71 2012-12-04, STEPPING level 1)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock fpga_0_clk_1_sys_clk_pin
--------------------------+------------+------------+------------------+--------+
                          |Max Setup to|Max Hold to |                  | Clock  |
Source                    | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------------------+------------+------------+------------------+--------+
dut_rst                   |    2.694(R)|   -2.040(R)|clk_100_0000MHz   |   0.000|
dut_uart_granted          |    3.143(R)|   -2.452(R)|clk_100_0000MHz   |   0.000|
fpga_0_RS232_Uart_1_RX_pin|    0.861(R)|   -0.419(R)|clk_100_0000MHz   |   0.000|
fpga_0_rst_1_sys_rst_pin  |    2.322(R)|   -1.708(R)|clk_100_0000MHz   |   0.000|
--------------------------+------------+------------+------------------+--------+

Clock fpga_0_clk_1_sys_clk_pin to Pad
--------------------------+------------+------------------+--------+
                          | clk (edge) |                  | Clock  |
Destination               |   to PAD   |Internal Clock(s) | Phase  |
--------------------------+------------+------------------+--------+
dut_test_done             |    5.376(R)|clk_100_0000MHz   |   0.000|
dut_uart_release          |    5.018(R)|clk_100_0000MHz   |   0.000|
dut_uart_request          |    5.173(R)|clk_100_0000MHz   |   0.000|
fpga_0_RS232_Uart_1_TX_pin|    3.814(R)|clk_100_0000MHz   |   0.000|
--------------------------+------------+------------------+--------+

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|    6.166|         |         |         |
------------------------+---------+---------+---------+---------+


Analysis completed Tue Mar 29 12:06:05 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 704 MB



