
---------- Begin Simulation Statistics ----------
simSeconds                                   0.011956                       # Number of seconds simulated (Second)
simTicks                                  11956309000                       # Number of ticks simulated (Tick)
finalTick                                 14358867000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     30.30                       # Real time elapsed on the host (Second)
hostTickRate                                394661441                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9646224                       # Number of bytes of host memory used (Byte)
simInsts                                      6464554                       # Number of instructions simulated (Count)
simOps                                       12337784                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   213385                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     407252                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          308872                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.008185                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.222676                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      308363     99.84%     99.84% |         129      0.04%     99.88% |         120      0.04%     99.92% |         159      0.05%     99.97% |          98      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            308872                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      1048587                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000031                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000021                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.005859                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     1048557    100.00%    100.00% |          28      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      1048587                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      1048587                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        9.402721                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.678829                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      26.474642                       (Unspecified)
system.caches.m_latencyHistSeqr          |     1031301     98.35%     98.35% |        7678      0.73%     99.08% |        5175      0.49%     99.58% |        2897      0.28%     99.85% |         770      0.07%     99.93% |         647      0.06%     99.99% |           0      0.00%     99.99% |         119      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        1048587                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples       917508                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |      917508    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total       917508                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples       131079                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    68.218883                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    63.092048                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    40.662797                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |      113793     86.81%     86.81% |        7678      5.86%     92.67% |        5175      3.95%     96.62% |        2897      2.21%     98.83% |         770      0.59%     99.42% |         647      0.49%     99.91% |           0      0.00%     99.91% |         119      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total       131079                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       154692                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.000582                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.059080                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      154674     99.99%     99.99% |           0      0.00%     99.99% |           5      0.00%     99.99% |           0      0.00%     99.99% |           3      0.00%     99.99% |           0      0.00%     99.99% |           6      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        154692                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       154180                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.015813                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.309381                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      153689     99.68%     99.68% |         124      0.08%     99.76% |         117      0.08%     99.84% |         153      0.10%     99.94% |          94      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        154180                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         1508120      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        258363      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         211756      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data          154692      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement       154181      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack       154180      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        147658      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         3370      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         3665      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       1360462      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       254993      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       208091      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement       154181      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack       154180      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data       151027      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         3665      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX        154693      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX        154181      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data       154692      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack       154180      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX       154693      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX       154181      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data       154692      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack       154180      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples       131079                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    68.218883                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    63.092048                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    40.662797                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |      113793     86.81%     86.81% |        7678      5.86%     92.67% |        5175      3.95%     96.62% |        2897      2.21%     98.83% |         770      0.59%     99.42% |         647      0.49%     99.91% |           0      0.00%     99.91% |         119      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total       131079                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       154691                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      1048579                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     9.402377                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.678795                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    26.474304                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     1031298     98.35%     98.35% |        7673      0.73%     99.08% |        5175      0.49%     99.58% |        2897      0.28%     99.85% |         770      0.07%     99.93% |         647      0.06%     99.99% |           0      0.00%     99.99% |         119      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      1048579                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples       917506                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |      917506    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total       917506                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       131073                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    68.218695                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    63.091673                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    40.663679                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      113792     86.82%     86.82% |        7673      5.85%     92.67% |        5175      3.95%     96.62% |        2897      2.21%     98.83% |         770      0.59%     99.42% |         647      0.49%     99.91% |           0      0.00%     99.91% |         119      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       131073                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean           77                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    77.000000                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean           77                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    77.000000                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples            7                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    51.285714                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean    20.969616                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    35.297376                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |           2     28.57%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           3     42.86%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total            7                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples            5                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    71.400000                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    70.831537                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev     9.939819                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           3     60.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total            5                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       131073                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    68.218695                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    63.091673                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    40.663679                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      113792     86.82%     86.82% |        7673      5.85%     92.67% |        5175      3.95%     96.62% |        2897      2.21%     98.83% |         770      0.59%     99.42% |         647      0.49%     99.91% |           0      0.00%     99.91% |         119      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       131073                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean           77                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    77.000000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples            5                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    71.400000                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    70.831537                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev     9.939819                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           3     60.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total            5                       (Unspecified)
system.caches.controllers0.delayHistogram::samples       308872                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.008185                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.222676                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1       308363     99.84%     99.84% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3          129      0.04%     99.88% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5          120      0.04%     99.92% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7          159      0.05%     99.97% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           98      0.03%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-17            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            2      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total       308872                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      1823546                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses       154693                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      1978239                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.010738                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5002.828635                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.137786                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.089352                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  14358867000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.043022                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999582                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.010773                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.120274                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.010738                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.347093                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  14358867000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.021511                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9907.174640                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.021512                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.010864                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.010773                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.995195                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.024655                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.995264                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control        309386                       (Unspecified)
system.caches.network.msg_byte.Control        2475088                       (Unspecified)
system.caches.network.msg_count.Data           308362                       (Unspecified)
system.caches.network.msg_byte.Data          22202064                       (Unspecified)
system.caches.network.msg_count.Response_Data       309384                       (Unspecified)
system.caches.network.msg_byte.Response_Data     22275648                       (Unspecified)
system.caches.network.msg_count.Writeback_Control       308360                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control      2466880                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.021926                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7824.623971                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.010963                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.010963                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  14358867000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     5.481600                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2       154693                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      1237544                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2       154181                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     11101032                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4       154692                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     11137824                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3       154180                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      1233440                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.010738                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4003.482099                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.010773                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.125637                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.066147                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6907.177565                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  14358867000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     5.481583                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4       154692                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     11137824                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3       154180                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      1233440                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     5.481616                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2       154693                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      1237544                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2       154181                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     11101032                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     5.481604                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2       154693                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      1237544                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2       154181                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     11101032                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4       154692                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     11137824                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3       154180                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      1233440                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.021511                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8907.175754                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.010823                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2004.788609                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.010776                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.135944                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  14358867000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     5.481625                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2       154693                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      1237544                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2       154181                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     11101032                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     5.481583                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4       154692                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     11137824                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3       154180                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      1233440                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  14358867000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  14358867000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  14358867000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         11956309                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388728                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388722                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                  111                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                42                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            11956195                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.701621                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.289886                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   8329871     69.67%     69.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1354407     11.33%     81.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    961178      8.04%     89.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    393213      3.29%     92.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    655352      5.48%     97.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    262142      2.19%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        24      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         6      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         2      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              11956195                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      24    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            6      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340111     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048592     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite           13      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388722                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.701615                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  24                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000003                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 28733670                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388840                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388719                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388740                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             3                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                             13                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388729                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048595                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          15                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               4                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        5                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388725                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048593                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         4                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048605                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048597                       # Number of branches executed (Count)
system.cpu.numStoreInsts                           12                       # Number of stores executed (Count)
system.cpu.numRate                           0.701615                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388725                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388719                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       7165331                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       8519766                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.701614                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.841024                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                               3                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             114                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               2.850600                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          2.850600                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.350803                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.350803                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388733                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340109                       # Number of integer regfile writes (Count)
system.cpu.ccRegfileReads                     5242888                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194312                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145805                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048595                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            15                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048609                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048581                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 5                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048592                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048589                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999997                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       1                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              16                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               16                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts               3                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 3                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     11956179                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.701614                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.262885                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        10907599     91.23%     91.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               1      0.00%     91.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     91.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               1      0.00%     91.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               0      0.00%     91.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               1      0.00%     91.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     91.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     91.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048577      8.77%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     11956179                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048577                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349676                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              10557911                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        51                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048554                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      3                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048586                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     2                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388752                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    16                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                183                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194388                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048609                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048590                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      11956007                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      10                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                         7                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     1                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           11956195                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.701630                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.262907                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 10907584     91.23%     91.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        9      0.00%     91.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        0      0.00%     91.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        0      0.00%     91.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        1      0.00%     91.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        0      0.00%     91.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        0      0.00%     91.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        0      0.00%     91.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048601      8.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             11956195                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.087703                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.350810                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           1                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                      18                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                     13                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             11.402326                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            26.474260                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 917505     87.50%     87.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               113792     10.85%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 7669      0.73%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    2      0.00%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    1      0.00%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  9      0.00%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  4      0.00%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               2827      0.27%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  6      0.00%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               2326      0.22%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  3      0.00%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1266      0.12%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  1      0.00%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               1630      0.16%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 12      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  8      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                245      0.02%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1271      0.12%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              473                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048593                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                      12                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14358867000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                       7                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14358867000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  14358867000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      3                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699198                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 9815181                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        48                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1441765                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388745                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                436901                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                      1                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands            11534426                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777454                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388755                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       88                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388434                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         19296230                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777373                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples    262160.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000012612500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          8192                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          8192                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               387876                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              123126                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       131080                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      131080                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     131080                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    131080                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.12                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 131080                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                131080                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   131074                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    8192                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    8192                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    8192                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    8192                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    8192                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    8192                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    8192                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    8192                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    8192                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    8192                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    8192                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    8192                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    8192                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    8192                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    8192                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    8192                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         8192                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.000977                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.000947                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.031237                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16              8184     99.90%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                 8      0.10%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           8192                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         8192                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.000977                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.000920                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.044186                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              8188     99.95%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 4      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           8192                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  8389120                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               8389120                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               701647975.14015400                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               701647975.14015400                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    11956387000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       45607.21                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1      8389120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1      8389120                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 701647975.140154004097                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 701647975.140154004097                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1       131080                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1       131080                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1   3925510750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 296075540750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     29947.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   2258739.25                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1      8389056                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         8389056                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1      8389120                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      8389120                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1       131079                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           131079                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1       131080                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          131080                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    701642622                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          701642622                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    701647975                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         701647975                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1403290597                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1403290597                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                131080                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               131080                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         16385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         16386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         16386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          640                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        15744                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         16413                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         16397                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         16301                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         16334                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         16371                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         16414                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            12                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            17                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          643                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        15768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        16399                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1467760750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              655400000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          3925510750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11197.44                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29947.44                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               121341                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              121437                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.57                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.64                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        19391                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   865.374658                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   768.091886                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   287.915382                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          546      2.82%      2.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          315      1.62%      4.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1163      6.00%     10.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         1241      6.40%     16.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          144      0.74%     17.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         1345      6.94%     24.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          155      0.80%     25.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          398      2.05%     27.37% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        14084     72.63%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        19391                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                8389120                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             8389120                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               701.647975                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               701.647975                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    10.96                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 5.48                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                5.48                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.61                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14358867000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        101887800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         54143265                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       702340380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      513413100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 944087040.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   4733338140                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    606835680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     7656045405                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    640.335191                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1480520000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    399360000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  10080548250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         36842400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         19574610                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       234399060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      171409140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 944087040.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   2567167140                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   2430979680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     6404459070                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    535.655198                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   6263452000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    399360000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   5297616250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  14358867000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.020611                       # Number of seconds simulated (Second)
simTicks                                  20611053000                       # Number of ticks simulated (Tick)
finalTick                                 35383661000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     36.22                       # Real time elapsed on the host (Second)
hostTickRate                                569049594                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9657488                       # Number of bytes of host memory used (Byte)
simInsts                                     10786626                       # Number of instructions simulated (Count)
simOps                                       20914084                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   297807                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     577414                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples         1154504                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.004871                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.172206                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |     1153653     99.93%     99.93% |         632      0.05%     99.98% |         212      0.02%    100.00% |           0      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           1154504                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      2097219                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000070                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000041                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.012487                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     2097112     99.99%     99.99% |          87      0.00%    100.00% |          14      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      2097219                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      2097217                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       13.529518                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       2.174668                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      31.161860                       (Unspecified)
system.caches.m_latencyHistSeqr          |     2046121     97.56%     97.56% |       22719      1.08%     98.65% |       15874      0.76%     99.40% |        8320      0.40%     99.80% |        2283      0.11%     99.91% |        1568      0.07%     99.98% |          26      0.00%     99.99% |         243      0.01%    100.00% |          63      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        2097217                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      1703856                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |     1703856    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      1703856                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples       393361                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    67.801536                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    62.924696                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    39.392812                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |      342265     87.01%     87.01% |       22719      5.78%     92.79% |       15874      4.04%     96.82% |        8320      2.12%     98.94% |        2283      0.58%     99.52% |        1568      0.40%     99.92% |          26      0.01%     99.92% |         243      0.06%     99.98% |          63      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total       393361                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       577763                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.000346                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.045420                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      577723     99.99%     99.99% |           0      0.00%     99.99% |          10      0.00%     99.99% |           0      0.00%     99.99% |           9      0.00%    100.00% |           0      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        577763                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       576741                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.009405                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.239279                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      575920     99.86%     99.86% |         611      0.11%     99.96% |         203      0.04%    100.00% |           0      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        576741                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         2564844      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        263510      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         233545      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data          423071      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement       422561      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack       422561      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        410640      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         4562      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         7871      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2154204      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       258948      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       225674      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement       422561      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack       422561      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data       415200      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         7871      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX        423073      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX        422561      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data       423071      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack       422561      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX       423073      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX       422561      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data       423071      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack       422561      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples       393361                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    67.801536                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.924696                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    39.392812                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |      342265     87.01%     87.01% |       22719      5.78%     92.79% |       15874      4.04%     96.82% |        8320      2.12%     98.94% |        2283      0.58%     99.52% |        1568      0.40%     99.92% |          26      0.01%     99.92% |         243      0.06%     99.98% |          63      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total       393361                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       577761                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      2097159                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    13.529283                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     2.174646                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    31.161623                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     2046076     97.56%     97.56% |       22707      1.08%     98.65% |       15873      0.76%     99.40% |        8320      0.40%     99.80% |        2283      0.11%     99.91% |        1568      0.07%     99.98% |          26      0.00%     99.99% |         243      0.01%    100.00% |          63      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      2097159                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      1703813                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     1703813    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      1703813                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       393346                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    67.800979                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    62.924131                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    39.393155                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      342263     87.01%     87.01% |       22707      5.77%     92.79% |       15873      4.04%     96.82% |        8320      2.12%     98.94% |        2283      0.58%     99.52% |        1568      0.40%     99.92% |          26      0.01%     99.92% |         243      0.06%     99.98% |          63      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       393346                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean           74                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    73.939164                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     4.242641                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean           74                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    73.939164                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev     4.242641                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples           56                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    20.196429                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     2.770012                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    37.543875                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |          43     76.79%     76.79% |           2      3.57%     80.36% |          10     17.86%     98.21% |           0      0.00%     98.21% |           0      0.00%     98.21% |           1      1.79%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total           56                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples           43                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |          43    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total           43                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples           13                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    83.692308                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    80.551756                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    27.789040                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |           0      0.00%      0.00% |           2     15.38%     15.38% |          10     76.92%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total           13                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       393346                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    67.800979                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    62.924131                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    39.393155                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      342263     87.01%     87.01% |       22707      5.77%     92.79% |       15873      4.04%     96.82% |        8320      2.12%     98.94% |        2283      0.58%     99.52% |        1568      0.40%     99.92% |          26      0.01%     99.92% |         243      0.06%     99.98% |          63      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       393346                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean           74                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    73.939164                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev     4.242641                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples           13                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    83.692308                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    80.551756                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    27.789040                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           2     15.38%     15.38% |          10     76.92%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total           13                       (Unspecified)
system.caches.controllers0.delayHistogram::samples       845632                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.003661                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.149566                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3       845161     99.94%     99.94% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          353      0.04%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11          114      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total       845632                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      2638826                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses       423073                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      3061899                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.011942                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5001.513100                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.086542                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.048695                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  35383661000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.047798                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999830                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.011957                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.054573                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.011942                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.735047                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  35383661000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.023899                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9842.880391                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.023899                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.004522                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.011957                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.998050                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.027236                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.998078                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control        846146                       (Unspecified)
system.caches.network.msg_byte.Control        6769168                       (Unspecified)
system.caches.network.msg_count.Data           845122                       (Unspecified)
system.caches.network.msg_byte.Data          60848784                       (Unspecified)
system.caches.network.msg_count.Response_Data       846142                       (Unspecified)
system.caches.network.msg_byte.Response_Data     60922224                       (Unspecified)
system.caches.network.msg_count.Writeback_Control       845122                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control      6760976                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.025451                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7796.400019                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.012725                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.012725                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  21024794000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     6.362681                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2       423073                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      3384584                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2       422561                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     30424392                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4       423071                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     30461112                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3       422561                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      3380488                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.011942                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4001.778278                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.011957                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.056749                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.072433                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6842.881662                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  35383661000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     6.362659                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4       423071                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     30461112                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3       422561                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      3380488                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     6.362703                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2       423073                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      3384584                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2       422561                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     30424392                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     6.362681                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2       423073                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      3384584                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2       422561                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     30424392                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4       423071                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     30461112                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3       422561                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      3380488                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.023899                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8842.880871                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.011984                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2002.308467                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.011958                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.060932                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  35383661000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     6.362703                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2       423073                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      3384584                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2       422561                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     30424392                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     6.362659                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4       423071                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     30461112                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3       422561                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      3380488                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  35383661000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  35383661000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  35383661000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         20611053                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388788                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        6                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388763                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                  162                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined               108                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   5                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            20610723                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.407010                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.989462                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  16503510     80.07%     80.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2010173      9.75%     89.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    873711      4.24%     94.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    436943      2.12%     96.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    611627      2.97%     99.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    174729      0.85%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        25      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         4      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         1      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              20610723                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      17    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            4      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340154     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048589     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite           16      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388763                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.407003                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  17                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000002                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 37388273                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388956                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388739                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388776                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                            15                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                             13                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388794                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048595                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          22                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         6                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect              15                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                       16                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388745                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048588                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                        25                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048600                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048597                       # Number of branches executed (Count)
system.cpu.numStoreInsts                           12                       # Number of stores executed (Count)
system.cpu.numRate                           0.407002                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388743                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388739                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6990450                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       8301172                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.407002                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.842104                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                               9                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             330                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               4.914047                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          4.914047                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.203498                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.203498                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388775                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340130                       # Number of integer regfile writes (Count)
system.cpu.ccRegfileReads                     5242907                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194350                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145796                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048595                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            22                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048637                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048578                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                15                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048592                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048592                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            1.000000                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       7                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              25                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               25                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts             114                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                15                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     20610695                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.407003                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.757946                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        19562115     94.91%     94.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               1      0.00%     94.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     94.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               1      0.00%     94.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               0      0.00%     94.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               1      0.00%     94.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     94.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     94.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048577      5.09%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     20610695                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048577                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349880                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              19212204                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        82                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048542                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                     15                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048584                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                8388838                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                395                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194446                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048637                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048599                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      20610313                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      30                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        56                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     7                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           20610723                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.407020                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.757973                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 19562070     94.91%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                       26      0.00%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        0      0.00%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        0      0.00%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        8      0.00%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        7      0.00%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        8      0.00%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        0      0.00%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048604      5.09%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             20610723                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.050877                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.203505                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           4                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                      17                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                     18                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             19.656140                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            34.743912                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 786305     74.99%     74.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               228470     21.79%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    1      0.00%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                14894      1.42%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  107      0.01%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   17      0.00%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 14      0.00%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  1      0.00%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                509      0.05%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                218      0.02%     98.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               5079      0.48%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                161      0.02%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               4688      0.45%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 42      0.00%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2695      0.26%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                122      0.01%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               2603      0.25%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  4      0.00%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                453      0.04%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                347      0.03%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1847      0.18%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              529                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048588                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                      12                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21024794000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      56                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21024794000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  21024794000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                     15                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699399                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                18425752                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        78                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1485479                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388799                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                524366                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534503                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777566                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388839                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                      169                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388376                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         27950857                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777553                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples    524568.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000009412250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         16364                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         16364                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               775102                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              246335                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       262284                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      262284                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     262284                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    262284                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.18                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 262284                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                262284                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   262273                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     412                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   16353                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   16365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   16364                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   16365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   16365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   16365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   16365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   16365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   16365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   16370                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   16370                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   16365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   16365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   16365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   16364                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   16364                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        16364                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.027438                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.026473                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.180088                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                10      0.06%      0.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             15932     97.36%     97.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               385      2.35%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                37      0.23%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          16364                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        16364                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.027438                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.025700                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.246801                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             16158     98.74%     98.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               169      1.03%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                37      0.23%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          16364                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 16786176                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              16786176                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               814425929.62135410                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               814425929.62135410                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    20611105000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       39291.58                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     16786176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     16785472                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 814425929.621354103088                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 814391773.190821409225                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1       262284                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1       262284                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1   7690830250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 510356294000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     29322.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1945815.58                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     16786048                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        16786048                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     16786176                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     16786176                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1       262282                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           262282                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1       262284                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          262284                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    814419719                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          814419719                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    814425930                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         814425930                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1628845649                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1628845649                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                262284                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               262273                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         16385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         24067                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          8194                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         16388                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         16386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        17024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         16387                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         16362                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         16386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         24067                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          8194                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         16392                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         16386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         16385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        17025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        16385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               2773005250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1311420000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          7690830250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10572.53                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29322.53                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               243340                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              243689                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.78                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.91                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        37533                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   894.492633                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   795.610771                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   275.629636                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         1071      2.85%      2.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         1387      3.70%      6.55% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1393      3.71%     10.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          817      2.18%     12.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          948      2.53%     14.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          851      2.27%     17.23% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         1022      2.72%     19.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         1332      3.55%     23.50% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        28712     76.50%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        37533                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               16786176                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            16785472                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               814.425930                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               814.391773                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    12.73                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 6.36                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                6.36                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.85                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  21024794000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        133018200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         70685670                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       932484000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      681732000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1626952080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   6288753570                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   2619516480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    12353142000                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    599.345507                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   6667907000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    688220000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  13256657250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        135081660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         71793810                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       940473660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      687562740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1626952080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   6427724700                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   2502104160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    12391692810                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    601.215901                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   6364035000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    688220000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  13559529000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  21024794000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.038042                       # Number of seconds simulated (Second)
simTicks                                  38042304000                       # Number of ticks simulated (Tick)
finalTick                                 74640554000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     64.13                       # Real time elapsed on the host (Second)
hostTickRate                                593249742                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9660560                       # Number of bytes of host memory used (Byte)
simInsts                                     15194033                       # Number of instructions simulated (Count)
simOps                                       29596486                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   236942                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     461540                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples         3083786                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.002879                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.132303                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |     3082439     99.96%     99.96% |        1005      0.03%     99.99% |         331      0.01%    100.00% |           0      0.00%    100.00% |           9      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           3083786                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      3145822                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000086                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000048                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.015128                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     3145653     99.99%     99.99% |         112      0.00%    100.00% |          43      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      3145822                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      3145819                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       20.446699                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       3.346803                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      36.923247                       (Unspecified)
system.caches.m_latencyHistSeqr          |     3027584     96.24%     96.24% |       52785      1.68%     97.92% |       35834      1.14%     99.06% |       20546      0.65%     99.71% |        4768      0.15%     99.86% |        3515      0.11%     99.97% |          56      0.00%     99.98% |         562      0.02%     99.99% |         169      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        3145819                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      2228089                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |     2228089    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2228089                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples       917730                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    67.659907                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    62.855158                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    39.064272                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |      799495     87.12%     87.12% |       52785      5.75%     92.87% |       35834      3.90%     96.77% |       20546      2.24%     99.01% |        4768      0.52%     99.53% |        3515      0.38%     99.91% |          56      0.01%     99.92% |         562      0.06%     99.98% |         169      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total       917730                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples      1542660                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.000202                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.034611                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |     1542597    100.00%    100.00% |           0      0.00%    100.00% |          16      0.00%    100.00% |           0      0.00%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% |          18      0.00%    100.00% |           0      0.00%    100.00% |          14      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       1542660                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples      1541126                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.005558                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.183880                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |     1539826     99.92%     99.92% |         972      0.06%     99.98% |         317      0.02%    100.00% |           0      0.00%    100.00% |           9      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       1541126                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         3617415      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        266462      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         269352      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data          964897      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement       964387      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack       964385      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        935251      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         5322      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        24326      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2682164      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       261140      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       245026      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement       964387      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack       964385      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data       940571      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        24326      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX        964898      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX        964387      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data       964897      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack       964385      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX       964898      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX       964387      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data       964897      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack       964385      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples       917730                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    67.659907                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.855158                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    39.064272                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |      799495     87.12%     87.12% |       52785      5.75%     92.87% |       35834      3.90%     96.77% |       20546      2.24%     99.01% |        4768      0.52%     99.53% |        3515      0.38%     99.91% |          56      0.01%     99.92% |         562      0.06%     99.98% |         169      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total       917730                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      1542657                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      3145740                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    20.446371                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     3.346764                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    36.922915                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     3027527     96.24%     96.24% |       52767      1.68%     97.92% |       35830      1.14%     99.06% |       20546      0.65%     99.71% |        4768      0.15%     99.86% |        3515      0.11%     99.97% |          56      0.00%     99.98% |         562      0.02%     99.99% |         169      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      3145740                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2228040                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     2228040    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2228040                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       917700                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    67.659286                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    62.854626                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    39.064273                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      799487     87.12%     87.12% |       52767      5.75%     92.87% |       35830      3.90%     96.77% |       20546      2.24%     99.01% |        4768      0.52%     99.53% |        3515      0.38%     99.91% |          56      0.01%     99.92% |         562      0.06%     99.98% |         169      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       917700                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    49.666667                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    17.616367                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    42.253205                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean           74                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    73.939164                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev     4.242641                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples           76                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    32.881579                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     5.070981                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    47.184169                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |          48     63.16%     63.16% |           8     10.53%     73.68% |          14     18.42%     92.11% |           2      2.63%     94.74% |           0      0.00%     94.74% |           4      5.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total           76                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples           48                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |          48    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total           48                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples           28                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    87.535714                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    82.001387                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    35.771375                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |           0      0.00%      0.00% |           8     28.57%     28.57% |          14     50.00%     78.57% |           2      7.14%     85.71% |           0      0.00%     85.71% |           4     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total           28                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       917700                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    67.659286                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    62.854626                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    39.064273                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      799487     87.12%     87.12% |       52767      5.75%     92.87% |       35830      3.90%     96.77% |       20546      2.24%     99.01% |        4768      0.52%     99.53% |        3515      0.38%     99.91% |          56      0.01%     99.92% |         562      0.06%     99.98% |         169      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       917700                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean           74                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    73.939164                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev     4.242641                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples           28                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    87.535714                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    82.001387                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    35.771375                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           8     28.57%     28.57% |          14     50.00%     78.57% |           2      7.14%     85.71% |           0      0.00%     85.71% |           4     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total           28                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      1929282                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.001687                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.101138                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3      1928786     99.97%     99.97% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          373      0.02%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11          119      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      1929282                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      3188330                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses       964899                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      4153229                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.012920                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5000.751602                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.055647                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.023084                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  74640554000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.051695                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999920                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.012927                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.027063                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.012920                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.874398                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  74640554000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.025848                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9809.702002                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.025848                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.002144                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.012927                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999076                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.029399                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999089                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       1929797                       (Unspecified)
system.caches.network.msg_byte.Control       15438376                       (Unspecified)
system.caches.network.msg_count.Data          1928774                       (Unspecified)
system.caches.network.msg_byte.Data         138871728                       (Unspecified)
system.caches.network.msg_count.Response_Data      1929794                       (Unspecified)
system.caches.network.msg_byte.Response_Data    138945168                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      1928770                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     15430160                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.027568                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7779.468220                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.013784                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.004837                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.013784                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  39256893000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     6.891933                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2       964899                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      7719192                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2       964387                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     69435864                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4       964897                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     69472584                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3       964385                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      7715080                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.012920                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4000.877311                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.012927                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.028095                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.077903                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6809.702457                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  74640554000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     6.891920                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4       964897                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     69472584                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3       964385                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      7715080                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     6.891946                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2       964899                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      7719192                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2       964387                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     69435864                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     6.891931                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2       964898                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      7719184                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2       964387                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     69435864                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4       964897                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     69472584                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3       964385                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      7715080                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.025848                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8809.702163                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.012941                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2001.128649                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.012928                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.030077                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  74640554000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     6.891943                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2       964898                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      7719184                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2       964387                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     69435864                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     6.891920                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4       964897                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     69472584                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3       964385                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      7715080                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  74640554000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  74640554000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  74640554000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         38042304                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388636                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388674                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                   33                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                15                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            38041634                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.220513                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.675821                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  32973516     86.68%     86.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3320530      8.73%     95.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    698996      1.84%     97.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    524295      1.38%     98.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    524254      1.38%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                        13      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        24      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         6      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 7                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              38041634                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      22    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           13      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340052     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048594     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite            7      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388674                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.220509                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  22                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000003                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 54818996                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388663                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388671                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        14                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                7                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388676                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            7                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             4                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              3                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388637                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048585                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                           9                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               3                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        4                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388679                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048595                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         1                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048603                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048588                       # Number of branches executed (Count)
system.cpu.numStoreInsts                            8                       # Number of stores executed (Count)
system.cpu.numRate                           0.220509                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388679                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388678                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6640978                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7864335                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.220509                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.844442                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              22                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             670                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               9.069973                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          9.069973                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.110254                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.110254                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388738                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340063                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          11                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          6                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242868                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194301                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145773                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048585                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores             9                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048582                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048566                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 4                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048567                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048566                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999999                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       4                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               7                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  2                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                5                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts              12                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 4                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     38041627                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.220512                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.309759                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        36993048     97.24%     97.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               0      0.00%     97.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     97.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               0      0.00%     97.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               1      0.00%     97.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               1      0.00%     97.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     97.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     97.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048577      2.76%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     38041627                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048577                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349885                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              36643157                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        46                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048542                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      4                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048562                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                8388619                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                482                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194326                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048582                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048572                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      38041148                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                       8                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        22                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     3                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           38041634                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.220512                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.309759                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 36993042     97.24%     97.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        4      0.00%     97.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        2      0.00%     97.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        4      0.00%     97.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        4      0.00%     97.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        2      0.00%     97.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        1      0.00%     97.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        1      0.00%     97.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048574      2.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             38041634                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.027564                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.110254                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           6                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       5                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      0                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             36.279941                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            43.136097                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 524232     49.99%     49.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               457224     43.60%     93.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                29869      2.85%     96.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   89      0.01%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   43      0.00%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 51      0.00%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                867      0.08%     96.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                112      0.01%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              10109      0.96%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 62      0.01%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               8708      0.83%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 95      0.01%     98.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               6000      0.57%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                199      0.02%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               6021      0.57%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  9      0.00%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1188      0.11%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             3699      0.35%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              529                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048595                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       8                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      4166                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39256893000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      22                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39256893000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  39256893000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      4                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699396                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                35769356                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        46                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1572832                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388622                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                699065                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534287                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777245                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388663                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       29                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388349                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         45381687                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777273                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   1048741.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000008240500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         32732                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         32732                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              1548952                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              492491                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       524370                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      524371                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     524370                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    524371                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.24                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 524370                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                524371                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   524349                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       12                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     331                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   33062                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   32736                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   32732                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   32732                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   32732                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   32732                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   32731                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   32731                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   32732                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   32731                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   32731                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   32732                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   32732                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   32731                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   32731                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   32732                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        32732                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.020469                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.019867                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.141601                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             32062     97.95%     97.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               670      2.05%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          32732                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        32732                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.020469                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.019306                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.200690                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             32393     98.96%     98.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 8      0.02%     98.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               331      1.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          32732                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 33559680                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              33559744                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               882167389.23068380                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               882169071.56832564                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    38042383000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       36274.34                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     33559680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     33560448                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 882167389.230683803558                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 882187577.282385468483                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1       524370                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1       524371                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  15354912000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 941973184000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     29282.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1796386.88                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     33559616                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        33559616                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     33559744                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     33559744                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1       524369                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           524369                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1       524371                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          524371                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    882165707                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          882165707                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    882169072                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         882169072                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1764334778                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1764334778                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                524370                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               524382                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         32770                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         32772                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         32827                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         32775                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         32773                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         32771                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         32777                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         32770                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         32834                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         32776                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         32770                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               5522974500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             2621850000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         15354912000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10532.59                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29282.59                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               487303                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              487351                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.93                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.94                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        74097                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   905.831869                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   825.212492                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   255.699274                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         1516      2.05%      2.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         2123      2.87%      4.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1958      2.64%      7.55% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         2330      3.14%     10.70% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         2435      3.29%     13.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         2257      3.05%     17.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         1961      2.65%     19.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         2128      2.87%     22.55% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        57389     77.45%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        74097                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               33559680                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            33560448                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               882.167389                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               882.187577                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    13.78                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 6.89                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                6.89                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.93                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39256893000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        265158180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        140912145                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      1872600660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     1369101600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 3003131040.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  11592205710                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   4847386560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    23090495895                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    606.968913                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  12340346000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1270360000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  24434199250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        264122880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        140369460                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1871808120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     1368423000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 3003131040.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  11587158930                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   4851261600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    23086275030                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    606.857961                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  12349223250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1270360000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  24424346750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  39256893000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.072827                       # Number of seconds simulated (Second)
simTicks                                  72826808000                       # Number of ticks simulated (Tick)
finalTick                                152005806000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    107.71                       # Real time elapsed on the host (Second)
hostTickRate                                676114933                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9666704                       # Number of bytes of host memory used (Byte)
simInsts                                     19798096                       # Number of instructions simulated (Count)
simOps                                       38541043                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   183803                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     357810                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples         7243262                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.001704                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.101705                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |     7241383     99.97%     99.97% |        1409      0.02%     99.99% |         455      0.01%    100.00% |           0      0.00%    100.00% |          12      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           7243262                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      4194439                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000098                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000054                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.015525                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     4194192     99.99%     99.99% |         144      0.00%    100.00% |          80      0.00%    100.00% |          10      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      4194439                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      4194434                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       32.198393                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       6.966453                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      42.268118                       (Unspecified)
system.caches.m_latencyHistSeqr          |     3939130     93.91%     93.91% |      115264      2.75%     96.66% |       76332      1.82%     98.48% |       45285      1.08%     99.56% |       10712      0.26%     99.82% |        6764      0.16%     99.98% |          63      0.00%     99.98% |         672      0.02%     99.99% |         212      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        4194434                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      2228112                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |     2228112    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2228112                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      1966322                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    67.550442                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    62.843352                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    38.188407                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     1711018     87.02%     87.02% |      115264      5.86%     92.88% |       76332      3.88%     96.76% |       45285      2.30%     99.06% |       10712      0.54%     99.61% |        6764      0.34%     99.95% |          63      0.00%     99.96% |         672      0.03%     99.99% |         212      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      1966322                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples      3622653                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.000118                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.026374                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |     3622566    100.00%    100.00% |           0      0.00%    100.00% |          22      0.00%    100.00% |           0      0.00%    100.00% |          22      0.00%    100.00% |           0      0.00%    100.00% |          24      0.00%    100.00% |           0      0.00%    100.00% |          19      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       3622653                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples      3620609                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.003291                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.141395                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |     3618795     99.95%     99.95% |        1363      0.04%     99.99% |         436      0.01%    100.00% |           0      0.00%    100.00% |          12      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       3620609                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         4669787      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        269249      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         337904      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         2079993      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      2079484      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      2079483      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       1984053      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         6017      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        89926      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2685734      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       263232      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       247978      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      2079484      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      2079483      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      1990067      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        89926      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       2079995      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       2079484      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      2079993      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      2079483      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      2079995      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      2079484      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      2079993      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      2079483      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      1966322                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    67.550442                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.843352                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    38.188407                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     1711018     87.02%     87.02% |      115264      5.86%     92.88% |       76332      3.88%     96.76% |       45285      2.30%     99.06% |       10712      0.54%     99.61% |        6764      0.34%     99.95% |          63      0.00%     99.96% |         672      0.03%     99.99% |         212      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      1966322                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      3622649                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      4194326                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    32.198171                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     6.966424                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    42.267945                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     3939055     93.91%     93.91% |      115238      2.75%     96.66% |       76325      1.82%     98.48% |       45285      1.08%     99.56% |       10712      0.26%     99.82% |        6764      0.16%     99.98% |          63      0.00%     99.98% |         672      0.02%     99.99% |         212      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      4194326                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2228056                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     2228056    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2228056                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      1966270                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    67.550017                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    62.842987                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    38.188410                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     1710999     87.02%     87.02% |      115238      5.86%     92.88% |       76325      3.88%     96.76% |       45285      2.30%     99.06% |       10712      0.54%     99.61% |        6764      0.34%     99.95% |          63      0.00%     99.96% |         672      0.03%     99.99% |         212      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      1966270                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            4                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    37.500000                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     8.598789                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    42.217690                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           2     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            4                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean           74                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    73.939164                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev     4.242641                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          104                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    40.923077                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     8.144765                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    48.350599                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |          54     51.92%     51.92% |          19     18.27%     70.19% |          22     21.15%     91.35% |           2      1.92%     93.27% |           1      0.96%     94.23% |           6      5.77%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          104                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples           54                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |          54    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total           54                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples           50                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    84.040000                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    78.456227                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    35.505079                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |           0      0.00%      0.00% |          19     38.00%     38.00% |          22     44.00%     82.00% |           2      4.00%     86.00% |           1      2.00%     88.00% |           6     12.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total           50                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      1966270                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    67.550017                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    62.842987                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    38.188410                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     1710999     87.02%     87.02% |      115238      5.86%     92.88% |       76325      3.88%     96.76% |       45285      2.30%     99.06% |       10712      0.54%     99.61% |        6764      0.34%     99.95% |          63      0.00%     99.96% |         672      0.03%     99.99% |         212      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      1966270                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean           74                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    73.939164                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev     4.242641                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples           50                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    84.040000                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    78.456227                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    35.505079                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |          19     38.00%     38.00% |          22     44.00%     82.00% |           2      4.00%     86.00% |           1      2.00%     88.00% |           6     12.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total           50                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      4159476                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.000833                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.070948                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3      4158944     99.99%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          404      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11          124      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      4159476                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      3196944                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      2079996                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      5276940                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.013680                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5000.391255                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.034717                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.011335                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 152005806000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.054728                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999961                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.013684                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.014236                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.013680                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.938325                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 152005806000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.027364                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9789.297950                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.027364                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.001053                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.013684                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999546                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.031092                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999553                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       4159991                       (Unspecified)
system.caches.network.msg_byte.Control       33279928                       (Unspecified)
system.caches.network.msg_count.Data          4158968                       (Unspecified)
system.caches.network.msg_byte.Data         299445696                       (Unspecified)
system.caches.network.msg_count.Response_Data      4159986                       (Unspecified)
system.caches.network.msg_byte.Response_Data    299518992                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      4158966                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     33271728                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.028797                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7769.633443                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014398                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.000481                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014398                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  77365252000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.199228                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      2079996                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     16639968                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      2079484                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    149722848                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      2079993                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    149759496                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      2079483                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     16635864                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.013680                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4000.452983                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.013684                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.014743                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.082273                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6789.298173                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 152005806000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.199218                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      2079993                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    149759496                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      2079483                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     16635864                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.199238                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      2079996                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     16639968                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      2079484                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    149722848                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.199227                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      2079995                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     16639960                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      2079484                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    149722848                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      2079993                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    149759496                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      2079483                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     16635864                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.027364                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8789.298028                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.013691                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.576399                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.013684                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.015717                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 152005806000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.199236                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      2079995                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     16639960                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      2079484                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    149722848                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.199218                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      2079993                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    149759496                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      2079483                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     16635864                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 152005806000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 152005806000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 152005806000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         72826808                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388659                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388698                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                   44                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                15                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            72825851                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.115188                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.476152                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  67233513     92.32%     92.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4194209      5.76%     98.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    349538      0.48%     98.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    699028      0.96%     99.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    349523      0.48%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                         9      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        26      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         4      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         1      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              72825851                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      26    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           26      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340058     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048599     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite            7      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388698                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.115187                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  26                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000003                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 89603265                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388697                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388692                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        14                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                7                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388691                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            7                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             6                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              3                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388660                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048589                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                           9                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               5                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        6                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388703                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048600                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         1                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048608                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048591                       # Number of branches executed (Count)
system.cpu.numStoreInsts                            8                       # Number of stores executed (Count)
system.cpu.numRate                           0.115187                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388702                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388699                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6291503                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7340120                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.115187                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.857139                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              33                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             957                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              17.363227                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         17.363227                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.057593                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.057593                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388750                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340070                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          11                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          6                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242868                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194299                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145786                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048589                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores             9                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048601                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048566                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 7                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048567                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048566                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999999                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       4                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              25                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  2                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               23                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            3                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts               4                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 6                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     72825842                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.115187                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.953012                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        71777263     98.56%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               0      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               0      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               1      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               1      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048577      1.44%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     72825842                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048577                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349829                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              71427425                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        43                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048548                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      6                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048563                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388656                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                654                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194385                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048601                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048572                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      72825190                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      14                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        31                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     3                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           72825851                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.115189                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.953016                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 71777241     98.56%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        6      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        3      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        6      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        6      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        4      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        2      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        1      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048582      1.44%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             72825851                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.014399                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.057594                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           6                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       7                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      0                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             69.452998                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            37.405489                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                     18      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               911511     86.93%     86.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                62300      5.94%     92.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   36      0.00%     92.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   33      0.00%     92.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  1      0.00%     92.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 92      0.01%     92.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  1      0.00%     92.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                188      0.02%     92.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 18      0.00%     92.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              21859      2.08%     94.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 26      0.00%     94.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              18303      1.75%     96.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 96      0.01%     96.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              11977      1.14%     97.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 59      0.01%     97.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              12706      1.21%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  5      0.00%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2530      0.24%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             6818      0.65%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              529                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048600                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       8                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     16422                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77365252000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      31                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77365252000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  77365252000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      6                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699345                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                70378875                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        46                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1747579                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388648                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1048552                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534290                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777269                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388675                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       26                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388398                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         80165894                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777290                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   2097189.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000007783750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         65519                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         65519                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3098347                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              983394                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1048594                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1048595                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1048594                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1048595                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.34                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1048594                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1048595                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1048561                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       23                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   65654                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   65673                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   65519                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   65521                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   65519                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   65519                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   65520                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   65519                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   65519                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   65519                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   65519                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   65519                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   65520                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   65518                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   65518                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   65519                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        65519                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.004503                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.004367                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.067178                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             65222     99.55%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               296      0.45%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          65519                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        65519                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.004503                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.004368                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.066950                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             65224     99.55%     99.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               295      0.45%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          65519                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 67110016                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              67110080                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               921501543.77217782                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               921502422.56944716                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    72826937000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       34725.98                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     67110016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     67110336                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 921501543.772177815437                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 921505937.758524179459                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      1048594                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      1048595                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  30602452500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1814934625250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     29184.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1730825.18                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     67109952                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        67109952                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     67110080                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     67110080                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      1048593                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1048593                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      1048595                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1048595                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    921500665                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          921500665                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    921502423                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         921502423                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1843003088                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1843003088                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1048594                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1048599                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65541                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65526                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65542                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         65544                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         65530                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         65544                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              10941315000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             5242970000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         30602452500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10434.27                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29184.27                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               975065                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              974885                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.97                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       147236                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   911.590970                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   839.713702                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   246.828179                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         2123      1.44%      1.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         4072      2.77%      4.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         4012      2.72%      6.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         4821      3.27%     10.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         4575      3.11%     13.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         4375      2.97%     16.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         4534      3.08%     19.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         3782      2.57%     21.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       114942     78.07%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       147236                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               67110016                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            67110336                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               921.501544                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               921.505938                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.40                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.20                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.20                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.98                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  77365252000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        526089480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        279600420                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      3743494860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2736872100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5748727920.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  22106972340                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   9349230240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    44490987360                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    610.914972                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  23796798750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2431780000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  46598577250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        525246960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        279160200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3743487720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2736814680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5748727920.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  22061543340                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   9387352320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    44482333140                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    610.796139                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  23896218250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2431780000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  46499157750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  77365252000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.072254                       # Number of seconds simulated (Second)
simTicks                                  72254129000                       # Number of ticks simulated (Tick)
finalTick                                233214300000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    121.47                       # Real time elapsed on the host (Second)
hostTickRate                                594831927                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9680016                       # Number of bytes of host memory used (Byte)
simInsts                                     24795847                       # Number of instructions simulated (Count)
simOps                                       48010652                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   204131                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     395247                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples        13763936                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.001160                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.083818                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |    13761502     99.98%     99.98% |        1831      0.01%    100.00% |         584      0.00%    100.00% |           0      0.00%    100.00% |          15      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          13763936                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      5243056                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000103                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000057                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.015539                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     5242730     99.99%     99.99% |         182      0.00%    100.00% |         115      0.00%    100.00% |          14      0.00%    100.00% |           4      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      5243056                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      5243049                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       39.140232                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean      10.807727                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      43.412286                       (Unspecified)
system.caches.m_latencyHistSeqr          |     4850130     92.51%     92.51% |      178774      3.41%     95.92% |      123248      2.35%     98.27% |       63195      1.21%     99.47% |       16156      0.31%     99.78% |       10149      0.19%     99.97% |          80      0.00%     99.97% |        1087      0.02%    100.00% |         230      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        5243049                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      2228135                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |     2228135    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2228135                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      3014914                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    67.327299                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    62.762901                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    37.521518                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     2621995     86.97%     86.97% |      178774      5.93%     92.90% |      123248      4.09%     96.99% |       63195      2.10%     99.08% |       16156      0.54%     99.62% |       10149      0.34%     99.95% |          80      0.00%     99.96% |        1087      0.04%     99.99% |         230      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      3014914                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples      6883246                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.000079                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.021534                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |     6883135    100.00%    100.00% |           0      0.00%    100.00% |          28      0.00%    100.00% |           0      0.00%    100.00% |          29      0.00%    100.00% |           0      0.00%    100.00% |          30      0.00%    100.00% |           0      0.00%    100.00% |          24      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       6883246                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples      6880690                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.002241                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.116564                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |     6878339     99.97%     99.97% |        1772      0.03%     99.99% |         560      0.01%    100.00% |           0      0.00%    100.00% |          15      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       6880690                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         5722130      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        271992      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         472007      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         3260593      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      3260084      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      3260081      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       3032852      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         6681      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       221063      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2689278      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       265311      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       250944      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      3260084      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      3260081      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      3039530      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       221063      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       3260594      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       3260083      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      3260593      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      3260081      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      3260594      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      3260083      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      3260593      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      3260081      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      3014914                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    67.327299                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.762901                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    37.521518                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     2621995     86.97%     86.97% |      178774      5.93%     92.90% |      123248      4.09%     96.99% |       63195      2.10%     99.08% |       16156      0.54%     99.62% |       10149      0.34%     99.95% |          80      0.00%     99.96% |        1087      0.04%     99.99% |         230      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      3014914                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      6883241                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      5242912                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    39.140007                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean    10.807730                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    43.411952                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     4850042     92.51%     92.51% |      178736      3.41%     95.92% |      123238      2.35%     98.27% |       63195      1.21%     99.47% |       16156      0.31%     99.78% |       10148      0.19%     99.97% |          80      0.00%     99.97% |        1087      0.02%    100.00% |         230      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      5242912                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2228072                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     2228072    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2228072                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      3014840                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    67.326803                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    62.762516                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    37.521203                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     2621970     86.97%     86.97% |      178736      5.93%     92.90% |      123238      4.09%     96.99% |       63195      2.10%     99.08% |       16156      0.54%     99.62% |       10148      0.34%     99.95% |          80      0.00%     99.96% |        1087      0.04%     99.99% |         230      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      3014840                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            5                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    30.200000                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     5.591777                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    40.039980                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           3     60.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            5                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean           74                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    73.939164                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev     4.242641                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          132                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    48.409091                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean    10.971941                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    54.714101                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |          85     64.39%     64.39% |          36     27.27%     91.67% |          10      7.58%     99.24% |           0      0.00%     99.24% |           0      0.00%     99.24% |           1      0.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          132                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples           60                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |          60    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total           60                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples           72                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    87.916667                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    80.758152                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    45.180000                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |          25     34.72%     34.72% |          36     50.00%     84.72% |          10     13.89%     98.61% |           0      0.00%     98.61% |           0      0.00%     98.61% |           1      1.39%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total           72                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      3014840                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    67.326803                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    62.762516                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    37.521203                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     2621970     86.97%     86.97% |      178736      5.93%     92.90% |      123238      4.09%     96.99% |       63195      2.10%     99.08% |       16156      0.54%     99.62% |       10148      0.34%     99.95% |          80      0.00%     99.96% |        1087      0.04%     99.99% |         230      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      3014840                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean           74                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    73.939164                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev     4.242641                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples           72                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    87.916667                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    80.758152                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    45.180000                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |          25     34.72%     34.72% |          36     50.00%     84.72% |          10     13.89%     98.61% |           0      0.00%     98.61% |           0      0.00%     98.61% |           1      1.39%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total           72                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      6520674                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.000555                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.057781                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3      6520119     99.99%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          422      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11          129      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      6520674                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      3205533                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      3260596                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      6466129                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.013979                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5000.267051                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.027727                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.007388                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 233214300000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.055920                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999974                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.013981                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.009279                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.013979                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.959801                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 233214300000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.027960                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9781.754862                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.027960                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.000686                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.013981                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999704                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.031774                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999708                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       6521190                       (Unspecified)
system.caches.network.msg_byte.Control       52169520                       (Unspecified)
system.caches.network.msg_count.Data          6520167                       (Unspecified)
system.caches.network.msg_byte.Data         469452024                       (Unspecified)
system.caches.network.msg_count.Response_Data      6521186                       (Unspecified)
system.caches.network.msg_byte.Response_Data    469525392                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      6520162                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     52161296                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.029025                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7767.811110                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014513                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.001799                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014513                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  81208494000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.256286                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      3260595                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     26084760                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      3260084                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    234726048                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      3260593                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    234762696                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      3260081                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     26080648                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.013979                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4000.307284                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.013981                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.009609                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.084001                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6781.755042                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 233214300000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.256277                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      3260593                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    234762696                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      3260081                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     26080648                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.256294                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      3260595                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     26084760                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      3260084                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    234726048                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.256284                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      3260595                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     26084760                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      3260083                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    234725976                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      3260593                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    234762696                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      3260081                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     26080648                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.027960                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8781.754918                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.013986                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.387725                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.013981                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.010244                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 233214300000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.256291                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      3260595                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     26084760                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      3260083                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    234725976                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.256277                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      3260593                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    234762696                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      3260081                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     26080648                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 233214300000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 233214300000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 233214300000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         72254129                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388664                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388698                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                   28                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                 5                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            72252678                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.116102                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.477925                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  66660340     92.26%     92.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4194207      5.80%     98.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    349538      0.48%     98.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    699031      0.97%     99.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    349524      0.48%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                         7      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        26      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         5      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 7                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              72252678                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      26    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           20      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340065     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048598     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite            7      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388698                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.116100                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  26                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000003                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 89030092                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388686                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388692                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        14                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                7                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388697                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            7                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             5                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              2                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388665                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048589                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                           9                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               4                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        5                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388703                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048599                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         1                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048607                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048590                       # Number of branches executed (Count)
system.cpu.numStoreInsts                            8                       # Number of stores executed (Count)
system.cpu.numRate                           0.116100                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388700                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388699                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6291507                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7340120                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.116100                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.857140                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              32                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1451                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              17.226690                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         17.226690                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.058049                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.058049                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388753                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340075                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          11                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          6                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242868                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194301                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145785                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048589                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores             9                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048600                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048569                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 6                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048568                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048567                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999999                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       4                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              21                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               18                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts               4                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 5                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     72252671                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.116101                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.956729                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        71204092     98.55%     98.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               0      0.00%     98.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               0      0.00%     98.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               1      0.00%     98.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               1      0.00%     98.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048577      1.45%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     72252671                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048577                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349746                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              70854335                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        43                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048549                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      5                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048564                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388666                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                607                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194383                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048600                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048574                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      72252065                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      12                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        30                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     3                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           72252678                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.116103                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.956733                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 71204070     98.55%     98.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        4      0.00%     98.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        3      0.00%     98.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        5      0.00%     98.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        8      0.00%     98.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        4      0.00%     98.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        1      0.00%     98.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        0      0.00%     98.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048583      1.45%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             72252678                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.014513                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.058050                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           6                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       4                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      0                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             68.906849                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            36.234034                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                     18      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               910970     86.88%     86.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                63205      6.03%     92.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   29      0.00%     92.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  155      0.01%     92.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  1      0.00%     92.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 98      0.01%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  1      0.00%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              10211      0.97%     93.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               2203      0.21%     94.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              21559      2.06%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1180      0.11%     96.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              11692      1.12%     97.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 51      0.00%     97.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               8834      0.84%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 50      0.00%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               9038      0.86%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  4      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 13      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 13      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2424      0.23%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             6828      0.65%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              529                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048599                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       8                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     32790                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81208494000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      30                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81208494000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  81208494000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      5                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699262                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                69805786                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        46                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1747579                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388650                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1048550                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534307                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777298                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388688                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       18                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388400                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         79592723                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777293                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   2097187.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000007110750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         65520                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         65520                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3097596                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              983992                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1048593                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1048594                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1048593                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1048594                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.24                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1048593                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1048594                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1048555                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       27                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       11                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   65609                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   65685                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   65533                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   65521                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   65522                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   65523                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   65521                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   65520                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   65520                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   65520                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   65520                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   65520                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   65520                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   65520                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   65520                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   65520                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        65520                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.004151                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.004015                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.067313                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                13      0.02%      0.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             65222     99.55%     99.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               285      0.43%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          65520                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        65520                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.004136                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.004013                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.064180                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             65249     99.59%     99.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               271      0.41%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          65520                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 67109952                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              67110016                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               928804387.08215559                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               928805272.84468412                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    72254257000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       34452.94                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     67109952                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     67109824                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 928804387.082155585289                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 928802615.557098507881                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      1048593                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      1048594                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  30026982750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1791339263750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     28635.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1708324.92                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     67109888                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        67109888                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     67110016                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     67110016                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      1048592                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1048592                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      1048594                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1048594                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    928803501                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          928803501                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    928805273                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         928805273                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1857608774                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1857608774                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1048593                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1048591                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65541                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65541                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65526                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         65527                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         65545                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              10365864000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             5242965000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         30026982750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9885.50                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28635.50                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               974164                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              974002                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.90                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.89                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       149021                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   900.690238                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   819.512065                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   259.954250                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         2105      1.41%      1.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         6244      4.19%      5.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         3968      2.66%      8.27% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         3957      2.66%     10.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         5043      3.38%     14.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         4199      2.82%     17.12% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         4896      3.29%     20.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         5426      3.64%     24.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       113183     75.95%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       149021                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               67109952                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            67109824                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               928.804387                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               928.802616                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.51                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.26                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.26                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.89                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  81208494000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        532051380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        282780630                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      3743773320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2737080900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5703859200.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  24908472750                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   6770988000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    44679006180                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    618.359211                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  17204360250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2412800000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  52639465500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        532294140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        282913455                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3743523420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2736814680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5703859200.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  24886408050                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   6789584640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    44675397585                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    618.309268                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  17258813250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2412800000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  52585053000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  81208494000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.071094                       # Number of seconds simulated (Second)
simTicks                                  71093893000                       # Number of ticks simulated (Tick)
finalTick                                321890584000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    119.83                       # Real time elapsed on the host (Second)
hostTickRate                                593271166                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9704592                       # Number of bytes of host memory used (Byte)
simInsts                                     30580984                       # Number of instructions simulated (Count)
simOps                                       58530341                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   255195                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     488429                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples        22907950                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.000862                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.072217                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |    22904935     99.99%     99.99% |        2273      0.01%    100.00% |         719      0.00%    100.00% |           0      0.00%    100.00% |          18      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          22907950                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      6291678                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000108                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000060                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.015751                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     6291269     99.99%     99.99% |         219      0.00%    100.00% |         149      0.00%    100.00% |          24      0.00%    100.00% |           6      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      6291678                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      6291670                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       43.583688                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean      14.466039                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      43.059138                       (Unspecified)
system.caches.m_latencyHistSeqr          |     5766166     91.65%     91.65% |      237797      3.78%     95.43% |      187669      2.98%     98.41% |       63206      1.00%     99.41% |       21062      0.33%     99.75% |       13669      0.22%     99.97% |         180      0.00%     99.97% |        1675      0.03%    100.00% |         246      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        6291670                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      2228159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |     2228159    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2228159                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      4063511                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    66.933748                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    62.604877                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    36.485496                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     3538007     87.07%     87.07% |      237797      5.85%     92.92% |      187669      4.62%     97.54% |       63206      1.56%     99.09% |       21062      0.52%     99.61% |       13669      0.34%     99.95% |         180      0.00%     99.95% |        1675      0.04%     99.99% |         246      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      4063511                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples     11455508                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.000058                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.018375                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |    11455372    100.00%    100.00% |           0      0.00%    100.00% |          35      0.00%    100.00% |           0      0.00%    100.00% |          36      0.00%    100.00% |           0      0.00%    100.00% |          36      0.00%    100.00% |           0      0.00%    100.00% |          29      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total      11455508                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples     11452442                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.001667                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.100463                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |    11449528     99.97%     99.97% |        2201      0.02%     99.99% |         690      0.01%    100.00% |           0      0.00%    100.00% |          18      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total      11452442                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         6774555      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        274830      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         737197      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         4572262      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      4571752      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      4571752      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       4081655      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         7337      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       483272      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2692900      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       267493      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       253925      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      4571752      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      4571752      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      4088990      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       483272      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       4572264      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       4571752      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      4572262      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      4571752      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      4572264      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      4571752      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      4572262      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      4571752      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      4063511                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    66.933748                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.604877                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    36.485496                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     3538007     87.07%     87.07% |      237797      5.85%     92.92% |      187669      4.62%     97.54% |       63206      1.56%     99.09% |       21062      0.52%     99.61% |       13669      0.34%     99.95% |         180      0.00%     99.95% |        1675      0.04%     99.99% |         246      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      4063511                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr     11455502                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      6291501                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    43.583490                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean    14.466088                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    43.058834                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     5766063     91.65%     91.65% |      237745      3.78%     95.43% |      187656      2.98%     98.41% |       63206      1.00%     99.41% |       21062      0.33%     99.75% |       13668      0.22%     99.97% |         180      0.00%     99.97% |        1675      0.03%    100.00% |         246      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      6291501                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2228088                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     2228088    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2228088                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      4063413                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    66.933262                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    62.604490                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    36.485250                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     3537975     87.07%     87.07% |      237745      5.85%     92.92% |      187656      4.62%     97.54% |       63206      1.56%     99.09% |       21062      0.52%     99.61% |       13668      0.34%     99.95% |         180      0.00%     99.95% |        1675      0.04%     99.99% |         246      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      4063413                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            6                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    25.333333                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     4.197186                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    37.744757                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           4     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            6                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            4                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            4                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean           74                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    73.939164                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev     4.242641                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          163                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    51.871166                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean    13.307058                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    53.141222                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |          99     60.74%     60.74% |          50     30.67%     91.41% |          13      7.98%     99.39% |           0      0.00%     99.39% |           0      0.00%     99.39% |           1      0.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          163                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples           67                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |          67    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total           67                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples           96                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    87.375000                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    81.021008                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.433333                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |          32     33.33%     33.33% |          50     52.08%     85.42% |          13     13.54%     98.96% |           0      0.00%     98.96% |           0      0.00%     98.96% |           1      1.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total           96                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      4063413                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    66.933262                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    62.604490                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    36.485250                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     3537975     87.07%     87.07% |      237745      5.85%     92.92% |      187656      4.62%     97.54% |       63206      1.56%     99.09% |       21062      0.52%     99.61% |       13668      0.34%     99.95% |         180      0.00%     99.95% |        1675      0.04%     99.99% |         246      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      4063413                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean           74                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    73.939164                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev     4.242641                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples           96                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    87.375000                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    81.021008                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.433333                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |          32     33.33%     33.33% |          50     52.08%     85.42% |          13     13.54%     98.96% |           0      0.00%     98.96% |           0      0.00%     98.96% |           1      1.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total           96                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      9144014                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.000414                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.049902                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3      9143433     99.99%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          442      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11          135      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      9144014                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      3214318                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      4572264                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      7786582                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.014203                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5000.203625                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.024191                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.005353                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 321890584000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.056814                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999981                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.014204                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.007273                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.014203                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.970875                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 321890584000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.028407                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9776.741739                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.028407                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.000497                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.014204                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999786                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.032267                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999789                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       9144528                       (Unspecified)
system.caches.network.msg_byte.Control       73156224                       (Unspecified)
system.caches.network.msg_count.Data          9143504                       (Unspecified)
system.caches.network.msg_byte.Data         658332288                       (Unspecified)
system.caches.network.msg_count.Response_Data      9144524                       (Unspecified)
system.caches.network.msg_byte.Response_Data    658405728                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      9143504                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     73148032                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.029499                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7764.021475                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014749                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.001083                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014749                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  88676284000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.374741                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      4572264                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     36578112                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      4571752                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    329166144                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      4572262                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    329202864                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      4571752                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     36574016                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.014203                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4000.232775                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.014204                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.007512                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.085311                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6776.741870                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 321890584000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.374735                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      4572262                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    329202864                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      4571752                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     36574016                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.374747                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      4572264                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     36578112                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      4571752                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    329166144                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.374741                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      4572264                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     36578112                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      4571752                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    329166144                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      4572262                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    329202864                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      4571752                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     36574016                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.028407                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8776.741789                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.014209                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.291055                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.014205                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.007972                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 321890584000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.374747                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      4572264                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     36578112                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      4571752                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    329166144                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.374735                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      4572262                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    329202864                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      4571752                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     36574016                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 321890584000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 321890584000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 321890584000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         71093893                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388674                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388713                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                   16                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.numIssuedDist::samples            71092596                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.117997                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.481578                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  65500259     92.13%     92.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4194201      5.90%     98.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    349540      0.49%     98.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    699028      0.98%     99.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    349527      0.49%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                        11      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        25      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         5      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 7                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              71092596                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      26    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           14      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340084     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048599     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388713                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.117995                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  26                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000003                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 87870040                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388684                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388709                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        14                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                7                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388718                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            7                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             4                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              1                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388675                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048589                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                           9                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               4                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        5                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388718                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048600                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         1                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048609                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048593                       # Number of branches executed (Count)
system.cpu.numStoreInsts                            9                       # Number of stores executed (Count)
system.cpu.numRate                           0.117995                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388717                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388716                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6291514                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7340134                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.117995                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.857139                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              35                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1297                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              16.950069                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         16.950069                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.058997                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.058997                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388779                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340094                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          11                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          6                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242891                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194311                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145794                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048589                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores             9                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048599                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048574                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 5                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048574                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048570                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999996                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       4                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              11                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  4                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                7                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts               4                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 5                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     71092590                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.117996                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.964387                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        70044011     98.53%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               0      0.00%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               0      0.00%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               1      0.00%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               1      0.00%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048577      1.47%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     71092590                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048577                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349673                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              69694327                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        37                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048555                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      4                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048565                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388676                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                649                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194379                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048599                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048578                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      71091942                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      10                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        33                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     3                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           71092596                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.117998                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.964392                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 70043984     98.53%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        9      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        3      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        3      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        6      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        5      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        4      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        1      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048581      1.47%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             71092596                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.014749                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.058998                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           6                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       2                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      0                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             67.800363                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            33.302788                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                     18      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               916004     87.36%     87.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                58598      5.59%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   11      0.00%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  179      0.02%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  4      0.00%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                203      0.02%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  1      0.00%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              19774      1.89%     94.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               4099      0.39%     95.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              29511      2.81%     98.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               2397      0.23%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               8623      0.82%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 11      0.00%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 12      0.00%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  2      0.00%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1731      0.17%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             7399      0.71%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              524                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048600                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       9                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     65551                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         2                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88676284000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      33                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88676284000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  88676284000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      4                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699187                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                68645787                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        39                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1747579                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388660                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1048540                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534330                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777334                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388703                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       14                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388445                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         78432642                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777302                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   2097198.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000020044500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         65514                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         65514                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3096802                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              984320                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1048599                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1048599                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1048599                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1048599                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.14                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1048599                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1048599                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1048556                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       29                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       13                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   65669                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   65708                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   65526                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   65515                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   65514                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   65514                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   65514                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   65517                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   65518                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   65516                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   65515                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   65515                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   65515                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   65515                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   65514                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   65514                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        65514                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.005632                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.005452                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.077444                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                13      0.02%      0.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             65119     99.40%     99.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               382      0.58%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          65514                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        65514                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.005617                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.005450                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.074737                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             65146     99.44%     99.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               368      0.56%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          65514                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 67110336                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              67110336                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               943967662.59515417                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               943967662.59515417                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    71093992000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       33899.51                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     67110336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     67109888                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 943967662.595154166222                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 943961361.069367766380                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      1048599                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      1048599                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  28871299000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1762142069250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     27533.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1680472.77                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     67110208                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        67110208                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     67110336                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     67110336                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      1048597                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1048597                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      1048599                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1048599                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    943965862                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          943965862                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    943967663                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         943967663                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1887933525                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1887933525                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1048599                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1048592                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65541                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65541                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65522                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65544                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         65526                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         65545                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               9210067750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             5242995000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         28871299000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  8783.21                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            27533.21                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               974524                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              976470                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            93.12                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       146188                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   918.120338                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   849.394078                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   238.566794                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         2464      1.69%      1.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         3127      2.14%      3.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         3432      2.35%      6.17% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         4597      3.14%      9.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         4672      3.20%     12.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         4239      2.90%     15.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         4208      2.88%     18.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         5699      3.90%     22.19% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       113750     77.81%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       146188                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               67110336                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            67109888                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               943.967663                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               943.961361                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.75                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.37                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.37                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                93.03                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  88676284000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        521983980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        277414500                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      3743680500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2736997380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5611663200.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  26536911450                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   4953682080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    44382333090                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    624.277715                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  12476437000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2373800000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  56244957750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        521905440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        277380345                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3743523420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2736819900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5611663200.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  26554050210                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   4938749760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    44384092275                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    624.302460                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  12438109750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2373800000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  56283288000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  88676284000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.070916                       # Number of seconds simulated (Second)
simTicks                                  70915524000                       # Number of ticks simulated (Tick)
finalTick                                427809114000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     61.37                       # Real time elapsed on the host (Second)
hostTickRate                               1155447287                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9754768                       # Number of bytes of host memory used (Byte)
simInsts                                     37941071                       # Number of instructions simulated (Count)
simOps                                       71150457                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   618184                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1159273                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples        35199545                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.000673                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.063772                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |    35195923     99.99%     99.99% |        2738      0.01%    100.00% |         857      0.00%    100.00% |           0      0.00%    100.00% |          21      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          35199545                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      7340297                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000110                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000061                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.015785                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     7339816     99.99%     99.99% |         247      0.00%    100.00% |         183      0.00%    100.00% |          32      0.00%    100.00% |           8      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      7340297                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      7340289                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       46.733373                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean      17.813567                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      42.421957                       (Unspecified)
system.caches.m_latencyHistSeqr          |     6679474     91.00%     91.00% |      299292      4.08%     95.07% |      252374      3.44%     98.51% |       63207      0.86%     99.37% |       25174      0.34%     99.72% |       18357      0.25%     99.97% |         264      0.00%     99.97% |        1901      0.03%    100.00% |         246      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        7340289                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      2228183                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |     2228183    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2228183                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      5112106                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    66.666905                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    62.504055                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    35.707698                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     4451291     87.07%     87.07% |      299292      5.85%     92.93% |      252374      4.94%     97.86% |       63207      1.24%     99.10% |       25174      0.49%     99.59% |       18357      0.36%     99.95% |         264      0.01%     99.96% |        1901      0.04%    100.00% |         246      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      5112106                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples     17601561                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.000044                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.016067                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |    17601400    100.00%    100.00% |           0      0.00%    100.00% |          42      0.00%    100.00% |           0      0.00%    100.00% |          43      0.00%    100.00% |           0      0.00%    100.00% |          42      0.00%    100.00% |           0      0.00%    100.00% |          34      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total      17601561                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples     17597984                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.001303                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.088744                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |    17594481     99.98%     99.98% |        2653      0.02%    100.00% |         823      0.00%    100.00% |           0      0.00%    100.00% |          21      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total      17597984                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         7826965      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        277778      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        1264560      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         6146053      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      6145542      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      6145542      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       5130456      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         7972      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store      1007626      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2696509      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       269806      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       256934      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      6145542      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      6145542      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      5138427      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data      1007626      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       6146054      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       6145542      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      6146054      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      6145542      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      6146054      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      6145542      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      6146054      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      6145542      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      5112106                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    66.666905                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.504055                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    35.707698                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     4451291     87.07%     87.07% |      299292      5.85%     92.93% |      252374      4.94%     97.86% |       63207      1.24%     99.10% |       25174      0.49%     99.59% |       18357      0.36%     99.95% |         264      0.01%     99.96% |        1901      0.04%    100.00% |         246      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      5112106                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr     17601554                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      7340092                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    46.733151                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean    17.813668                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    42.421499                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     6679359     91.00%     91.00% |      299229      4.08%     95.07% |      252358      3.44%     98.51% |       63206      0.86%     99.37% |       25174      0.34%     99.72% |       18355      0.25%     99.97% |         264      0.00%     99.97% |        1901      0.03%    100.00% |         246      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      7340092                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2228105                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     2228105    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2228105                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      5111987                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    66.666351                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    62.503641                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    35.707247                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     4451254     87.07%     87.07% |      299229      5.85%     92.93% |      252358      4.94%     97.86% |       63206      1.24%     99.10% |       25174      0.49%     99.59% |       18355      0.36%     99.95% |         264      0.01%     99.96% |        1901      0.04%    100.00% |         246      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      5111987                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            7                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    21.857143                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     3.419512                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    35.662439                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           5     71.43%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            7                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            5                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            5                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean           74                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    73.939164                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev     4.242641                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          190                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    56.252632                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean    15.225353                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    56.831966                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |         110     57.89%     57.89% |          61     32.11%     90.00% |          16      8.42%     98.42% |           1      0.53%     98.95% |           0      0.00%     98.95% |           2      1.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          190                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples           73                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |          73    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total           73                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples          117                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    90.726496                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    83.254661                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    46.288008                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |          37     31.62%     31.62% |          61     52.14%     83.76% |          16     13.68%     97.44% |           1      0.85%     98.29% |           0      0.00%     98.29% |           2      1.71%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total          117                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      5111987                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    66.666351                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    62.503641                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    35.707247                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     4451254     87.07%     87.07% |      299229      5.85%     92.93% |      252358      4.94%     97.86% |       63206      1.24%     99.10% |       25174      0.49%     99.59% |       18355      0.36%     99.95% |         264      0.01%     99.96% |        1901      0.04%    100.00% |         246      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      5111987                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean           74                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    73.939164                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev     4.242641                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples          117                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    90.726496                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    83.254661                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    46.288008                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |          37     31.62%     31.62% |          61     52.14%     83.76% |          16     13.68%     97.44% |           1      0.85%     98.29% |           0      0.00%     98.29% |           2      1.71%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total          117                       (Unspecified)
system.caches.controllers0.delayHistogram::samples     12291595                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.000322                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.043891                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3     12290988    100.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          465      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11          138      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total     12291595                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      3223249                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      6146054                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      9369303                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.014365                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5000.160085                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.021901                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.004027                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 427809114000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.057463                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999986                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.014366                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.005472                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.014365                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.978086                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 427809114000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.028731                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9773.195327                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.028732                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.000374                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.014366                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999839                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.032646                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999841                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control      12292108                       (Unspecified)
system.caches.network.msg_byte.Control       98336864                       (Unspecified)
system.caches.network.msg_count.Data         12291084                       (Unspecified)
system.caches.network.msg_byte.Data         884958048                       (Unspecified)
system.caches.network.msg_count.Response_Data     12292108                       (Unspecified)
system.caches.network.msg_byte.Response_Data    885031776                       (Unspecified)
system.caches.network.msg_count.Writeback_Control     12291084                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     98328672                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.029573                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7763.422505                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014787                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.001608                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014787                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED 105918530000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.393273                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      6146054                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     49168432                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      6145542                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    442479024                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      6146054                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    442515888                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      6145542                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     49164336                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.014365                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4000.182018                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.014366                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.005652                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.086263                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6773.195426                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 427809114000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.393270                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      6146054                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    442515888                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      6145542                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     49164336                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.393275                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      6146054                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     49168432                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      6145542                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    442479024                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.393274                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      6146054                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     49168432                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      6145542                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    442479024                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      6146054                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    442515888                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      6145542                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     49164336                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.028731                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8773.195365                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.014370                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.225869                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.014366                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.005998                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 427809114000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.393275                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      6146054                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     49168432                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      6145542                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    442479024                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.393273                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      6146054                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    442515888                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      6145542                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     49164336                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 427809114000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 427809114000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 427809114000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         70915524                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388660                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388702                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                    4                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.numIssuedDist::samples            70913974                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.118294                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.482147                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  65321633     92.11%     92.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4194209      5.91%     98.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    349542      0.49%     98.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    699033      0.99%     99.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    349517      0.49%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                         8      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        23      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         8      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         1      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              70913974                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      25    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            8      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340080     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048598     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388702                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.118291                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  25                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000003                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 87691394                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388658                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388700                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        14                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                7                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388712                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            7                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             2                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              0                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388661                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048588                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                           9                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               1                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        2                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388707                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048598                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         0                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048607                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048593                       # Number of branches executed (Count)
system.cpu.numStoreInsts                            9                       # Number of stores executed (Count)
system.cpu.numRate                           0.118292                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388708                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388707                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6291520                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7340146                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.118292                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.857138                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              41                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1550                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              16.907542                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         16.907542                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.059145                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.059145                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388777                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340091                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          11                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          6                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242900                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194311                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145790                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048588                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores             9                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048594                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048571                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 3                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048574                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048570                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999996                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       4                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               9                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  5                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                4                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts               2                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 2                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     70913972                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.118293                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.965583                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        69865393     98.52%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               0      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               0      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               1      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               1      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048577      1.48%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     70913972                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048577                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349867                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              69515516                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        35                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048554                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      2                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048565                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388646                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                698                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194362                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048594                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048579                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      70913273                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                       6                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        28                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     1                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           70913974                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.118294                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.965586                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 69865369     98.52%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        3      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        4      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        5      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        8      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        4      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        2      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        1      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048578      1.48%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             70913974                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.014787                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.059146                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           6                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       0                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      0                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             67.630257                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            32.495924                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                     18      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               913278     87.10%     87.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                60752      5.79%     92.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  218      0.02%     92.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  326      0.03%     92.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  2      0.00%     92.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                174      0.02%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  2      0.00%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              28585      2.73%     95.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               5441      0.52%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              24402      2.33%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               2699      0.26%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3569      0.34%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  3      0.00%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  3      0.00%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2149      0.20%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             6956      0.66%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              484                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048598                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       9                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    131082                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         2                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105918530000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      28                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105918530000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 105918530000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      2                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699386                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                68466956                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        42                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1747588                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388646                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1048557                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                      1                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands            11534320                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777319                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388695                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                        6                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388409                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         78254022                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777282                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   2097192.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000021640500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         65506                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         65506                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3097343                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              983648                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1048596                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1048596                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1048596                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1048596                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.10                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1048596                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1048596                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1048553                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       24                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       18                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   65671                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   65829                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   65507                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   65508                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   65507                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   65507                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   65507                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   65506                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   65506                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   65507                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   65506                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   65507                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   65506                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   65507                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   65507                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   65506                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        65506                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.007587                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.007357                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.087649                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 2      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             65007     99.24%     99.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               496      0.76%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19                 1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          65506                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        65506                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.007541                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.007317                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.086513                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             65012     99.25%     99.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               494      0.75%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          65506                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 67110144                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              67110144                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               946339252.88347316                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               946339252.88347316                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    70915596000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       33814.55                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     67110144                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     67109760                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 946339252.883473157883                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 946333837.990113496780                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      1048596                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      1048596                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  28686595000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1757578243750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     27357.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1676125.26                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     67110144                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        67110144                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     67110144                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     67110144                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      1048596                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1048596                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      1048596                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1048596                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    946339253                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          946339253                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    946339253                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         946339253                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1892678506                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1892678506                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1048596                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1048590                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65541                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65531                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65534                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         65542                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         65520                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         65545                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         65535                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         65545                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               9025420000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             5242980000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         28686595000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  8607.15                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            27357.15                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               974418                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              974347                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.93                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.92                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       148420                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   904.330090                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   827.632130                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   255.480273                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         1988      1.34%      1.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         5307      3.58%      4.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         4376      2.95%      7.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         5012      3.38%     11.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         4044      2.72%     13.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         4371      2.95%     16.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         5042      3.40%     20.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         3942      2.66%     22.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       114338     77.04%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       148420                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               67110144                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            67109760                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               946.339253                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               946.333838                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.79                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.39                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.39                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.92                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 105918530000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        531101760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        282260715                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      3743894700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2737211400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5598141120.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  30017183820                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1954981920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    44864775435                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    632.650975                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   4723167000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2368080000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  63827009250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        528838380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        281069085                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3743551980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2736830340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5598141120.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  29975483190                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1989953280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    44853867375                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    632.497158                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   4811171000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2368080000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  63738627000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 105918530000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.070984                       # Number of seconds simulated (Second)
simTicks                                  70983707000                       # Number of ticks simulated (Tick)
finalTick                                427877297000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     61.52                       # Real time elapsed on the host (Second)
hostTickRate                               1153813873                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9757840                       # Number of bytes of host memory used (Byte)
simInsts                                     37962871                       # Number of instructions simulated (Count)
simOps                                       71192542                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   617072                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1157207                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples        47493479                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.000586                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.059418                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |    47489226     99.99%     99.99% |        3222      0.01%    100.00% |        1000      0.00%    100.00% |           0      0.00%    100.00% |          24      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          47493479                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      8402740                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.001849                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000972                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.074241                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |     8394154     99.90%     99.90% |        7083      0.08%     99.98% |        1090      0.01%    100.00% |         258      0.00%    100.00% |          75      0.00%    100.00% |          55      0.00%    100.00% |          10      0.00%    100.00% |           5      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      8402740                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      8402814                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       49.027280                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean      20.731641                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      41.794457                       (Unspecified)
system.caches.m_latencyHistSeqr          |     7606081     90.52%     90.52% |      361263      4.30%     94.82% |      317179      3.77%     98.59% |       63223      0.75%     99.34% |       29298      0.35%     99.69% |       23046      0.27%     99.97% |         351      0.00%     99.97% |        2127      0.03%    100.00% |         246      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        8402814                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      2240943                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.000149                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.000030                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.098527                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |     2240940    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2240943                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      6161871                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    66.493739                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    62.439712                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    35.186616                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     5365141     87.07%     87.07% |      361260      5.86%     92.93% |      317179      5.15%     98.08% |       63223      1.03%     99.11% |       29298      0.48%     99.58% |       23046      0.37%     99.96% |         351      0.01%     99.96% |        2127      0.03%    100.00% |         246      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      6161871                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples     23748784                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.000038                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.014826                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |    23748598    100.00%    100.00% |           0      0.00%    100.00% |          49      0.00%    100.00% |           0      0.00%    100.00% |          50      0.00%    100.00% |           0      0.00%    100.00% |          48      0.00%    100.00% |           0      0.00%    100.00% |          39      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total      23748784                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples     23744695                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.001134                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.082711                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |    23740579     99.98%     99.98% |        3124      0.01%    100.00% |         961      0.00%    100.00% |           0      0.00%    100.00% |          24      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total      23744695                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         7832726      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        281903      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        1268580      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         6147223      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      6146712      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      6146711      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       5130812      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         8711      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store      1007701      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2701914      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       273192      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       260879      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      6146712      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      6146711      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      5139522      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data      1007701      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       6147224      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       6146712      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      6147223      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      6146712      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      6147224      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      6146712      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      6147223      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      6146712      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      6161871                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    66.493739                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.439712                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    35.186616                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     5365141     87.07%     87.07% |      361260      5.86%     92.93% |      317179      5.15%     98.08% |       63223      1.03%     99.11% |       29298      0.48%     99.58% |       23046      0.37%     99.96% |         351      0.01%     99.96% |        2127      0.03%    100.00% |         246      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      6161871                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr     23748776                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      8394444                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    49.066233                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean    20.784113                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    41.787211                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     7598157     90.51%     90.51% |      360918      4.30%     94.81% |      317103      3.78%     98.59% |       63211      0.75%     99.34% |       29290      0.35%     99.69% |       23042      0.27%     99.97% |         350      0.00%     99.97% |        2127      0.03%    100.00% |         246      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      8394444                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2233527                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     2233527    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2233527                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      6160917                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    66.491761                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    62.438258                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    35.185004                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     5364630     87.08%     87.08% |      360918      5.86%     92.93% |      317103      5.15%     98.08% |       63211      1.03%     99.11% |       29290      0.48%     99.58% |       23042      0.37%     99.96% |         350      0.01%     99.96% |        2127      0.03%    100.00% |         246      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      6160917                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples         3849                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     2.477786                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.093895                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    11.986266                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |        3780     98.21%     98.21% |          25      0.65%     98.86% |          35      0.91%     99.77% |           2      0.05%     99.82% |           4      0.10%     99.92% |           2      0.05%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           1      0.03%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total         3849                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples         3780                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.017460                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.012176                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.130996                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |        3714     98.25%     98.25% |          66      1.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total         3780                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples           69                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    82.478261                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    76.953130                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    38.940607                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |          25     36.23%     36.23% |          35     50.72%     86.96% |           2      2.90%     89.86% |           4      5.80%     95.65% |           2      2.90%     98.55% |           0      0.00%     98.55% |           0      0.00%     98.55% |           0      0.00%     98.55% |           1      1.45%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total           69                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples         4342                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    16.703363                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     2.372490                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    36.627495                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |        3949     90.95%     90.95% |         302      6.96%     97.90% |          67      1.54%     99.45% |          12      0.28%     99.72% |           7      0.16%     99.88% |           4      0.09%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total         4342                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples         3465                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |        3465    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total         3465                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples          877                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    78.746864                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    72.048636                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    42.649091                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |         484     55.19%     55.19% |         302     34.44%     89.62% |          67      7.64%     97.26% |          12      1.37%     98.63% |           7      0.80%     99.43% |           4      0.46%     99.89% |           1      0.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total          877                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples          175                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     7.428571                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.400835                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev    26.967931                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |         164     93.71%     93.71% |           2      1.14%     94.86% |           6      3.43%     98.29% |           0      0.00%     98.29% |           0      0.00%     98.29% |           3      1.71%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total          175                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples          167                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     2.604790                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.143365                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev    11.316348                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |         164     98.20%     98.20% |           0      0.00%     98.20% |           0      0.00%     98.20% |           0      0.00%     98.20% |           0      0.00%     98.20% |           3      1.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total          167                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples            8                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean   108.125000                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    97.186674                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    53.828929                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           2     25.00%     25.00% |           3     37.50%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           3     37.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total            8                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      6160917                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    66.491761                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    62.438258                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    35.185004                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     5364630     87.08%     87.08% |      360918      5.86%     92.93% |      317103      5.15%     98.08% |       63211      1.03%     99.11% |       29290      0.48%     99.58% |       23042      0.37%     99.96% |         350      0.01%     99.96% |        2127      0.03%    100.00% |         246      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      6160917                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples           69                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    82.478261                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    76.953130                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    38.940607                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |          25     36.23%     36.23% |          35     50.72%     86.96% |           2      2.90%     89.86% |           4      5.80%     95.65% |           2      2.90%     98.55% |           0      0.00%     98.55% |           0      0.00%     98.55% |           0      0.00%     98.55% |           1      1.45%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total           69                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples          877                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    78.746864                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    72.048636                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    42.649091                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |         484     55.19%     55.19% |         302     34.44%     89.62% |          67      7.64%     97.26% |          12      1.37%     98.63% |           7      0.80%     99.43% |           4      0.46%     99.89% |           1      0.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total          877                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples            8                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean   108.125000                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    97.186674                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    53.828929                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           2     25.00%     25.00% |           3     37.50%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           3     37.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total            8                       (Unspecified)
system.caches.controllers0.delayHistogram::samples     12293934                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.000335                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.044662                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3     12293303     99.99%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          484      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11          143      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total     12293934                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      3235985                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      6147224                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      9383209                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.014366                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5000.167279                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.021930                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.004027                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 427877297000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.057465                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999986                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.014367                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.005471                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.014366                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.978090                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 427877297000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.028732                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9773.265168                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.028732                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.000374                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.014367                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999839                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.032647                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999841                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control      12294448                       (Unspecified)
system.caches.network.msg_byte.Control       98355584                       (Unspecified)
system.caches.network.msg_count.Data         12293424                       (Unspecified)
system.caches.network.msg_byte.Data         885126528                       (Unspecified)
system.caches.network.msg_count.Response_Data     12294446                       (Unspecified)
system.caches.network.msg_byte.Response_Data    885200112                       (Unspecified)
system.caches.network.msg_count.Writeback_Control     12293423                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     98347384                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.029578                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7763.852880                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014789                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.045123                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014789                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED 105986713000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.394412                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      6147224                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     49177792                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      6146712                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    442563264                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      6147223                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    442600056                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      6146711                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     49173688                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.014366                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4000.189208                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.014367                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.005651                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.086269                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6773.265266                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 427877297000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.394408                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      6147223                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    442600056                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      6146711                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     49173688                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.394415                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      6147224                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     49177792                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      6146712                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    442563264                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.394412                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      6147224                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     49177792                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      6146712                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    442563264                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      6147223                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    442600056                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      6146712                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     49173696                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.028732                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8773.265206                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.014370                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.233053                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.014367                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.005997                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 427877297000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.394415                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      6147224                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     49177792                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      6146712                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    442563264                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.394409                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      6147223                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    442600056                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      6146712                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     49173696                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 427877297000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 427877297000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 427877297000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         70983707                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8440647                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       48                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8437725                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     66                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                10116                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             13394                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   4                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            70953343                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.118919                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.485159                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  65346964     92.10%     92.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4197122      5.92%     98.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    351952      0.50%     98.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    701202      0.99%     99.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    351683      0.50%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      1864      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      1315      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       777      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       464      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              70953343                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     297     68.28%     68.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.23%     68.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    1      0.23%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     53     12.18%     80.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    52     11.95%     92.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                20      4.60%     97.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               11      2.53%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1347      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7374890     87.40%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           18      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           109      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd           72      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           64      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           46      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          105      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          104      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          164      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           51      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            4      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            2      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            4      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1056144     12.52%     99.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         3918      0.05%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          367      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          316      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8437725                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.118868                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 435                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000052                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 87826615                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8449301                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8435509                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      2685                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     1560                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             1293                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8435454                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         1359                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           365                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           4007                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          148                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8440695                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       25                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1056906                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                        4532                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                        42                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            76                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                           50                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 50                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 71                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             305                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      376                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8437231                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1056414                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       500                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1060597                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1053410                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         4183                       # Number of stores executed (Count)
system.cpu.numRate                           0.118862                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8436970                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8436802                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6323962                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7393368                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.118855                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.855356                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             673                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           30364                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4216113                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8430710                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              16.836291                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         16.836291                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.059396                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.059396                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8460977                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7377352                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        1465                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                        861                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5263934                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4207068                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3168030                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       36                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        1056906                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          4532                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          193                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          129                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1054776                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1052575                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               365                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1051006                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1050672                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999682                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     617                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  6                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             762                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                415                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              347                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           75                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           10053                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              43                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               312                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     70951776                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.118823                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.967026                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        69892507     98.51%     98.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            2558      0.00%     98.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            1594      0.00%     98.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            2184      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             598      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             496      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             439      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             294      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1051106      1.48%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     70951776                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4216113                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8430710                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1059088                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1055244                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           4                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1052912                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                       1202                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8429273                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   510                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          932      0.01%      0.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7369993     87.42%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           17      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          101      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           65      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           64      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           44      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           93      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          100      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          156      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           51      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1054924     12.51%     99.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         3566      0.04%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          320      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          278      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8430710                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1051106                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   373409                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              69522381                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      8077                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1049111                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    365                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1050673                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    89                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8443315                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   418                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles              24718                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4224206                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1054776                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1051704                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      70927829                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     906                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           287                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.cacheLines                      4211                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   205                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           70953343                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.119042                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.968200                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 69895496     98.51%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      372      0.00%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      594      0.00%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      549      0.00%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      964      0.00%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      668      0.00%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      459      0.00%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      655      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1053586      1.48%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             70953343                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.014859                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.059510                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                        1000                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1680                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  50                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    688                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    3                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      7                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1055244                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             67.256793                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            32.787011                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   6243      0.59%      0.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                    7      0.00%      0.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    7      0.00%      0.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   17      0.00%      0.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    5      0.00%      0.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               913345     86.55%     87.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   29      0.00%     87.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                60816      5.76%     92.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  350      0.03%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  369      0.03%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  6      0.00%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                178      0.02%     93.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  7      0.00%     93.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              28589      2.71%     95.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               5447      0.52%     96.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              24413      2.31%     98.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               2713      0.26%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3576      0.34%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  8      0.00%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  4      0.00%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  1      0.00%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.00%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  3      0.00%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2152      0.20%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             6958      0.66%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              484                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1055244                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1056402                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    4187                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    131155                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         4                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105986713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                    4256                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       139                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105986713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 105986713000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    365                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   723293                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                68471934                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            496                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      8205                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1749050                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8442231                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1048691                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    582                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    300                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    356                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            11591775                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16910646                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8470315                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      1608                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11578930                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    13048                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      37                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  37                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8391002                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         78341290                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16882964                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4216113                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8430710                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     4                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   2099509.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000021640500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         65579                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         65579                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3100488                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              984746                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1049766                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1049766                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1049766                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1049766                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      23                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.10                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1049766                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1049766                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1049273                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      338                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       98                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       23                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   65702                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   65891                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   65579                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   65585                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   65584                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   65583                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   65583                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   65585                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   65585                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   65582                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   65587                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   65587                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   65583                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   65583                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   65582                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   65581                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        65579                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.007213                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.006945                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.093524                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 3      0.00%      0.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 5      0.01%      0.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 6      0.01%      0.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             65064     99.21%     99.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               499      0.76%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19                 1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          65579                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        65579                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.007563                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.007337                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.086815                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             65084     99.25%     99.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               494      0.75%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          65579                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1472                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 67185024                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              67185024                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               946485142.00589728                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               946485142.00589728                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    70983814000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       33809.35                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     67183552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     67184640                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 946464404.852792620659                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 946479732.313783049583                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      1049766                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      1049766                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  28736556250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1759274686000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     27374.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1675873.18                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     67184960                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        67184960                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     67185024                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     67185024                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      1049765                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1049765                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      1049766                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1049766                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    946484240                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          946484240                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    946485142                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         946485142                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1892969382                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1892969382                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1049743                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1049760                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         65692                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65638                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65566                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65585                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65596                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65650                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65610                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65573                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65604                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65611                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65622                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65607                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65580                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65570                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65593                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65646                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         65644                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         65581                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         65548                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         65616                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         65700                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         65712                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         65710                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         65628                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         65579                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         65590                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        65591                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        65556                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        65570                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        65555                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        65569                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        65611                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               9053875000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             5248715000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         28736556250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  8624.85                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            27374.85                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               975104                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              975105                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.89                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.89                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       149294                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   900.040779                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   818.524350                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   261.148466                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         2366      1.58%      1.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         5625      3.77%      5.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         4471      2.99%      8.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         5046      3.38%     11.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         4057      2.72%     14.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         4382      2.94%     17.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         5048      3.38%     20.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         3948      2.64%     23.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       114351     76.59%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       149294                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               67183552                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            67184640                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               946.464405                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               946.479732                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.79                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.39                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.39                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.89                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 105986713000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        534578940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        284120265                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      3748228680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2741617080                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5603058240.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  30048031650                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1955186880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    44914821735                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    632.748325                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   4723467000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2370160000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  63892812250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        531594420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        282526365                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3747407580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2738532060                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5603058240.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  30006197070                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1990271040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    44899586775                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    632.533699                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   4811764750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2370160000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  63804136250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 105986713000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
