Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Mar  6 09:54:28 2019
| Host         : DESKTOP-2QSU2MN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 709 register/latch pins with no clock driven by root clock pin: clkswitch[0] (HIGH)

 There are 709 register/latch pins with no clock driven by root clock pin: clkswitch[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clock2/clk_N_reg/Q (HIGH)

 There are 709 register/latch pins with no clock driven by root clock pin: nolabel_line18/rate1/clk_N_reg/Q (HIGH)

 There are 709 register/latch pins with no clock driven by root clock pin: nolabel_line18/rate2/clk_N_reg/Q (HIGH)

 There are 709 register/latch pins with no clock driven by root clock pin: nolabel_line18/rate3/clk_N_reg/Q (HIGH)

 There are 709 register/latch pins with no clock driven by root clock pin: nolabel_line18/rate4/clk_N_reg/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: pc_instance/pc_out_reg[2]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: pc_instance/pc_out_reg[3]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: pc_instance/pc_out_reg[4]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: pc_instance/pc_out_reg[5]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: pc_instance/pc_out_reg[6]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: pc_instance/pc_out_reg[7]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: pc_instance/pc_out_reg[8]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: pc_instance/pc_out_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6159 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.410        0.000                      0                  320        0.245        0.000                      0                  320        4.500        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.410        0.000                      0                  320        0.245        0.000                      0                  320        4.500        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 clock2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.058ns (25.850%)  route 3.035ns (74.150%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.224    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  clock2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.680 f  clock2/counter_reg[4]/Q
                         net (fo=2, routed)           0.851     6.530    clock2/counter_reg_n_1_[4]
    SLICE_X30Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.654 f  clock2/counter[31]_i_8__3/O
                         net (fo=1, routed)           0.452     7.106    clock2/counter[31]_i_8__3_n_1
    SLICE_X30Y75         LUT5 (Prop_lut5_I4_O)        0.150     7.256 f  clock2/counter[31]_i_4__3/O
                         net (fo=2, routed)           0.605     7.861    clock2/counter[31]_i_4__3_n_1
    SLICE_X30Y77         LUT4 (Prop_lut4_I1_O)        0.328     8.189 r  clock2/counter[31]_i_1__3/O
                         net (fo=31, routed)          1.127     9.317    clock2/clk_N
    SLICE_X31Y80         FDRE                                         r  clock2/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.509    14.932    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y80         FDRE                                         r  clock2/counter_reg[25]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X31Y80         FDRE (Setup_fdre_C_R)       -0.429    14.726    clock2/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 clock2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.058ns (25.850%)  route 3.035ns (74.150%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.224    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  clock2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.680 f  clock2/counter_reg[4]/Q
                         net (fo=2, routed)           0.851     6.530    clock2/counter_reg_n_1_[4]
    SLICE_X30Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.654 f  clock2/counter[31]_i_8__3/O
                         net (fo=1, routed)           0.452     7.106    clock2/counter[31]_i_8__3_n_1
    SLICE_X30Y75         LUT5 (Prop_lut5_I4_O)        0.150     7.256 f  clock2/counter[31]_i_4__3/O
                         net (fo=2, routed)           0.605     7.861    clock2/counter[31]_i_4__3_n_1
    SLICE_X30Y77         LUT4 (Prop_lut4_I1_O)        0.328     8.189 r  clock2/counter[31]_i_1__3/O
                         net (fo=31, routed)          1.127     9.317    clock2/clk_N
    SLICE_X31Y80         FDRE                                         r  clock2/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.509    14.932    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y80         FDRE                                         r  clock2/counter_reg[26]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X31Y80         FDRE (Setup_fdre_C_R)       -0.429    14.726    clock2/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 clock2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.058ns (25.850%)  route 3.035ns (74.150%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.224    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  clock2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.680 f  clock2/counter_reg[4]/Q
                         net (fo=2, routed)           0.851     6.530    clock2/counter_reg_n_1_[4]
    SLICE_X30Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.654 f  clock2/counter[31]_i_8__3/O
                         net (fo=1, routed)           0.452     7.106    clock2/counter[31]_i_8__3_n_1
    SLICE_X30Y75         LUT5 (Prop_lut5_I4_O)        0.150     7.256 f  clock2/counter[31]_i_4__3/O
                         net (fo=2, routed)           0.605     7.861    clock2/counter[31]_i_4__3_n_1
    SLICE_X30Y77         LUT4 (Prop_lut4_I1_O)        0.328     8.189 r  clock2/counter[31]_i_1__3/O
                         net (fo=31, routed)          1.127     9.317    clock2/clk_N
    SLICE_X31Y80         FDRE                                         r  clock2/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.509    14.932    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y80         FDRE                                         r  clock2/counter_reg[27]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X31Y80         FDRE (Setup_fdre_C_R)       -0.429    14.726    clock2/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 clock2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.058ns (25.850%)  route 3.035ns (74.150%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.224    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  clock2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.680 f  clock2/counter_reg[4]/Q
                         net (fo=2, routed)           0.851     6.530    clock2/counter_reg_n_1_[4]
    SLICE_X30Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.654 f  clock2/counter[31]_i_8__3/O
                         net (fo=1, routed)           0.452     7.106    clock2/counter[31]_i_8__3_n_1
    SLICE_X30Y75         LUT5 (Prop_lut5_I4_O)        0.150     7.256 f  clock2/counter[31]_i_4__3/O
                         net (fo=2, routed)           0.605     7.861    clock2/counter[31]_i_4__3_n_1
    SLICE_X30Y77         LUT4 (Prop_lut4_I1_O)        0.328     8.189 r  clock2/counter[31]_i_1__3/O
                         net (fo=31, routed)          1.127     9.317    clock2/clk_N
    SLICE_X31Y80         FDRE                                         r  clock2/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.509    14.932    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y80         FDRE                                         r  clock2/counter_reg[28]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X31Y80         FDRE (Setup_fdre_C_R)       -0.429    14.726    clock2/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 clock2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 1.058ns (26.755%)  route 2.896ns (73.245%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.224    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  clock2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.680 f  clock2/counter_reg[4]/Q
                         net (fo=2, routed)           0.851     6.530    clock2/counter_reg_n_1_[4]
    SLICE_X30Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.654 f  clock2/counter[31]_i_8__3/O
                         net (fo=1, routed)           0.452     7.106    clock2/counter[31]_i_8__3_n_1
    SLICE_X30Y75         LUT5 (Prop_lut5_I4_O)        0.150     7.256 f  clock2/counter[31]_i_4__3/O
                         net (fo=2, routed)           0.605     7.861    clock2/counter[31]_i_4__3_n_1
    SLICE_X30Y77         LUT4 (Prop_lut4_I1_O)        0.328     8.189 r  clock2/counter[31]_i_1__3/O
                         net (fo=31, routed)          0.989     9.178    clock2/clk_N
    SLICE_X31Y79         FDRE                                         r  clock2/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.509    14.932    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y79         FDRE                                         r  clock2/counter_reg[21]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X31Y79         FDRE (Setup_fdre_C_R)       -0.429    14.726    clock2/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 clock2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 1.058ns (26.755%)  route 2.896ns (73.245%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.224    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  clock2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.680 f  clock2/counter_reg[4]/Q
                         net (fo=2, routed)           0.851     6.530    clock2/counter_reg_n_1_[4]
    SLICE_X30Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.654 f  clock2/counter[31]_i_8__3/O
                         net (fo=1, routed)           0.452     7.106    clock2/counter[31]_i_8__3_n_1
    SLICE_X30Y75         LUT5 (Prop_lut5_I4_O)        0.150     7.256 f  clock2/counter[31]_i_4__3/O
                         net (fo=2, routed)           0.605     7.861    clock2/counter[31]_i_4__3_n_1
    SLICE_X30Y77         LUT4 (Prop_lut4_I1_O)        0.328     8.189 r  clock2/counter[31]_i_1__3/O
                         net (fo=31, routed)          0.989     9.178    clock2/clk_N
    SLICE_X31Y79         FDRE                                         r  clock2/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.509    14.932    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y79         FDRE                                         r  clock2/counter_reg[22]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X31Y79         FDRE (Setup_fdre_C_R)       -0.429    14.726    clock2/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 clock2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 1.058ns (26.755%)  route 2.896ns (73.245%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.224    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  clock2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.680 f  clock2/counter_reg[4]/Q
                         net (fo=2, routed)           0.851     6.530    clock2/counter_reg_n_1_[4]
    SLICE_X30Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.654 f  clock2/counter[31]_i_8__3/O
                         net (fo=1, routed)           0.452     7.106    clock2/counter[31]_i_8__3_n_1
    SLICE_X30Y75         LUT5 (Prop_lut5_I4_O)        0.150     7.256 f  clock2/counter[31]_i_4__3/O
                         net (fo=2, routed)           0.605     7.861    clock2/counter[31]_i_4__3_n_1
    SLICE_X30Y77         LUT4 (Prop_lut4_I1_O)        0.328     8.189 r  clock2/counter[31]_i_1__3/O
                         net (fo=31, routed)          0.989     9.178    clock2/clk_N
    SLICE_X31Y79         FDRE                                         r  clock2/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.509    14.932    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y79         FDRE                                         r  clock2/counter_reg[23]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X31Y79         FDRE (Setup_fdre_C_R)       -0.429    14.726    clock2/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 clock2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 1.058ns (26.755%)  route 2.896ns (73.245%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.224    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  clock2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.680 f  clock2/counter_reg[4]/Q
                         net (fo=2, routed)           0.851     6.530    clock2/counter_reg_n_1_[4]
    SLICE_X30Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.654 f  clock2/counter[31]_i_8__3/O
                         net (fo=1, routed)           0.452     7.106    clock2/counter[31]_i_8__3_n_1
    SLICE_X30Y75         LUT5 (Prop_lut5_I4_O)        0.150     7.256 f  clock2/counter[31]_i_4__3/O
                         net (fo=2, routed)           0.605     7.861    clock2/counter[31]_i_4__3_n_1
    SLICE_X30Y77         LUT4 (Prop_lut4_I1_O)        0.328     8.189 r  clock2/counter[31]_i_1__3/O
                         net (fo=31, routed)          0.989     9.178    clock2/clk_N
    SLICE_X31Y79         FDRE                                         r  clock2/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.509    14.932    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y79         FDRE                                         r  clock2/counter_reg[24]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X31Y79         FDRE (Setup_fdre_C_R)       -0.429    14.726    clock2/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 nolabel_line18/rate3/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/rate3/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.890ns (23.381%)  route 2.916ns (76.619%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.634     5.237    nolabel_line18/rate3/clk_n_IBUF_BUFG
    SLICE_X46Y95         FDRE                                         r  nolabel_line18/rate3/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  nolabel_line18/rate3/counter_reg[20]/Q
                         net (fo=2, routed)           0.809     6.564    nolabel_line18/rate3/counter_reg_n_1_[20]
    SLICE_X47Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.688 f  nolabel_line18/rate3/counter[31]_i_10__2/O
                         net (fo=1, routed)           0.401     7.089    nolabel_line18/rate3/counter[31]_i_10__2_n_1
    SLICE_X47Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  nolabel_line18/rate3/counter[31]_i_6__2/O
                         net (fo=2, routed)           0.805     8.019    nolabel_line18/rate3/counter[31]_i_6__2_n_1
    SLICE_X47Y94         LUT4 (Prop_lut4_I3_O)        0.124     8.143 r  nolabel_line18/rate3/counter[31]_i_1__2/O
                         net (fo=31, routed)          0.901     9.043    nolabel_line18/rate3/clk_N
    SLICE_X46Y97         FDRE                                         r  nolabel_line18/rate3/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.514    14.937    nolabel_line18/rate3/clk_n_IBUF_BUFG
    SLICE_X46Y97         FDRE                                         r  nolabel_line18/rate3/counter_reg[25]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X46Y97         FDRE (Setup_fdre_C_R)       -0.524    14.653    nolabel_line18/rate3/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 nolabel_line18/rate3/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/rate3/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.890ns (23.381%)  route 2.916ns (76.619%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.634     5.237    nolabel_line18/rate3/clk_n_IBUF_BUFG
    SLICE_X46Y95         FDRE                                         r  nolabel_line18/rate3/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  nolabel_line18/rate3/counter_reg[20]/Q
                         net (fo=2, routed)           0.809     6.564    nolabel_line18/rate3/counter_reg_n_1_[20]
    SLICE_X47Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.688 f  nolabel_line18/rate3/counter[31]_i_10__2/O
                         net (fo=1, routed)           0.401     7.089    nolabel_line18/rate3/counter[31]_i_10__2_n_1
    SLICE_X47Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  nolabel_line18/rate3/counter[31]_i_6__2/O
                         net (fo=2, routed)           0.805     8.019    nolabel_line18/rate3/counter[31]_i_6__2_n_1
    SLICE_X47Y94         LUT4 (Prop_lut4_I3_O)        0.124     8.143 r  nolabel_line18/rate3/counter[31]_i_1__2/O
                         net (fo=31, routed)          0.901     9.043    nolabel_line18/rate3/clk_N
    SLICE_X46Y97         FDRE                                         r  nolabel_line18/rate3/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.514    14.937    nolabel_line18/rate3/clk_n_IBUF_BUFG
    SLICE_X46Y97         FDRE                                         r  nolabel_line18/rate3/counter_reg[26]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X46Y97         FDRE (Setup_fdre_C_R)       -0.524    14.653    nolabel_line18/rate3/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  5.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 nolabel_line18/rate2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/rate2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.483    nolabel_line18/rate2/clk_n_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  nolabel_line18/rate2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  nolabel_line18/rate2/counter_reg[0]/Q
                         net (fo=3, routed)           0.167     1.791    nolabel_line18/rate2/counter_reg_n_1_[0]
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.042     1.833 r  nolabel_line18/rate2/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.833    nolabel_line18/rate2/counter[0]
    SLICE_X51Y90         FDRE                                         r  nolabel_line18/rate2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.834     1.999    nolabel_line18/rate2/clk_n_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  nolabel_line18/rate2/counter_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.105     1.588    nolabel_line18/rate2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 nolabel_line18/rate3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/rate3/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.565     1.484    nolabel_line18/rate3/clk_n_IBUF_BUFG
    SLICE_X47Y91         FDRE                                         r  nolabel_line18/rate3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  nolabel_line18/rate3/counter_reg[0]/Q
                         net (fo=3, routed)           0.167     1.792    nolabel_line18/rate3/counter_reg_n_1_[0]
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.042     1.834 r  nolabel_line18/rate3/counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.834    nolabel_line18/rate3/counter[0]
    SLICE_X47Y91         FDRE                                         r  nolabel_line18/rate3/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.836     2.001    nolabel_line18/rate3/clk_n_IBUF_BUFG
    SLICE_X47Y91         FDRE                                         r  nolabel_line18/rate3/counter_reg[0]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X47Y91         FDRE (Hold_fdre_C_D)         0.105     1.589    nolabel_line18/rate3/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 nolabel_line18/rate1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/rate1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.567     1.486    nolabel_line18/rate1/clk_n_IBUF_BUFG
    SLICE_X42Y91         FDRE                                         r  nolabel_line18/rate1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164     1.650 f  nolabel_line18/rate1/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.826    nolabel_line18/rate1/counter_reg_n_1_[0]
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.043     1.869 r  nolabel_line18/rate1/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.869    nolabel_line18/rate1/counter[0]
    SLICE_X42Y91         FDRE                                         r  nolabel_line18/rate1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.837     2.002    nolabel_line18/rate1/clk_n_IBUF_BUFG
    SLICE_X42Y91         FDRE                                         r  nolabel_line18/rate1/counter_reg[0]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.133     1.619    nolabel_line18/rate1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line18/rate4/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line18/rate4/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.565     1.484    nolabel_line18/rate4/clk_n_IBUF_BUFG
    SLICE_X48Y91         FDRE                                         r  nolabel_line18/rate4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  nolabel_line18/rate4/counter_reg[0]/Q
                         net (fo=3, routed)           0.185     1.810    nolabel_line18/rate4/counter[0]
    SLICE_X48Y91         LUT1 (Prop_lut1_I0_O)        0.042     1.852 r  nolabel_line18/rate4/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.852    nolabel_line18/rate4/counter_0[0]
    SLICE_X48Y91         FDRE                                         r  nolabel_line18/rate4/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.836     2.001    nolabel_line18/rate4/clk_n_IBUF_BUFG
    SLICE_X48Y91         FDRE                                         r  nolabel_line18/rate4/counter_reg[0]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.105     1.589    nolabel_line18/rate4/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock2/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.561     1.480    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y78         FDRE                                         r  clock2/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  clock2/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.742    clock2/counter_reg_n_1_[20]
    SLICE_X31Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  clock2/counter_reg[20]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.850    clock2/counter_reg[20]_i_1__3_n_5
    SLICE_X31Y78         FDRE                                         r  clock2/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.995    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y78         FDRE                                         r  clock2/counter_reg[20]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X31Y78         FDRE (Hold_fdre_C_D)         0.105     1.585    clock2/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock2/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.561     1.480    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  clock2/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  clock2/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.742    clock2/counter_reg_n_1_[16]
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  clock2/counter_reg[16]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.850    clock2/counter_reg[16]_i_1__3_n_5
    SLICE_X31Y77         FDRE                                         r  clock2/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     1.994    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  clock2/counter_reg[16]/C
                         clock pessimism             -0.513     1.480    
    SLICE_X31Y77         FDRE (Hold_fdre_C_D)         0.105     1.585    clock2/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.558     1.477    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  clock2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clock2/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.739    clock2/counter_reg_n_1_[4]
    SLICE_X31Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  clock2/counter_reg[4]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.847    clock2/counter_reg[4]_i_1__3_n_5
    SLICE_X31Y74         FDRE                                         r  clock2/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.826     1.991    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  clock2/counter_reg[4]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X31Y74         FDRE (Hold_fdre_C_D)         0.105     1.582    clock2/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock2/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.558     1.477    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  clock2/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clock2/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.739    clock2/counter_reg_n_1_[8]
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  clock2/counter_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.847    clock2/counter_reg[8]_i_1__3_n_5
    SLICE_X31Y75         FDRE                                         r  clock2/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.826     1.991    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  clock2/counter_reg[8]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.105     1.582    clock2/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock2/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.562     1.481    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y79         FDRE                                         r  clock2/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  clock2/counter_reg[24]/Q
                         net (fo=2, routed)           0.120     1.743    clock2/counter_reg_n_1_[24]
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  clock2/counter_reg[24]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.851    clock2/counter_reg[24]_i_1__3_n_5
    SLICE_X31Y79         FDRE                                         r  clock2/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.996    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y79         FDRE                                         r  clock2/counter_reg[24]/C
                         clock pessimism             -0.514     1.481    
    SLICE_X31Y79         FDRE (Hold_fdre_C_D)         0.105     1.586    clock2/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock2/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.563     1.482    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y80         FDRE                                         r  clock2/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  clock2/counter_reg[28]/Q
                         net (fo=2, routed)           0.120     1.744    clock2/counter_reg_n_1_[28]
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  clock2/counter_reg[28]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.852    clock2/counter_reg[28]_i_1__3_n_5
    SLICE_X31Y80         FDRE                                         r  clock2/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.832     1.997    clock2/clk_n_IBUF_BUFG
    SLICE_X31Y80         FDRE                                         r  clock2/counter_reg[28]/C
                         clock pessimism             -0.514     1.482    
    SLICE_X31Y80         FDRE (Hold_fdre_C_D)         0.105     1.587    clock2/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_n }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_n_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y90    nolabel_line18/rate2/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y90    nolabel_line18/rate2/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y91    nolabel_line18/rate2/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y91    nolabel_line18/rate2/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y91    nolabel_line18/rate2/counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y91    nolabel_line18/rate2/counter_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y92    nolabel_line18/rate2/counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y94    nolabel_line18/rate3/clk_N_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y91    nolabel_line18/rate3/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91    nolabel_line18/rate2/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91    nolabel_line18/rate2/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91    nolabel_line18/rate2/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91    nolabel_line18/rate2/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92    nolabel_line18/rate2/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y77    clock2/clk_N_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76    clock2/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76    clock2/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76    clock2/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y77    clock2/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y78    clock2/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y78    clock2/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y78    clock2/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y78    clock2/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y90    nolabel_line18/rate2/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y90    nolabel_line18/rate2/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y90    nolabel_line18/rate2/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y90    nolabel_line18/rate2/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91    nolabel_line18/rate2/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91    nolabel_line18/rate2/counter_reg[5]/C



