

================================================================
== Vivado HLS Report for 'row_filter'
================================================================
* Date:           Wed Dec  5 01:55:52 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Haaris
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.886|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  177|  69121|  177|  69121|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-------+----------+-----------+-----------+----------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |  max  |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+-------+----------+-----------+-----------+----------+----------+
        |- loop_height  |  176|  69120| 22 ~ 270 |          -|          -|  8 ~ 256 |    no    |
        | + loop_width  |   19|    267|         6|          1|          1| 15 ~ 263 |    yes   |
        +---------------+-----+-------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1_i)
3 --> 
	9  / (exitcond2_i)
	4  / (!exitcond2_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
9 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.31>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%row_buf_0_val_0_V_s = alloca i40"   --->   Operation 10 'alloca' 'row_buf_0_val_0_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp = alloca i40"   --->   Operation 11 'alloca' 'src_kernel_winX_temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_1 = alloca i40"   --->   Operation 12 'alloca' 'src_kernel_winX_temp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_2 = alloca i40"   --->   Operation 13 'alloca' 'src_kernel_winX_temp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_3 = alloca i40"   --->   Operation 14 'alloca' 'src_kernel_winX_temp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_4 = alloca i40"   --->   Operation 15 'alloca' 'src_kernel_winX_temp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_5 = alloca i40"   --->   Operation 16 'alloca' 'src_kernel_winX_temp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%row_buf_0_val_0_V_1 = alloca i40"   --->   Operation 17 'alloca' 'row_buf_0_val_0_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%row_buf_0_val_0_V_2 = alloca i40"   --->   Operation 18 'alloca' 'row_buf_0_val_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%row_buf_0_val_0_V_3 = alloca i40"   --->   Operation 19 'alloca' 'row_buf_0_val_0_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%row_buf_0_val_0_V_4 = alloca i40"   --->   Operation 20 'alloca' 'row_buf_0_val_0_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i40* %p_src_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i35* %p_dst_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%l_border_buf_0_val_s = alloca [7 x i40], align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:839]   --->   Operation 23 'alloca' 'l_border_buf_0_val_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 7> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r_border_buf_0_val_s = alloca [7 x i40], align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:840]   --->   Operation 24 'alloca' 'r_border_buf_0_val_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 7> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %p_anchor_x, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.26ns)   --->   "%heightloop = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %rows)"   --->   Operation 28 'read' 'heightloop' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (2.26ns)   --->   "%cols_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %cols)"   --->   Operation 29 'read' 'cols_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rbegin_i1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([95 x i8]* @hls_KD_KD_LineBuffe_2) nounwind"   --->   Operation 30 'specregionbegin' 'rbegin_i1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rend_i15_0_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([95 x i8]* @hls_KD_KD_LineBuffe_2, i32 %rbegin_i1_i) nounwind"   --->   Operation 31 'specregionend' 'rend_i15_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([95 x i8]* @hls_KD_KD_LineBuffe_2) nounwind"   --->   Operation 32 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rend_i_0_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([95 x i8]* @hls_KD_KD_LineBuffe_2, i32 %rbegin_i_i) nounwind"   --->   Operation 33 'specregionend' 'rend_i_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.26ns)   --->   "%index = call i1 @_ssdm_op_Read.ap_fifo.i1P(i1* %p_anchor_x)"   --->   Operation 34 'read' 'index' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%index_cast_i1_cast = select i1 %index, i32 3, i32 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:162->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:860]   --->   Operation 35 'select' 'index_cast_i1_cast' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.57ns)   --->   "%right_border = add nsw i32 %cols_read, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:877]   --->   Operation 36 'add' 'right_border' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.57ns)   --->   "%stop = add nsw i32 %cols_read, %index_cast_i1_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:900]   --->   Operation 37 'add' 'stop' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.57ns)   --->   "%tmp_1_i = add i32 %cols_read, 7" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:905]   --->   Operation 38 'add' 'tmp_1_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%tmp_2_cast_i_cast = select i1 %index, i32 -4, i32 -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:913]   --->   Operation 39 'select' 'tmp_2_cast_i_cast' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%l_border_buf_0_val_1 = getelementptr [7 x i40]* %l_border_buf_0_val_s, i64 0, i64 0"   --->   Operation 40 'getelementptr' 'l_border_buf_0_val_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.97ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:905]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %entry ], [ %i_V, %5 ]"   --->   Operation 42 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.31ns)   --->   "%exitcond1_i = icmp eq i32 %t_V, %heightloop" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:905]   --->   Operation 43 'icmp' 'exitcond1_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 256, i64 0)"   --->   Operation 44 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.57ns)   --->   "%i_V = add i32 %t_V, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:905]   --->   Operation 45 'add' 'i_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i, label %.exit, label %1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:905]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:905]   --->   Operation 47 'specloopname' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:905]   --->   Operation 48 'specregionbegin' 'tmp_i' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.97ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:906]   --->   Operation 49 'br' <Predicate = (!exitcond1_i)> <Delay = 0.97>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 50 'ret' <Predicate = (exitcond1_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.35>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%t_V_1 = phi i32 [ 0, %1 ], [ %j_V, %._crit_edge8.0.i ]"   --->   Operation 51 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.31ns)   --->   "%exitcond2_i = icmp eq i32 %t_V_1, %tmp_1_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:906]   --->   Operation 52 'icmp' 'exitcond2_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 263, i64 0)"   --->   Operation 53 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.57ns)   --->   "%j_V = add i32 %t_V_1, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:906]   --->   Operation 54 'add' 'j_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %exitcond2_i, label %5, label %_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:906]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.57ns)   --->   "%p_assign = add i32 %t_V_1, %tmp_2_cast_i_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:913]   --->   Operation 56 'add' 'p_assign' <Predicate = (!exitcond2_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.31ns)   --->   "%tmp_4_i = icmp ult i32 %t_V_1, %cols_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:915]   --->   Operation 57 'icmp' 'tmp_4_i' <Predicate = (!exitcond2_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.31ns)   --->   "%tmp_5_i = icmp eq i32 %t_V_1, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:923]   --->   Operation 58 'icmp' 'tmp_5_i' <Predicate = (!exitcond2_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.31ns)   --->   "%ult = icmp ult i32 %t_V_1, %right_border" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:926]   --->   Operation 59 'icmp' 'ult' <Predicate = (!exitcond2_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i)   --->   "%rev = xor i1 %ult, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:926]   --->   Operation 60 'xor' 'rev' <Predicate = (!exitcond2_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond_i = and i1 %rev, %tmp_4_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:926]   --->   Operation 61 'and' 'or_cond_i' <Predicate = (!exitcond2_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.57ns)   --->   "%col_assign = sub i32 %right_border, %t_V_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:927]   --->   Operation 62 'sub' 'col_assign' <Predicate = (!exitcond2_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.31ns)   --->   "%tmp_7_i = icmp ugt i32 %t_V_1, %index_cast_i1_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:930]   --->   Operation 63 'icmp' 'tmp_7_i' <Predicate = (!exitcond2_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.46ns)   --->   "%or_cond1_i = or i1 %tmp_5_i, %tmp_7_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:930]   --->   Operation 64 'or' 'or_cond1_i' <Predicate = (!exitcond2_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.31ns)   --->   "%tmp_8_i = icmp ugt i32 %t_V_1, %stop" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:933]   --->   Operation 65 'icmp' 'tmp_8_i' <Predicate = (!exitcond2_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.31ns)   --->   "%tmp_9_i = icmp ugt i32 %t_V_1, 6" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:951]   --->   Operation 66 'icmp' 'tmp_9_i' <Predicate = (!exitcond2_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node x_i)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:913]   --->   Operation 67 'bitselect' 'tmp_1' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node x_i)   --->   "%rev1 = xor i1 %tmp_1, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:913]   --->   Operation 68 'xor' 'rev1' <Predicate = (!exitcond2_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.31ns)   --->   "%tmp_38_i = icmp slt i32 %p_assign, %cols_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:913]   --->   Operation 69 'icmp' 'tmp_38_i' <Predicate = (!exitcond2_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node x_i)   --->   "%or_cond_i_i = and i1 %tmp_38_i, %rev1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:913]   --->   Operation 70 'and' 'or_cond_i_i' <Predicate = (!exitcond2_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node x_i)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:913]   --->   Operation 71 'bitselect' 'tmp_2' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node x_i)   --->   "%p_assign_1_i = select i1 %tmp_2, i32 0, i32 %right_border" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:913]   --->   Operation 72 'select' 'p_assign_1_i' <Predicate = (!exitcond2_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.46ns) (out node of the LUT)   --->   "%x_i = select i1 %or_cond_i_i, i32 %p_assign, i32 %p_assign_1_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:913]   --->   Operation 73 'select' 'x_i' <Predicate = (!exitcond2_i)> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %tmp_4_i, label %3, label %._crit_edge4.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:915]   --->   Operation 74 'br' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %tmp_5_i, label %4, label %._crit_edge5.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:923]   --->   Operation 75 'br' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %"operator().exit.0.i", label %._crit_edge6.0.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:926]   --->   Operation 76 'br' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %tmp_9_i, label %"apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv", label %._crit_edge8.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:951]   --->   Operation 77 'br' <Predicate = (!exitcond2_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 78 [1/1] (2.26ns)   --->   "%tmp_V = call i40 @_ssdm_op_Read.ap_fifo.volatile.i40P(i40* %p_src_V_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:916]   --->   Operation 78 'read' 'tmp_V' <Predicate = (tmp_4_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "store i40 %tmp_V, i40* %row_buf_0_val_0_V_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:916]   --->   Operation 79 'store' <Predicate = (tmp_4_i)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "br label %._crit_edge4.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:916]   --->   Operation 80 'br' <Predicate = (tmp_4_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.09>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%row_buf_0_val_0_V_13 = load i40* %row_buf_0_val_0_V_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:924]   --->   Operation 81 'load' 'row_buf_0_val_0_V_13' <Predicate = (tmp_5_i)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.09ns)   --->   "store i40 %row_buf_0_val_0_V_13, i40* %l_border_buf_0_val_1, align 16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:924]   --->   Operation 82 'store' <Predicate = (tmp_5_i)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 7> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "br label %._crit_edge5.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:925]   --->   Operation 83 'br' <Predicate = (tmp_5_i)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%row_buf_0_val_0_V_14 = load i40* %row_buf_0_val_0_V_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:927]   --->   Operation 84 'load' 'row_buf_0_val_0_V_14' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_45_i = zext i32 %col_assign to i64" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:927]   --->   Operation 85 'zext' 'tmp_45_i' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%r_border_buf_0_val_3 = getelementptr [7 x i40]* %r_border_buf_0_val_s, i64 0, i64 %tmp_45_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:927]   --->   Operation 86 'getelementptr' 'r_border_buf_0_val_3' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (1.09ns)   --->   "store i40 %row_buf_0_val_0_V_14, i40* %r_border_buf_0_val_3, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:927]   --->   Operation 87 'store' <Predicate = (or_cond_i)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 7> <RAM>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "br label %._crit_edge6.0.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:928]   --->   Operation 88 'br' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%row_buf_0_val_0_V_5 = load i40* %row_buf_0_val_0_V_s"   --->   Operation 89 'load' 'row_buf_0_val_0_V_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%row_buf_0_val_0_V_7 = load i40* %row_buf_0_val_0_V_2"   --->   Operation 90 'load' 'row_buf_0_val_0_V_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%row_buf_0_val_0_V_8 = load i40* %row_buf_0_val_0_V_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:942]   --->   Operation 91 'load' 'row_buf_0_val_0_V_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%row_buf_0_val_0_V_9 = load i40* %row_buf_0_val_0_V_4"   --->   Operation 92 'load' 'row_buf_0_val_0_V_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.43ns)   --->   "%row_buf_val_V_0_0_2_1 = select i1 %index, i40 %row_buf_0_val_0_V_8, i40 %row_buf_0_val_0_V_7" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:942]   --->   Operation 93 'select' 'row_buf_val_V_0_0_2_1' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.43ns)   --->   "%row_buf_0_val_0_V_10 = select i1 %index, i40 %row_buf_0_val_0_V_9, i40 %row_buf_0_val_0_V_8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:942]   --->   Operation 94 'select' 'row_buf_0_val_0_V_10' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.43ns)   --->   "%row_buf_0_val_0_V_11 = select i1 %index, i40 %row_buf_0_val_0_V_5, i40 %row_buf_0_val_0_V_9"   --->   Operation 95 'select' 'row_buf_0_val_0_V_11' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.43ns)   --->   "%row_buf_0_val_0_V_12 = select i1 %index, i40 %row_buf_0_val_0_V_7, i40 %row_buf_0_val_0_V_5"   --->   Operation 96 'select' 'row_buf_0_val_0_V_12' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "store i40 %row_buf_0_val_0_V_11, i40* %row_buf_0_val_0_V_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:945]   --->   Operation 97 'store' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "store i40 %row_buf_0_val_0_V_10, i40* %row_buf_0_val_0_V_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:942]   --->   Operation 98 'store' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "store i40 %row_buf_val_V_0_0_2_1, i40* %row_buf_0_val_0_V_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:942]   --->   Operation 99 'store' <Predicate = (!exitcond2_i)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.67>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_50_i = zext i32 %x_i to i64" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 100 'zext' 'tmp_50_i' <Predicate = (!or_cond1_i)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%l_border_buf_0_val_2 = getelementptr [7 x i40]* %l_border_buf_0_val_s, i64 0, i64 %tmp_50_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 101 'getelementptr' 'l_border_buf_0_val_2' <Predicate = (!or_cond1_i)> <Delay = 0.00>
ST_6 : Operation 102 [2/2] (1.09ns)   --->   "%l_border_buf_0_val_3 = load i40* %l_border_buf_0_val_2, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 102 'load' 'l_border_buf_0_val_3' <Predicate = (!or_cond1_i)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 7> <RAM>
ST_6 : Operation 103 [1/1] (1.57ns)   --->   "%col_assign_2_i = sub i32 %right_border, %x_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:938]   --->   Operation 103 'sub' 'col_assign_2_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_51_i = zext i32 %col_assign_2_i to i64" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:938]   --->   Operation 104 'zext' 'tmp_51_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%r_border_buf_0_val_1 = getelementptr [7 x i40]* %r_border_buf_0_val_s, i64 0, i64 %tmp_51_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:938]   --->   Operation 105 'getelementptr' 'r_border_buf_0_val_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [2/2] (1.09ns)   --->   "%r_border_buf_0_val_2 = load i40* %r_border_buf_0_val_1, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:938]   --->   Operation 106 'load' 'r_border_buf_0_val_2' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 7> <RAM>

State 7 <SV = 6> <Delay = 7.88>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:906]   --->   Operation 107 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:906]   --->   Operation 108 'specregionbegin' 'tmp_3_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:910]   --->   Operation 109 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%row_buf_0_val_0_V_6 = load i40* %row_buf_0_val_0_V_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 110 'load' 'row_buf_0_val_0_V_6' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_7 : Operation 111 [1/2] (1.09ns)   --->   "%l_border_buf_0_val_3 = load i40* %l_border_buf_0_val_2, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 111 'load' 'l_border_buf_0_val_3' <Predicate = (!or_cond1_i)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 7> <RAM>
ST_7 : Operation 112 [1/2] (1.09ns)   --->   "%r_border_buf_0_val_2 = load i40* %r_border_buf_0_val_1, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:938]   --->   Operation 112 'load' 'r_border_buf_0_val_2' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 7> <RAM>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node src_kernel_winX_temp_11)   --->   "%sel_tmp3 = select i1 %or_cond1_i, i40 %row_buf_0_val_0_V_6, i40 %l_border_buf_0_val_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 113 'select' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node src_kernel_winX_temp_11)   --->   "%sel_tmp4 = and i1 %or_cond1_i, %tmp_8_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:930]   --->   Operation 114 'and' 'sel_tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.46ns) (out node of the LUT)   --->   "%src_kernel_winX_temp_11 = select i1 %sel_tmp4, i40 %r_border_buf_0_val_2, i40 %sel_tmp3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 115 'select' 'src_kernel_winX_temp_11' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_12 = load i40* %src_kernel_winX_temp"   --->   Operation 116 'load' 'src_kernel_winX_temp_12' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_13 = load i40* %src_kernel_winX_temp_1"   --->   Operation 117 'load' 'src_kernel_winX_temp_13' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_14 = load i40* %src_kernel_winX_temp_2"   --->   Operation 118 'load' 'src_kernel_winX_temp_14' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_15 = load i40* %src_kernel_winX_temp_3"   --->   Operation 119 'load' 'src_kernel_winX_temp_15' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_16 = load i40* %src_kernel_winX_temp_4"   --->   Operation 120 'load' 'src_kernel_winX_temp_16' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_17 = load i40* %src_kernel_winX_temp_5"   --->   Operation 121 'load' 'src_kernel_winX_temp_17' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%OP1_V_1_0_0_i = sext i40 %src_kernel_winX_temp_17 to i41" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 122 'sext' 'OP1_V_1_0_0_i' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%OP1_V_1_0_0_1_i = sext i40 %src_kernel_winX_temp_16 to i41" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 123 'sext' 'OP1_V_1_0_0_1_i' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (1.62ns)   --->   "%tmp_7 = add i40 %src_kernel_winX_temp_16, %src_kernel_winX_temp_17"   --->   Operation 124 'add' 'tmp_7' <Predicate = (tmp_9_i)> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (1.62ns)   --->   "%addconv_i = add nsw i41 %OP1_V_1_0_0_i, %OP1_V_1_0_0_1_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 125 'add' 'addconv_i' <Predicate = (tmp_9_i)> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%p_Val2_11_0_0_1_ca = sext i41 %addconv_i to i42" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 126 'sext' 'p_Val2_11_0_0_1_ca' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_73_0_0_2_cast_i_s = sext i40 %src_kernel_winX_temp_15 to i41" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 127 'sext' 'tmp_73_0_0_2_cast_i_s' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_73_0_0_3_cast_i_s = sext i40 %src_kernel_winX_temp_14 to i41" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 128 'sext' 'tmp_73_0_0_3_cast_i_s' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (1.62ns)   --->   "%tmp_8 = add i40 %src_kernel_winX_temp_14, %src_kernel_winX_temp_15"   --->   Operation 129 'add' 'tmp_8' <Predicate = (tmp_9_i)> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (1.62ns)   --->   "%tmp = add i41 %tmp_73_0_0_2_cast_i_s, %tmp_73_0_0_3_cast_i_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 130 'add' 'tmp' <Predicate = (tmp_9_i)> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_cast = sext i41 %tmp to i42" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 131 'sext' 'tmp_cast' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i40 %tmp_7 to i35"   --->   Operation 132 'trunc' 'tmp_3' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i40 %tmp_8 to i35"   --->   Operation 133 'trunc' 'tmp_5' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (1.62ns)   --->   "%p_Val2_11_0_0_3_i = add i42 %tmp_cast, %p_Val2_11_0_0_1_ca" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 134 'add' 'p_Val2_11_0_0_3_i' <Predicate = (tmp_9_i)> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%p_Val2_11_0_0_3_ca = sext i42 %p_Val2_11_0_0_3_i to i43" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 135 'sext' 'p_Val2_11_0_0_3_ca' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_73_0_0_4_cast_i = sext i40 %src_kernel_winX_temp_13 to i43" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 136 'sext' 'tmp_73_0_0_4_cast_i' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i40 %src_kernel_winX_temp_13 to i35"   --->   Operation 137 'trunc' 'tmp_6' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (1.59ns)   --->   "%tmp_4 = add i35 %tmp_3, %tmp_5"   --->   Operation 138 'add' 'tmp_4' <Predicate = (tmp_9_i)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_73_0_0_5_cast_i_s = sext i40 %src_kernel_winX_temp_12 to i41"   --->   Operation 139 'sext' 'tmp_73_0_0_5_cast_i_s' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i40 %src_kernel_winX_temp_12 to i35"   --->   Operation 140 'trunc' 'tmp_9' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_73_0_0_6_cast_i_s = sext i40 %src_kernel_winX_temp_11 to i41" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 141 'sext' 'tmp_73_0_0_6_cast_i_s' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i40 %src_kernel_winX_temp_11 to i35" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 142 'trunc' 'tmp_10' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i43 %p_Val2_11_0_0_3_ca, %tmp_73_0_0_4_cast_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 143 'add' 'tmp7' <Predicate = (tmp_9_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 144 [1/1] (1.62ns)   --->   "%tmp8 = add i41 %tmp_73_0_0_5_cast_i_s, %tmp_73_0_0_6_cast_i_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 144 'add' 'tmp8' <Predicate = (tmp_9_i)> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%tmp112_cast = sext i41 %tmp8 to i43" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 145 'sext' 'tmp112_cast' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%p_Val2_11_0_0_6_i = add i43 %tmp112_cast, %tmp7" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 146 'add' 'p_Val2_11_0_0_6_i' <Predicate = (tmp_9_i)> <Delay = 2.25> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i43.i32(i43 %p_Val2_11_0_0_6_i, i32 42)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 147 'bitselect' 'isneg' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp9 = add i35 %tmp_4, %tmp_9" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 148 'add' 'tmp9' <Predicate = (tmp_9_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 149 [1/1] (1.59ns)   --->   "%tmp10 = add i35 %tmp_6, %tmp_10" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 149 'add' 'tmp10' <Predicate = (tmp_9_i)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (2.14ns) (root node of TernaryAdder)   --->   "%p_Val2_s = add i35 %tmp10, %tmp9" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 150 'add' 'p_Val2_s' <Predicate = (tmp_9_i)> <Delay = 2.14> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%newsignbit = call i1 @_ssdm_op_BitSelect.i1.i43.i32(i43 %p_Val2_11_0_0_6_i, i32 34)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 151 'bitselect' 'newsignbit' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i43.i32.i32(i43 %p_Val2_11_0_0_6_i, i32 35, i32 42)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 152 'partselect' 'tmp_s' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.98ns)   --->   "%p_not_i_i_i_i = icmp ne i8 %tmp_s, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 153 'icmp' 'p_not_i_i_i_i' <Predicate = (tmp_9_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%brmerge_i_i_i_i = or i1 %newsignbit, %p_not_i_i_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 154 'or' 'brmerge_i_i_i_i' <Predicate = (tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%tmp_1_i_i_i = xor i1 %isneg, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 155 'xor' 'tmp_1_i_i_i' <Predicate = (tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.46ns) (out node of the LUT)   --->   "%overflow = and i1 %brmerge_i_i_i_i, %tmp_1_i_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 156 'and' 'overflow' <Predicate = (tmp_9_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%newsignbit_0_not_i_i = xor i1 %newsignbit, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 157 'xor' 'newsignbit_0_not_i_i' <Predicate = (tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.98ns)   --->   "%p_not38_i_i_i_i = icmp ne i8 %tmp_s, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 158 'icmp' 'p_not38_i_i_i_i' <Predicate = (tmp_9_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%brmerge39_i_i_i_i = or i1 %p_not38_i_i_i_i, %newsignbit_0_not_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 159 'or' 'brmerge39_i_i_i_i' <Predicate = (tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.46ns) (out node of the LUT)   --->   "%underflow = and i1 %brmerge39_i_i_i_i, %isneg" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 160 'and' 'underflow' <Predicate = (tmp_9_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%brmerge_i_i_i_i_i = or i1 %underflow, %overflow" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 161 'or' 'brmerge_i_i_i_i_i' <Predicate = (tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_1)   --->   "%underflow_not_i_i_i = xor i1 %underflow, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 162 'xor' 'underflow_not_i_i_i' <Predicate = (tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_1)   --->   "%brmerge_i_i_i = or i1 %overflow, %underflow_not_i_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 163 'or' 'brmerge_i_i_i' <Predicate = (tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_Val2_2 = select i1 %brmerge_i_i_i_i_i, i35 17179869183, i35 %p_Val2_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 164 'select' 'p_Val2_2' <Predicate = (tmp_9_i)> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_1)   --->   "%p_Val2_4_i_i_i = select i1 %underflow, i35 -17179869184, i35 %p_Val2_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 165 'select' 'p_Val2_4_i_i_i' <Predicate = (tmp_9_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.46ns) (out node of the LUT)   --->   "%tmp_V_1 = select i1 %brmerge_i_i_i, i35 %p_Val2_2, i35 %p_Val2_4_i_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 166 'select' 'tmp_V_1' <Predicate = (tmp_9_i)> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_6 = load i40* %src_kernel_winX_temp" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 167 'load' 'src_kernel_winX_temp_6' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_7 = load i40* %src_kernel_winX_temp_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 168 'load' 'src_kernel_winX_temp_7' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_8 = load i40* %src_kernel_winX_temp_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 169 'load' 'src_kernel_winX_temp_8' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_9 = load i40* %src_kernel_winX_temp_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 170 'load' 'src_kernel_winX_temp_9' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_10 = load i40* %src_kernel_winX_temp_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 171 'load' 'src_kernel_winX_temp_10' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_3_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:958]   --->   Operation 172 'specregionend' 'empty' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "store i40 %row_buf_0_val_0_V_12, i40* %row_buf_0_val_0_V_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:945]   --->   Operation 173 'store' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "store i40 %src_kernel_winX_temp_10, i40* %src_kernel_winX_temp_5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 174 'store' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "store i40 %src_kernel_winX_temp_9, i40* %src_kernel_winX_temp_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 175 'store' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "store i40 %src_kernel_winX_temp_8, i40* %src_kernel_winX_temp_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 176 'store' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "store i40 %src_kernel_winX_temp_7, i40* %src_kernel_winX_temp_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 177 'store' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "store i40 %src_kernel_winX_temp_6, i40* %src_kernel_winX_temp_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 178 'store' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "store i40 %src_kernel_winX_temp_11, i40* %src_kernel_winX_temp" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 179 'store' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:906]   --->   Operation 180 'br' <Predicate = (!exitcond2_i)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.26>
ST_8 : Operation 181 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i35P(i35* %p_dst_data_stream_V_V, i35 %tmp_V_1)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 181 'write' <Predicate = (tmp_9_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "br label %._crit_edge8.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:956]   --->   Operation 182 'br' <Predicate = (tmp_9_i)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:959]   --->   Operation 183 'specregionend' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:905]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.32ns
The critical path consists of the following:
	fifo read on port 'p_anchor_x' [30]  (2.26 ns)
	'select' operation ('index_cast_i1_cast', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:162->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:860) [31]  (0.48 ns)
	'add' operation ('stop', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:900) [33]  (1.58 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'icmp' operation ('exitcond1_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:905) [40]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 3>: 3.35ns
The critical path consists of the following:
	'phi' operation ('j.V') with incoming values : ('j.V', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:906) [49]  (0 ns)
	'add' operation ('p', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:913) [58]  (1.58 ns)
	'icmp' operation ('tmp_38_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:913) [71]  (1.31 ns)
	'and' operation ('or_cond_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:913) [72]  (0 ns)
	'select' operation ('x_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:913) [75]  (0.464 ns)

 <State 4>: 2.26ns
The critical path consists of the following:
	fifo read on port 'p_src_V_V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:916) [78]  (2.26 ns)

 <State 5>: 1.09ns
The critical path consists of the following:
	'load' operation ('row_buf_0_val_0_V_13', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:924) on local variable 'row_buf[0].val[0].V[6]' [84]  (0 ns)
	'store' operation (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:924) of variable 'row_buf_0_val_0_V_13', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:924 on array 'l_border_buf[0].val[0].V', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:839 [85]  (1.09 ns)

 <State 6>: 2.67ns
The critical path consists of the following:
	'sub' operation ('col_assign_2_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:938) [104]  (1.58 ns)
	'getelementptr' operation ('r_border_buf_0_val_1', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:938) [106]  (0 ns)
	'load' operation ('r_border_buf_0_val_2', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:938) on array 'r_border_buf[0].val[0].V', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:840 [107]  (1.09 ns)

 <State 7>: 7.89ns
The critical path consists of the following:
	'load' operation ('src_kernel_winX_temp_14') on local variable 'src_kernel_winX_temp[0][3].V' [119]  (0 ns)
	'add' operation ('tmp', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954) [131]  (1.63 ns)
	'add' operation ('p_Val2_11_0_0_3_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954) [135]  (1.63 ns)
	'add' operation ('tmp7', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954) [144]  (0 ns)
	'add' operation ('p_Val2_11_0_0_6_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954) [147]  (2.25 ns)
	'icmp' operation ('p_not38_i_i_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955) [159]  (0.987 ns)
	'or' operation ('brmerge39_i_i_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955) [160]  (0 ns)
	'and' operation ('underflow', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955) [161]  (0.464 ns)
	'or' operation ('brmerge_i_i_i_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955) [162]  (0 ns)
	'select' operation ('__Val2__', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955) [165]  (0.464 ns)
	'select' operation ('tmp.V', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955) [167]  (0.464 ns)

 <State 8>: 2.26ns
The critical path consists of the following:
	fifo write on port 'p_dst_data_stream_V_V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955) [168]  (2.26 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
