{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531113319761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531113319762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 08 22:15:19 2018 " "Processing started: Sun Jul 08 22:15:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531113319762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531113319762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcdController -c lcdController " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcdController -c lcdController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531113319762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1531113320112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/terab/documents/logic design practice/lcdcontroller/source/lcdcontrollerdemonstration.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/terab/documents/logic design practice/lcdcontroller/source/lcdcontrollerdemonstration.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdControllerDemonstration " "Found entity 1: lcdControllerDemonstration" {  } { { "../source/lcdControllerDemonstration.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/lcdControllerDemonstration.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531113320158 ""} { "Info" "ISGN_ENTITY_NAME" "2 lcdInterface " "Found entity 2: lcdInterface" {  } { { "../source/lcdControllerDemonstration.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/lcdControllerDemonstration.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531113320158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531113320158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/terab/documents/logic design practice/lcdcontroller/source/lcdcontroller.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/terab/documents/logic design practice/lcdcontroller/source/lcdcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdController " "Found entity 1: lcdController" {  } { { "../source/lcdController.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/lcdController.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531113320165 ""} { "Info" "ISGN_ENTITY_NAME" "2 lcdRegisterFile " "Found entity 2: lcdRegisterFile" {  } { { "../source/lcdController.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/lcdController.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531113320165 ""} { "Info" "ISGN_ENTITY_NAME" "3 lcdStateMachine " "Found entity 3: lcdStateMachine" {  } { { "../source/lcdController.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/lcdController.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531113320165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531113320165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/terab/documents/logic design practice/lcdcontroller/source/testbenches/testbench_lcdstatemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/terab/documents/logic design practice/lcdcontroller/source/testbenches/testbench_lcdstatemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 testBench_lcdStateMachine " "Found entity 1: testBench_lcdStateMachine" {  } { { "../source/testBenches/testBench_lcdStateMachine.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/testBenches/testBench_lcdStateMachine.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531113320169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531113320169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/terab/documents/logic design practice/lcdcontroller/source/testbenches/testbench_lcdregisterfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/terab/documents/logic design practice/lcdcontroller/source/testbenches/testbench_lcdregisterfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 testBench_lcdRegisterFile " "Found entity 1: testBench_lcdRegisterFile" {  } { { "../source/testBenches/testBench_lcdRegisterFile.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/testBenches/testBench_lcdRegisterFile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531113320173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531113320173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/terab/documents/logic design practice/lcdcontroller/source/testbenches/testbench_lcdcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/terab/documents/logic design practice/lcdcontroller/source/testbenches/testbench_lcdcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 testBench_lcdController " "Found entity 1: testBench_lcdController" {  } { { "../source/testBenches/testBench_lcdController.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/testBenches/testBench_lcdController.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531113320177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531113320177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/terab/documents/logic design practice/lcdcontroller/source/patternconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/terab/documents/logic design practice/lcdcontroller/source/patternconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 patternConverter " "Found entity 1: patternConverter" {  } { { "../source/patternConverter.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/patternConverter.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531113320182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531113320182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/terab/documents/logic design practice/lcdcontroller/source/bcdconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/terab/documents/logic design practice/lcdcontroller/source/bcdconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcdConterter " "Found entity 1: bcdConterter" {  } { { "../source/bcdConverter.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/bcdConverter.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531113320189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531113320189 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcdControllerDemonstration " "Elaborating entity \"lcdControllerDemonstration\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1531113320249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdConterter bcdConterter:myConverter " "Elaborating entity \"bcdConterter\" for hierarchy \"bcdConterter:myConverter\"" {  } { { "../source/lcdControllerDemonstration.v" "myConverter" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/lcdControllerDemonstration.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531113320274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "patternConverter patternConverter:converter1 " "Elaborating entity \"patternConverter\" for hierarchy \"patternConverter:converter1\"" {  } { { "../source/lcdControllerDemonstration.v" "converter1" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/lcdControllerDemonstration.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531113320277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdInterface lcdInterface:myInterface " "Elaborating entity \"lcdInterface\" for hierarchy \"lcdInterface:myInterface\"" {  } { { "../source/lcdControllerDemonstration.v" "myInterface" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/lcdControllerDemonstration.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531113320284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdController lcdController:myControler " "Elaborating entity \"lcdController\" for hierarchy \"lcdController:myControler\"" {  } { { "../source/lcdControllerDemonstration.v" "myControler" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/lcdControllerDemonstration.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531113320303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdRegisterFile lcdController:myControler\|lcdRegisterFile:myRegisters " "Elaborating entity \"lcdRegisterFile\" for hierarchy \"lcdController:myControler\|lcdRegisterFile:myRegisters\"" {  } { { "../source/lcdController.v" "myRegisters" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/lcdController.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531113320306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdStateMachine lcdController:myControler\|lcdStateMachine:myStateMachine " "Elaborating entity \"lcdStateMachine\" for hierarchy \"lcdController:myControler\|lcdStateMachine:myStateMachine\"" {  } { { "../source/lcdController.v" "myStateMachine" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/lcdController.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531113320310 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lcdController:myControler\|lcdRegisterFile:myRegisters\|charCode_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lcdController:myControler\|lcdRegisterFile:myRegisters\|charCode_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1531113320966 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1531113320966 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1531113320966 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1531113320966 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1531113320966 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1531113320966 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1531113320966 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1531113320966 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1531113320966 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1531113320966 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1531113320966 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1531113320966 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1531113320966 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1531113320966 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1531113320966 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1531113320966 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1531113320966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdController:myControler\|lcdRegisterFile:myRegisters\|altsyncram:charCode_rtl_0 " "Elaborated megafunction instantiation \"lcdController:myControler\|lcdRegisterFile:myRegisters\|altsyncram:charCode_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531113321026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdController:myControler\|lcdRegisterFile:myRegisters\|altsyncram:charCode_rtl_0 " "Instantiated megafunction \"lcdController:myControler\|lcdRegisterFile:myRegisters\|altsyncram:charCode_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531113321027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531113321027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531113321027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531113321027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531113321027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531113321027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531113321027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531113321027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531113321027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531113321027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531113321027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531113321027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531113321027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531113321027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531113321027 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531113321027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0lg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0lg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0lg1 " "Found entity 1: altsyncram_0lg1" {  } { { "db/altsyncram_0lg1.tdf" "" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/QPF/db/altsyncram_0lg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531113321103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531113321103 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../source/lcdController.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/lcdController.v" 185 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1531113321421 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1531113321421 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcdReadWriteSel GND " "Pin \"lcdReadWriteSel\" is stuck at GND" {  } { { "../source/lcdControllerDemonstration.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/lcdControllerDemonstration.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531113323377 "|lcdControllerDemonstration|lcdReadWriteSel"} { "Warning" "WMLS_MLS_STUCK_PIN" "errorLed1 GND " "Pin \"errorLed1\" is stuck at GND" {  } { { "../source/lcdControllerDemonstration.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/lcdControllerDemonstration.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531113323377 "|lcdControllerDemonstration|errorLed1"} { "Warning" "WMLS_MLS_STUCK_PIN" "errorLed2 GND " "Pin \"errorLed2\" is stuck at GND" {  } { { "../source/lcdControllerDemonstration.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/lcdControllerDemonstration.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531113323377 "|lcdControllerDemonstration|errorLed2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1531113323377 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "lcdController:myControler\|lcdStateMachine:myStateMachine\|lcdBus\[0\]~en High " "Register lcdController:myControler\|lcdStateMachine:myStateMachine\|lcdBus\[0\]~en will power up to High" {  } { { "../source/lcdController.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/lcdController.v" 185 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1531113323392 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "lcdController:myControler\|lcdStateMachine:myStateMachine\|lcdBus\[1\]~en High " "Register lcdController:myControler\|lcdStateMachine:myStateMachine\|lcdBus\[1\]~en will power up to High" {  } { { "../source/lcdController.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/lcdController.v" 185 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1531113323392 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "lcdController:myControler\|lcdStateMachine:myStateMachine\|lcdBus\[2\]~en High " "Register lcdController:myControler\|lcdStateMachine:myStateMachine\|lcdBus\[2\]~en will power up to High" {  } { { "../source/lcdController.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/lcdController.v" 185 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1531113323392 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "lcdController:myControler\|lcdStateMachine:myStateMachine\|lcdBus\[3\]~en High " "Register lcdController:myControler\|lcdStateMachine:myStateMachine\|lcdBus\[3\]~en will power up to High" {  } { { "../source/lcdController.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/lcdController.v" 185 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1531113323392 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "lcdController:myControler\|lcdStateMachine:myStateMachine\|lcdBus\[4\]~en High " "Register lcdController:myControler\|lcdStateMachine:myStateMachine\|lcdBus\[4\]~en will power up to High" {  } { { "../source/lcdController.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/lcdController.v" 185 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1531113323392 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "lcdController:myControler\|lcdStateMachine:myStateMachine\|lcdBus\[5\]~en High " "Register lcdController:myControler\|lcdStateMachine:myStateMachine\|lcdBus\[5\]~en will power up to High" {  } { { "../source/lcdController.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/lcdController.v" 185 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1531113323392 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "lcdController:myControler\|lcdStateMachine:myStateMachine\|lcdBus\[6\]~en High " "Register lcdController:myControler\|lcdStateMachine:myStateMachine\|lcdBus\[6\]~en will power up to High" {  } { { "../source/lcdController.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/lcdController.v" 185 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1531113323392 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "lcdController:myControler\|lcdStateMachine:myStateMachine\|lcdBus\[7\]~en High " "Register lcdController:myControler\|lcdStateMachine:myStateMachine\|lcdBus\[7\]~en will power up to High" {  } { { "../source/lcdController.v" "" { Text "C:/Users/terab/Documents/Logic Design Practice/lcdController/source/lcdController.v" 185 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1531113323392 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1531113323392 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1531113324192 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1531113324452 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531113324452 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "389 " "Implemented 389 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1531113324565 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1531113324565 ""} { "Info" "ICUT_CUT_TM_LCELLS" "348 " "Implemented 348 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1531113324565 ""} { "Info" "ICUT_CUT_TM_RAMS" "7 " "Implemented 7 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1531113324565 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1531113324565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "520 " "Peak virtual memory: 520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531113324618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 08 22:15:24 2018 " "Processing ended: Sun Jul 08 22:15:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531113324618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531113324618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531113324618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531113324618 ""}
