Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Nov  4 01:57:43 2024
| Host         : Bob running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25M/slw_clk_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: oleddisp/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: oleddisp/frame_counter_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: oleddisp/frame_counter_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: oleddisp/frame_counter_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: oleddisp/frame_counter_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: oleddisp/frame_counter_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: oleddisp/frame_counter_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: oleddisp/frame_counter_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: oleddisp/frame_counter_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: oleddisp/frame_counter_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: oleddisp/frame_counter_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: oleddisp/frame_counter_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: oleddisp/frame_counter_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: oleddisp/frame_counter_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: stnum_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: stnum_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: stnum_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 263 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.245        0.000                      0                  823        0.098        0.000                      0                  823        4.500        0.000                       0                   467  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.245        0.000                      0                  823        0.098        0.000                      0                  823        4.500        0.000                       0                   467  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 faceleft_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixycont/studcont/draw_s2/st2r2/oled_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.828ns  (logic 2.357ns (30.108%)  route 5.471ns (69.892%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X45Y10         FDRE                                         r  faceleft_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  faceleft_reg_rep__0/Q
                         net (fo=160, routed)         1.206     6.748    oleddisp/faceleft_reg_rep__0_3
    SLICE_X56Y11         LUT5 (Prop_lut5_I4_O)        0.124     6.872 r  oleddisp/oled_data[15]_i_23__8/O
                         net (fo=1, routed)           0.493     7.365    oleddisp/oled_data[15]_i_23__8_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     7.980 f  oleddisp/oled_data_reg[15]_i_10__0/O[3]
                         net (fo=4, routed)           1.062     9.043    pixycont/studcont/draw_s2/st2r2/sel0[7]
    SLICE_X59Y11         LUT4 (Prop_lut4_I0_O)        0.334     9.377 r  pixycont/studcont/draw_s2/st2r2/oled_data[10]_i_3__0/O
                         net (fo=3, routed)           0.637    10.014    pixycont/studcont/draw_s2/st2r2/oled_data[10]_i_3__0_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I2_O)        0.332    10.346 r  pixycont/studcont/draw_s2/st2r2/oled_data[13]_i_4/O
                         net (fo=1, routed)           0.433    10.779    pixycont/studcont/draw_s2/st2r2/oled_data[13]_i_4_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.903 r  pixycont/studcont/draw_s2/st2r2/oled_data[13]_i_2__0/O
                         net (fo=6, routed)           0.495    11.397    pixycont/studcont/draw_s2/st2r2/oled_data_reg[9]_0
    SLICE_X60Y8          LUT2 (Prop_lut2_I0_O)        0.124    11.521 r  pixycont/studcont/draw_s2/st2r2/oled_data[15]_i_4__1/O
                         net (fo=3, routed)           0.518    12.039    pixycont/studcont/draw_s2/st2r2/oled_data_reg[12]_0
    SLICE_X61Y8          LUT2 (Prop_lut2_I0_O)        0.124    12.163 r  pixycont/studcont/draw_s2/st2r2/oled_data[11]_i_2__3/O
                         net (fo=3, routed)           0.627    12.791    oleddisp/faceleft_reg_rep__0_20
    SLICE_X60Y8          LUT4 (Prop_lut4_I0_O)        0.124    12.915 r  oleddisp/oled_data[11]_i_1__5/O
                         net (fo=1, routed)           0.000    12.915    pixycont/studcont/draw_s2/st2r2/p_0_in_9[3]
    SLICE_X60Y8          FDRE                                         r  pixycont/studcont/draw_s2/st2r2/oled_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.517    14.858    pixycont/studcont/draw_s2/st2r2/clk_IBUF_BUFG
    SLICE_X60Y8          FDRE                                         r  pixycont/studcont/draw_s2/st2r2/oled_data_reg[11]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y8          FDRE (Setup_fdre_C_D)        0.077    15.160    pixycont/studcont/draw_s2/st2r2/oled_data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -12.915    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 faceleft_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixycont/studcont/draw_s2/st2r2/oled_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.629ns  (logic 2.357ns (30.896%)  route 5.272ns (69.104%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X45Y10         FDRE                                         r  faceleft_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  faceleft_reg_rep__0/Q
                         net (fo=160, routed)         1.206     6.748    oleddisp/faceleft_reg_rep__0_3
    SLICE_X56Y11         LUT5 (Prop_lut5_I4_O)        0.124     6.872 r  oleddisp/oled_data[15]_i_23__8/O
                         net (fo=1, routed)           0.493     7.365    oleddisp/oled_data[15]_i_23__8_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     7.980 f  oleddisp/oled_data_reg[15]_i_10__0/O[3]
                         net (fo=4, routed)           1.062     9.043    pixycont/studcont/draw_s2/st2r2/sel0[7]
    SLICE_X59Y11         LUT4 (Prop_lut4_I0_O)        0.334     9.377 r  pixycont/studcont/draw_s2/st2r2/oled_data[10]_i_3__0/O
                         net (fo=3, routed)           0.637    10.014    pixycont/studcont/draw_s2/st2r2/oled_data[10]_i_3__0_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I2_O)        0.332    10.346 r  pixycont/studcont/draw_s2/st2r2/oled_data[13]_i_4/O
                         net (fo=1, routed)           0.433    10.779    pixycont/studcont/draw_s2/st2r2/oled_data[13]_i_4_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.903 r  pixycont/studcont/draw_s2/st2r2/oled_data[13]_i_2__0/O
                         net (fo=6, routed)           0.495    11.397    pixycont/studcont/draw_s2/st2r2/oled_data_reg[9]_0
    SLICE_X60Y8          LUT2 (Prop_lut2_I0_O)        0.124    11.521 r  pixycont/studcont/draw_s2/st2r2/oled_data[15]_i_4__1/O
                         net (fo=3, routed)           0.518    12.039    pixycont/studcont/draw_s2/st2r2/oled_data_reg[12]_0
    SLICE_X61Y8          LUT2 (Prop_lut2_I0_O)        0.124    12.163 r  pixycont/studcont/draw_s2/st2r2/oled_data[11]_i_2__3/O
                         net (fo=3, routed)           0.428    12.591    oleddisp/faceleft_reg_rep__0_20
    SLICE_X61Y8          LUT3 (Prop_lut3_I0_O)        0.124    12.715 r  oleddisp/oled_data[6]_i_1__18/O
                         net (fo=1, routed)           0.000    12.715    pixycont/studcont/draw_s2/st2r2/faceleft_reg_rep__0_1
    SLICE_X61Y8          FDRE                                         r  pixycont/studcont/draw_s2/st2r2/oled_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.517    14.858    pixycont/studcont/draw_s2/st2r2/clk_IBUF_BUFG
    SLICE_X61Y8          FDRE                                         r  pixycont/studcont/draw_s2/st2r2/oled_data_reg[6]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y8          FDRE (Setup_fdre_C_D)        0.031    15.114    pixycont/studcont/draw_s2/st2r2/oled_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.444ns  (required time - arrival time)
  Source:                 faceleft_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixycont/studcont/draw_s2/st2r2/oled_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.629ns  (logic 2.357ns (30.894%)  route 5.272ns (69.105%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X45Y10         FDRE                                         r  faceleft_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  faceleft_reg_rep__0/Q
                         net (fo=160, routed)         1.206     6.748    oleddisp/faceleft_reg_rep__0_3
    SLICE_X56Y11         LUT5 (Prop_lut5_I4_O)        0.124     6.872 r  oleddisp/oled_data[15]_i_23__8/O
                         net (fo=1, routed)           0.493     7.365    oleddisp/oled_data[15]_i_23__8_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     7.980 f  oleddisp/oled_data_reg[15]_i_10__0/O[3]
                         net (fo=4, routed)           1.062     9.043    pixycont/studcont/draw_s2/st2r2/sel0[7]
    SLICE_X59Y11         LUT4 (Prop_lut4_I0_O)        0.334     9.377 r  pixycont/studcont/draw_s2/st2r2/oled_data[10]_i_3__0/O
                         net (fo=3, routed)           0.637    10.014    pixycont/studcont/draw_s2/st2r2/oled_data[10]_i_3__0_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I2_O)        0.332    10.346 r  pixycont/studcont/draw_s2/st2r2/oled_data[13]_i_4/O
                         net (fo=1, routed)           0.433    10.779    pixycont/studcont/draw_s2/st2r2/oled_data[13]_i_4_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.903 r  pixycont/studcont/draw_s2/st2r2/oled_data[13]_i_2__0/O
                         net (fo=6, routed)           0.495    11.397    pixycont/studcont/draw_s2/st2r2/oled_data_reg[9]_0
    SLICE_X60Y8          LUT2 (Prop_lut2_I0_O)        0.124    11.521 r  pixycont/studcont/draw_s2/st2r2/oled_data[15]_i_4__1/O
                         net (fo=3, routed)           0.518    12.039    pixycont/studcont/draw_s2/st2r2/oled_data_reg[12]_0
    SLICE_X61Y8          LUT2 (Prop_lut2_I0_O)        0.124    12.163 r  pixycont/studcont/draw_s2/st2r2/oled_data[11]_i_2__3/O
                         net (fo=3, routed)           0.428    12.591    oleddisp/faceleft_reg_rep__0_20
    SLICE_X60Y7          LUT6 (Prop_lut6_I0_O)        0.124    12.715 r  oleddisp/oled_data[7]_i_1__0/O
                         net (fo=1, routed)           0.000    12.715    pixycont/studcont/draw_s2/st2r2/p_0_in_9[1]
    SLICE_X60Y7          FDRE                                         r  pixycont/studcont/draw_s2/st2r2/oled_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.517    14.858    pixycont/studcont/draw_s2/st2r2/clk_IBUF_BUFG
    SLICE_X60Y7          FDRE                                         r  pixycont/studcont/draw_s2/st2r2/oled_data_reg[7]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y7          FDRE (Setup_fdre_C_D)        0.077    15.160    pixycont/studcont/draw_s2/st2r2/oled_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                  2.444    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 faceleft_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixycont/studcont/draw_s1/st1r2/oled_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 0.828ns (11.348%)  route 6.468ns (88.652%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X45Y10         FDRE                                         r  faceleft_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  faceleft_reg_rep__0/Q
                         net (fo=160, routed)         2.534     8.076    pixycont/studcont/draw_s1/st1r3/faceleft_reg_rep__0_3
    SLICE_X60Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  pixycont/studcont/draw_s1/st1r3/oled_data[7]_i_2__9/O
                         net (fo=47, routed)          3.465    11.665    oleddisp/faceleft_reg_rep__0_4
    SLICE_X39Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.789 r  oleddisp/oled_data[12]_i_2__0/O
                         net (fo=2, routed)           0.469    12.258    oleddisp/oled_data[12]_i_2__0_n_0
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.124    12.382 r  oleddisp/oled_data[11]_i_1__0/O
                         net (fo=1, routed)           0.000    12.382    pixycont/studcont/draw_s1/st1r2/p_0_in_1[2]
    SLICE_X39Y10         FDRE                                         r  pixycont/studcont/draw_s1/st1r2/oled_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.443    14.784    pixycont/studcont/draw_s1/st1r2/clk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  pixycont/studcont/draw_s1/st1r2/oled_data_reg[11]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X39Y10         FDRE (Setup_fdre_C_D)        0.029    15.038    pixycont/studcont/draw_s1/st1r2/oled_data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -12.382    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 faceleft_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixycont/studcont/draw_s2/st2r1/oled_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.370ns  (logic 2.520ns (34.193%)  route 4.850ns (65.807%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X45Y10         FDRE                                         r  faceleft_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  faceleft_reg_rep__0/Q
                         net (fo=160, routed)         1.823     7.365    oleddisp/faceleft_reg_rep__0_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I0_O)        0.153     7.518 r  oleddisp/oled_data[15]_i_10__0/O
                         net (fo=2, routed)           0.708     8.226    oleddisp/oled_data[15]_i_10__0_n_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I0_O)        0.331     8.557 r  oleddisp/oled_data[15]_i_12__4/O
                         net (fo=1, routed)           0.000     8.557    oleddisp/oled_data[15]_i_12__4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.933 r  oleddisp/oled_data_reg[15]_i_4__3/CO[3]
                         net (fo=1, routed)           0.000     8.933    oleddisp/oled_data_reg[15]_i_4__3_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.256 f  oleddisp/oled_data_reg[15]_i_16__0/O[1]
                         net (fo=1, routed)           0.647     9.903    pixycont/studcont/draw_s2/st2r1/faceleft_reg_rep__0[1]
    SLICE_X57Y10         LUT4 (Prop_lut4_I0_O)        0.306    10.209 f  pixycont/studcont/draw_s2/st2r1/oled_data[15]_i_8__4/O
                         net (fo=1, routed)           0.154    10.364    oleddisp/faceleft_reg_rep__0_15
    SLICE_X57Y10         LUT5 (Prop_lut5_I3_O)        0.124    10.488 f  oleddisp/oled_data[15]_i_3/O
                         net (fo=7, routed)           0.835    11.323    oleddisp/oled_data[15]_i_3_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I2_O)        0.119    11.442 r  oleddisp/oled_data[10]_i_2__3/O
                         net (fo=2, routed)           0.682    12.124    oleddisp/oled_data[10]_i_2__3_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I0_O)        0.332    12.456 r  oleddisp/oled_data[10]_i_1__4/O
                         net (fo=1, routed)           0.000    12.456    pixycont/studcont/draw_s2/st2r1/faceleft_reg_rep__0_1[5]
    SLICE_X58Y6          FDRE                                         r  pixycont/studcont/draw_s2/st2r1/oled_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.518    14.859    pixycont/studcont/draw_s2/st2r1/clk_IBUF_BUFG
    SLICE_X58Y6          FDRE                                         r  pixycont/studcont/draw_s2/st2r1/oled_data_reg[10]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y6          FDRE (Setup_fdre_C_D)        0.029    15.113    pixycont/studcont/draw_s2/st2r1/oled_data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -12.456    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 faceleft_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixycont/studcont/draw_s2/st2r1/oled_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.398ns  (logic 2.548ns (34.442%)  route 4.850ns (65.558%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X45Y10         FDRE                                         r  faceleft_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  faceleft_reg_rep__0/Q
                         net (fo=160, routed)         1.823     7.365    oleddisp/faceleft_reg_rep__0_3
    SLICE_X56Y7          LUT3 (Prop_lut3_I0_O)        0.153     7.518 r  oleddisp/oled_data[15]_i_10__0/O
                         net (fo=2, routed)           0.708     8.226    oleddisp/oled_data[15]_i_10__0_n_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I0_O)        0.331     8.557 r  oleddisp/oled_data[15]_i_12__4/O
                         net (fo=1, routed)           0.000     8.557    oleddisp/oled_data[15]_i_12__4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.933 r  oleddisp/oled_data_reg[15]_i_4__3/CO[3]
                         net (fo=1, routed)           0.000     8.933    oleddisp/oled_data_reg[15]_i_4__3_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.256 f  oleddisp/oled_data_reg[15]_i_16__0/O[1]
                         net (fo=1, routed)           0.647     9.903    pixycont/studcont/draw_s2/st2r1/faceleft_reg_rep__0[1]
    SLICE_X57Y10         LUT4 (Prop_lut4_I0_O)        0.306    10.209 f  pixycont/studcont/draw_s2/st2r1/oled_data[15]_i_8__4/O
                         net (fo=1, routed)           0.154    10.364    oleddisp/faceleft_reg_rep__0_15
    SLICE_X57Y10         LUT5 (Prop_lut5_I3_O)        0.124    10.488 f  oleddisp/oled_data[15]_i_3/O
                         net (fo=7, routed)           0.835    11.323    oleddisp/oled_data[15]_i_3_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I2_O)        0.119    11.442 r  oleddisp/oled_data[10]_i_2__3/O
                         net (fo=2, routed)           0.682    12.124    oleddisp/oled_data[10]_i_2__3_n_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.360    12.484 r  oleddisp/oled_data[6]_i_1/O
                         net (fo=1, routed)           0.000    12.484    pixycont/studcont/draw_s2/st2r1/faceleft_reg_rep__0_1[2]
    SLICE_X58Y6          FDRE                                         r  pixycont/studcont/draw_s2/st2r1/oled_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.518    14.859    pixycont/studcont/draw_s2/st2r1/clk_IBUF_BUFG
    SLICE_X58Y6          FDRE                                         r  pixycont/studcont/draw_s2/st2r1/oled_data_reg[6]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y6          FDRE (Setup_fdre_C_D)        0.075    15.159    pixycont/studcont/draw_s2/st2r1/oled_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -12.484    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 faceleft_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixycont/studcont/draw_s1/st1r2/oled_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 0.822ns (11.275%)  route 6.468ns (88.725%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X45Y10         FDRE                                         r  faceleft_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  faceleft_reg_rep__0/Q
                         net (fo=160, routed)         2.534     8.076    pixycont/studcont/draw_s1/st1r3/faceleft_reg_rep__0_3
    SLICE_X60Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  pixycont/studcont/draw_s1/st1r3/oled_data[7]_i_2__9/O
                         net (fo=47, routed)          3.465    11.665    oleddisp/faceleft_reg_rep__0_4
    SLICE_X39Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.789 r  oleddisp/oled_data[12]_i_2__0/O
                         net (fo=2, routed)           0.469    12.258    oleddisp/oled_data[12]_i_2__0_n_0
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.118    12.376 r  oleddisp/oled_data[12]_i_1__0/O
                         net (fo=1, routed)           0.000    12.376    pixycont/studcont/draw_s1/st1r2/p_0_in_1[3]
    SLICE_X39Y10         FDRE                                         r  pixycont/studcont/draw_s1/st1r2/oled_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.443    14.784    pixycont/studcont/draw_s1/st1r2/clk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  pixycont/studcont/draw_s1/st1r2/oled_data_reg[12]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X39Y10         FDRE (Setup_fdre_C_D)        0.075    15.084    pixycont/studcont/draw_s1/st1r2/oled_data_reg[12]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -12.376    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 faceleft_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixycont/studcont/draw_s1/st1r3/oled_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.202ns  (logic 0.856ns (11.886%)  route 6.346ns (88.114%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X45Y10         FDRE                                         r  faceleft_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  faceleft_reg_rep__0/Q
                         net (fo=160, routed)         2.534     8.076    pixycont/studcont/draw_s1/st1r3/faceleft_reg_rep__0_3
    SLICE_X60Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  pixycont/studcont/draw_s1/st1r3/oled_data[7]_i_2__9/O
                         net (fo=47, routed)          3.138    11.338    oleddisp/faceleft_reg_rep__0_4
    SLICE_X36Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.462 r  oleddisp/oled_data[9]_i_2__1/O
                         net (fo=1, routed)           0.674    12.136    oleddisp/oled_data[9]_i_2__1_n_0
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.152    12.288 r  oleddisp/oled_data[9]_i_1__1/O
                         net (fo=1, routed)           0.000    12.288    pixycont/studcont/draw_s1/st1r3/oled_data1_5
    SLICE_X36Y11         FDRE                                         r  pixycont/studcont/draw_s1/st1r3/oled_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.442    14.783    pixycont/studcont/draw_s1/st1r3/clk_IBUF_BUFG
    SLICE_X36Y11         FDRE                                         r  pixycont/studcont/draw_s1/st1r3/oled_data_reg[9]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X36Y11         FDRE (Setup_fdre_C_D)        0.075    15.083    pixycont/studcont/draw_s1/st1r3/oled_data_reg[9]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -12.288    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 faceleft_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixycont/studcont/draw_s1/st1r2/oled_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 0.854ns (11.908%)  route 6.318ns (88.092%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X45Y10         FDRE                                         r  faceleft_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  faceleft_reg_rep__0/Q
                         net (fo=160, routed)         2.534     8.076    pixycont/studcont/draw_s1/st1r3/faceleft_reg_rep__0_3
    SLICE_X60Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  pixycont/studcont/draw_s1/st1r3/oled_data[7]_i_2__9/O
                         net (fo=47, routed)          3.132    11.332    oleddisp/faceleft_reg_rep__0_4
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.456 r  oleddisp/oled_data[15]_i_8__1/O
                         net (fo=2, routed)           0.652    12.108    oleddisp/oled_data[15]_i_8__1_n_0
    SLICE_X39Y12         LUT3 (Prop_lut3_I2_O)        0.150    12.258 r  oleddisp/oled_data[15]_i_2__0/O
                         net (fo=1, routed)           0.000    12.258    pixycont/studcont/draw_s1/st1r2/p_0_in_1[5]
    SLICE_X39Y12         FDRE                                         r  pixycont/studcont/draw_s1/st1r2/oled_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.441    14.782    pixycont/studcont/draw_s1/st1r2/clk_IBUF_BUFG
    SLICE_X39Y12         FDRE                                         r  pixycont/studcont/draw_s1/st1r2/oled_data_reg[15]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X39Y12         FDRE (Setup_fdre_C_D)        0.075    15.082    pixycont/studcont/draw_s1/st1r2/oled_data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -12.258    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 faceleft_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixycont/studcont/draw_s3/st3r2/oled_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.140ns  (logic 2.868ns (40.170%)  route 4.272ns (59.830%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X42Y10         FDRE                                         r  faceleft_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  faceleft_reg_rep/Q
                         net (fo=117, routed)         1.105     6.669    oleddisp/faceleft_reg_rep_1
    SLICE_X39Y3          LUT5 (Prop_lut5_I1_O)        0.295     6.964 r  oleddisp/oled_data[15]_i_18__10/O
                         net (fo=1, routed)           0.471     7.435    oleddisp/oled_data[15]_i_18__10_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.985 r  oleddisp/oled_data_reg[15]_i_12__1/CO[3]
                         net (fo=1, routed)           0.000     7.985    oleddisp/oled_data_reg[15]_i_12__1_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.239 r  oleddisp/oled_data_reg[15]_i_23__0/CO[0]
                         net (fo=2, routed)           0.445     8.683    oleddisp/oled_data_reg[15]_i_23__0_n_3
    SLICE_X36Y5          LUT6 (Prop_lut6_I0_O)        0.367     9.050 r  oleddisp/oled_data[15]_i_13__8/O
                         net (fo=1, routed)           0.484     9.534    oleddisp/oled_data[15]_i_13__8_n_0
    SLICE_X36Y5          LUT4 (Prop_lut4_I1_O)        0.118     9.652 r  oleddisp/oled_data[15]_i_5__6/O
                         net (fo=14, routed)          0.767    10.420    oleddisp/oled_data[15]_i_5__6_n_0
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.355    10.775 r  oleddisp/oled_data[7]_i_2__8/O
                         net (fo=2, routed)           0.509    11.284    oleddisp/oled_data[7]_i_2__8_n_0
    SLICE_X40Y3          LUT2 (Prop_lut2_I0_O)        0.327    11.611 r  oleddisp/oled_data[9]_i_2__4/O
                         net (fo=1, routed)           0.490    12.101    oleddisp/oled_data[9]_i_2__4_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I2_O)        0.124    12.225 r  oleddisp/oled_data[9]_i_1__8/O
                         net (fo=1, routed)           0.000    12.225    pixycont/studcont/draw_s3/st3r2/faceleft_reg_rep_0[5]
    SLICE_X40Y3          FDRE                                         r  pixycont/studcont/draw_s3/st3r2/oled_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.447    14.788    pixycont/studcont/draw_s3/st3r2/clk_IBUF_BUFG
    SLICE_X40Y3          FDRE                                         r  pixycont/studcont/draw_s3/st3r2/oled_data_reg[9]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X40Y3          FDRE (Setup_fdre_C_D)        0.031    15.058    pixycont/studcont/draw_s3/st3r2/oled_data_reg[9]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -12.225    
  -------------------------------------------------------------------
                         slack                                  2.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 clk6p25M/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25M/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.563     1.446    clk6p25M/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk6p25M/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk6p25M/count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.736    clk6p25M/count_reg[22]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clk6p25M/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    clk6p25M/count_reg[20]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.945 r  clk6p25M/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.945    clk6p25M/count_reg[24]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  clk6p25M/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.829     1.957    clk6p25M/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk6p25M/count_reg[24]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk6p25M/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 clk6p25M/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25M/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.563     1.446    clk6p25M/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk6p25M/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk6p25M/count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.736    clk6p25M/count_reg[22]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clk6p25M/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    clk6p25M/count_reg[20]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.958 r  clk6p25M/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.958    clk6p25M/count_reg[24]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  clk6p25M/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.829     1.957    clk6p25M/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk6p25M/count_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk6p25M/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 clk6p25M/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25M/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.563     1.446    clk6p25M/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk6p25M/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk6p25M/count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.736    clk6p25M/count_reg[22]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clk6p25M/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    clk6p25M/count_reg[20]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.981 r  clk6p25M/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.981    clk6p25M/count_reg[24]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  clk6p25M/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.829     1.957    clk6p25M/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk6p25M/count_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk6p25M/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 clk6p25M/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25M/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.563     1.446    clk6p25M/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk6p25M/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk6p25M/count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.736    clk6p25M/count_reg[22]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clk6p25M/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    clk6p25M/count_reg[20]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.983 r  clk6p25M/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.983    clk6p25M/count_reg[24]_i_1_n_4
    SLICE_X34Y50         FDRE                                         r  clk6p25M/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.829     1.957    clk6p25M/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clk6p25M/count_reg[27]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk6p25M/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 clk6p25M/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25M/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.563     1.446    clk6p25M/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk6p25M/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk6p25M/count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.736    clk6p25M/count_reg[22]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clk6p25M/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    clk6p25M/count_reg[20]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.932 r  clk6p25M/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.932    clk6p25M/count_reg[24]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.985 r  clk6p25M/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.985    clk6p25M/count_reg[28]_i_1_n_7
    SLICE_X34Y51         FDRE                                         r  clk6p25M/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.829     1.957    clk6p25M/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  clk6p25M/count_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    clk6p25M/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 clk6p25M/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25M/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.563     1.446    clk6p25M/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk6p25M/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk6p25M/count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.736    clk6p25M/count_reg[22]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clk6p25M/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    clk6p25M/count_reg[20]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.932 r  clk6p25M/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.932    clk6p25M/count_reg[24]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.998 r  clk6p25M/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.998    clk6p25M/count_reg[28]_i_1_n_5
    SLICE_X34Y51         FDRE                                         r  clk6p25M/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.829     1.957    clk6p25M/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  clk6p25M/count_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    clk6p25M/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 pixycont/studcont/draw_s4/st4r1/oled_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixycont/studcont/draw_s4/oled_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.456%)  route 0.127ns (40.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.562     1.445    pixycont/studcont/draw_s4/st4r1/clk_IBUF_BUFG
    SLICE_X29Y8          FDRE                                         r  pixycont/studcont/draw_s4/st4r1/oled_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  pixycont/studcont/draw_s4/st4r1/oled_data_reg[7]/Q
                         net (fo=2, routed)           0.127     1.713    pixycont/studcont/draw_s4/st4r1/r1_oled[7]
    SLICE_X30Y8          LUT5 (Prop_lut5_I0_O)        0.045     1.758 r  pixycont/studcont/draw_s4/st4r1/oled_data[7]_i_1__10/O
                         net (fo=1, routed)           0.000     1.758    pixycont/studcont/draw_s4/p_0_in[7]
    SLICE_X30Y8          FDRE                                         r  pixycont/studcont/draw_s4/oled_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.831     1.958    pixycont/studcont/draw_s4/clk_IBUF_BUFG
    SLICE_X30Y8          FDRE                                         r  pixycont/studcont/draw_s4/oled_data_reg[7]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X30Y8          FDRE (Hold_fdre_C_D)         0.120     1.600    pixycont/studcont/draw_s4/oled_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pixycont/studcont/draw_s3/st3j/oled_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixycont/studcont/draw_s3/oled_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.564     1.447    pixycont/studcont/draw_s3/st3j/clk_IBUF_BUFG
    SLICE_X44Y4          FDRE                                         r  pixycont/studcont/draw_s3/st3j/oled_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pixycont/studcont/draw_s3/st3j/oled_data_reg[7]/Q
                         net (fo=1, routed)           0.086     1.674    pixycont/studcont/draw_s3/st3r1/Q[3]
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.045     1.719 r  pixycont/studcont/draw_s3/st3r1/oled_data[7]_i_1__5/O
                         net (fo=1, routed)           0.000     1.719    pixycont/studcont/draw_s3/p_1_in[7]
    SLICE_X45Y4          FDRE                                         r  pixycont/studcont/draw_s3/oled_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.834     1.961    pixycont/studcont/draw_s3/clk_IBUF_BUFG
    SLICE_X45Y4          FDRE                                         r  pixycont/studcont/draw_s3/oled_data_reg[7]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X45Y4          FDRE (Hold_fdre_C_D)         0.091     1.551    pixycont/studcont/draw_s3/oled_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clk6p25M/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25M/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.563     1.446    clk6p25M/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk6p25M/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk6p25M/count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.736    clk6p25M/count_reg[22]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clk6p25M/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    clk6p25M/count_reg[20]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.932 r  clk6p25M/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.932    clk6p25M/count_reg[24]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.021 r  clk6p25M/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.021    clk6p25M/count_reg[28]_i_1_n_6
    SLICE_X34Y51         FDRE                                         r  clk6p25M/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.829     1.957    clk6p25M/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  clk6p25M/count_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    clk6p25M/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 clk6p25M/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25M/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.451ns (78.139%)  route 0.126ns (21.861%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.563     1.446    clk6p25M/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clk6p25M/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk6p25M/count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.736    clk6p25M/count_reg[22]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  clk6p25M/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.892    clk6p25M/count_reg[20]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.932 r  clk6p25M/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.932    clk6p25M/count_reg[24]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.023 r  clk6p25M/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.023    clk6p25M/count_reg[28]_i_1_n_4
    SLICE_X34Y51         FDRE                                         r  clk6p25M/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.829     1.957    clk6p25M/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  clk6p25M/count_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    clk6p25M/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   clk6p25M/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y20   pixycont/pixel_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y6    pixycont/studcont/draw_s3/oled_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y3    pixycont/studcont/draw_s3/oled_data_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y2    pixycont/studcont/draw_s3/oled_data_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y2    pixycont/studcont/draw_s3/oled_data_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y2    pixycont/studcont/draw_s3/oled_data_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y2    pixycont/studcont/draw_s3/oled_data_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y3    pixycont/studcont/draw_s3/oled_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y0    pixycont/studcont/draw_s2/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y2    pixycont/studcont/draw_s2/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y3    pixycont/studcont/draw_s2/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y3    pixycont/studcont/draw_s2/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y3    pixycont/studcont/draw_s2/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y1    pixycont/studcont/draw_s2/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y3    pixycont/studcont/draw_s2/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y3    pixycont/studcont/draw_s2/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y4    pixycont/studcont/draw_s2/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y3    pixycont/studcont/draw_s2/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y20   pixycont/pixel_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y2    pixycont/studcont/draw_s3/oled_data_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y2    pixycont/studcont/draw_s3/oled_data_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y2    pixycont/studcont/draw_s3/oled_data_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y2    pixycont/studcont/draw_s3/oled_data_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y2    pixycont/studcont/draw_s3/oled_data_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y22   pixycont/pixel_data_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y19   pixycont/pixel_data_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y13   pixycont/studcont/draw_s1/st1r3/oled_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y13   pixycont/studcont/draw_s1/st1r3/oled_data_reg[10]/C



