

================================================================
== Vitis HLS Report for 'aveImpl_double_15_80_1_2_16_Pipeline_loop_a2'
================================================================
* Date:           Wed May  8 02:27:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.767 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      171|      171|  0.570 us|  0.570 us|  171|  171|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_a2  |      169|      169|        12|          2|          1|    80|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      115|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      115|     -|
|Register             |        -|      -|      451|       64|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      451|      294|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln328_fu_137_p2    |         +|   0|  0|  38|          31|           1|
    |add_ln334_1_fu_158_p2  |         +|   0|  0|  18|          11|          11|
    |add_ln334_fu_147_p2    |         +|   0|  0|  18|          11|          11|
    |icmp_ln328_fu_131_p2   |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 115|          86|          57|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_3     |   9|          2|   31|         62|
    |grp_fu_115_p0            |  14|          3|   64|        192|
    |grp_fu_115_p1            |  14|          3|   64|        192|
    |input_r_address0         |  14|          3|   11|         33|
    |input_r_address1         |  14|          3|   11|         33|
    |j_fu_50                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 115|         25|  216|        583|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |icmp_ln328_reg_211                |   1|   0|    1|          0|
    |input_r_addr_3_reg_220            |  11|   0|   11|          0|
    |input_r_addr_reg_215              |  11|   0|   11|          0|
    |input_r_load_3_reg_230            |  64|   0|   64|          0|
    |input_r_load_reg_225              |  64|   0|   64|          0|
    |j_fu_50                           |  31|   0|   31|          0|
    |sub151_1_reg_250                  |  64|   0|   64|          0|
    |sub_reg_245                       |  64|   0|   64|          0|
    |input_r_addr_3_reg_220            |  64|  32|   11|          0|
    |input_r_addr_reg_215              |  64|  32|   11|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 451|  64|  345|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2|  return value|
|grp_fu_401_p_din0    |  out|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2|  return value|
|grp_fu_401_p_din1    |  out|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2|  return value|
|grp_fu_401_p_opcode  |  out|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2|  return value|
|grp_fu_401_p_dout0   |   in|   64|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2|  return value|
|grp_fu_401_p_ce      |  out|    1|  ap_ctrl_hs|  aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2|  return value|
|cols                 |   in|   32|     ap_none|                                                cols|        scalar|
|add_ln300            |   in|   11|     ap_none|                                           add_ln300|        scalar|
|input_r_address0     |  out|   11|   ap_memory|                                             input_r|         array|
|input_r_ce0          |  out|    1|   ap_memory|                                             input_r|         array|
|input_r_we0          |  out|    1|   ap_memory|                                             input_r|         array|
|input_r_d0           |  out|   64|   ap_memory|                                             input_r|         array|
|input_r_q0           |   in|   64|   ap_memory|                                             input_r|         array|
|input_r_address1     |  out|   11|   ap_memory|                                             input_r|         array|
|input_r_ce1          |  out|    1|   ap_memory|                                             input_r|         array|
|input_r_we1          |  out|    1|   ap_memory|                                             input_r|         array|
|input_r_d1           |  out|   64|   ap_memory|                                             input_r|         array|
|input_r_q1           |   in|   64|   ap_memory|                                             input_r|         array|
|add_ln300_1          |   in|   11|     ap_none|                                         add_ln300_1|        scalar|
|value_r              |   in|   64|     ap_none|                                             value_r|        scalar|
|cmp33_1              |   in|    1|     ap_none|                                             cmp33_1|        scalar|
|value_1              |   in|   64|     ap_none|                                             value_1|        scalar|
+---------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 2, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:328]   --->   Operation 15 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%value_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %value_1"   --->   Operation 17 'read' 'value_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cmp33_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp33_1"   --->   Operation 18 'read' 'cmp33_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%value_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %value_r"   --->   Operation 19 'read' 'value_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add_ln300_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln300_1"   --->   Operation 20 'read' 'add_ln300_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add_ln300_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln300"   --->   Operation 21 'read' 'add_ln300_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 22 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln328 = store i31 0, i31 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:328]   --->   Operation 23 'store' 'store_ln328' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_331_8"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_3 = load i31 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 25 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln328 = zext i31 %j_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:328]   --->   Operation 26 'zext' 'zext_ln328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.88ns)   --->   "%icmp_ln328 = icmp_slt  i32 %zext_ln328, i32 %cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:328]   --->   Operation 27 'icmp' 'icmp_ln328' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.87ns)   --->   "%add_ln328 = add i31 %j_3, i31 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:328]   --->   Operation 28 'add' 'add_ln328' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln328 = br i1 %icmp_ln328, void %for.inc164.loopexit.exitStub, void %VITIS_LOOP_331_8.split" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:328]   --->   Operation 29 'br' 'br_ln328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln334 = trunc i31 %j_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 30 'trunc' 'trunc_ln334' <Predicate = (icmp_ln328)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.73ns)   --->   "%add_ln334 = add i11 %add_ln300_read, i11 %trunc_ln334" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 31 'add' 'add_ln334' <Predicate = (icmp_ln328)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln334 = zext i11 %add_ln334" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 32 'zext' 'zext_ln334' <Predicate = (icmp_ln328)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i64 %input_r, i64 0, i64 %zext_ln334" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 33 'getelementptr' 'input_r_addr' <Predicate = (icmp_ln328)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.73ns)   --->   "%add_ln334_1 = add i11 %add_ln300_1_read, i11 %trunc_ln334" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 34 'add' 'add_ln334_1' <Predicate = (icmp_ln328)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln334_1 = zext i11 %add_ln334_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 35 'zext' 'zext_ln334_1' <Predicate = (icmp_ln328)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%input_r_addr_3 = getelementptr i64 %input_r, i64 0, i64 %zext_ln334_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 36 'getelementptr' 'input_r_addr_3' <Predicate = (icmp_ln328)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.64ns)   --->   "%input_r_load = load i11 %input_r_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 37 'load' 'input_r_load' <Predicate = (icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1200> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln334 = br i1 %cmp33_1_read, void %for.inc158, void %if.then140.1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 38 'br' 'br_ln334' <Predicate = (icmp_ln328)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.64ns)   --->   "%input_r_load_3 = load i11 %input_r_addr_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 39 'load' 'input_r_load_3' <Predicate = (icmp_ln328 & cmp33_1_read)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1200> <RAM>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln328 = store i31 %add_ln328, i31 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:328]   --->   Operation 40 'store' 'store_ln328' <Predicate = (icmp_ln328)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln328 = br void %VITIS_LOOP_331_8" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:328]   --->   Operation 41 'br' 'br_ln328' <Predicate = (icmp_ln328)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 42 [1/2] (1.64ns)   --->   "%input_r_load = load i11 %input_r_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 42 'load' 'input_r_load' <Predicate = (icmp_ln328)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1200> <RAM>
ST_2 : Operation 43 [1/2] (1.64ns)   --->   "%input_r_load_3 = load i11 %input_r_addr_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 43 'load' 'input_r_load_3' <Predicate = (icmp_ln328 & cmp33_1_read)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1200> <RAM>

State 3 <SV = 2> <Delay = 1.90>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln334 = bitcast i64 %input_r_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 44 'bitcast' 'bitcast_ln334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [8/8] (1.90ns)   --->   "%sub = dsub i64 %bitcast_ln334, i64 %value_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 45 'dsub' 'sub' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.90>
ST_4 : Operation 46 [7/8] (1.90ns)   --->   "%sub = dsub i64 %bitcast_ln334, i64 %value_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 46 'dsub' 'sub' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln334_2 = bitcast i64 %input_r_load_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 47 'bitcast' 'bitcast_ln334_2' <Predicate = (cmp33_1_read)> <Delay = 0.00>
ST_4 : Operation 48 [8/8] (1.90ns)   --->   "%sub151_1 = dsub i64 %bitcast_ln334_2, i64 %value_1_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 48 'dsub' 'sub151_1' <Predicate = (cmp33_1_read)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.90>
ST_5 : Operation 49 [6/8] (1.90ns)   --->   "%sub = dsub i64 %bitcast_ln334, i64 %value_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 49 'dsub' 'sub' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [7/8] (1.90ns)   --->   "%sub151_1 = dsub i64 %bitcast_ln334_2, i64 %value_1_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 50 'dsub' 'sub151_1' <Predicate = (cmp33_1_read)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.90>
ST_6 : Operation 51 [5/8] (1.90ns)   --->   "%sub = dsub i64 %bitcast_ln334, i64 %value_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 51 'dsub' 'sub' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [6/8] (1.90ns)   --->   "%sub151_1 = dsub i64 %bitcast_ln334_2, i64 %value_1_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 52 'dsub' 'sub151_1' <Predicate = (cmp33_1_read)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.90>
ST_7 : Operation 53 [4/8] (1.90ns)   --->   "%sub = dsub i64 %bitcast_ln334, i64 %value_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 53 'dsub' 'sub' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [5/8] (1.90ns)   --->   "%sub151_1 = dsub i64 %bitcast_ln334_2, i64 %value_1_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 54 'dsub' 'sub151_1' <Predicate = (cmp33_1_read)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.90>
ST_8 : Operation 55 [3/8] (1.90ns)   --->   "%sub = dsub i64 %bitcast_ln334, i64 %value_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 55 'dsub' 'sub' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [4/8] (1.90ns)   --->   "%sub151_1 = dsub i64 %bitcast_ln334_2, i64 %value_1_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 56 'dsub' 'sub151_1' <Predicate = (cmp33_1_read)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.90>
ST_9 : Operation 57 [2/8] (1.90ns)   --->   "%sub = dsub i64 %bitcast_ln334, i64 %value_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 57 'dsub' 'sub' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 58 [3/8] (1.90ns)   --->   "%sub151_1 = dsub i64 %bitcast_ln334_2, i64 %value_1_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 58 'dsub' 'sub151_1' <Predicate = (cmp33_1_read)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.90>
ST_10 : Operation 59 [1/8] (1.90ns)   --->   "%sub = dsub i64 %bitcast_ln334, i64 %value_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 59 'dsub' 'sub' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 60 [2/8] (1.90ns)   --->   "%sub151_1 = dsub i64 %bitcast_ln334_2, i64 %value_1_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 60 'dsub' 'sub151_1' <Predicate = (cmp33_1_read)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (!icmp_ln328)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.90>
ST_11 : Operation 61 [1/8] (1.90ns)   --->   "%sub151_1 = dsub i64 %bitcast_ln334_2, i64 %value_1_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 61 'dsub' 'sub151_1' <Predicate = (cmp33_1_read)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.64>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln329 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:329]   --->   Operation 62 'specpipeline' 'specpipeline_ln329' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln330 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:330]   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln330' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln328 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:328]   --->   Operation 64 'specloopname' 'specloopname_ln328' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln334_1 = bitcast i64 %sub" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 65 'bitcast' 'bitcast_ln334_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (1.64ns)   --->   "%store_ln334 = store i64 %bitcast_ln334_1, i11 %input_r_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 66 'store' 'store_ln334' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1200> <RAM>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln334_3 = bitcast i64 %sub151_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 67 'bitcast' 'bitcast_ln334_3' <Predicate = (cmp33_1_read)> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (1.64ns)   --->   "%store_ln334 = store i64 %bitcast_ln334_3, i11 %input_r_addr_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 68 'store' 'store_ln334' <Predicate = (cmp33_1_read)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1200> <RAM>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln334 = br void %for.inc158" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:334]   --->   Operation 69 'br' 'br_ln334' <Predicate = (cmp33_1_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln300]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ add_ln300_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ value_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp33_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ value_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 0100000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
value_1_read            (read             ) [ 0111111111110]
cmp33_1_read            (read             ) [ 0111111111111]
value_read              (read             ) [ 0111111111100]
add_ln300_1_read        (read             ) [ 0000000000000]
add_ln300_read          (read             ) [ 0000000000000]
cols_read               (read             ) [ 0000000000000]
store_ln328             (store            ) [ 0000000000000]
br_ln0                  (br               ) [ 0000000000000]
j_3                     (load             ) [ 0000000000000]
zext_ln328              (zext             ) [ 0000000000000]
icmp_ln328              (icmp             ) [ 0111111111100]
add_ln328               (add              ) [ 0000000000000]
br_ln328                (br               ) [ 0000000000000]
trunc_ln334             (trunc            ) [ 0000000000000]
add_ln334               (add              ) [ 0000000000000]
zext_ln334              (zext             ) [ 0000000000000]
input_r_addr            (getelementptr    ) [ 0111111111111]
add_ln334_1             (add              ) [ 0000000000000]
zext_ln334_1            (zext             ) [ 0000000000000]
input_r_addr_3          (getelementptr    ) [ 0111111111111]
br_ln334                (br               ) [ 0000000000000]
store_ln328             (store            ) [ 0000000000000]
br_ln328                (br               ) [ 0000000000000]
input_r_load            (load             ) [ 0101000000000]
input_r_load_3          (load             ) [ 0111100000000]
bitcast_ln334           (bitcast          ) [ 0110111111100]
bitcast_ln334_2         (bitcast          ) [ 0110011111110]
sub                     (dsub             ) [ 0110000000011]
sub151_1                (dsub             ) [ 0010000000001]
specpipeline_ln329      (specpipeline     ) [ 0000000000000]
speclooptripcount_ln330 (speclooptripcount) [ 0000000000000]
specloopname_ln328      (specloopname     ) [ 0000000000000]
bitcast_ln334_1         (bitcast          ) [ 0000000000000]
store_ln334             (store            ) [ 0000000000000]
bitcast_ln334_3         (bitcast          ) [ 0000000000000]
store_ln334             (store            ) [ 0000000000000]
br_ln334                (br               ) [ 0000000000000]
ret_ln0                 (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cols">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln300">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln300"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add_ln300_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln300_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="value_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cmp33_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp33_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="value_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="j_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="value_1_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="64" slack="0"/>
<pin id="57" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="value_1_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="cmp33_1_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp33_1_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="value_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="value_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="add_ln300_1_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="11" slack="0"/>
<pin id="74" dir="0" index="1" bw="11" slack="0"/>
<pin id="75" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln300_1_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="add_ln300_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="11" slack="0"/>
<pin id="80" dir="0" index="1" bw="11" slack="0"/>
<pin id="81" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln300_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="cols_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="input_r_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="11" slack="0"/>
<pin id="94" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="input_r_addr_3_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="64" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="11" slack="0"/>
<pin id="101" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_3/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="11" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="0"/>
<pin id="109" dir="0" index="4" bw="11" slack="0"/>
<pin id="110" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="111" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="64" slack="2"/>
<pin id="112" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="input_r_load/1 input_r_load_3/1 store_ln334/12 store_ln334/12 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="0"/>
<pin id="117" dir="0" index="1" bw="64" slack="2"/>
<pin id="118" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub/3 sub151_1/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln328_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="31" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln328/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="j_3_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="31" slack="0"/>
<pin id="126" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln328_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="31" slack="0"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln328/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln328_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln328/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln328_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="31" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln328/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="trunc_ln334_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="31" slack="0"/>
<pin id="145" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln334/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="add_ln334_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="11" slack="0"/>
<pin id="149" dir="0" index="1" bw="11" slack="0"/>
<pin id="150" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln334/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln334_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln334/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln334_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="11" slack="0"/>
<pin id="160" dir="0" index="1" bw="11" slack="0"/>
<pin id="161" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln334_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln334_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln334_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln328_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="31" slack="0"/>
<pin id="171" dir="0" index="1" bw="31" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln328/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="bitcast_ln334_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="1"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln334/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="bitcast_ln334_2_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="2"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln334_2/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="bitcast_ln334_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="2"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln334_1/12 "/>
</bind>
</comp>

<comp id="186" class="1004" name="bitcast_ln334_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="1"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln334_3/12 "/>
</bind>
</comp>

<comp id="190" class="1005" name="j_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="31" slack="0"/>
<pin id="192" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="197" class="1005" name="value_1_read_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="3"/>
<pin id="199" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="value_1_read "/>
</bind>
</comp>

<comp id="202" class="1005" name="cmp33_1_read_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp33_1_read "/>
</bind>
</comp>

<comp id="206" class="1005" name="value_read_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="2"/>
<pin id="208" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="value_read "/>
</bind>
</comp>

<comp id="211" class="1005" name="icmp_ln328_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln328 "/>
</bind>
</comp>

<comp id="215" class="1005" name="input_r_addr_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="11" slack="1"/>
<pin id="217" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

<comp id="220" class="1005" name="input_r_addr_3_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="1"/>
<pin id="222" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_3 "/>
</bind>
</comp>

<comp id="225" class="1005" name="input_r_load_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="1"/>
<pin id="227" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_r_load "/>
</bind>
</comp>

<comp id="230" class="1005" name="input_r_load_3_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="2"/>
<pin id="232" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="input_r_load_3 "/>
</bind>
</comp>

<comp id="235" class="1005" name="bitcast_ln334_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="1"/>
<pin id="237" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln334 "/>
</bind>
</comp>

<comp id="240" class="1005" name="bitcast_ln334_2_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="1"/>
<pin id="242" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln334_2 "/>
</bind>
</comp>

<comp id="245" class="1005" name="sub_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="2"/>
<pin id="247" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="250" class="1005" name="sub151_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="1"/>
<pin id="252" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub151_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="26" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="28" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="30" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="38" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="38" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="113"><net_src comp="90" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="114"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="124" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="84" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="124" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="124" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="78" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="143" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="147" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="162"><net_src comp="72" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="143" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="173"><net_src comp="137" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="174" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="181"><net_src comp="178" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="185"><net_src comp="182" pin="1"/><net_sink comp="104" pin=4"/></net>

<net id="189"><net_src comp="186" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="193"><net_src comp="50" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="196"><net_src comp="190" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="200"><net_src comp="54" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="205"><net_src comp="60" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="66" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="214"><net_src comp="131" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="90" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="223"><net_src comp="97" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="228"><net_src comp="104" pin="7"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="233"><net_src comp="104" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="238"><net_src comp="174" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="243"><net_src comp="178" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="248"><net_src comp="115" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="253"><net_src comp="115" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="186" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {12 }
 - Input state : 
	Port: aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 : cols | {1 }
	Port: aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 : add_ln300 | {1 }
	Port: aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 : input_r | {1 2 }
	Port: aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 : add_ln300_1 | {1 }
	Port: aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 : value_r | {1 }
	Port: aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 : cmp33_1 | {1 }
	Port: aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a2 : value_1 | {1 }
  - Chain level:
	State 1
		store_ln328 : 1
		j_3 : 1
		zext_ln328 : 2
		icmp_ln328 : 3
		add_ln328 : 2
		br_ln328 : 4
		trunc_ln334 : 2
		add_ln334 : 3
		zext_ln334 : 4
		input_r_addr : 5
		add_ln334_1 : 3
		zext_ln334_1 : 4
		input_r_addr_3 : 5
		input_r_load : 6
		input_r_load_3 : 6
		store_ln328 : 3
	State 2
	State 3
		sub : 1
	State 4
		sub151_1 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		store_ln334 : 1
		store_ln334 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   dadd   |          grp_fu_115         |    3    |   685   |   635   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln328_fu_137      |    0    |    0    |    38   |
|    add   |       add_ln334_fu_147      |    0    |    0    |    18   |
|          |      add_ln334_1_fu_158     |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln328_fu_131      |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |   value_1_read_read_fu_54   |    0    |    0    |    0    |
|          |   cmp33_1_read_read_fu_60   |    0    |    0    |    0    |
|   read   |    value_read_read_fu_66    |    0    |    0    |    0    |
|          | add_ln300_1_read_read_fu_72 |    0    |    0    |    0    |
|          |  add_ln300_read_read_fu_78  |    0    |    0    |    0    |
|          |     cols_read_read_fu_84    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln328_fu_127      |    0    |    0    |    0    |
|   zext   |      zext_ln334_fu_153      |    0    |    0    |    0    |
|          |     zext_ln334_1_fu_164     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln334_fu_143     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    3    |   685   |   748   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|bitcast_ln334_2_reg_240|   64   |
| bitcast_ln334_reg_235 |   64   |
|  cmp33_1_read_reg_202 |    1   |
|   icmp_ln328_reg_211  |    1   |
| input_r_addr_3_reg_220|   11   |
|  input_r_addr_reg_215 |   11   |
| input_r_load_3_reg_230|   64   |
|  input_r_load_reg_225 |   64   |
|       j_reg_190       |   31   |
|    sub151_1_reg_250   |   64   |
|      sub_reg_245      |   64   |
|  value_1_read_reg_197 |   64   |
|   value_read_reg_206  |   64   |
+-----------------------+--------+
|         Total         |   567  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_104 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_104 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_115    |  p0  |   4  |  64  |   256  ||    20   |
|     grp_fu_115    |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   406  || 1.61371 ||    47   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   685  |   748  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   47   |
|  Register |    -   |    -   |   567  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |  1252  |   795  |
+-----------+--------+--------+--------+--------+
