// Seed: 4026686091
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output tri0 id_4,
    input tri id_5,
    output tri id_6,
    input uwire id_7,
    input supply0 id_8,
    input supply1 id_9
);
  assign id_6 = id_9;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output wire id_2,
    input wire id_3,
    output wire id_4,
    output wire id_5,
    output tri0 id_6,
    output tri1 id_7
);
  assign id_4 = 1'b0 && 1;
  wand \id_9 = -1;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_0,
      id_4,
      id_0,
      id_5,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_8 = 0;
  logic id_10;
endmodule
