# TCC
The source files for my graduation project. The project is basically a synthesizable Genetic Algorithm written in SystemVerilog.
