{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1538966917495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538966917498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  7 21:48:37 2018 " "Processing started: Sun Oct  7 21:48:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538966917498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1538966917498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp2 -c mp2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp2 -c mp2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1538966917499 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1538966917814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_datapath " "Found entity 1: cpu_datapath" {  } { { "cpu_datapath.sv" "" { Text "/home/hxu52/ece411/mp2/cpu_datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_control " "Found entity 1: cpu_control" {  } { { "cpu_control.sv" "" { Text "/home/hxu52/ece411/mp2/cpu_control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "/home/hxu52/ece411/mp2/cpu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array.sv 1 1 " "Found 1 design units, including 1 entities, in source file array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array " "Found entity 1: array" {  } { { "array.sv" "" { Text "/home/hxu52/ece411/mp2/array.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918030 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mp2_tb.sv(44) " "Verilog HDL warning at mp2_tb.sv(44): extended using \"x\" or \"z\"" {  } { { "mp2_tb.sv" "" { Text "/home/hxu52/ece411/mp2/mp2_tb.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1538966918037 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mp2_tb.sv(45) " "Verilog HDL warning at mp2_tb.sv(45): extended using \"x\" or \"z\"" {  } { { "mp2_tb.sv" "" { Text "/home/hxu52/ece411/mp2/mp2_tb.sv" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1538966918037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp2_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp2_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp2_tb " "Found entity 1: mp2_tb" {  } { { "mp2_tb.sv" "" { Text "/home/hxu52/ece411/mp2/mp2_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file rv32i_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32i_types (SystemVerilog) " "Found design unit 1: rv32i_types (SystemVerilog)" {  } { { "rv32i_types.sv" "" { Text "/home/hxu52/ece411/mp2/rv32i_types.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "/home/hxu52/ece411/mp2/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/hxu52/ece411/mp2/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "pc_reg.sv" "" { Text "/home/hxu52/ece411/mp2/pc_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 1 1 " "Found 1 design units, including 1 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.sv" "" { Text "/home/hxu52/ece411/mp2/ir.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/hxu52/ece411/mp2/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "/home/hxu52/ece411/mp2/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "/home/hxu52/ece411/mp2/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4.sv 1 1 " "Found 1 design units, including 1 entities, in source file add4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "add4.sv" "" { Text "/home/hxu52/ece411/mp2/add4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file cmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "cmp.sv" "" { Text "/home/hxu52/ece411/mp2/cmp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.sv" "" { Text "/home/hxu52/ece411/mp2/mux8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldconcat.sv 1 1 " "Found 1 design units, including 1 entities, in source file ldconcat.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ldconcat " "Found entity 1: ldconcat" {  } { { "ldconcat.sv" "" { Text "/home/hxu52/ece411/mp2/ldconcat.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918120 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "physical_memory.sv(36) " "Verilog HDL information at physical_memory.sv(36): always construct contains both blocking and non-blocking assignments" {  } { { "physical_memory.sv" "" { Text "/home/hxu52/ece411/mp2/physical_memory.sv" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1538966918126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "physical_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file physical_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 physical_memory " "Found entity 1: physical_memory" {  } { { "physical_memory.sv" "" { Text "/home/hxu52/ece411/mp2/physical_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "cache.sv" "" { Text "/home/hxu52/ece411/mp2/cache.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_control " "Found entity 1: cache_control" {  } { { "cache_control.sv" "" { Text "/home/hxu52/ece411/mp2/cache_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_datapath " "Found entity 1: cache_datapath" {  } { { "cache_datapath.sv" "" { Text "/home/hxu52/ece411/mp2/cache_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp2 " "Found entity 1: mp2" {  } { { "mp2.sv" "" { Text "/home/hxu52/ece411/mp2/mp2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_address_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache_address_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_address_decoder " "Found entity 1: cache_address_decoder" {  } { { "cache_address_decoder.sv" "" { Text "/home/hxu52/ece411/mp2/cache_address_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tag_comparator " "Found entity 1: tag_comparator" {  } { { "tag_comparator.sv" "" { Text "/home/hxu52/ece411/mp2/tag_comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_load_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file tag_load_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tag_load_logic " "Found entity 1: tag_load_logic" {  } { { "tag_load_logic.sv" "" { Text "/home/hxu52/ece411/mp2/tag_load_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dirty_load_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file dirty_load_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dirty_load_logic " "Found entity 1: dirty_load_logic" {  } { { "dirty_load_logic.sv" "" { Text "/home/hxu52/ece411/mp2/dirty_load_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "valid_load_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file valid_load_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 valid_load_logic " "Found entity 1: valid_load_logic" {  } { { "valid_load_logic.sv" "" { Text "/home/hxu52/ece411/mp2/valid_load_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_load_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_load_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_load_logic " "Found entity 1: data_load_logic" {  } { { "data_load_logic.sv" "" { Text "/home/hxu52/ece411/mp2/data_load_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pmem_address_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file pmem_address_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pmem_address_logic " "Found entity 1: pmem_address_logic" {  } { { "pmem_address_logic.sv" "" { Text "/home/hxu52/ece411/mp2/pmem_address_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_logic " "Found entity 1: data_logic" {  } { { "data_logic.sv" "" { Text "/home/hxu52/ece411/mp2/data_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538966918204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538966918204 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mp2 " "Elaborating entity \"mp2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1538966918510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "mp2.sv" "cpu" { Text "/home/hxu52/ece411/mp2/mp2.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966918608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_control cpu:cpu\|cpu_control:control " "Elaborating entity \"cpu_control\" for hierarchy \"cpu:cpu\|cpu_control:control\"" {  } { { "cpu.sv" "control" { Text "/home/hxu52/ece411/mp2/cpu.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966918641 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu_control.sv(327) " "Verilog HDL Case Statement information at cpu_control.sv(327): all case item expressions in this case statement are onehot" {  } { { "cpu_control.sv" "" { Text "/home/hxu52/ece411/mp2/cpu_control.sv" 327 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1538966918647 "|mp2|cpu:cpu|cpu_control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_datapath cpu:cpu\|cpu_datapath:datapath " "Elaborating entity \"cpu_datapath\" for hierarchy \"cpu:cpu\|cpu_datapath:datapath\"" {  } { { "cpu.sv" "datapath" { Text "/home/hxu52/ece411/mp2/cpu.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966918677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:cpu\|cpu_datapath:datapath\|mux2:cmpmux " "Elaborating entity \"mux2\" for hierarchy \"cpu:cpu\|cpu_datapath:datapath\|mux2:cmpmux\"" {  } { { "cpu_datapath.sv" "cmpmux" { Text "/home/hxu52/ece411/mp2/cpu_datapath.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966918711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 cpu:cpu\|cpu_datapath:datapath\|mux4:pcmux " "Elaborating entity \"mux4\" for hierarchy \"cpu:cpu\|cpu_datapath:datapath\|mux4:pcmux\"" {  } { { "cpu_datapath.sv" "pcmux" { Text "/home/hxu52/ece411/mp2/cpu_datapath.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966918725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add4 cpu:cpu\|cpu_datapath:datapath\|add4:pc_add4 " "Elaborating entity \"add4\" for hierarchy \"cpu:cpu\|cpu_datapath:datapath\|add4:pc_add4\"" {  } { { "cpu_datapath.sv" "pc_add4" { Text "/home/hxu52/ece411/mp2/cpu_datapath.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966918741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_register cpu:cpu\|cpu_datapath:datapath\|pc_register:pc " "Elaborating entity \"pc_register\" for hierarchy \"cpu:cpu\|cpu_datapath:datapath\|pc_register:pc\"" {  } { { "cpu_datapath.sv" "pc" { Text "/home/hxu52/ece411/mp2/cpu_datapath.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966918756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:cpu\|cpu_datapath:datapath\|register:mar " "Elaborating entity \"register\" for hierarchy \"cpu:cpu\|cpu_datapath:datapath\|register:mar\"" {  } { { "cpu_datapath.sv" "mar" { Text "/home/hxu52/ece411/mp2/cpu_datapath.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966918774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ldconcat cpu:cpu\|cpu_datapath:datapath\|ldconcat:ldconcat " "Elaborating entity \"ldconcat\" for hierarchy \"cpu:cpu\|cpu_datapath:datapath\|ldconcat:ldconcat\"" {  } { { "cpu_datapath.sv" "ldconcat" { Text "/home/hxu52/ece411/mp2/cpu_datapath.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966918797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir cpu:cpu\|cpu_datapath:datapath\|ir:IR " "Elaborating entity \"ir\" for hierarchy \"cpu:cpu\|cpu_datapath:datapath\|ir:IR\"" {  } { { "cpu_datapath.sv" "IR" { Text "/home/hxu52/ece411/mp2/cpu_datapath.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966918815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 cpu:cpu\|cpu_datapath:datapath\|mux8:regfilemux " "Elaborating entity \"mux8\" for hierarchy \"cpu:cpu\|cpu_datapath:datapath\|mux8:regfilemux\"" {  } { { "cpu_datapath.sv" "regfilemux" { Text "/home/hxu52/ece411/mp2/cpu_datapath.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966918836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:cpu\|cpu_datapath:datapath\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"cpu:cpu\|cpu_datapath:datapath\|regfile:regfile\"" {  } { { "cpu_datapath.sv" "regfile" { Text "/home/hxu52/ece411/mp2/cpu_datapath.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966918857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu\|cpu_datapath:datapath\|alu:the_alu " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu\|cpu_datapath:datapath\|alu:the_alu\"" {  } { { "cpu_datapath.sv" "the_alu" { Text "/home/hxu52/ece411/mp2/cpu_datapath.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966918911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp cpu:cpu\|cpu_datapath:datapath\|cmp:the_cmp " "Elaborating entity \"cmp\" for hierarchy \"cpu:cpu\|cpu_datapath:datapath\|cmp:the_cmp\"" {  } { { "cpu_datapath.sv" "the_cmp" { Text "/home/hxu52/ece411/mp2/cpu_datapath.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966918932 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cmp.sv(15) " "Verilog HDL assignment warning at cmp.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "cmp.sv" "" { Text "/home/hxu52/ece411/mp2/cmp.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1538966918933 "|mp2|cpu:cpu|cpu_datapath:datapath|cmp:the_cmp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cmp.sv(16) " "Verilog HDL assignment warning at cmp.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "cmp.sv" "" { Text "/home/hxu52/ece411/mp2/cmp.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1538966918933 "|mp2|cpu:cpu|cpu_datapath:datapath|cmp:the_cmp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cmp.sv(19) " "Verilog HDL assignment warning at cmp.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "cmp.sv" "" { Text "/home/hxu52/ece411/mp2/cmp.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1538966918933 "|mp2|cpu:cpu|cpu_datapath:datapath|cmp:the_cmp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cmp.sv(20) " "Verilog HDL assignment warning at cmp.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "cmp.sv" "" { Text "/home/hxu52/ece411/mp2/cmp.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1538966918933 "|mp2|cpu:cpu|cpu_datapath:datapath|cmp:the_cmp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:cache " "Elaborating entity \"cache\" for hierarchy \"cache:cache\"" {  } { { "mp2.sv" "cache" { Text "/home/hxu52/ece411/mp2/mp2.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966918961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_datapath cache:cache\|cache_datapath:datapath " "Elaborating entity \"cache_datapath\" for hierarchy \"cache:cache\|cache_datapath:datapath\"" {  } { { "cache.sv" "datapath" { Text "/home/hxu52/ece411/mp2/cache.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966918989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_address_decoder cache:cache\|cache_datapath:datapath\|cache_address_decoder:cache_address_decoder " "Elaborating entity \"cache_address_decoder\" for hierarchy \"cache:cache\|cache_datapath:datapath\|cache_address_decoder:cache_address_decoder\"" {  } { { "cache_datapath.sv" "cache_address_decoder" { Text "/home/hxu52/ece411/mp2/cache_datapath.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966919046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pmem_address_logic cache:cache\|cache_datapath:datapath\|pmem_address_logic:pmem_address_logic " "Elaborating entity \"pmem_address_logic\" for hierarchy \"cache:cache\|cache_datapath:datapath\|pmem_address_logic:pmem_address_logic\"" {  } { { "cache_datapath.sv" "pmem_address_logic" { Text "/home/hxu52/ece411/mp2/cache_datapath.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966919059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array cache:cache\|cache_datapath:datapath\|array:tag_array0 " "Elaborating entity \"array\" for hierarchy \"cache:cache\|cache_datapath:datapath\|array:tag_array0\"" {  } { { "cache_datapath.sv" "tag_array0" { Text "/home/hxu52/ece411/mp2/cache_datapath.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966919076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array cache:cache\|cache_datapath:datapath\|array:lru_array " "Elaborating entity \"array\" for hierarchy \"cache:cache\|cache_datapath:datapath\|array:lru_array\"" {  } { { "cache_datapath.sv" "lru_array" { Text "/home/hxu52/ece411/mp2/cache_datapath.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966919099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array cache:cache\|cache_datapath:datapath\|array:data_array0 " "Elaborating entity \"array\" for hierarchy \"cache:cache\|cache_datapath:datapath\|array:data_array0\"" {  } { { "cache_datapath.sv" "data_array0" { Text "/home/hxu52/ece411/mp2/cache_datapath.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966919121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tag_comparator cache:cache\|cache_datapath:datapath\|tag_comparator:tag_comparator " "Elaborating entity \"tag_comparator\" for hierarchy \"cache:cache\|cache_datapath:datapath\|tag_comparator:tag_comparator\"" {  } { { "cache_datapath.sv" "tag_comparator" { Text "/home/hxu52/ece411/mp2/cache_datapath.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966919165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cache:cache\|cache_datapath:datapath\|mux2:dirtyout_mux " "Elaborating entity \"mux2\" for hierarchy \"cache:cache\|cache_datapath:datapath\|mux2:dirtyout_mux\"" {  } { { "cache_datapath.sv" "dirtyout_mux" { Text "/home/hxu52/ece411/mp2/cache_datapath.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966919180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cache:cache\|cache_datapath:datapath\|mux2:datain_mux " "Elaborating entity \"mux2\" for hierarchy \"cache:cache\|cache_datapath:datapath\|mux2:datain_mux\"" {  } { { "cache_datapath.sv" "datain_mux" { Text "/home/hxu52/ece411/mp2/cache_datapath.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966919196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tag_load_logic cache:cache\|cache_datapath:datapath\|tag_load_logic:tag_load_logic " "Elaborating entity \"tag_load_logic\" for hierarchy \"cache:cache\|cache_datapath:datapath\|tag_load_logic:tag_load_logic\"" {  } { { "cache_datapath.sv" "tag_load_logic" { Text "/home/hxu52/ece411/mp2/cache_datapath.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966919227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dirty_load_logic cache:cache\|cache_datapath:datapath\|dirty_load_logic:dirty_load_logic " "Elaborating entity \"dirty_load_logic\" for hierarchy \"cache:cache\|cache_datapath:datapath\|dirty_load_logic:dirty_load_logic\"" {  } { { "cache_datapath.sv" "dirty_load_logic" { Text "/home/hxu52/ece411/mp2/cache_datapath.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966919240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "valid_load_logic cache:cache\|cache_datapath:datapath\|valid_load_logic:valid_load_logic " "Elaborating entity \"valid_load_logic\" for hierarchy \"cache:cache\|cache_datapath:datapath\|valid_load_logic:valid_load_logic\"" {  } { { "cache_datapath.sv" "valid_load_logic" { Text "/home/hxu52/ece411/mp2/cache_datapath.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966919254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_load_logic cache:cache\|cache_datapath:datapath\|data_load_logic:data_load_logic " "Elaborating entity \"data_load_logic\" for hierarchy \"cache:cache\|cache_datapath:datapath\|data_load_logic:data_load_logic\"" {  } { { "cache_datapath.sv" "data_load_logic" { Text "/home/hxu52/ece411/mp2/cache_datapath.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966919270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_logic cache:cache\|cache_datapath:datapath\|data_logic:data_logic " "Elaborating entity \"data_logic\" for hierarchy \"cache:cache\|cache_datapath:datapath\|data_logic:data_logic\"" {  } { { "cache_datapath.sv" "data_logic" { Text "/home/hxu52/ece411/mp2/cache_datapath.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966919282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_control cache:cache\|cache_control:control " "Elaborating entity \"cache_control\" for hierarchy \"cache:cache\|cache_control:control\"" {  } { { "cache.sv" "control" { Text "/home/hxu52/ece411/mp2/cache.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538966919991 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "10 " "Found 10 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "cache:cache\|cache_datapath:datapath\|array:tag_array1\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:tag_array1\|data\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "array.sv" "data" { Text "/home/hxu52/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Quartus II" 0 -1 1538966921974 ""} { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "cache:cache\|cache_datapath:datapath\|array:tag_array0\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:tag_array0\|data\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "array.sv" "data" { Text "/home/hxu52/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Quartus II" 0 -1 1538966921974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:cache\|cache_datapath:datapath\|array:lru_array\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:lru_array\|data\" is uninferred due to inappropriate RAM size" {  } { { "array.sv" "data" { Text "/home/hxu52/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1538966921974 ""} { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "cache:cache\|cache_datapath:datapath\|array:data_array1\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:data_array1\|data\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "array.sv" "data" { Text "/home/hxu52/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Quartus II" 0 -1 1538966921974 ""} { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "cache:cache\|cache_datapath:datapath\|array:data_array0\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:data_array0\|data\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "array.sv" "data" { Text "/home/hxu52/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Quartus II" 0 -1 1538966921974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:cache\|cache_datapath:datapath\|array:valid_array1\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:valid_array1\|data\" is uninferred due to inappropriate RAM size" {  } { { "array.sv" "data" { Text "/home/hxu52/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1538966921974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:cache\|cache_datapath:datapath\|array:valid_array0\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:valid_array0\|data\" is uninferred due to inappropriate RAM size" {  } { { "array.sv" "data" { Text "/home/hxu52/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1538966921974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:cache\|cache_datapath:datapath\|array:dirty_array1\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:dirty_array1\|data\" is uninferred due to inappropriate RAM size" {  } { { "array.sv" "data" { Text "/home/hxu52/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1538966921974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:cache\|cache_datapath:datapath\|array:dirty_array0\|data " "RAM logic \"cache:cache\|cache_datapath:datapath\|array:dirty_array0\|data\" is uninferred due to inappropriate RAM size" {  } { { "array.sv" "data" { Text "/home/hxu52/ece411/mp2/array.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1538966921974 ""} { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "cpu:cpu\|cpu_datapath:datapath\|regfile:regfile\|data " "RAM logic \"cpu:cpu\|cpu_datapath:datapath\|regfile:regfile\|data\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "regfile.sv" "data" { Text "/home/hxu52/ece411/mp2/regfile.sv" 11 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Quartus II" 0 -1 1538966921974 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1538966921974 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1538966937491 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "63 " "63 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1538966939719 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hxu52/ece411/mp2/output_files/mp2.map.smsg " "Generated suppressed messages file /home/hxu52/ece411/mp2/output_files/mp2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1538966940041 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1538966941037 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538966941037 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10095 " "Implemented 10095 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "258 " "Implemented 258 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1538966942421 ""} { "Info" "ICUT_CUT_TM_OPINS" "290 " "Implemented 290 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1538966942421 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9547 " "Implemented 9547 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1538966942421 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1538966942421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538966942486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  7 21:49:02 2018 " "Processing ended: Sun Oct  7 21:49:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538966942486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538966942486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538966942486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538966942486 ""}
