3
avrora/sim/mcu/ATMegaFamily$MaskRegister.<init>(Lavrora/sim/AtmelInterpreter;[I)V
PTG:
Vars:
3
r2 1 -2 
r1 1 -3 
r0 1 -1 
Fields: 0
Accesses: 2
6 1 -1 
11 1 -1 
Functions: 1
1 1 -1 
Constructors: 1
1 -1

Summary: 3
1 -1 0 
avrora/sim/mcu/ATMegaFamily$MaskRegister.setEnabled(IZ)V
PTG:
Vars:
4
r0 1 -1 
$r2 1 1 
$r1 1 1 
$r3 1 10 
Fields: 2
-1 mapping 1
-1 interpreter 10
Accesses: 3
0 1 -1 
9 1 -1 
13 1 -1 
Functions: 1
20 1 10 
Constructors: 0

Summary: 1
-1 
avrora/sim/mcu/ATMegaFamily$MaskRegister.write(B)V
PTG:
Vars:
1
r0 1 -1 
Fields: 0
Accesses: 1
2 1 -1 
Functions: 2
16 0 
20 1 -1 
Constructors: 0

Summary: 1
-1 
