
---------- Begin Simulation Statistics ----------
simSeconds                                   0.058508                       # Number of seconds simulated (Second)
simTicks                                  58507900500                       # Number of ticks simulated (Tick)
finalTick                                 58507900500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    251.44                       # Real time elapsed on the host (Second)
hostTickRate                                232694531                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680480                       # Number of bytes of host memory used (Byte)
simInsts                                    135399590                       # Number of instructions simulated (Count)
simOps                                      145495731                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   538504                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     578658                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        117015803                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       154607833                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   196974                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      154262265                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 254679                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              9309075                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           7091475                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 160                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           115171419                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.339414                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.817123                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  58140856     50.48%     50.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  18033643     15.66%     66.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  12746912     11.07%     77.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  10616769      9.22%     86.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   7405020      6.43%     92.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   3472923      3.02%     95.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2416928      2.10%     97.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1308716      1.14%     99.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1029652      0.89%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             115171419                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  334902     11.23%     11.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                 194030      6.51%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      5      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     17.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1290639     43.29%     61.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1161937     38.97%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       131152      0.09%      0.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      91976237     59.62%     59.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1245672      0.81%     60.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        235186      0.15%     60.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      2100428      1.36%     62.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp        32768      0.02%     62.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     62.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult      2097152      1.36%     63.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     63.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     63.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc        62169      0.04%     63.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     63.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd        65578      0.04%     63.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     63.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       131142      0.09%     63.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp       131136      0.09%     63.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     63.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       127845      0.08%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     63.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     37689793     24.43%     88.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     18236007     11.82%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      154262265                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.318303                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2981514                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.019328                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                396771833                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               148049109                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       136673766                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 30160309                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                16146306                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        14532366                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   141997283                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    15115344                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         153525699                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      37494687                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    736566                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                              120191                       # Number of nop insts executed (Count)
system.cpu.numRefs                           55479887                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       20825453                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     17985200                       # Number of stores executed (Count)
system.cpu.numRate                           1.312008                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                           97840                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         1844384                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   135399590                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     145495731                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.864226                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.864226                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.157105                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.157105                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  174760598                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 105228861                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   12545789                       # number of vector regfile reads (Count)
system.cpu.vecRegfileWrites                  11197218                       # number of vector regfile writes (Count)
system.cpu.ccRegfileReads                    36224487                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   35913815                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 324327654                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  4443489                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       36072402                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      18982758                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     10741627                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      3852796                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                22193319                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          15401167                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            227389                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             10968736                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                10919883                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.995546                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1229015                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 25                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          249497                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             241424                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             8073                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          188                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         9327098                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          196814                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            214004                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    113881022                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.278573                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.514444                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        77467540     68.02%     68.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        12124824     10.65%     78.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         6084222      5.34%     84.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         2392614      2.10%     86.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1017854      0.89%     87.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          690398      0.61%     87.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         2635079      2.31%     89.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          947701      0.83%     90.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        10520790      9.24%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    113881022                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            135509076                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              145605217                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    51221304                       # Number of memory references committed (Count)
system.cpu.commit.loads                      34486100                       # Number of loads committed (Count)
system.cpu.commit.amos                          98358                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       98368                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   20173786                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions         14149424                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   127386869                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               1145433                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       131141      0.09%      0.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     88027675     60.46%     60.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      1245268      0.86%     61.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       234940      0.16%     61.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      2100428      1.44%     63.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp        32768      0.02%     63.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     63.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult      2097152      1.44%     64.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc        58980      0.04%     64.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd        65556      0.05%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       131098      0.09%     64.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp       131092      0.09%     64.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     64.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       127815      0.09%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     34486100     23.68%     88.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     16735204     11.49%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    145605217                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      10520790                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       37599466                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          37599466                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      37676420                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         37676420                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      2186201                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         2186201                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      2186208                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        2186208                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 126895198597                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 126895198597                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 126895198597                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 126895198597                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     39785667                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      39785667                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     39862628                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     39862628                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.054949                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.054949                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.054844                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.054844                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 58043.701653                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 58043.701653                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 58043.515803                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 58043.515803                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs     40157134                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       814556                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      49.299415                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        21191                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             21191                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        44789                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         44789                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        44789                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        44789                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      2141412                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      2141412                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      2141419                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2141419                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 123184447142                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 123184447142                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 123185051642                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 123185051642                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.053824                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.053824                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.053720                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.053720                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 57524.870105                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 57524.870105                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 57524.964354                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 57524.964354                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                2140398                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data           33                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           33                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            6                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            6                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       380500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       380500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           39                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           39                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.153846                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.153846                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 63416.666667                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 63416.666667                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data            3                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total            3                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            3                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            3                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       240500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       240500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.076923                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.076923                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data 80166.666667                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total 80166.666667                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     20986586                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        20986586                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      2162237                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       2162237                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 126011045000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 126011045000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     23148823                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     23148823                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.093406                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.093406                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 58278.091162                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 58278.091162                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        42115                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        42115                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      2120122                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      2120122                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 122435770500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 122435770500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.091587                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.091587                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 57749.398620                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 57749.398620                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data        76954                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total         76954                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data            7                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total            7                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data        76961                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total        76961                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.000091                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.000091                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data            7                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total            7                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data       604500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total       604500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.000091                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.000091                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 86357.142857                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 86357.142857                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data           10                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total           10                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data           10                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total           10                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data        98357                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total           98357                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            1                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             1                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data        66000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total        66000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data        98358                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total        98358                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.000010                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.000010                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        66000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        66000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrHits::cpu.data            1                       # number of SwapReq MSHR hits (Count)
system.cpu.dcache.SwapReq.mshrHits::total            1                       # number of SwapReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data            9                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total            9                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data        96998                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total        96998                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data            9                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total            9                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 10777.555556                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 10777.555556                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data            9                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total            9                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data        87998                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total        87998                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data  9777.555556                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total  9777.555556                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     16612880                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       16612880                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        23955                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        23955                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    884056599                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    884056599                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     16636835                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     16636835                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001440                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001440                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 36904.888291                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 36904.888291                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         2674                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         2674                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        21281                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        21281                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    748588644                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    748588644                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001279                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001279                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 35176.384756                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 35176.384756                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  58507900500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1017.993784                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             39916242                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2141422                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              18.640063                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              145000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1017.993784                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.994135                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.994135                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           63                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          124                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          643                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          180                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           82063492                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          82063492                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58507900500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 15789014                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              73315369                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  19269990                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               6501484                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 295562                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             10745572                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 13395                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              157855194                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 95018                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles           23313712                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      148567527                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    22193319                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           12390322                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      91548639                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  617894                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                    8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          113                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  20518909                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                103939                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          115171419                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.401955                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.684105                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 82354855     71.51%     71.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  6506488      5.65%     77.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  3633274      3.15%     80.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2153864      1.87%     82.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2431672      2.11%     84.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1963955      1.71%     86.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  2774371      2.41%     88.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1785700      1.55%     89.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 11567240     10.04%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            115171419                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.189661                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.269636                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       20411167                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          20411167                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      20411167                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         20411167                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       107742                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          107742                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       107742                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         107742                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   2494329997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   2494329997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   2494329997                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   2494329997                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     20518909                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      20518909                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     20518909                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     20518909                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.005251                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.005251                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.005251                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.005251                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 23150.953175                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 23150.953175                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 23150.953175                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 23150.953175                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs         1270                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           24                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      52.916667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       102078                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            102078                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         5164                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          5164                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         5164                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         5164                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       102578                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       102578                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       102578                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       102578                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   2308618998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   2308618998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   2308618998                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   2308618998                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.004999                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.004999                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.004999                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.004999                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 22505.985669                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 22505.985669                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 22505.985669                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 22505.985669                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                 102078                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     20411167                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        20411167                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       107742                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        107742                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   2494329997                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   2494329997                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     20518909                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     20518909                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.005251                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.005251                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 23150.953175                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 23150.953175                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         5164                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         5164                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       102578                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       102578                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   2308618998                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   2308618998                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.004999                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.004999                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 22505.985669                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 22505.985669                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  58507900500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           492.818153                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             20513744                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             102577                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             199.983856                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   492.818153                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.962535                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.962535                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          499                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           95                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          392                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.974609                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           41140395                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          41140395                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58507900500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    295562                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1983873                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  4737201                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              154924998                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                84780                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 36072402                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                18982758                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                196974                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     89677                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  4617497                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          81546                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          97723                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       138905                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               236628                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                151361861                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               151206132                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  95118259                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 142110780                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.292186                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.669325                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                    12283056                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 1586302                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                13301                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               81546                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2247554                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads              1919701                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  84636                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           34410300                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             10.745944                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            31.198676                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               31357263     91.13%     91.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               338870      0.98%     92.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               361754      1.05%     93.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                44417      0.13%     93.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                14775      0.04%     93.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               104837      0.30%     93.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                17320      0.05%     93.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                16287      0.05%     93.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                22071      0.06%     93.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1868      0.01%     93.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109            1484433      4.31%     98.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              28171      0.08%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              47536      0.14%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             383802      1.12%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              21313      0.06%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              40725      0.12%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              86719      0.25%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              11756      0.03%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               2510      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                274      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                461      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                925      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                588      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                105      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                141      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                529      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                840      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 66      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 80      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 76      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            19788      0.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1023                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             34410300                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  58507900500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  58507900500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  58507900500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  58507900500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  58507900500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 295562                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 18294705                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 7421316                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles        2341959                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  23194546                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              63623331                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              156555384                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 18832                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                2920170                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               59243373                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                1037058                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           161790542                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   264985517                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                178756053                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 13119761                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             151449032                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 10341510                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  157252                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 159                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  35317780                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        258291390                       # The number of ROB reads (Count)
system.cpu.rob.writes                       311157202                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                135399590                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  145495731                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    77                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples      8248.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1589.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   2124572.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.019405402250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          486                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          486                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             4338031                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               7745                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     2243975                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     123269                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   2243975                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   123269                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                 117814                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                115021                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.26                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.89                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               2243975                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               123269                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  568936                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  715384                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  530906                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  310910                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    222                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    226                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    413                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    440                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    509                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    500                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    495                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    493                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    494                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    493                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    530                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    495                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    493                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    490                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    488                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    487                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    489                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          486                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean    4374.798354                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    161.718175                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   6858.709863                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023          341     70.16%     70.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.21%     70.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.21%     70.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215           13      2.67%     73.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-10239            6      1.23%     74.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-11263            6      1.23%     75.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-12287            5      1.03%     76.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-13311            5      1.03%     77.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13312-14335            5      1.03%     78.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-15359            5      1.03%     79.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15360-16383            8      1.65%     81.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-17407           90     18.52%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           486                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          486                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.921811                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.892611                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.997966                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              261     53.70%     53.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                3      0.62%     54.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              221     45.47%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                1      0.21%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           486                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 7540096                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               143614400                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              7889216                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2454615509.57549715                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              134840182.82283092                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   58507890000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      24715.61                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       101696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    135972608                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       526336                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1738158.421869880520                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2324004225.719909191132                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 8995981.662339773029                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst       102578                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      2141397                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       123269                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     55775250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  55254174750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1471419804000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst       543.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     25802.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  11936657.26                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst      6564928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    137049408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      143614336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst      6564928                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      6564928                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      1356224                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      1356224                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst       102577                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      2141397                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         2243974                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        21191                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          21191                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      112205838                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2342408578                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2454614416                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    112205838                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     112205838                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     23180186                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         23180186                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     23180186                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     112205838                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2342408578                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2477794601                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              2126161                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                8224                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       132981                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       133037                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       133087                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       133046                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       133024                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       133182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       132744                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       132628                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       132430                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       132566                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       132811                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       133012                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       132966                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       132845                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       132914                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       132888                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          446                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          466                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          536                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          572                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          511                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          576                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          588                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          483                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          522                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          629                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          416                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          558                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          453                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          582                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          430                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          456                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             15444431250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           10630805000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        55309950000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 7264.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26014.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1922568                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               6830                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.42                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           83.05                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       204975                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   666.418363                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   509.164671                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   365.049030                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        19477      9.50%      9.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        19082      9.31%     18.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        17892      8.73%     27.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1180      0.58%     28.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        46395     22.63%     50.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1946      0.95%     51.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         2099      1.02%     52.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         2075      1.01%     53.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        94829     46.26%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       204975                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             136074304                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             526336                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2325.742384                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                8.995982                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   18.24                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               18.17                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.07                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               90.40                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  58507900500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       813617280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       432425070                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     7595017920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      21809160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 4618404960.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  20062696980                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   5572131360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   39116102730                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   668.561039                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  14309163000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1953640000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  42245097500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       649982760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       345455055                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     7585764480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      21120120                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 4618404960.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  19397537760                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   6132265440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   38750530575                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   662.312786                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  15726645750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1953640000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40827614750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  58507900500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             2222709                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         21191                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean        102078                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           2119207                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              21265                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             21265                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          102578                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2120132                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             25                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port       307233                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      6423217                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 6730450                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port     13097920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port    138405632                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                151503552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2244000                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000001                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.000944                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2243998    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        2      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2244000                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  58507900500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          5721069000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          513414000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        11117965750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        4486476                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2242477                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
