

================================================================
== Vitis HLS Report for 'fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1'
================================================================
* Date:           Thu May  9 14:31:14 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D4
* Solution:       comb_10 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.072 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_1  |       10|       10|         2|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    3120|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    94|       0|    1360|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     126|    -|
|Register         |        -|     -|    1083|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    94|    1083|    4606|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     3|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U25  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U26  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U27  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U28  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U29  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U30  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U31  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U32  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U33  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U34  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U35  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U36  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U37  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U38  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U39  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U40  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U41  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U42  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U43  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32s_6ns_32_1_1_U49    |mul_32s_6ns_32_1_1    |        0|   2|  0|  20|    0|
    |mul_32s_6ns_32_1_1_U50    |mul_32s_6ns_32_1_1    |        0|   2|  0|  20|    0|
    |mul_32s_6ns_32_1_1_U51    |mul_32s_6ns_32_1_1    |        0|   2|  0|  20|    0|
    |mul_32s_6ns_32_1_1_U52    |mul_32s_6ns_32_1_1    |        0|   2|  0|  20|    0|
    |mul_32s_7s_32_1_1_U44     |mul_32s_7s_32_1_1     |        0|   2|  0|  20|    0|
    |mul_32s_7s_32_1_1_U45     |mul_32s_7s_32_1_1     |        0|   2|  0|  20|    0|
    |mul_32s_7s_32_1_1_U46     |mul_32s_7s_32_1_1     |        0|   2|  0|  20|    0|
    |mul_32s_7s_32_1_1_U47     |mul_32s_7s_32_1_1     |        0|   2|  0|  20|    0|
    |mul_32s_7s_32_1_1_U48     |mul_32s_7s_32_1_1     |        0|   2|  0|  20|    0|
    |mux_10_4_32_1_1_U53       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U54       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U55       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U56       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U57       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U58       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U59       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U60       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U61       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U62       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U63       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_4_2_32_1_1_U69        |mux_4_2_32_1_1        |        0|   0|  0|  20|    0|
    |mux_5_3_32_1_1_U68        |mux_5_3_32_1_1        |        0|   0|  0|  26|    0|
    |mux_6_3_32_1_1_U67        |mux_6_3_32_1_1        |        0|   0|  0|  31|    0|
    |mux_7_3_32_1_1_U66        |mux_7_3_32_1_1        |        0|   0|  0|  37|    0|
    |mux_8_3_32_1_1_U65        |mux_8_3_32_1_1        |        0|   0|  0|  43|    0|
    |mux_9_4_32_1_1_U64        |mux_9_4_32_1_1        |        0|   0|  0|  49|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|  94|  0|1360|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_1064_p2        |         +|   0|  0|  12|           5|           2|
    |add_ln51_1_fu_713_p2       |         +|   0|  0|  12|           5|           2|
    |add_ln51_2_fu_812_p2       |         +|   0|  0|  12|           5|           3|
    |add_ln51_3_fu_911_p2       |         +|   0|  0|  12|           5|           3|
    |add_ln51_4_fu_1796_p2      |         +|   0|  0|  12|           5|           4|
    |add_ln51_fu_614_p2         |         +|   0|  0|  12|           5|           1|
    |add_ln52_1_fu_1420_p2      |         +|   0|  0|  12|           5|           3|
    |add_ln52_2_fu_1586_p2      |         +|   0|  0|  12|           5|           3|
    |add_ln52_3_fu_1731_p2      |         +|   0|  0|  12|           5|           4|
    |add_ln52_fu_1250_p2        |         +|   0|  0|  12|           5|           2|
    |add_ln54_10_fu_1580_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln54_11_fu_1656_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln54_12_fu_1662_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln54_13_fu_1719_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln54_14_fu_1725_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln54_15_fu_1784_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln54_16_fu_1790_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln54_17_fu_1860_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln54_18_fu_1866_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln54_1_fu_1238_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln54_2_fu_1244_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln54_3_fu_1324_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln54_4_fu_1330_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln54_5_fu_1408_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln54_6_fu_1414_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln54_7_fu_1492_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln54_8_fu_1498_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln54_9_fu_1574_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln54_fu_1159_p2        |         +|   0|  0|  71|          64|          64|
    |tmp_10_fu_1518_p6          |         -|   0|  0|  12|           4|           3|
    |tmp_11_fu_884_p11          |         -|   0|  0|  12|           3|           4|
    |tmp_13_fu_944_p11          |         -|   0|  0|  12|           4|           4|
    |tmp_14_fu_983_p11          |         -|   0|  0|  12|           4|           4|
    |tmp_15_fu_1037_p11         |         -|   0|  0|  12|           4|           4|
    |tmp_1_fu_1138_p11          |         -|   0|  0|  12|           4|           4|
    |tmp_2_fu_647_p11           |         -|   0|  0|  12|           2|           4|
    |tmp_3_fu_1178_p10          |         -|   0|  0|  12|           5|           4|
    |tmp_4_fu_686_p11           |         -|   0|  0|  12|           1|           4|
    |tmp_6_fu_746_p11           |         -|   0|  0|  12|           1|           4|
    |tmp_7_fu_1350_p8           |         -|   0|  0|  10|           3|           3|
    |tmp_9_fu_1441_p7           |         -|   0|  0|  10|           3|           3|
    |tmp_s_fu_845_p11           |         -|   0|  0|  12|           3|           4|
    |and_ln51_1_fu_725_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln51_2_fu_824_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln51_3_fu_923_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln51_4_fu_1016_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln51_fu_626_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln53_1_fu_1340_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln53_2_fu_1508_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln53_3_fu_1672_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln53_4_fu_1811_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln53_fu_1169_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln54_10_fu_1636_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln54_11_fu_1650_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln54_12_fu_1700_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln54_13_fu_1713_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln54_14_fu_1764_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln54_15_fu_1778_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln54_16_fu_1840_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln54_17_fu_1854_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln54_1_fu_1232_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln54_2_fu_1304_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln54_3_fu_1318_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln54_4_fu_1389_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln54_5_fu_1402_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln54_6_fu_1472_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln54_7_fu_1486_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln54_8_fu_1555_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln54_9_fu_1568_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln54_fu_1219_p2        |       and|   0|  0|  64|          64|          64|
    |icmp_ln51_1_fu_719_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln51_2_fu_818_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln51_3_fu_917_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln51_4_fu_1010_p2     |      icmp|   0|  0|  12|           5|           1|
    |icmp_ln51_fu_620_p2        |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln52_1_fu_1429_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln52_2_fu_1595_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln52_3_fu_1740_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln52_fu_1259_p2       |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln53_1_fu_773_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln53_2_fu_872_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln53_3_fu_971_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln53_4_fu_1805_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln53_fu_674_p2        |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln54_1_fu_1458_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln54_2_fu_1622_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln54_3_fu_1750_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln54_fu_1290_p2       |      icmp|   0|  0|  12|           5|           4|
    |mul_ln52_2_fu_478_p10      |    select|   0|  0|   6|           1|           6|
    |mul_ln52_4_fu_482_p10      |    select|   0|  0|   6|           1|           6|
    |mul_ln52_6_fu_486_p10      |    select|   0|  0|   6|           1|           6|
    |mul_ln52_8_fu_490_p10      |    select|   0|  0|   6|           1|           6|
    |mul_ln52_fu_474_p10        |    select|   0|  0|   6|           1|           6|
    |select_ln54_10_fu_1395_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln54_11_fu_1464_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln54_12_fu_1478_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln54_13_fu_1548_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln54_14_fu_1561_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln54_15_fu_1628_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln54_16_fu_1642_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln54_17_fu_1693_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln54_18_fu_1706_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln54_19_fu_1756_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln54_1_fu_1369_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln54_20_fu_1770_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln54_21_fu_1833_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln54_22_fu_1846_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln54_2_fu_1535_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln54_3_fu_1681_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln54_4_fu_1821_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln54_5_fu_1212_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln54_6_fu_1225_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln54_7_fu_1296_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln54_8_fu_1310_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln54_9_fu_1382_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln54_fu_1199_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |tmp_12_fu_1607_p5          |       xor|   0|  0|   2|           2|           2|
    |tmp_5_fu_1271_p9           |       xor|   0|  0|   3|           3|           2|
    |tmp_8_fu_785_p11           |       xor|   0|  0|   4|           4|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|3120|        2597|        2757|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add6531_fu_164           |   9|          2|   64|        128|
    |add65_132_fu_168         |   9|          2|   64|        128|
    |add65_233_fu_172         |   9|          2|   64|        128|
    |add65_334_fu_176         |   9|          2|   64|        128|
    |add65_435_fu_180         |   9|          2|   64|        128|
    |add65_536_fu_184         |   9|          2|   64|        128|
    |add65_637_fu_188         |   9|          2|   64|        128|
    |add65_738_fu_192         |   9|          2|   64|        128|
    |add65_839_fu_196         |   9|          2|   64|        128|
    |add65_940_fu_200         |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_1    |   9|          2|    5|         10|
    |i1_fu_204                |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 126|         28|  652|       1304|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add6531_fu_164           |  64|   0|   64|          0|
    |add65_132_fu_168         |  64|   0|   64|          0|
    |add65_233_fu_172         |  64|   0|   64|          0|
    |add65_334_fu_176         |  64|   0|   64|          0|
    |add65_435_fu_180         |  64|   0|   64|          0|
    |add65_536_fu_184         |  64|   0|   64|          0|
    |add65_637_fu_188         |  64|   0|   64|          0|
    |add65_738_fu_192         |  64|   0|   64|          0|
    |add65_839_fu_196         |  64|   0|   64|          0|
    |add65_940_fu_200         |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_reg_2158           |   1|   0|    1|          0|
    |i1_1_reg_2138            |   5|   0|    5|          0|
    |i1_fu_204                |   5|   0|    5|          0|
    |icmp_ln51_1_reg_2204     |   1|   0|    1|          0|
    |icmp_ln51_2_reg_2231     |   1|   0|    1|          0|
    |icmp_ln51_3_reg_2252     |   1|   0|    1|          0|
    |icmp_ln51_4_reg_2273     |   1|   0|    1|          0|
    |icmp_ln51_reg_2172       |   1|   0|    1|          0|
    |icmp_ln53_1_reg_2220     |   1|   0|    1|          0|
    |icmp_ln53_2_reg_2241     |   1|   0|    1|          0|
    |icmp_ln53_3_reg_2262     |   1|   0|    1|          0|
    |icmp_ln53_reg_2188       |   1|   0|    1|          0|
    |mul_ln52_1_reg_2199      |  32|   0|   32|          0|
    |mul_ln52_2_reg_2215      |  32|   0|   32|          0|
    |mul_ln52_3_reg_2226      |  32|   0|   32|          0|
    |mul_ln52_4_reg_2236      |  32|   0|   32|          0|
    |mul_ln52_5_reg_2247      |  32|   0|   32|          0|
    |mul_ln52_6_reg_2257      |  32|   0|   32|          0|
    |mul_ln52_7_reg_2268      |  32|   0|   32|          0|
    |mul_ln52_8_reg_2278      |  32|   0|   32|          0|
    |mul_ln52_reg_2183        |  32|   0|   32|          0|
    |tmp_2_reg_2177           |  32|   0|   32|          0|
    |tmp_4_reg_2194           |  32|   0|   32|          0|
    |tmp_6_reg_2209           |  32|   0|   32|          0|
    |tmp_reg_2167             |  32|   0|   32|          0|
    |trunc_ln39_reg_2152      |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1083|   0| 1083|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1|  return value|
|arg1_r_reload         |   in|   32|     ap_none|                                  arg1_r_reload|        scalar|
|arg1_r_1_reload       |   in|   32|     ap_none|                                arg1_r_1_reload|        scalar|
|arg1_r_2_reload       |   in|   32|     ap_none|                                arg1_r_2_reload|        scalar|
|arg1_r_3_reload       |   in|   32|     ap_none|                                arg1_r_3_reload|        scalar|
|arg1_r_4_reload       |   in|   32|     ap_none|                                arg1_r_4_reload|        scalar|
|arg1_r_5_reload       |   in|   32|     ap_none|                                arg1_r_5_reload|        scalar|
|arg1_r_6_reload       |   in|   32|     ap_none|                                arg1_r_6_reload|        scalar|
|arg1_r_7_reload       |   in|   32|     ap_none|                                arg1_r_7_reload|        scalar|
|arg1_r_8_reload       |   in|   32|     ap_none|                                arg1_r_8_reload|        scalar|
|arg1_r_9_reload       |   in|   32|     ap_none|                                arg1_r_9_reload|        scalar|
|arg2_r_reload         |   in|   32|     ap_none|                                  arg2_r_reload|        scalar|
|arg2_r_1_reload       |   in|   32|     ap_none|                                arg2_r_1_reload|        scalar|
|arg2_r_2_reload       |   in|   32|     ap_none|                                arg2_r_2_reload|        scalar|
|arg2_r_3_reload       |   in|   32|     ap_none|                                arg2_r_3_reload|        scalar|
|arg2_r_4_reload       |   in|   32|     ap_none|                                arg2_r_4_reload|        scalar|
|arg2_r_5_reload       |   in|   32|     ap_none|                                arg2_r_5_reload|        scalar|
|arg2_r_6_reload       |   in|   32|     ap_none|                                arg2_r_6_reload|        scalar|
|arg2_r_7_reload       |   in|   32|     ap_none|                                arg2_r_7_reload|        scalar|
|arg2_r_8_reload       |   in|   32|     ap_none|                                arg2_r_8_reload|        scalar|
|arg2_r_9_reload       |   in|   32|     ap_none|                                arg2_r_9_reload|        scalar|
|add65_940_out         |  out|   64|      ap_vld|                                  add65_940_out|       pointer|
|add65_940_out_ap_vld  |  out|    1|      ap_vld|                                  add65_940_out|       pointer|
|add65_839_out         |  out|   64|      ap_vld|                                  add65_839_out|       pointer|
|add65_839_out_ap_vld  |  out|    1|      ap_vld|                                  add65_839_out|       pointer|
|add65_738_out         |  out|   64|      ap_vld|                                  add65_738_out|       pointer|
|add65_738_out_ap_vld  |  out|    1|      ap_vld|                                  add65_738_out|       pointer|
|add65_637_out         |  out|   64|      ap_vld|                                  add65_637_out|       pointer|
|add65_637_out_ap_vld  |  out|    1|      ap_vld|                                  add65_637_out|       pointer|
|add65_536_out         |  out|   64|      ap_vld|                                  add65_536_out|       pointer|
|add65_536_out_ap_vld  |  out|    1|      ap_vld|                                  add65_536_out|       pointer|
|add65_435_out         |  out|   64|      ap_vld|                                  add65_435_out|       pointer|
|add65_435_out_ap_vld  |  out|    1|      ap_vld|                                  add65_435_out|       pointer|
|add65_334_out         |  out|   64|      ap_vld|                                  add65_334_out|       pointer|
|add65_334_out_ap_vld  |  out|    1|      ap_vld|                                  add65_334_out|       pointer|
|add65_233_out         |  out|   64|      ap_vld|                                  add65_233_out|       pointer|
|add65_233_out_ap_vld  |  out|    1|      ap_vld|                                  add65_233_out|       pointer|
|add65_132_out         |  out|   64|      ap_vld|                                  add65_132_out|       pointer|
|add65_132_out_ap_vld  |  out|    1|      ap_vld|                                  add65_132_out|       pointer|
|add6531_out           |  out|   64|      ap_vld|                                    add6531_out|       pointer|
|add6531_out_ap_vld    |  out|    1|      ap_vld|                                    add6531_out|       pointer|
+----------------------+-----+-----+------------+-----------------------------------------------+--------------+

