{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721386938921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721386938921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 19 20:02:18 2024 " "Processing started: Fri Jul 19 20:02:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721386938921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721386938921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721386938921 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721386939102 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721386939102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/STSource/synthesis/STSource.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/STSource/synthesis/STSource.v" { { "Info" "ISGN_ENTITY_NAME" "1 STSource " "Found entity 1: STSource" {  } { { "ips/STSource/synthesis/STSource.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/synthesis/STSource.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386945962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721386945962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/STSource/synthesis/submodules/verbosity_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file ips/STSource/synthesis/submodules/verbosity_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 verbosity_pkg (SystemVerilog) (STSource) " "Found design unit 1: verbosity_pkg (SystemVerilog) (STSource)" {  } { { "ips/STSource/synthesis/submodules/verbosity_pkg.sv" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/synthesis/submodules/verbosity_pkg.sv" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386945963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721386945963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/STSource/synthesis/submodules/avalon_utilities_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file ips/STSource/synthesis/submodules/avalon_utilities_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_utilities_pkg (SystemVerilog) (STSource) " "Found design unit 1: avalon_utilities_pkg (SystemVerilog) (STSource)" {  } { { "ips/STSource/synthesis/submodules/avalon_utilities_pkg.sv" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/synthesis/submodules/avalon_utilities_pkg.sv" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386945963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721386945963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/STSource/synthesis/submodules/altera_avalon_st_source_bfm.sv 1 1 " "Found 1 design units, including 1 entities, in source file ips/STSource/synthesis/submodules/altera_avalon_st_source_bfm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_source_bfm " "Found entity 1: altera_avalon_st_source_bfm" {  } { { "ips/STSource/synthesis/submodules/altera_avalon_st_source_bfm.sv" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/synthesis/submodules/altera_avalon_st_source_bfm.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386945964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721386945964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/neuron.v 2 2 " "Found 2 design units, including 2 entities, in source file /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/neuron.v" { { "Info" "ISGN_ENTITY_NAME" "1 NeuronCore " "Found entity 1: NeuronCore" {  } { { "../../VerilogHDLSources/NEURON/Sources/neuron.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/neuron.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386945965 ""} { "Info" "ISGN_ENTITY_NAME" "2 Neuron " "Found entity 2: Neuron" {  } { { "../../VerilogHDLSources/NEURON/Sources/neuron.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/neuron.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386945965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721386945965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OPS ops floating.v(8) " "Verilog HDL Declaration information at floating.v(8): object \"OPS\" differs only in case from object \"ops\" in the same scope" {  } { { "../../VerilogHDLSources/NEURON/Sources/floating.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/floating.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721386945966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/floating.v 5 5 " "Found 5 design units, including 5 entities, in source file /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/floating.v" { { "Info" "ISGN_ENTITY_NAME" "1 FLOATING_32BIT_ADD_SUB " "Found entity 1: FLOATING_32BIT_ADD_SUB" {  } { { "../../VerilogHDLSources/NEURON/Sources/floating.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/floating.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386945967 ""} { "Info" "ISGN_ENTITY_NAME" "2 FLOATING_32BIT_ADD " "Found entity 2: FLOATING_32BIT_ADD" {  } { { "../../VerilogHDLSources/NEURON/Sources/floating.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/floating.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386945967 ""} { "Info" "ISGN_ENTITY_NAME" "3 FLOATING_32BIT_SUB " "Found entity 3: FLOATING_32BIT_SUB" {  } { { "../../VerilogHDLSources/NEURON/Sources/floating.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/floating.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386945967 ""} { "Info" "ISGN_ENTITY_NAME" "4 FLOATING_32BIT_MUL " "Found entity 4: FLOATING_32BIT_MUL" {  } { { "../../VerilogHDLSources/NEURON/Sources/floating.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/floating.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386945967 ""} { "Info" "ISGN_ENTITY_NAME" "5 FLOATING_32BIT_DIV " "Found entity 5: FLOATING_32BIT_DIV" {  } { { "../../VerilogHDLSources/NEURON/Sources/floating.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/floating.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386945967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721386945967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CORES cores matrix.v(176) " "Verilog HDL Declaration information at matrix.v(176): object \"CORES\" differs only in case from object \"cores\" in the same scope" {  } { { "../../VerilogHDLSources/NEURON/Sources/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721386945968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CORES cores matrix.v(203) " "Verilog HDL Declaration information at matrix.v(203): object \"CORES\" differs only in case from object \"cores\" in the same scope" {  } { { "../../VerilogHDLSources/NEURON/Sources/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" 203 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721386945968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CORES cores matrix.v(230) " "Verilog HDL Declaration information at matrix.v(230): object \"CORES\" differs only in case from object \"cores\" in the same scope" {  } { { "../../VerilogHDLSources/NEURON/Sources/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" 230 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721386945968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CORES cores matrix.v(257) " "Verilog HDL Declaration information at matrix.v(257): object \"CORES\" differs only in case from object \"cores\" in the same scope" {  } { { "../../VerilogHDLSources/NEURON/Sources/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721386945968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v 9 9 " "Found 9 design units, including 9 entities, in source file /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 LATCH_MUL " "Found entity 1: LATCH_MUL" {  } { { "../../VerilogHDLSources/NEURON/Sources/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386945969 ""} { "Info" "ISGN_ENTITY_NAME" "2 SWITCH_ADD " "Found entity 2: SWITCH_ADD" {  } { { "../../VerilogHDLSources/NEURON/Sources/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386945969 ""} { "Info" "ISGN_ENTITY_NAME" "3 MatrixMulSingleCore " "Found entity 3: MatrixMulSingleCore" {  } { { "../../VerilogHDLSources/NEURON/Sources/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386945969 ""} { "Info" "ISGN_ENTITY_NAME" "4 MatrixMul2Cores " "Found entity 4: MatrixMul2Cores" {  } { { "../../VerilogHDLSources/NEURON/Sources/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386945969 ""} { "Info" "ISGN_ENTITY_NAME" "5 MatrixMul4Cores " "Found entity 5: MatrixMul4Cores" {  } { { "../../VerilogHDLSources/NEURON/Sources/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386945969 ""} { "Info" "ISGN_ENTITY_NAME" "6 MatrixMul8Cores " "Found entity 6: MatrixMul8Cores" {  } { { "../../VerilogHDLSources/NEURON/Sources/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386945969 ""} { "Info" "ISGN_ENTITY_NAME" "7 MatrixMul16Cores " "Found entity 7: MatrixMul16Cores" {  } { { "../../VerilogHDLSources/NEURON/Sources/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386945969 ""} { "Info" "ISGN_ENTITY_NAME" "8 MatrixMul32Cores " "Found entity 8: MatrixMul32Cores" {  } { { "../../VerilogHDLSources/NEURON/Sources/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386945969 ""} { "Info" "ISGN_ENTITY_NAME" "9 MatrixMulManyCores " "Found entity 9: MatrixMulManyCores" {  } { { "../../VerilogHDLSources/NEURON/Sources/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDLSources/NEURON/Sources/matrix.v" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386945969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721386945969 ""}
{ "Warning" "WSGN_SEARCH_FILE" "TOP.v 1 1 " "Using design file TOP.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/TOP.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721386946014 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1721386946014 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721386946015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STSource STSource:st " "Elaborating entity \"STSource\" for hierarchy \"STSource:st\"" {  } { { "TOP.v" "st" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/TOP.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721386946128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_source_bfm STSource:st\|altera_avalon_st_source_bfm:st_source_bfm_0 " "Elaborating entity \"altera_avalon_st_source_bfm\" for hierarchy \"STSource:st\|altera_avalon_st_source_bfm:st_source_bfm_0\"" {  } { { "ips/STSource/synthesis/STSource.v" "st_source_bfm_0" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/synthesis/STSource.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721386946131 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "src_data altera_avalon_st_source_bfm.sv(81) " "Output port \"src_data\" at altera_avalon_st_source_bfm.sv(81) has no driver" {  } { { "ips/STSource/synthesis/submodules/altera_avalon_st_source_bfm.sv" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/synthesis/submodules/altera_avalon_st_source_bfm.sv" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721386946132 "|TOP|STSource:st|altera_avalon_st_source_bfm:st_source_bfm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "src_channel\[0\] altera_avalon_st_source_bfm.sv(82) " "Output port \"src_channel\[0\]\" at altera_avalon_st_source_bfm.sv(82) has no driver" {  } { { "ips/STSource/synthesis/submodules/altera_avalon_st_source_bfm.sv" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/synthesis/submodules/altera_avalon_st_source_bfm.sv" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721386946132 "|TOP|STSource:st|altera_avalon_st_source_bfm:st_source_bfm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "src_valid\[0\] altera_avalon_st_source_bfm.sv(83) " "Output port \"src_valid\[0\]\" at altera_avalon_st_source_bfm.sv(83) has no driver" {  } { { "ips/STSource/synthesis/submodules/altera_avalon_st_source_bfm.sv" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/synthesis/submodules/altera_avalon_st_source_bfm.sv" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721386946132 "|TOP|STSource:st|altera_avalon_st_source_bfm:st_source_bfm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "src_startofpacket\[0\] altera_avalon_st_source_bfm.sv(84) " "Output port \"src_startofpacket\[0\]\" at altera_avalon_st_source_bfm.sv(84) has no driver" {  } { { "ips/STSource/synthesis/submodules/altera_avalon_st_source_bfm.sv" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/synthesis/submodules/altera_avalon_st_source_bfm.sv" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721386946132 "|TOP|STSource:st|altera_avalon_st_source_bfm:st_source_bfm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "src_endofpacket\[0\] altera_avalon_st_source_bfm.sv(85) " "Output port \"src_endofpacket\[0\]\" at altera_avalon_st_source_bfm.sv(85) has no driver" {  } { { "ips/STSource/synthesis/submodules/altera_avalon_st_source_bfm.sv" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/synthesis/submodules/altera_avalon_st_source_bfm.sv" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721386946132 "|TOP|STSource:st|altera_avalon_st_source_bfm:st_source_bfm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "src_error\[0\] altera_avalon_st_source_bfm.sv(86) " "Output port \"src_error\[0\]\" at altera_avalon_st_source_bfm.sv(86) has no driver" {  } { { "ips/STSource/synthesis/submodules/altera_avalon_st_source_bfm.sv" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/synthesis/submodules/altera_avalon_st_source_bfm.sv" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721386946132 "|TOP|STSource:st|altera_avalon_st_source_bfm:st_source_bfm_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "src_empty altera_avalon_st_source_bfm.sv(87) " "Output port \"src_empty\" at altera_avalon_st_source_bfm.sv(87) has no driver" {  } { { "ips/STSource/synthesis/submodules/altera_avalon_st_source_bfm.sv" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/synthesis/submodules/altera_avalon_st_source_bfm.sv" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721386946132 "|TOP|STSource:st|altera_avalon_st_source_bfm:st_source_bfm_0"}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_avalon_st_source_bfm " "Entity \"altera_avalon_st_source_bfm\" contains only dangling pins" {  } { { "ips/STSource/synthesis/STSource.v" "st_source_bfm_0" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/synthesis/STSource.v" 41 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1721386946133 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1721386946499 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/output_files/TOP.map.smsg " "Generated suppressed messages file /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/output_files/TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721386946531 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1721386946622 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721386946622 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK " "No output dependent on input pin \"CLOCK\"" {  } { { "TOP.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/TOP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721386946718 "|TOP|CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NRESET " "No output dependent on input pin \"NRESET\"" {  } { { "TOP.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/TOP.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721386946718 "|TOP|NRESET"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1721386946718 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721386946718 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721386946718 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721386946718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721386946725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 19 20:02:26 2024 " "Processing ended: Fri Jul 19 20:02:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721386946725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721386946725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721386946725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721386946725 ""}
