{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619240246348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619240246349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 23 23:57:26 2021 " "Processing started: Fri Apr 23 23:57:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619240246349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1619240246349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off labpractice -c labpractice --analyze_file=\"C:/Users/josep/Documents/Universidad/Semestre VI/Digitales 2/Laboratorio/practica2/practica2/addsub754_JJ.sv\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off labpractice -c labpractice --analyze_file=\"C:/Users/josep/Documents/Universidad/Semestre VI/Digitales 2/Laboratorio/practica2/practica2/addsub754_JJ.sv\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1619240246350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1619240246891 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1619240246891 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"b\";  expecting \";\" addsub754_jj.sv(11) " "Verilog HDL syntax error at addsub754_jj.sv(11) near text: \"b\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "addsub754_jj.sv" "" { Text "C:/Users/josep/Documents/Universidad/Semestre VI/Digitales 2/Laboratorio/practica2/practica2/addsub754_jj.sv" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1619240264210 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"b\";  expecting \";\" addsub754_jj.sv(12) " "Verilog HDL syntax error at addsub754_jj.sv(12) near text: \"b\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "addsub754_jj.sv" "" { Text "C:/Users/josep/Documents/Universidad/Semestre VI/Digitales 2/Laboratorio/practica2/practica2/addsub754_jj.sv" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1619240264210 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier addsub754_jj.sv(13) " "Verilog HDL syntax error at addsub754_jj.sv(13) near text: \"<=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "addsub754_jj.sv" "" { Text "C:/Users/josep/Documents/Universidad/Semestre VI/Digitales 2/Laboratorio/practica2/practica2/addsub754_jj.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1619240264210 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier addsub754_jj.sv(14) " "Verilog HDL syntax error at addsub754_jj.sv(14) near text: \"<=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "addsub754_jj.sv" "" { Text "C:/Users/josep/Documents/Universidad/Semestre VI/Digitales 2/Laboratorio/practica2/practica2/addsub754_jj.sv" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1619240264210 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"b\";  expecting \";\" addsub754_jj.sv(15) " "Verilog HDL syntax error at addsub754_jj.sv(15) near text: \"b\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "addsub754_jj.sv" "" { Text "C:/Users/josep/Documents/Universidad/Semestre VI/Digitales 2/Laboratorio/practica2/practica2/addsub754_jj.sv" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1619240264210 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"typedef\";  expecting \";\" addsub754_jj.sv(22) " "Verilog HDL syntax error at addsub754_jj.sv(22) near text: \"typedef\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "addsub754_jj.sv" "" { Text "C:/Users/josep/Documents/Universidad/Semestre VI/Digitales 2/Laboratorio/practica2/practica2/addsub754_jj.sv" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1619240264210 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" addsub754_jj.sv(22) " "Verilog HDL syntax error at addsub754_jj.sv(22) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "addsub754_jj.sv" "" { Text "C:/Users/josep/Documents/Universidad/Semestre VI/Digitales 2/Laboratorio/practica2/practica2/addsub754_jj.sv" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1619240264210 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"posedge\";  expecting an operand addsub754_jj.sv(42) " "Verilog HDL syntax error at addsub754_jj.sv(42) near text: \"posedge\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "addsub754_jj.sv" "" { Text "C:/Users/josep/Documents/Universidad/Semestre VI/Digitales 2/Laboratorio/practica2/practica2/addsub754_jj.sv" 42 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1619240264210 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 addsub754_jj.sv(50) " "Verilog HDL Expression warning at addsub754_jj.sv(50): truncated literal to match 2 bits" {  } { { "addsub754_jj.sv" "" { Text "C:/Users/josep/Documents/Universidad/Semestre VI/Digitales 2/Laboratorio/practica2/practica2/addsub754_jj.sv" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1619240264211 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"and\";  expecting \")\" addsub754_jj.sv(56) " "Verilog HDL syntax error at addsub754_jj.sv(56) near text: \"and\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "addsub754_jj.sv" "" { Text "C:/Users/josep/Documents/Universidad/Semestre VI/Digitales 2/Laboratorio/practica2/practica2/addsub754_jj.sv" 56 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1619240264211 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"and\";  expecting \")\" addsub754_jj.sv(58) " "Verilog HDL syntax error at addsub754_jj.sv(58) near text: \"and\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "addsub754_jj.sv" "" { Text "C:/Users/josep/Documents/Universidad/Semestre VI/Digitales 2/Laboratorio/practica2/practica2/addsub754_jj.sv" 58 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1619240264211 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \";\" addsub754_jj.sv(81) " "Verilog HDL syntax error at addsub754_jj.sv(81) near text: \"end\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "addsub754_jj.sv" "" { Text "C:/Users/josep/Documents/Universidad/Semestre VI/Digitales 2/Laboratorio/practica2/practica2/addsub754_jj.sv" 81 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1619240264211 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"or\";  expecting \")\" addsub754_jj.sv(83) " "Verilog HDL syntax error at addsub754_jj.sv(83) near text: \"or\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "addsub754_jj.sv" "" { Text "C:/Users/josep/Documents/Universidad/Semestre VI/Digitales 2/Laboratorio/practica2/practica2/addsub754_jj.sv" 83 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1619240264211 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"ready\";  expecting \";\" addsub754_jj.sv(96) " "Verilog HDL syntax error at addsub754_jj.sv(96) near text: \"ready\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "addsub754_jj.sv" "" { Text "C:/Users/josep/Documents/Universidad/Semestre VI/Digitales 2/Laboratorio/practica2/practica2/addsub754_jj.sv" 96 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1619240264211 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" addsub754_jj.sv(111) " "Verilog HDL syntax error at addsub754_jj.sv(111) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "addsub754_jj.sv" "" { Text "C:/Users/josep/Documents/Universidad/Semestre VI/Digitales 2/Laboratorio/practica2/practica2/addsub754_jj.sv" 111 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1619240264211 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"or\";  expecting \")\" addsub754_jj.sv(111) " "Verilog HDL syntax error at addsub754_jj.sv(111) near text: \"or\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "addsub754_jj.sv" "" { Text "C:/Users/josep/Documents/Universidad/Semestre VI/Digitales 2/Laboratorio/practica2/practica2/addsub754_jj.sv" 111 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1619240264211 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" addsub754_jj.sv(128) " "Verilog HDL syntax error at addsub754_jj.sv(128) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "addsub754_jj.sv" "" { Text "C:/Users/josep/Documents/Universidad/Semestre VI/Digitales 2/Laboratorio/practica2/practica2/addsub754_jj.sv" 128 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1619240264211 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" addsub754_jj.sv(142) " "Verilog HDL syntax error at addsub754_jj.sv(142) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "addsub754_jj.sv" "" { Text "C:/Users/josep/Documents/Universidad/Semestre VI/Digitales 2/Laboratorio/practica2/practica2/addsub754_jj.sv" 142 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1619240264211 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"and\";  expecting \")\" addsub754_jj.sv(152) " "Verilog HDL syntax error at addsub754_jj.sv(152) near text: \"and\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "addsub754_jj.sv" "" { Text "C:/Users/josep/Documents/Universidad/Semestre VI/Digitales 2/Laboratorio/practica2/practica2/addsub754_jj.sv" 152 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1619240264211 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"and\";  expecting \")\" addsub754_jj.sv(154) " "Verilog HDL syntax error at addsub754_jj.sv(154) near text: \"and\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "addsub754_jj.sv" "" { Text "C:/Users/josep/Documents/Universidad/Semestre VI/Digitales 2/Laboratorio/practica2/practica2/addsub754_jj.sv" 154 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1619240264211 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 19 s 2 s Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 19 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619240264215 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 23 23:57:44 2021 " "Processing ended: Fri Apr 23 23:57:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619240264215 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619240264215 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619240264215 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1619240264215 ""}
