Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Apr 20 17:09:06 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at top.v(36): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 36
Warning (10229): Verilog HDL Expression warning at top.v(37): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 37
Warning (10229): Verilog HDL Expression warning at top.v(38): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 38
Warning (10229): Verilog HDL Expression warning at top.v(39): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 39
Warning (10229): Verilog HDL Expression warning at top.v(40): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 40
Warning (10229): Verilog HDL Expression warning at top.v(79): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 79
Warning (10229): Verilog HDL Expression warning at top.v(123): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 123
Warning (10229): Verilog HDL Expression warning at top.v(167): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 167
Warning (10229): Verilog HDL Expression warning at top.v(211): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 211
Warning (10229): Verilog HDL Expression warning at top.v(255): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 255
Warning (10229): Verilog HDL Expression warning at top.v(299): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 299
Warning (10229): Verilog HDL Expression warning at top.v(343): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 343
Warning (10229): Verilog HDL Expression warning at top.v(387): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 387
Warning (10229): Verilog HDL Expression warning at top.v(431): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 431
Warning (10229): Verilog HDL Expression warning at top.v(475): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 475
Warning (10259): Verilog HDL error at top.v(577): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 577
Warning (10229): Verilog HDL Expression warning at top.v(615): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 615
Warning (10259): Verilog HDL error at top.v(619): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 619
Warning (10259): Verilog HDL error at top.v(620): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 620
Warning (10259): Verilog HDL error at top.v(632): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 632
Warning (10259): Verilog HDL error at top.v(633): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 633
Warning (10259): Verilog HDL error at top.v(635): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 635
Warning (10229): Verilog HDL Expression warning at top.v(672): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 672
Warning (10259): Verilog HDL error at top.v(676): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 676
Warning (10259): Verilog HDL error at top.v(677): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 677
Warning (10259): Verilog HDL error at top.v(688): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 688
Warning (10259): Verilog HDL error at top.v(689): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 689
Warning (10259): Verilog HDL error at top.v(691): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 691
Warning (10259): Verilog HDL error at top.v(692): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 692
Warning (10259): Verilog HDL error at top.v(693): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 693
Warning (10229): Verilog HDL Expression warning at top.v(729): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 729
Warning (10259): Verilog HDL error at top.v(733): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 733
Warning (10259): Verilog HDL error at top.v(734): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 734
Warning (10259): Verilog HDL error at top.v(748): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 748
Warning (10259): Verilog HDL error at top.v(749): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 749
Warning (10229): Verilog HDL Expression warning at top.v(786): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 786
Warning (10259): Verilog HDL error at top.v(790): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 790
Warning (10259): Verilog HDL error at top.v(791): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 791
Warning (10259): Verilog HDL error at top.v(802): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 802
Warning (10259): Verilog HDL error at top.v(803): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 803
Warning (10229): Verilog HDL Expression warning at top.v(843): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 843
Warning (10259): Verilog HDL error at top.v(847): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 847
Warning (10259): Verilog HDL error at top.v(848): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 848
Warning (10259): Verilog HDL error at top.v(859): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 859
Warning (10259): Verilog HDL error at top.v(860): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 860
Warning (10259): Verilog HDL error at top.v(861): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 861
Warning (10259): Verilog HDL error at top.v(863): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 863
Warning (10229): Verilog HDL Expression warning at top.v(900): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 900
Warning (10259): Verilog HDL error at top.v(904): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 904
Warning (10259): Verilog HDL error at top.v(905): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 905
Warning (10259): Verilog HDL error at top.v(916): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 916
Warning (10259): Verilog HDL error at top.v(917): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 917
Warning (10259): Verilog HDL error at top.v(918): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 918
Warning (10259): Verilog HDL error at top.v(920): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 920
Warning (10229): Verilog HDL Expression warning at top.v(957): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 957
Warning (10259): Verilog HDL error at top.v(961): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 961
Warning (10259): Verilog HDL error at top.v(962): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 962
Warning (10259): Verilog HDL error at top.v(973): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 973
Warning (10259): Verilog HDL error at top.v(976): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 976
Warning (10229): Verilog HDL Expression warning at top.v(1014): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1014
Warning (10259): Verilog HDL error at top.v(1018): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1018
Warning (10259): Verilog HDL error at top.v(1019): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1019
Warning (10259): Verilog HDL error at top.v(1031): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1031
Warning (10259): Verilog HDL error at top.v(1032): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1032
Warning (10259): Verilog HDL error at top.v(1034): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1034
Warning (10259): Verilog HDL error at top.v(1035): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1035
Warning (10229): Verilog HDL Expression warning at top.v(1071): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1071
Warning (10259): Verilog HDL error at top.v(1075): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1075
Warning (10259): Verilog HDL error at top.v(1076): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1076
Warning (10259): Verilog HDL error at top.v(1087): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1087
Warning (10229): Verilog HDL Expression warning at top.v(1128): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1128
Warning (10259): Verilog HDL error at top.v(1132): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1132
Warning (10259): Verilog HDL error at top.v(1133): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1133
Warning (10229): Verilog HDL Expression warning at top.v(1185): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1185
Warning (10229): Verilog HDL Expression warning at top.v(1186): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1186
Warning (10229): Verilog HDL Expression warning at top.v(1187): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1187
Warning (10229): Verilog HDL Expression warning at top.v(1188): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1188
Warning (10229): Verilog HDL Expression warning at top.v(1189): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1189
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/cactus/proj/migen-playground/build/top.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(518): truncated value with size 16 to match size of target (10) File: /home/cactus/proj/migen-playground/build/top.v Line: 518
Warning (10230): Verilog HDL assignment warning at top.v(580): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 580
Warning (10230): Verilog HDL assignment warning at top.v(609): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 609
Warning (10230): Verilog HDL assignment warning at top.v(637): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 637
Warning (10230): Verilog HDL assignment warning at top.v(666): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 666
Warning (10230): Verilog HDL assignment warning at top.v(694): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 694
Warning (10230): Verilog HDL assignment warning at top.v(723): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 723
Warning (10230): Verilog HDL assignment warning at top.v(748): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 748
Warning (10230): Verilog HDL assignment warning at top.v(751): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 751
Warning (10230): Verilog HDL assignment warning at top.v(780): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 780
Warning (10230): Verilog HDL assignment warning at top.v(808): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 808
Warning (10230): Verilog HDL assignment warning at top.v(837): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 837
Warning (10230): Verilog HDL assignment warning at top.v(859): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 859
Warning (10230): Verilog HDL assignment warning at top.v(865): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 865
Warning (10230): Verilog HDL assignment warning at top.v(894): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 894
Warning (10230): Verilog HDL assignment warning at top.v(922): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 922
Warning (10230): Verilog HDL assignment warning at top.v(951): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 951
Warning (10230): Verilog HDL assignment warning at top.v(979): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 979
Warning (10230): Verilog HDL assignment warning at top.v(1008): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1008
Warning (10230): Verilog HDL assignment warning at top.v(1036): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1036
Warning (10230): Verilog HDL assignment warning at top.v(1065): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1065
Warning (10230): Verilog HDL assignment warning at top.v(1093): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1093
Warning (10230): Verilog HDL assignment warning at top.v(1122): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1122
Warning (10230): Verilog HDL assignment warning at top.v(1203): truncated value with size 5 to match size of target (4) File: /home/cactus/proj/migen-playground/build/top.v Line: 1203
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 56 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "seven_seg[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg_1[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_2[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_3[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_4[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_5[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "key" File: /home/cactus/proj/migen-playground/build/top.v Line: 19
    Warning (15610): No output dependent on input pin "key_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 20
    Warning (15610): No output dependent on input pin "key_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 21
    Warning (15610): No output dependent on input pin "key_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 22
    Warning (15610): No output dependent on input pin "sw" File: /home/cactus/proj/migen-playground/build/top.v Line: 23
    Warning (15610): No output dependent on input pin "sw_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 24
    Warning (15610): No output dependent on input pin "sw_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 25
    Warning (15610): No output dependent on input pin "sw_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 26
    Warning (15610): No output dependent on input pin "sw_4" File: /home/cactus/proj/migen-playground/build/top.v Line: 27
    Warning (15610): No output dependent on input pin "sw_5" File: /home/cactus/proj/migen-playground/build/top.v Line: 28
    Warning (15610): No output dependent on input pin "sw_6" File: /home/cactus/proj/migen-playground/build/top.v Line: 29
    Warning (15610): No output dependent on input pin "sw_7" File: /home/cactus/proj/migen-playground/build/top.v Line: 30
    Warning (15610): No output dependent on input pin "sw_8" File: /home/cactus/proj/migen-playground/build/top.v Line: 31
    Warning (15610): No output dependent on input pin "sw_9" File: /home/cactus/proj/migen-playground/build/top.v Line: 32
Info (21057): Implemented 783 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 656 logic cells
    Info (21062): Implemented 60 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 160 warnings
    Info: Peak virtual memory: 1240 megabytes
    Info: Processing ended: Thu Apr 20 17:09:26 2017
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:43
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Apr 20 17:09:31 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEBA4F23C7 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk50~inputCLKENA0 with 184 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 400 registers into blocks of type DSP block
    Extra Info (176220): Created 320 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:08
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:08
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (11888): Total time spent on timing analysis during the Fitter is 0.86 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:16
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1951 megabytes
    Info: Processing ended: Thu Apr 20 17:10:26 2017
    Info: Elapsed time: 00:00:55
    Info: Total CPU time (on all processors): 00:01:14
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Apr 20 17:10:31 2017
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1144 megabytes
    Info: Processing ended: Thu Apr 20 17:10:38 2017
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Apr 20 17:10:43 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk50 clk50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.543
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.543           -1047.862 clk50 
Info (332146): Worst-case hold slack is 0.345
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.345               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225           -1165.272 clk50 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.344            -935.385 clk50 
Info (332146): Worst-case hold slack is 0.327
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.327               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225           -1153.828 clk50 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.269
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.269            -325.453 clk50 
Info (332146): Worst-case hold slack is 0.177
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.177               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -895.367 clk50 
Info: Analyzing Fast 1100mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000            -211.123 clk50 
Info (332146): Worst-case hold slack is 0.159
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.159               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -930.946 clk50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1338 megabytes
    Info: Processing ended: Thu Apr 20 17:11:01 2017
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:18
Info: *******************************************************************
Info: Running Quartus Prime Convert_programming_file
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Apr 20 17:11:06 2017
Info: Command: quartus_cpf -c top.sof top.rbf
Info: Quartus Prime Convert_programming_file was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 397 megabytes
    Info: Processing ended: Thu Apr 20 17:11:07 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
,,,,,,,,,,,,,,,,,,,,,,,,,.........................wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
