
mesh-drones-FRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008374  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e4  08008488  08008488  00009488  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800866c  0800866c  0000a06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800866c  0800866c  0000a06c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800866c  0800866c  0000a06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800866c  0800866c  0000966c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008670  08008670  00009670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08008674  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000038bc  2000006c  080086e0  0000a06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003928  080086e0  0000a928  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b514  00000000  00000000  0000a095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040c5  00000000  00000000  000255a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001828  00000000  00000000  00029670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001296  00000000  00000000  0002ae98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a9cd  00000000  00000000  0002c12e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001762f  00000000  00000000  00046afb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009925a  00000000  00000000  0005e12a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f7384  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006c98  00000000  00000000  000f73c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000fe060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000006c 	.word	0x2000006c
 800012c:	00000000 	.word	0x00000000
 8000130:	0800846c 	.word	0x0800846c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000070 	.word	0x20000070
 800014c:	0800846c 	.word	0x0800846c

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2iz>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008f4:	d215      	bcs.n	8000922 <__aeabi_d2iz+0x36>
 80008f6:	d511      	bpl.n	800091c <__aeabi_d2iz+0x30>
 80008f8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d912      	bls.n	8000928 <__aeabi_d2iz+0x3c>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000912:	fa23 f002 	lsr.w	r0, r3, r2
 8000916:	bf18      	it	ne
 8000918:	4240      	negne	r0, r0
 800091a:	4770      	bx	lr
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	4770      	bx	lr
 8000922:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000926:	d105      	bne.n	8000934 <__aeabi_d2iz+0x48>
 8000928:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 800092c:	bf08      	it	eq
 800092e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop

0800093c <newLoRa>:
                                          |    spreading factor = 7                    |
                                            |           bandwidth = 125 KHz        |
                                            |           coding rate = 4/5            |
                                            ----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 800093c:	b4b0      	push	{r4, r5, r7}
 800093e:	b08f      	sub	sp, #60	@ 0x3c
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
    LoRa new_LoRa;

    new_LoRa.frequency             = 433       ;
 8000944:	f240 13b1 	movw	r3, #433	@ 0x1b1
 8000948:	62fb      	str	r3, [r7, #44]	@ 0x2c
    new_LoRa.spredingFactor        = SF_7      ;
 800094a:	2307      	movs	r3, #7
 800094c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    new_LoRa.bandWidth             = BW_125KHz ;
 8000950:	2307      	movs	r3, #7
 8000952:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    new_LoRa.crcRate               = CR_4_5    ;
 8000956:	2301      	movs	r3, #1
 8000958:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    new_LoRa.power                 = POWER_20db;
 800095c:	23ff      	movs	r3, #255	@ 0xff
 800095e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    new_LoRa.overCurrentProtection = 100       ;
 8000962:	2364      	movs	r3, #100	@ 0x64
 8000964:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    new_LoRa.preamble              = 8         ;
 8000968:	2308      	movs	r3, #8
 800096a:	86bb      	strh	r3, [r7, #52]	@ 0x34

    return new_LoRa;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	461d      	mov	r5, r3
 8000970:	f107 040c 	add.w	r4, r7, #12
 8000974:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000976:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000978:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800097a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800097c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000980:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8000984:	6878      	ldr	r0, [r7, #4]
 8000986:	373c      	adds	r7, #60	@ 0x3c
 8000988:	46bd      	mov	sp, r7
 800098a:	bcb0      	pop	{r4, r5, r7}
 800098c:	4770      	bx	lr

0800098e <LoRa_reset>:
        arguments   :
            LoRa* LoRa --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_reset(LoRa* _LoRa){
 800098e:	b580      	push	{r7, lr}
 8000990:	b082      	sub	sp, #8
 8000992:	af00      	add	r7, sp, #0
 8000994:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_RESET);
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	6898      	ldr	r0, [r3, #8]
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	899b      	ldrh	r3, [r3, #12]
 800099e:	2200      	movs	r2, #0
 80009a0:	4619      	mov	r1, r3
 80009a2:	f001 fd61 	bl	8002468 <HAL_GPIO_WritePin>
    short_delay_ms(1);
 80009a6:	2001      	movs	r0, #1
 80009a8:	f000 fb9e 	bl	80010e8 <short_delay_ms>
    HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_SET);
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	6898      	ldr	r0, [r3, #8]
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	899b      	ldrh	r3, [r3, #12]
 80009b4:	2201      	movs	r2, #1
 80009b6:	4619      	mov	r1, r3
 80009b8:	f001 fd56 	bl	8002468 <HAL_GPIO_WritePin>
    short_delay_ms(100);
 80009bc:	2064      	movs	r0, #100	@ 0x64
 80009be:	f000 fb93 	bl	80010e8 <short_delay_ms>
}
 80009c2:	bf00      	nop
 80009c4:	3708      	adds	r7, #8
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}

080009ca <LoRa_gotoMode>:
            LoRa* LoRa    --> LoRa object handler
            mode            --> select from defined modes

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 80009ca:	b580      	push	{r7, lr}
 80009cc:	b084      	sub	sp, #16
 80009ce:	af00      	add	r7, sp, #0
 80009d0:	6078      	str	r0, [r7, #4]
 80009d2:	6039      	str	r1, [r7, #0]
    uint8_t    read;
    uint8_t    data;

    read = LoRa_read(_LoRa, RegOpMode);
 80009d4:	2101      	movs	r1, #1
 80009d6:	6878      	ldr	r0, [r7, #4]
 80009d8:	f000 fa3a 	bl	8000e50 <LoRa_read>
 80009dc:	4603      	mov	r3, r0
 80009de:	73bb      	strb	r3, [r7, #14]
    data = read;
 80009e0:	7bbb      	ldrb	r3, [r7, #14]
 80009e2:	73fb      	strb	r3, [r7, #15]

    if(mode == SLEEP_MODE){
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d107      	bne.n	80009fa <LoRa_gotoMode+0x30>
        data = (read & 0xF8) | 0x00;
 80009ea:	7bbb      	ldrb	r3, [r7, #14]
 80009ec:	f023 0307 	bic.w	r3, r3, #7
 80009f0:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = SLEEP_MODE;
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	2200      	movs	r2, #0
 80009f6:	61da      	str	r2, [r3, #28]
 80009f8:	e03e      	b.n	8000a78 <LoRa_gotoMode+0xae>
    }else if (mode == STNBY_MODE){
 80009fa:	683b      	ldr	r3, [r7, #0]
 80009fc:	2b01      	cmp	r3, #1
 80009fe:	d10c      	bne.n	8000a1a <LoRa_gotoMode+0x50>
        data = (read & 0xF8) | 0x01;
 8000a00:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000a04:	f023 0307 	bic.w	r3, r3, #7
 8000a08:	b25b      	sxtb	r3, r3
 8000a0a:	f043 0301 	orr.w	r3, r3, #1
 8000a0e:	b25b      	sxtb	r3, r3
 8000a10:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = STNBY_MODE;
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	2201      	movs	r2, #1
 8000a16:	61da      	str	r2, [r3, #28]
 8000a18:	e02e      	b.n	8000a78 <LoRa_gotoMode+0xae>
    }else if (mode == TRANSMIT_MODE){
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	2b03      	cmp	r3, #3
 8000a1e:	d10c      	bne.n	8000a3a <LoRa_gotoMode+0x70>
        data = (read & 0xF8) | 0x03;
 8000a20:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000a24:	f023 0307 	bic.w	r3, r3, #7
 8000a28:	b25b      	sxtb	r3, r3
 8000a2a:	f043 0303 	orr.w	r3, r3, #3
 8000a2e:	b25b      	sxtb	r3, r3
 8000a30:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = TRANSMIT_MODE;
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	2203      	movs	r2, #3
 8000a36:	61da      	str	r2, [r3, #28]
 8000a38:	e01e      	b.n	8000a78 <LoRa_gotoMode+0xae>
    }else if (mode == RXCONTIN_MODE){
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	2b05      	cmp	r3, #5
 8000a3e:	d10c      	bne.n	8000a5a <LoRa_gotoMode+0x90>
        data = (read & 0xF8) | 0x05;
 8000a40:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000a44:	f023 0307 	bic.w	r3, r3, #7
 8000a48:	b25b      	sxtb	r3, r3
 8000a4a:	f043 0305 	orr.w	r3, r3, #5
 8000a4e:	b25b      	sxtb	r3, r3
 8000a50:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = RXCONTIN_MODE;
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	2205      	movs	r2, #5
 8000a56:	61da      	str	r2, [r3, #28]
 8000a58:	e00e      	b.n	8000a78 <LoRa_gotoMode+0xae>
    }else if (mode == RXSINGLE_MODE){
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	2b06      	cmp	r3, #6
 8000a5e:	d10b      	bne.n	8000a78 <LoRa_gotoMode+0xae>
        data = (read & 0xF8) | 0x06;
 8000a60:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000a64:	f023 0307 	bic.w	r3, r3, #7
 8000a68:	b25b      	sxtb	r3, r3
 8000a6a:	f043 0306 	orr.w	r3, r3, #6
 8000a6e:	b25b      	sxtb	r3, r3
 8000a70:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = RXSINGLE_MODE;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	2206      	movs	r2, #6
 8000a76:	61da      	str	r2, [r3, #28]
    }

    LoRa_write(_LoRa, RegOpMode, data);
 8000a78:	7bfb      	ldrb	r3, [r7, #15]
 8000a7a:	461a      	mov	r2, r3
 8000a7c:	2101      	movs	r1, #1
 8000a7e:	6878      	ldr	r0, [r7, #4]
 8000a80:	f000 fa00 	bl	8000e84 <LoRa_write>
    //HAL_Delay(10);
}
 8000a84:	bf00      	nop
 8000a86:	3710      	adds	r7, #16
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}

08000a8c <LoRa_readReg>:
            uint8_t* output     --> pointer to the beginning of output array
            uint16_t w_length   --> detemines number of bytes that you want to read

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b084      	sub	sp, #16
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	60f8      	str	r0, [r7, #12]
 8000a94:	60b9      	str	r1, [r7, #8]
 8000a96:	603b      	str	r3, [r7, #0]
 8000a98:	4613      	mov	r3, r2
 8000a9a:	80fb      	strh	r3, [r7, #6]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	6818      	ldr	r0, [r3, #0]
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	889b      	ldrh	r3, [r3, #4]
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	f001 fcde 	bl	8002468 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	6998      	ldr	r0, [r3, #24]
 8000ab0:	88fa      	ldrh	r2, [r7, #6]
 8000ab2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ab6:	68b9      	ldr	r1, [r7, #8]
 8000ab8:	f002 f9e4 	bl	8002e84 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000abc:	bf00      	nop
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	699b      	ldr	r3, [r3, #24]
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f002 fde4 	bl	8003690 <HAL_SPI_GetState>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	2b01      	cmp	r3, #1
 8000acc:	d1f7      	bne.n	8000abe <LoRa_readReg+0x32>
        ;
    HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	6998      	ldr	r0, [r3, #24]
 8000ad2:	8b3a      	ldrh	r2, [r7, #24]
 8000ad4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ad8:	6839      	ldr	r1, [r7, #0]
 8000ada:	f002 fb17 	bl	800310c <HAL_SPI_Receive>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000ade:	bf00      	nop
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	699b      	ldr	r3, [r3, #24]
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f002 fdd3 	bl	8003690 <HAL_SPI_GetState>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b01      	cmp	r3, #1
 8000aee:	d1f7      	bne.n	8000ae0 <LoRa_readReg+0x54>
        ;
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	6818      	ldr	r0, [r3, #0]
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	889b      	ldrh	r3, [r3, #4]
 8000af8:	2201      	movs	r2, #1
 8000afa:	4619      	mov	r1, r3
 8000afc:	f001 fcb4 	bl	8002468 <HAL_GPIO_WritePin>
}
 8000b00:	bf00      	nop
 8000b02:	3710      	adds	r7, #16
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}

08000b08 <LoRa_writeReg>:
            uint8_t* output     --> pointer to the beginning of values array
            uint16_t w_length   --> detemines number of bytes that you want to send

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b084      	sub	sp, #16
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	60f8      	str	r0, [r7, #12]
 8000b10:	60b9      	str	r1, [r7, #8]
 8000b12:	603b      	str	r3, [r7, #0]
 8000b14:	4613      	mov	r3, r2
 8000b16:	80fb      	strh	r3, [r7, #6]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	6818      	ldr	r0, [r3, #0]
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	889b      	ldrh	r3, [r3, #4]
 8000b20:	2200      	movs	r2, #0
 8000b22:	4619      	mov	r1, r3
 8000b24:	f001 fca0 	bl	8002468 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	6998      	ldr	r0, [r3, #24]
 8000b2c:	88fa      	ldrh	r2, [r7, #6]
 8000b2e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000b32:	68b9      	ldr	r1, [r7, #8]
 8000b34:	f002 f9a6 	bl	8002e84 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000b38:	bf00      	nop
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	699b      	ldr	r3, [r3, #24]
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f002 fda6 	bl	8003690 <HAL_SPI_GetState>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b01      	cmp	r3, #1
 8000b48:	d1f7      	bne.n	8000b3a <LoRa_writeReg+0x32>
        ;
    HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	6998      	ldr	r0, [r3, #24]
 8000b4e:	8b3a      	ldrh	r2, [r7, #24]
 8000b50:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000b54:	6839      	ldr	r1, [r7, #0]
 8000b56:	f002 f995 	bl	8002e84 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000b5a:	bf00      	nop
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	699b      	ldr	r3, [r3, #24]
 8000b60:	4618      	mov	r0, r3
 8000b62:	f002 fd95 	bl	8003690 <HAL_SPI_GetState>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b01      	cmp	r3, #1
 8000b6a:	d1f7      	bne.n	8000b5c <LoRa_writeReg+0x54>
        ;
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	6818      	ldr	r0, [r3, #0]
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	889b      	ldrh	r3, [r3, #4]
 8000b74:	2201      	movs	r2, #1
 8000b76:	4619      	mov	r1, r3
 8000b78:	f001 fc76 	bl	8002468 <HAL_GPIO_WritePin>
}
 8000b7c:	bf00      	nop
 8000b7e:	3710      	adds	r7, #16
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}

08000b84 <LoRa_setLowDaraRateOptimization>:
            LoRa*   LoRa         --> LoRa object handler
            uint8_t value        --> 0 to disable, otherwise to enable

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b084      	sub	sp, #16
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
 8000b8c:	460b      	mov	r3, r1
 8000b8e:	70fb      	strb	r3, [r7, #3]
    uint8_t data;
    uint8_t read;

    read = LoRa_read(_LoRa, RegModemConfig3);
 8000b90:	2126      	movs	r1, #38	@ 0x26
 8000b92:	6878      	ldr	r0, [r7, #4]
 8000b94:	f000 f95c 	bl	8000e50 <LoRa_read>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	73bb      	strb	r3, [r7, #14]

    if(value)
 8000b9c:	78fb      	ldrb	r3, [r7, #3]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d004      	beq.n	8000bac <LoRa_setLowDaraRateOptimization+0x28>
        data = read | 0x08;
 8000ba2:	7bbb      	ldrb	r3, [r7, #14]
 8000ba4:	f043 0308 	orr.w	r3, r3, #8
 8000ba8:	73fb      	strb	r3, [r7, #15]
 8000baa:	e003      	b.n	8000bb4 <LoRa_setLowDaraRateOptimization+0x30>
    else
        data = read & 0xF7;
 8000bac:	7bbb      	ldrb	r3, [r7, #14]
 8000bae:	f023 0308 	bic.w	r3, r3, #8
 8000bb2:	73fb      	strb	r3, [r7, #15]

    LoRa_write(_LoRa, RegModemConfig3, data);
 8000bb4:	7bfb      	ldrb	r3, [r7, #15]
 8000bb6:	461a      	mov	r2, r3
 8000bb8:	2126      	movs	r1, #38	@ 0x26
 8000bba:	6878      	ldr	r0, [r7, #4]
 8000bbc:	f000 f962 	bl	8000e84 <LoRa_write>
    // HAL_Delay(10);
}
 8000bc0:	bf00      	nop
 8000bc2:	3710      	adds	r7, #16
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <LoRa_setAutoLDO>:
        arguments   :
            LoRa*   LoRa         --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b096      	sub	sp, #88	@ 0x58
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
    double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 8000bd0:	4a17      	ldr	r2, [pc, #92]	@ (8000c30 <LoRa_setAutoLDO+0x68>)
 8000bd2:	f107 0308 	add.w	r3, r7, #8
 8000bd6:	4611      	mov	r1, r2
 8000bd8:	2250      	movs	r2, #80	@ 0x50
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f006 ff27 	bl	8007a2e <memcpy>

    LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000be6:	461a      	mov	r2, r3
 8000be8:	2301      	movs	r3, #1
 8000bea:	4093      	lsls	r3, r2
 8000bec:	4618      	mov	r0, r3
 8000bee:	f7ff fc01 	bl	80003f4 <__aeabi_i2d>
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000bf8:	00db      	lsls	r3, r3, #3
 8000bfa:	3358      	adds	r3, #88	@ 0x58
 8000bfc:	443b      	add	r3, r7
 8000bfe:	3b50      	subs	r3, #80	@ 0x50
 8000c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c04:	f7ff fd8a 	bl	800071c <__aeabi_ddiv>
 8000c08:	4602      	mov	r2, r0
 8000c0a:	460b      	mov	r3, r1
 8000c0c:	4610      	mov	r0, r2
 8000c0e:	4619      	mov	r1, r3
 8000c10:	f7ff fe6c 	bl	80008ec <__aeabi_d2iz>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b10      	cmp	r3, #16
 8000c18:	bfcc      	ite	gt
 8000c1a:	2301      	movgt	r3, #1
 8000c1c:	2300      	movle	r3, #0
 8000c1e:	b2db      	uxtb	r3, r3
 8000c20:	4619      	mov	r1, r3
 8000c22:	6878      	ldr	r0, [r7, #4]
 8000c24:	f7ff ffae 	bl	8000b84 <LoRa_setLowDaraRateOptimization>
}
 8000c28:	bf00      	nop
 8000c2a:	3758      	adds	r7, #88	@ 0x58
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	08008488 	.word	0x08008488

08000c34 <LoRa_setFrequency>:
//    data = F >> 0;
//    LoRa_write(_LoRa, RegFrLsb, data);
//    HAL_Delay(5);
//}

void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b088      	sub	sp, #32
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
 8000c3c:	6039      	str	r1, [r7, #0]
    uint8_t data;
    uint32_t F = (freq * 524288) >> 5;
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	04db      	lsls	r3, r3, #19
 8000c42:	115b      	asrs	r3, r3, #5
 8000c44:	61fb      	str	r3, [r7, #28]

    // Write MSB
    data = F >> 16;
 8000c46:	69fb      	ldr	r3, [r7, #28]
 8000c48:	0c1b      	lsrs	r3, r3, #16
 8000c4a:	b2db      	uxtb	r3, r3
 8000c4c:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	6818      	ldr	r0, [r3, #0]
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	889b      	ldrh	r3, [r3, #4]
 8000c56:	2200      	movs	r2, #0
 8000c58:	4619      	mov	r1, r3
 8000c5a:	f001 fc05 	bl	8002468 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, &data, 1, 100);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	6998      	ldr	r0, [r3, #24]
 8000c62:	f107 011b 	add.w	r1, r7, #27
 8000c66:	2364      	movs	r3, #100	@ 0x64
 8000c68:	2201      	movs	r2, #1
 8000c6a:	f002 f90b 	bl	8002e84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	6818      	ldr	r0, [r3, #0]
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	889b      	ldrh	r3, [r3, #4]
 8000c76:	2201      	movs	r2, #1
 8000c78:	4619      	mov	r1, r3
 8000c7a:	f001 fbf5 	bl	8002468 <HAL_GPIO_WritePin>
    for(volatile int i=0;i<8000;i++); // ~5 ms crude delay
 8000c7e:	2300      	movs	r3, #0
 8000c80:	617b      	str	r3, [r7, #20]
 8000c82:	e002      	b.n	8000c8a <LoRa_setFrequency+0x56>
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	3301      	adds	r3, #1
 8000c88:	617b      	str	r3, [r7, #20]
 8000c8a:	697b      	ldr	r3, [r7, #20]
 8000c8c:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8000c90:	dbf8      	blt.n	8000c84 <LoRa_setFrequency+0x50>

    // Write MID
    data = F >> 8;
 8000c92:	69fb      	ldr	r3, [r7, #28]
 8000c94:	0a1b      	lsrs	r3, r3, #8
 8000c96:	b2db      	uxtb	r3, r3
 8000c98:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	6818      	ldr	r0, [r3, #0]
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	889b      	ldrh	r3, [r3, #4]
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	f001 fbdf 	bl	8002468 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, &data, 1, 100);
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	6998      	ldr	r0, [r3, #24]
 8000cae:	f107 011b 	add.w	r1, r7, #27
 8000cb2:	2364      	movs	r3, #100	@ 0x64
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	f002 f8e5 	bl	8002e84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	6818      	ldr	r0, [r3, #0]
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	889b      	ldrh	r3, [r3, #4]
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	f001 fbcf 	bl	8002468 <HAL_GPIO_WritePin>
    for(volatile int i=0;i<8000;i++);
 8000cca:	2300      	movs	r3, #0
 8000ccc:	613b      	str	r3, [r7, #16]
 8000cce:	e002      	b.n	8000cd6 <LoRa_setFrequency+0xa2>
 8000cd0:	693b      	ldr	r3, [r7, #16]
 8000cd2:	3301      	adds	r3, #1
 8000cd4:	613b      	str	r3, [r7, #16]
 8000cd6:	693b      	ldr	r3, [r7, #16]
 8000cd8:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8000cdc:	dbf8      	blt.n	8000cd0 <LoRa_setFrequency+0x9c>

    // Write LSB
    data = F >> 0;
 8000cde:	69fb      	ldr	r3, [r7, #28]
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	6818      	ldr	r0, [r3, #0]
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	889b      	ldrh	r3, [r3, #4]
 8000cec:	2200      	movs	r2, #0
 8000cee:	4619      	mov	r1, r3
 8000cf0:	f001 fbba 	bl	8002468 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, &data, 1, 100);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	6998      	ldr	r0, [r3, #24]
 8000cf8:	f107 011b 	add.w	r1, r7, #27
 8000cfc:	2364      	movs	r3, #100	@ 0x64
 8000cfe:	2201      	movs	r2, #1
 8000d00:	f002 f8c0 	bl	8002e84 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	6818      	ldr	r0, [r3, #0]
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	889b      	ldrh	r3, [r3, #4]
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	4619      	mov	r1, r3
 8000d10:	f001 fbaa 	bl	8002468 <HAL_GPIO_WritePin>
    for(volatile int i=0;i<8000;i++);
 8000d14:	2300      	movs	r3, #0
 8000d16:	60fb      	str	r3, [r7, #12]
 8000d18:	e002      	b.n	8000d20 <LoRa_setFrequency+0xec>
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	60fb      	str	r3, [r7, #12]
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8000d26:	dbf8      	blt.n	8000d1a <LoRa_setFrequency+0xe6>
}
 8000d28:	bf00      	nop
 8000d2a:	bf00      	nop
 8000d2c:	3720      	adds	r7, #32
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}

08000d32 <LoRa_setSpreadingFactor>:
            LoRa* LoRa        --> LoRa object handler
            int   SP          --> desired spreading factor e.g 7

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 8000d32:	b580      	push	{r7, lr}
 8000d34:	b084      	sub	sp, #16
 8000d36:	af00      	add	r7, sp, #0
 8000d38:	6078      	str	r0, [r7, #4]
 8000d3a:	6039      	str	r1, [r7, #0]
    uint8_t data;
    uint8_t read;

    if(SF>12)
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	2b0c      	cmp	r3, #12
 8000d40:	dd01      	ble.n	8000d46 <LoRa_setSpreadingFactor+0x14>
        SF = 12;
 8000d42:	230c      	movs	r3, #12
 8000d44:	603b      	str	r3, [r7, #0]
    if(SF<7)
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	2b06      	cmp	r3, #6
 8000d4a:	dc01      	bgt.n	8000d50 <LoRa_setSpreadingFactor+0x1e>
        SF = 7;
 8000d4c:	2307      	movs	r3, #7
 8000d4e:	603b      	str	r3, [r7, #0]

    read = LoRa_read(_LoRa, RegModemConfig2);
 8000d50:	211e      	movs	r1, #30
 8000d52:	6878      	ldr	r0, [r7, #4]
 8000d54:	f000 f87c 	bl	8000e50 <LoRa_read>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	73fb      	strb	r3, [r7, #15]
    // HAL_Delay(10);

    data = (SF << 4) + (read & 0x0F);
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	b2db      	uxtb	r3, r3
 8000d60:	011b      	lsls	r3, r3, #4
 8000d62:	b2da      	uxtb	r2, r3
 8000d64:	7bfb      	ldrb	r3, [r7, #15]
 8000d66:	f003 030f 	and.w	r3, r3, #15
 8000d6a:	b2db      	uxtb	r3, r3
 8000d6c:	4413      	add	r3, r2
 8000d6e:	73bb      	strb	r3, [r7, #14]
    LoRa_write(_LoRa, RegModemConfig2, data);
 8000d70:	7bbb      	ldrb	r3, [r7, #14]
 8000d72:	461a      	mov	r2, r3
 8000d74:	211e      	movs	r1, #30
 8000d76:	6878      	ldr	r0, [r7, #4]
 8000d78:	f000 f884 	bl	8000e84 <LoRa_write>
    // HAL_Delay(10);

    LoRa_setAutoLDO(_LoRa);
 8000d7c:	6878      	ldr	r0, [r7, #4]
 8000d7e:	f7ff ff23 	bl	8000bc8 <LoRa_setAutoLDO>
}
 8000d82:	bf00      	nop
 8000d84:	3710      	adds	r7, #16
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}

08000d8a <LoRa_setPower>:
            LoRa* LoRa        --> LoRa object handler
            int   power       --> desired power like POWER_17db

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 8000d8a:	b580      	push	{r7, lr}
 8000d8c:	b082      	sub	sp, #8
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	6078      	str	r0, [r7, #4]
 8000d92:	460b      	mov	r3, r1
 8000d94:	70fb      	strb	r3, [r7, #3]
    LoRa_write(_LoRa, RegPaConfig, power);
 8000d96:	78fb      	ldrb	r3, [r7, #3]
 8000d98:	461a      	mov	r2, r3
 8000d9a:	2109      	movs	r1, #9
 8000d9c:	6878      	ldr	r0, [r7, #4]
 8000d9e:	f000 f871 	bl	8000e84 <LoRa_write>
    // HAL_Delay(10);
}
 8000da2:	bf00      	nop
 8000da4:	3708      	adds	r7, #8
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
	...

08000dac <LoRa_setOCP>:
            LoRa* LoRa        --> LoRa object handler
            int   current     --> desired max currnet in mA, e.g 120

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b084      	sub	sp, #16
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
 8000db4:	460b      	mov	r3, r1
 8000db6:	70fb      	strb	r3, [r7, #3]
    uint8_t OcpTrim = 0;
 8000db8:	2300      	movs	r3, #0
 8000dba:	73fb      	strb	r3, [r7, #15]

    if(current<45)
 8000dbc:	78fb      	ldrb	r3, [r7, #3]
 8000dbe:	2b2c      	cmp	r3, #44	@ 0x2c
 8000dc0:	d801      	bhi.n	8000dc6 <LoRa_setOCP+0x1a>
        current = 45;
 8000dc2:	232d      	movs	r3, #45	@ 0x2d
 8000dc4:	70fb      	strb	r3, [r7, #3]
    if(current>240)
 8000dc6:	78fb      	ldrb	r3, [r7, #3]
 8000dc8:	2bf0      	cmp	r3, #240	@ 0xf0
 8000dca:	d901      	bls.n	8000dd0 <LoRa_setOCP+0x24>
        current = 240;
 8000dcc:	23f0      	movs	r3, #240	@ 0xf0
 8000dce:	70fb      	strb	r3, [r7, #3]

    if(current <= 120)
 8000dd0:	78fb      	ldrb	r3, [r7, #3]
 8000dd2:	2b78      	cmp	r3, #120	@ 0x78
 8000dd4:	d809      	bhi.n	8000dea <LoRa_setOCP+0x3e>
        OcpTrim = (current - 45)/5;
 8000dd6:	78fb      	ldrb	r3, [r7, #3]
 8000dd8:	3b2d      	subs	r3, #45	@ 0x2d
 8000dda:	4a10      	ldr	r2, [pc, #64]	@ (8000e1c <LoRa_setOCP+0x70>)
 8000ddc:	fb82 1203 	smull	r1, r2, r2, r3
 8000de0:	1052      	asrs	r2, r2, #1
 8000de2:	17db      	asrs	r3, r3, #31
 8000de4:	1ad3      	subs	r3, r2, r3
 8000de6:	73fb      	strb	r3, [r7, #15]
 8000de8:	e00b      	b.n	8000e02 <LoRa_setOCP+0x56>
    else if(current <= 240)
 8000dea:	78fb      	ldrb	r3, [r7, #3]
 8000dec:	2bf0      	cmp	r3, #240	@ 0xf0
 8000dee:	d808      	bhi.n	8000e02 <LoRa_setOCP+0x56>
        OcpTrim = (current + 30)/10;
 8000df0:	78fb      	ldrb	r3, [r7, #3]
 8000df2:	331e      	adds	r3, #30
 8000df4:	4a09      	ldr	r2, [pc, #36]	@ (8000e1c <LoRa_setOCP+0x70>)
 8000df6:	fb82 1203 	smull	r1, r2, r2, r3
 8000dfa:	1092      	asrs	r2, r2, #2
 8000dfc:	17db      	asrs	r3, r3, #31
 8000dfe:	1ad3      	subs	r3, r2, r3
 8000e00:	73fb      	strb	r3, [r7, #15]

    OcpTrim = OcpTrim + (1 << 5);
 8000e02:	7bfb      	ldrb	r3, [r7, #15]
 8000e04:	3320      	adds	r3, #32
 8000e06:	73fb      	strb	r3, [r7, #15]
    LoRa_write(_LoRa, RegOcp, OcpTrim);
 8000e08:	7bfb      	ldrb	r3, [r7, #15]
 8000e0a:	461a      	mov	r2, r3
 8000e0c:	210b      	movs	r1, #11
 8000e0e:	6878      	ldr	r0, [r7, #4]
 8000e10:	f000 f838 	bl	8000e84 <LoRa_write>
    // HAL_Delay(10);
}
 8000e14:	bf00      	nop
 8000e16:	3710      	adds	r7, #16
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	66666667 	.word	0x66666667

08000e20 <LoRa_setTOMsb_setCRCon>:
        arguments   :
            LoRa* LoRa        --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b084      	sub	sp, #16
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
    uint8_t read, data;

    read = LoRa_read(_LoRa, RegModemConfig2);
 8000e28:	211e      	movs	r1, #30
 8000e2a:	6878      	ldr	r0, [r7, #4]
 8000e2c:	f000 f810 	bl	8000e50 <LoRa_read>
 8000e30:	4603      	mov	r3, r0
 8000e32:	73fb      	strb	r3, [r7, #15]

    data = read | 0x07;
 8000e34:	7bfb      	ldrb	r3, [r7, #15]
 8000e36:	f043 0307 	orr.w	r3, r3, #7
 8000e3a:	73bb      	strb	r3, [r7, #14]
    LoRa_write(_LoRa, RegModemConfig2, data);\
 8000e3c:	7bbb      	ldrb	r3, [r7, #14]
 8000e3e:	461a      	mov	r2, r3
 8000e40:	211e      	movs	r1, #30
 8000e42:	6878      	ldr	r0, [r7, #4]
 8000e44:	f000 f81e 	bl	8000e84 <LoRa_write>
    // HAL_Delay(10);
}
 8000e48:	bf00      	nop
 8000e4a:	3710      	adds	r7, #16
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}

08000e50 <LoRa_read>:
            LoRa*   LoRa        --> LoRa object handler
            uint8_t address     --> address of the register e.g 0x1D

        returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b086      	sub	sp, #24
 8000e54:	af02      	add	r7, sp, #8
 8000e56:	6078      	str	r0, [r7, #4]
 8000e58:	460b      	mov	r3, r1
 8000e5a:	70fb      	strb	r3, [r7, #3]
    uint8_t read_data;
    uint8_t data_addr;

    data_addr = address & 0x7F;
 8000e5c:	78fb      	ldrb	r3, [r7, #3]
 8000e5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	73bb      	strb	r3, [r7, #14]
    LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8000e66:	f107 030f 	add.w	r3, r7, #15
 8000e6a:	f107 010e 	add.w	r1, r7, #14
 8000e6e:	2201      	movs	r2, #1
 8000e70:	9200      	str	r2, [sp, #0]
 8000e72:	2201      	movs	r2, #1
 8000e74:	6878      	ldr	r0, [r7, #4]
 8000e76:	f7ff fe09 	bl	8000a8c <LoRa_readReg>
    //HAL_Delay(5);

    return read_data;
 8000e7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	3710      	adds	r7, #16
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <LoRa_write>:
            uint8_t address     --> address of the register e.g 0x1D
            uint8_t value       --> value that you want to write

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b086      	sub	sp, #24
 8000e88:	af02      	add	r7, sp, #8
 8000e8a:	6078      	str	r0, [r7, #4]
 8000e8c:	460b      	mov	r3, r1
 8000e8e:	70fb      	strb	r3, [r7, #3]
 8000e90:	4613      	mov	r3, r2
 8000e92:	70bb      	strb	r3, [r7, #2]
    uint8_t data;
    uint8_t addr;

    addr = address | 0x80;
 8000e94:	78fb      	ldrb	r3, [r7, #3]
 8000e96:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	73bb      	strb	r3, [r7, #14]
    data = value;
 8000e9e:	78bb      	ldrb	r3, [r7, #2]
 8000ea0:	73fb      	strb	r3, [r7, #15]
    LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 8000ea2:	f107 030f 	add.w	r3, r7, #15
 8000ea6:	f107 010e 	add.w	r1, r7, #14
 8000eaa:	2201      	movs	r2, #1
 8000eac:	9200      	str	r2, [sp, #0]
 8000eae:	2201      	movs	r2, #1
 8000eb0:	6878      	ldr	r0, [r7, #4]
 8000eb2:	f7ff fe29 	bl	8000b08 <LoRa_writeReg>
    //HAL_Delay(5);
}
 8000eb6:	bf00      	nop
 8000eb8:	3710      	adds	r7, #16
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}

08000ebe <LoRa_BurstWrite>:
            uint8_t address     --> address of the register e.g 0x1D
            uint8_t *value      --> address of values that you want to write

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_BurstWrite(LoRa* _LoRa, uint8_t address, uint8_t *value, uint8_t length){
 8000ebe:	b580      	push	{r7, lr}
 8000ec0:	b086      	sub	sp, #24
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	60f8      	str	r0, [r7, #12]
 8000ec6:	607a      	str	r2, [r7, #4]
 8000ec8:	461a      	mov	r2, r3
 8000eca:	460b      	mov	r3, r1
 8000ecc:	72fb      	strb	r3, [r7, #11]
 8000ece:	4613      	mov	r3, r2
 8000ed0:	72bb      	strb	r3, [r7, #10]
    uint8_t addr;
    addr = address | 0x80;
 8000ed2:	7afb      	ldrb	r3, [r7, #11]
 8000ed4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	75fb      	strb	r3, [r7, #23]

    //NSS = 1
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	6818      	ldr	r0, [r3, #0]
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	889b      	ldrh	r3, [r3, #4]
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	f001 fabe 	bl	8002468 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(_LoRa->hSPIx, &addr, 1, TRANSMIT_TIMEOUT);
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	6998      	ldr	r0, [r3, #24]
 8000ef0:	f107 0117 	add.w	r1, r7, #23
 8000ef4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ef8:	2201      	movs	r2, #1
 8000efa:	f001 ffc3 	bl	8002e84 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000efe:	bf00      	nop
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	699b      	ldr	r3, [r3, #24]
 8000f04:	4618      	mov	r0, r3
 8000f06:	f002 fbc3 	bl	8003690 <HAL_SPI_GetState>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b01      	cmp	r3, #1
 8000f0e:	d1f7      	bne.n	8000f00 <LoRa_BurstWrite+0x42>
        ;
    //Write data in FiFo
    HAL_SPI_Transmit(_LoRa->hSPIx, value, length, TRANSMIT_TIMEOUT);
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	6998      	ldr	r0, [r3, #24]
 8000f14:	7abb      	ldrb	r3, [r7, #10]
 8000f16:	b29a      	uxth	r2, r3
 8000f18:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000f1c:	6879      	ldr	r1, [r7, #4]
 8000f1e:	f001 ffb1 	bl	8002e84 <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000f22:	bf00      	nop
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	699b      	ldr	r3, [r3, #24]
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f002 fbb1 	bl	8003690 <HAL_SPI_GetState>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b01      	cmp	r3, #1
 8000f32:	d1f7      	bne.n	8000f24 <LoRa_BurstWrite+0x66>
        ;
    //NSS = 0
    //HAL_Delay(5);
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	6818      	ldr	r0, [r3, #0]
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	889b      	ldrh	r3, [r3, #4]
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	4619      	mov	r1, r3
 8000f40:	f001 fa92 	bl	8002468 <HAL_GPIO_WritePin>
}
 8000f44:	bf00      	nop
 8000f46:	3718      	adds	r7, #24
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}

08000f4c <LoRa_isvalid>:
        arguments   :
            LoRa* LoRa --> LoRa object handler

        returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]

    return 1;
 8000f54:	2301      	movs	r3, #1
}
 8000f56:	4618      	mov	r0, r3
 8000f58:	370c      	adds	r7, #12
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bc80      	pop	{r7}
 8000f5e:	4770      	bx	lr

08000f60 <LoRa_transmit>:
            uint8_t  data           --> A pointer to the data you wanna send
            uint8_t  length   --> Size of your data in Bytes
            uint16_t timeOut    --> Timeout in milliseconds
        returns     : 1 in case of success, 0 in case of timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_transmit(LoRa* _LoRa, uint8_t* data, uint8_t length, uint16_t timeout){
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b086      	sub	sp, #24
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	60f8      	str	r0, [r7, #12]
 8000f68:	60b9      	str	r1, [r7, #8]
 8000f6a:	4611      	mov	r1, r2
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	460b      	mov	r3, r1
 8000f70:	71fb      	strb	r3, [r7, #7]
 8000f72:	4613      	mov	r3, r2
 8000f74:	80bb      	strh	r3, [r7, #4]
    uint8_t read;

    int mode = _LoRa->current_mode;
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	69db      	ldr	r3, [r3, #28]
 8000f7a:	617b      	str	r3, [r7, #20]
    LoRa_gotoMode(_LoRa, STNBY_MODE);
 8000f7c:	2101      	movs	r1, #1
 8000f7e:	68f8      	ldr	r0, [r7, #12]
 8000f80:	f7ff fd23 	bl	80009ca <LoRa_gotoMode>
    read = LoRa_read(_LoRa, RegFiFoTxBaseAddr);
 8000f84:	210e      	movs	r1, #14
 8000f86:	68f8      	ldr	r0, [r7, #12]
 8000f88:	f7ff ff62 	bl	8000e50 <LoRa_read>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	74fb      	strb	r3, [r7, #19]
    LoRa_write(_LoRa, RegFiFoAddPtr, read);
 8000f90:	7cfb      	ldrb	r3, [r7, #19]
 8000f92:	461a      	mov	r2, r3
 8000f94:	210d      	movs	r1, #13
 8000f96:	68f8      	ldr	r0, [r7, #12]
 8000f98:	f7ff ff74 	bl	8000e84 <LoRa_write>
    LoRa_write(_LoRa, RegPayloadLength, length);
 8000f9c:	79fb      	ldrb	r3, [r7, #7]
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	2122      	movs	r1, #34	@ 0x22
 8000fa2:	68f8      	ldr	r0, [r7, #12]
 8000fa4:	f7ff ff6e 	bl	8000e84 <LoRa_write>
    LoRa_BurstWrite(_LoRa, RegFiFo, data, length);
 8000fa8:	79fb      	ldrb	r3, [r7, #7]
 8000faa:	68ba      	ldr	r2, [r7, #8]
 8000fac:	2100      	movs	r1, #0
 8000fae:	68f8      	ldr	r0, [r7, #12]
 8000fb0:	f7ff ff85 	bl	8000ebe <LoRa_BurstWrite>
    LoRa_gotoMode(_LoRa, TRANSMIT_MODE);
 8000fb4:	2103      	movs	r1, #3
 8000fb6:	68f8      	ldr	r0, [r7, #12]
 8000fb8:	f7ff fd07 	bl	80009ca <LoRa_gotoMode>
    while(1){
        read = LoRa_read(_LoRa, RegIrqFlags);
 8000fbc:	2112      	movs	r1, #18
 8000fbe:	68f8      	ldr	r0, [r7, #12]
 8000fc0:	f7ff ff46 	bl	8000e50 <LoRa_read>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	74fb      	strb	r3, [r7, #19]
        if((read & 0x08)!=0){
 8000fc8:	7cfb      	ldrb	r3, [r7, #19]
 8000fca:	f003 0308 	and.w	r3, r3, #8
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d00a      	beq.n	8000fe8 <LoRa_transmit+0x88>
            LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8000fd2:	22ff      	movs	r2, #255	@ 0xff
 8000fd4:	2112      	movs	r1, #18
 8000fd6:	68f8      	ldr	r0, [r7, #12]
 8000fd8:	f7ff ff54 	bl	8000e84 <LoRa_write>
            LoRa_gotoMode(_LoRa, mode);
 8000fdc:	6979      	ldr	r1, [r7, #20]
 8000fde:	68f8      	ldr	r0, [r7, #12]
 8000fe0:	f7ff fcf3 	bl	80009ca <LoRa_gotoMode>
            return 1;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	e00f      	b.n	8001008 <LoRa_transmit+0xa8>
        }
        else{
            if(--timeout==0){
 8000fe8:	88bb      	ldrh	r3, [r7, #4]
 8000fea:	3b01      	subs	r3, #1
 8000fec:	80bb      	strh	r3, [r7, #4]
 8000fee:	88bb      	ldrh	r3, [r7, #4]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d105      	bne.n	8001000 <LoRa_transmit+0xa0>
                LoRa_gotoMode(_LoRa, mode);
 8000ff4:	6979      	ldr	r1, [r7, #20]
 8000ff6:	68f8      	ldr	r0, [r7, #12]
 8000ff8:	f7ff fce7 	bl	80009ca <LoRa_gotoMode>
                return 0;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	e003      	b.n	8001008 <LoRa_transmit+0xa8>
            }
        }
        HAL_Delay(1);
 8001000:	2001      	movs	r0, #1
 8001002:	f000 ffa9 	bl	8001f58 <HAL_Delay>
        read = LoRa_read(_LoRa, RegIrqFlags);
 8001006:	e7d9      	b.n	8000fbc <LoRa_transmit+0x5c>
    }
}
 8001008:	4618      	mov	r0, r3
 800100a:	3718      	adds	r7, #24
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <LoRa_startReceiving>:
        arguments   :
            LoRa*    LoRa     --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
    LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 8001018:	2105      	movs	r1, #5
 800101a:	6878      	ldr	r0, [r7, #4]
 800101c:	f7ff fcd5 	bl	80009ca <LoRa_gotoMode>
}
 8001020:	bf00      	nop
 8001022:	3708      	adds	r7, #8
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}

08001028 <LoRa_receive>:
            uint8_t  data           --> A pointer to the array that you want to write bytes in it
            uint8_t  length   --> Determines how many bytes you want to read

        returns     : The number of bytes received
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_receive(LoRa* _LoRa, uint8_t* data, uint8_t length){
 8001028:	b590      	push	{r4, r7, lr}
 800102a:	b089      	sub	sp, #36	@ 0x24
 800102c:	af00      	add	r7, sp, #0
 800102e:	60f8      	str	r0, [r7, #12]
 8001030:	60b9      	str	r1, [r7, #8]
 8001032:	4613      	mov	r3, r2
 8001034:	71fb      	strb	r3, [r7, #7]
    uint8_t read;
    uint8_t number_of_bytes;
    uint8_t min = 0;
 8001036:	2300      	movs	r3, #0
 8001038:	77fb      	strb	r3, [r7, #31]

    for(int i=0; i<length; i++)
 800103a:	2300      	movs	r3, #0
 800103c:	61bb      	str	r3, [r7, #24]
 800103e:	e007      	b.n	8001050 <LoRa_receive+0x28>
        data[i]=0;
 8001040:	69bb      	ldr	r3, [r7, #24]
 8001042:	68ba      	ldr	r2, [r7, #8]
 8001044:	4413      	add	r3, r2
 8001046:	2200      	movs	r2, #0
 8001048:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<length; i++)
 800104a:	69bb      	ldr	r3, [r7, #24]
 800104c:	3301      	adds	r3, #1
 800104e:	61bb      	str	r3, [r7, #24]
 8001050:	79fb      	ldrb	r3, [r7, #7]
 8001052:	69ba      	ldr	r2, [r7, #24]
 8001054:	429a      	cmp	r2, r3
 8001056:	dbf3      	blt.n	8001040 <LoRa_receive+0x18>

    LoRa_gotoMode(_LoRa, STNBY_MODE);
 8001058:	2101      	movs	r1, #1
 800105a:	68f8      	ldr	r0, [r7, #12]
 800105c:	f7ff fcb5 	bl	80009ca <LoRa_gotoMode>
    read = LoRa_read(_LoRa, RegIrqFlags);
 8001060:	2112      	movs	r1, #18
 8001062:	68f8      	ldr	r0, [r7, #12]
 8001064:	f7ff fef4 	bl	8000e50 <LoRa_read>
 8001068:	4603      	mov	r3, r0
 800106a:	74fb      	strb	r3, [r7, #19]
    if((read & 0x40) != 0){
 800106c:	7cfb      	ldrb	r3, [r7, #19]
 800106e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001072:	2b00      	cmp	r3, #0
 8001074:	d02f      	beq.n	80010d6 <LoRa_receive+0xae>
        LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8001076:	22ff      	movs	r2, #255	@ 0xff
 8001078:	2112      	movs	r1, #18
 800107a:	68f8      	ldr	r0, [r7, #12]
 800107c:	f7ff ff02 	bl	8000e84 <LoRa_write>
        number_of_bytes = LoRa_read(_LoRa, RegRxNbBytes);
 8001080:	2113      	movs	r1, #19
 8001082:	68f8      	ldr	r0, [r7, #12]
 8001084:	f7ff fee4 	bl	8000e50 <LoRa_read>
 8001088:	4603      	mov	r3, r0
 800108a:	74bb      	strb	r3, [r7, #18]
        read = LoRa_read(_LoRa, RegFiFoRxCurrentAddr);
 800108c:	2110      	movs	r1, #16
 800108e:	68f8      	ldr	r0, [r7, #12]
 8001090:	f7ff fede 	bl	8000e50 <LoRa_read>
 8001094:	4603      	mov	r3, r0
 8001096:	74fb      	strb	r3, [r7, #19]
        LoRa_write(_LoRa, RegFiFoAddPtr, read);
 8001098:	7cfb      	ldrb	r3, [r7, #19]
 800109a:	461a      	mov	r2, r3
 800109c:	210d      	movs	r1, #13
 800109e:	68f8      	ldr	r0, [r7, #12]
 80010a0:	f7ff fef0 	bl	8000e84 <LoRa_write>
        min = length >= number_of_bytes ? number_of_bytes : length;
 80010a4:	7cba      	ldrb	r2, [r7, #18]
 80010a6:	79fb      	ldrb	r3, [r7, #7]
 80010a8:	4293      	cmp	r3, r2
 80010aa:	bf28      	it	cs
 80010ac:	4613      	movcs	r3, r2
 80010ae:	77fb      	strb	r3, [r7, #31]
        for(int i=0; i<min; i++)
 80010b0:	2300      	movs	r3, #0
 80010b2:	617b      	str	r3, [r7, #20]
 80010b4:	e00b      	b.n	80010ce <LoRa_receive+0xa6>
            data[i] = LoRa_read(_LoRa, RegFiFo);
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	68ba      	ldr	r2, [r7, #8]
 80010ba:	18d4      	adds	r4, r2, r3
 80010bc:	2100      	movs	r1, #0
 80010be:	68f8      	ldr	r0, [r7, #12]
 80010c0:	f7ff fec6 	bl	8000e50 <LoRa_read>
 80010c4:	4603      	mov	r3, r0
 80010c6:	7023      	strb	r3, [r4, #0]
        for(int i=0; i<min; i++)
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	3301      	adds	r3, #1
 80010cc:	617b      	str	r3, [r7, #20]
 80010ce:	7ffb      	ldrb	r3, [r7, #31]
 80010d0:	697a      	ldr	r2, [r7, #20]
 80010d2:	429a      	cmp	r2, r3
 80010d4:	dbef      	blt.n	80010b6 <LoRa_receive+0x8e>
    }
    LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 80010d6:	2105      	movs	r1, #5
 80010d8:	68f8      	ldr	r0, [r7, #12]
 80010da:	f7ff fc76 	bl	80009ca <LoRa_gotoMode>
    return min;
 80010de:	7ffb      	ldrb	r3, [r7, #31]
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	3724      	adds	r7, #36	@ 0x24
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd90      	pop	{r4, r7, pc}

080010e8 <short_delay_ms>:
        arguments   :
            LoRa* LoRa        --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void short_delay_ms(uint32_t ms) {
 80010e8:	b480      	push	{r7}
 80010ea:	b085      	sub	sp, #20
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
    volatile uint32_t count;
    while (ms--) {
 80010f0:	e008      	b.n	8001104 <short_delay_ms+0x1c>
        count = 8000; // tweak for ~1 ms
 80010f2:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80010f6:	60fb      	str	r3, [r7, #12]
        while (count--);
 80010f8:	bf00      	nop
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	1e5a      	subs	r2, r3, #1
 80010fe:	60fa      	str	r2, [r7, #12]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d1fa      	bne.n	80010fa <short_delay_ms+0x12>
    while (ms--) {
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	1e5a      	subs	r2, r3, #1
 8001108:	607a      	str	r2, [r7, #4]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d1f1      	bne.n	80010f2 <short_delay_ms+0xa>
    }
}
 800110e:	bf00      	nop
 8001110:	bf00      	nop
 8001112:	3714      	adds	r7, #20
 8001114:	46bd      	mov	sp, r7
 8001116:	bc80      	pop	{r7}
 8001118:	4770      	bx	lr

0800111a <LoRa_init>:

uint16_t LoRa_init(LoRa* _LoRa){
 800111a:	b580      	push	{r7, lr}
 800111c:	b084      	sub	sp, #16
 800111e:	af00      	add	r7, sp, #0
 8001120:	6078      	str	r0, [r7, #4]
    uint8_t    data;
    uint8_t    read;

    if(LoRa_isvalid(_LoRa)){
 8001122:	6878      	ldr	r0, [r7, #4]
 8001124:	f7ff ff12 	bl	8000f4c <LoRa_isvalid>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	f000 808b 	beq.w	8001246 <LoRa_init+0x12c>
        // goto sleep mode:
            LoRa_gotoMode(_LoRa, SLEEP_MODE);
 8001130:	2100      	movs	r1, #0
 8001132:	6878      	ldr	r0, [r7, #4]
 8001134:	f7ff fc49 	bl	80009ca <LoRa_gotoMode>
            // HAL_Delay(10);
        short_delay_ms(10);
 8001138:	200a      	movs	r0, #10
 800113a:	f7ff ffd5 	bl	80010e8 <short_delay_ms>

        // turn on LoRa mode:
            read = LoRa_read(_LoRa, RegOpMode);
 800113e:	2101      	movs	r1, #1
 8001140:	6878      	ldr	r0, [r7, #4]
 8001142:	f7ff fe85 	bl	8000e50 <LoRa_read>
 8001146:	4603      	mov	r3, r0
 8001148:	73fb      	strb	r3, [r7, #15]
            // HAL_Delay(10);
        short_delay_ms(10);
 800114a:	200a      	movs	r0, #10
 800114c:	f7ff ffcc 	bl	80010e8 <short_delay_ms>

            data = read | 0x80;
 8001150:	7bfb      	ldrb	r3, [r7, #15]
 8001152:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001156:	73bb      	strb	r3, [r7, #14]
            LoRa_write(_LoRa, RegOpMode, data);
 8001158:	7bbb      	ldrb	r3, [r7, #14]
 800115a:	461a      	mov	r2, r3
 800115c:	2101      	movs	r1, #1
 800115e:	6878      	ldr	r0, [r7, #4]
 8001160:	f7ff fe90 	bl	8000e84 <LoRa_write>
            // HAL_Delay(100);
        short_delay_ms(100);
 8001164:	2064      	movs	r0, #100	@ 0x64
 8001166:	f7ff ffbf 	bl	80010e8 <short_delay_ms>

        // set frequency:
            LoRa_setFrequency(_LoRa, _LoRa->frequency);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	6a1b      	ldr	r3, [r3, #32]
 800116e:	4619      	mov	r1, r3
 8001170:	6878      	ldr	r0, [r7, #4]
 8001172:	f7ff fd5f 	bl	8000c34 <LoRa_setFrequency>

        // set output power gain:
            LoRa_setPower(_LoRa, _LoRa->power);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800117c:	4619      	mov	r1, r3
 800117e:	6878      	ldr	r0, [r7, #4]
 8001180:	f7ff fe03 	bl	8000d8a <LoRa_setPower>

        // set over current protection:
            LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 800118a:	4619      	mov	r1, r3
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f7ff fe0d 	bl	8000dac <LoRa_setOCP>

        // set LNA gain:
            LoRa_write(_LoRa, RegLna, 0x23);
 8001192:	2223      	movs	r2, #35	@ 0x23
 8001194:	210c      	movs	r1, #12
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f7ff fe74 	bl	8000e84 <LoRa_write>

        // set spreading factor, CRC on, and Timeout Msb:
            LoRa_setTOMsb_setCRCon(_LoRa);
 800119c:	6878      	ldr	r0, [r7, #4]
 800119e:	f7ff fe3f 	bl	8000e20 <LoRa_setTOMsb_setCRCon>
            LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80011a8:	4619      	mov	r1, r3
 80011aa:	6878      	ldr	r0, [r7, #4]
 80011ac:	f7ff fdc1 	bl	8000d32 <LoRa_setSpreadingFactor>

        // set Timeout Lsb:
            LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 80011b0:	22ff      	movs	r2, #255	@ 0xff
 80011b2:	211f      	movs	r1, #31
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f7ff fe65 	bl	8000e84 <LoRa_write>

        // set bandwidth, coding rate and expilicit mode:
            // 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
            //       bits represent --> |   bandwidth   |     CR    |I/E|
            data = 0;
 80011ba:	2300      	movs	r3, #0
 80011bc:	73bb      	strb	r3, [r7, #14]
            data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80011c4:	011b      	lsls	r3, r3, #4
 80011c6:	b2da      	uxtb	r2, r3
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80011ce:	005b      	lsls	r3, r3, #1
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	4413      	add	r3, r2
 80011d4:	73bb      	strb	r3, [r7, #14]
            LoRa_write(_LoRa, RegModemConfig1, data);
 80011d6:	7bbb      	ldrb	r3, [r7, #14]
 80011d8:	461a      	mov	r2, r3
 80011da:	211d      	movs	r1, #29
 80011dc:	6878      	ldr	r0, [r7, #4]
 80011de:	f7ff fe51 	bl	8000e84 <LoRa_write>
            LoRa_setAutoLDO(_LoRa);
 80011e2:	6878      	ldr	r0, [r7, #4]
 80011e4:	f7ff fcf0 	bl	8000bc8 <LoRa_setAutoLDO>

        // set preamble:
            LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80011ec:	0a1b      	lsrs	r3, r3, #8
 80011ee:	b29b      	uxth	r3, r3
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	461a      	mov	r2, r3
 80011f4:	2120      	movs	r1, #32
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f7ff fe44 	bl	8000e84 <LoRa_write>
            LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001200:	b2db      	uxtb	r3, r3
 8001202:	461a      	mov	r2, r3
 8001204:	2121      	movs	r1, #33	@ 0x21
 8001206:	6878      	ldr	r0, [r7, #4]
 8001208:	f7ff fe3c 	bl	8000e84 <LoRa_write>
        //     data = read | 0x3F;
        //     LoRa_write(_LoRa, RegDioMapping1, data);
        // // LoRa_write(_LoRa, RegDioMapping1, 0x00);


        LoRa_write(_LoRa, RegDioMapping1, 0x00); // DIO0DIO3 = RxDone
 800120c:	2200      	movs	r2, #0
 800120e:	2140      	movs	r1, #64	@ 0x40
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f7ff fe37 	bl	8000e84 <LoRa_write>



        // goto standby mode:
            LoRa_gotoMode(_LoRa, STNBY_MODE);
 8001216:	2101      	movs	r1, #1
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	f7ff fbd6 	bl	80009ca <LoRa_gotoMode>
            _LoRa->current_mode = STNBY_MODE;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2201      	movs	r2, #1
 8001222:	61da      	str	r2, [r3, #28]
            // HAL_Delay(10);
        short_delay_ms(10);
 8001224:	200a      	movs	r0, #10
 8001226:	f7ff ff5f 	bl	80010e8 <short_delay_ms>

            read = LoRa_read(_LoRa, RegVersion);
 800122a:	2142      	movs	r1, #66	@ 0x42
 800122c:	6878      	ldr	r0, [r7, #4]
 800122e:	f7ff fe0f 	bl	8000e50 <LoRa_read>
 8001232:	4603      	mov	r3, r0
 8001234:	73fb      	strb	r3, [r7, #15]
            if(read == 0x12)
 8001236:	7bfb      	ldrb	r3, [r7, #15]
 8001238:	2b12      	cmp	r3, #18
 800123a:	d101      	bne.n	8001240 <LoRa_init+0x126>
                return LORA_OK;
 800123c:	23c8      	movs	r3, #200	@ 0xc8
 800123e:	e004      	b.n	800124a <LoRa_init+0x130>
            else
                return LORA_NOT_FOUND;
 8001240:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 8001244:	e001      	b.n	800124a <LoRa_init+0x130>
    }
    else {
        return LORA_UNAVAILABLE;
 8001246:	f240 13f7 	movw	r3, #503	@ 0x1f7
    }
}
 800124a:	4618      	mov	r0, r3
 800124c:	3710      	adds	r7, #16
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
	...

08001254 <RX_Queue_init>:
#include "queue.h"
#include "stdio.h"

QueueHandle_t rx_queue_handle = NULL;

QueueHandle_t RX_Queue_init() {
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
    rx_queue_handle = xQueueCreate(RX_QUEUE_LENGTH, RX_ITEM_SIZE);
 8001258:	2200      	movs	r2, #0
 800125a:	2114      	movs	r1, #20
 800125c:	2005      	movs	r0, #5
 800125e:	f003 fa96 	bl	800478e <xQueueGenericCreate>
 8001262:	4603      	mov	r3, r0
 8001264:	4a07      	ldr	r2, [pc, #28]	@ (8001284 <RX_Queue_init+0x30>)
 8001266:	6013      	str	r3, [r2, #0]
    if (rx_queue_handle != NULL) {
 8001268:	4b06      	ldr	r3, [pc, #24]	@ (8001284 <RX_Queue_init+0x30>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d002      	beq.n	8001276 <RX_Queue_init+0x22>
        return rx_queue_handle;
 8001270:	4b04      	ldr	r3, [pc, #16]	@ (8001284 <RX_Queue_init+0x30>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	e003      	b.n	800127e <RX_Queue_init+0x2a>
    }else {
        printf("RX Queue creation failed : NO MEMORY \n");
 8001276:	4804      	ldr	r0, [pc, #16]	@ (8001288 <RX_Queue_init+0x34>)
 8001278:	f006 fa20 	bl	80076bc <puts>
        return NULL;
 800127c:	2300      	movs	r3, #0





 800127e:	4618      	mov	r0, r3
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	20000088 	.word	0x20000088
 8001288:	080084d8 	.word	0x080084d8

0800128c <LoRa_receive_safe>:
#include "semphr.h"
#include "stm32f1xx_hal_gpio.h"
#include "task.h"
#include "../Inc/LoRa.h"

uint8_t LoRa_receive_safe(LoRa *lora, uint8_t *data, uint8_t length, SemaphoreHandle_t lora_mutex_handle) {
 800128c:	b580      	push	{r7, lr}
 800128e:	b086      	sub	sp, #24
 8001290:	af00      	add	r7, sp, #0
 8001292:	60f8      	str	r0, [r7, #12]
 8001294:	60b9      	str	r1, [r7, #8]
 8001296:	603b      	str	r3, [r7, #0]
 8001298:	4613      	mov	r3, r2
 800129a:	71fb      	strb	r3, [r7, #7]
    uint8_t bytes = 0;
 800129c:	2300      	movs	r3, #0
 800129e:	75fb      	strb	r3, [r7, #23]
    if (xSemaphoreTake(lora_mutex_handle, portMAX_DELAY) == pdTRUE) {
 80012a0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80012a4:	6838      	ldr	r0, [r7, #0]
 80012a6:	f003 fd85 	bl	8004db4 <xQueueSemaphoreTake>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b01      	cmp	r3, #1
 80012ae:	d10d      	bne.n	80012cc <LoRa_receive_safe+0x40>
        bytes = LoRa_receive(lora, data, length);
 80012b0:	79fb      	ldrb	r3, [r7, #7]
 80012b2:	461a      	mov	r2, r3
 80012b4:	68b9      	ldr	r1, [r7, #8]
 80012b6:	68f8      	ldr	r0, [r7, #12]
 80012b8:	f7ff feb6 	bl	8001028 <LoRa_receive>
 80012bc:	4603      	mov	r3, r0
 80012be:	75fb      	strb	r3, [r7, #23]
        xSemaphoreGive(lora_mutex_handle);
 80012c0:	2300      	movs	r3, #0
 80012c2:	2200      	movs	r2, #0
 80012c4:	2100      	movs	r1, #0
 80012c6:	6838      	ldr	r0, [r7, #0]
 80012c8:	f003 faf2 	bl	80048b0 <xQueueGenericSend>
    }
    return bytes;
 80012cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3718      	adds	r7, #24
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
	...

080012d8 <xRX_Task>:

void xRX_Task(void *args) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	b08a      	sub	sp, #40	@ 0x28
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
    RX_Task_args *task_args = (RX_Task_args *) args;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t received_bytes_array[sizeof(MeshPacket)];

    for (;;) {
        uint8_t notified = ulTaskNotifyTake(pdTRUE,portMAX_DELAY);
 80012e4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80012e8:	2001      	movs	r0, #1
 80012ea:	f005 f84d 	bl	8006388 <ulTaskNotifyTake>
 80012ee:	4603      	mov	r3, r0
 80012f0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

        if (notified) {
 80012f4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d0f3      	beq.n	80012e4 <xRX_Task+0xc>
            if (LoRa_receive_safe(task_args->lora,
 80012fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012fe:	6818      	ldr	r0, [r3, #0]
 8001300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	f107 010c 	add.w	r1, r7, #12
 8001308:	2214      	movs	r2, #20
 800130a:	f7ff ffbf 	bl	800128c <LoRa_receive_safe>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d0e7      	beq.n	80012e4 <xRX_Task+0xc>
                received_bytes_array,
                sizeof(received_bytes_array),
                task_args->lora_mutex)) {
                if (xQueueSend(task_args->_rx_queue_handle,received_bytes_array,pdMS_TO_TICKS(2000))==pdTRUE) {
 8001314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001316:	6898      	ldr	r0, [r3, #8]
 8001318:	f107 010c 	add.w	r1, r7, #12
 800131c:	2300      	movs	r3, #0
 800131e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001322:	f003 fac5 	bl	80048b0 <xQueueGenericSend>
 8001326:	4603      	mov	r3, r0
 8001328:	2b01      	cmp	r3, #1
 800132a:	d1db      	bne.n	80012e4 <xRX_Task+0xc>
                    printf("SENT TO RX QUEUE");
 800132c:	4801      	ldr	r0, [pc, #4]	@ (8001334 <xRX_Task+0x5c>)
 800132e:	f006 f95d 	bl	80075ec <iprintf>
    for (;;) {
 8001332:	e7d7      	b.n	80012e4 <xRX_Task+0xc>
 8001334:	08008500 	.word	0x08008500

08001338 <routing_task>:
#include "General.h"
#include "id.h"
#include "packet.h"
#include "queue.h"

void routing_task(void *args) {
 8001338:	b5b0      	push	{r4, r5, r7, lr}
 800133a:	b08e      	sub	sp, #56	@ 0x38
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
    Routing_task_args *routing_task_args = (Routing_task_args *) args;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	637b      	str	r3, [r7, #52]	@ 0x34
    uint8_t received_byte_array[sizeof(MeshPacket)];
    MeshPacket pkt;

    for (;;) {
        if (xQueueReceive(routing_task_args->_rx_queue_handle, received_byte_array,portMAX_DELAY) == pdPASS) {
 8001344:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f107 0120 	add.w	r1, r7, #32
 800134c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001350:	4618      	mov	r0, r3
 8001352:	f003 fc4d 	bl	8004bf0 <xQueueReceive>
 8001356:	4603      	mov	r3, r0
 8001358:	2b01      	cmp	r3, #1
 800135a:	d1f3      	bne.n	8001344 <routing_task+0xc>
            memcpy(&pkt, received_byte_array, sizeof(MeshPacket));
 800135c:	f107 040c 	add.w	r4, r7, #12
 8001360:	f107 0520 	add.w	r5, r7, #32
 8001364:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001366:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001368:	682b      	ldr	r3, [r5, #0]
 800136a:	6023      	str	r3, [r4, #0]

            if (pkt.dst_id == mesh_id) {
 800136c:	7c3b      	ldrb	r3, [r7, #16]
 800136e:	461a      	mov	r2, r3
 8001370:	4b17      	ldr	r3, [pc, #92]	@ (80013d0 <routing_task+0x98>)
 8001372:	881b      	ldrh	r3, [r3, #0]
 8001374:	429a      	cmp	r2, r3
 8001376:	d105      	bne.n	8001384 <routing_task+0x4c>
                handle_my_packets(&pkt);
 8001378:	f107 030c 	add.w	r3, r7, #12
 800137c:	4618      	mov	r0, r3
 800137e:	f000 f829 	bl	80013d4 <handle_my_packets>
                break;
 8001382:	e021      	b.n	80013c8 <routing_task+0x90>
            }

            if (pkt.dst_id == BROADCAST_ADDRESS) {
 8001384:	7c3b      	ldrb	r3, [r7, #16]
 8001386:	2bff      	cmp	r3, #255	@ 0xff
 8001388:	d105      	bne.n	8001396 <routing_task+0x5e>
                handle_connections(&pkt);
 800138a:	f107 030c 	add.w	r3, r7, #12
 800138e:	4618      	mov	r0, r3
 8001390:	f000 f82d 	bl	80013ee <handle_connections>
                break;
 8001394:	e018      	b.n	80013c8 <routing_task+0x90>
            }

            if (pkt.dst_id != mesh_id && pkt.dst_id != BROADCAST_ADDRESS) {
 8001396:	7c3b      	ldrb	r3, [r7, #16]
 8001398:	461a      	mov	r2, r3
 800139a:	4b0d      	ldr	r3, [pc, #52]	@ (80013d0 <routing_task+0x98>)
 800139c:	881b      	ldrh	r3, [r3, #0]
 800139e:	429a      	cmp	r2, r3
 80013a0:	d008      	beq.n	80013b4 <routing_task+0x7c>
 80013a2:	7c3b      	ldrb	r3, [r7, #16]
 80013a4:	2bff      	cmp	r3, #255	@ 0xff
 80013a6:	d005      	beq.n	80013b4 <routing_task+0x7c>
                // i did it just for readability
                handle_forwarding(&pkt);
 80013a8:	f107 030c 	add.w	r3, r7, #12
 80013ac:	4618      	mov	r0, r3
 80013ae:	f000 f828 	bl	8001402 <handle_forwarding>
                break;
 80013b2:	e009      	b.n	80013c8 <routing_task+0x90>
            }



            //TODO : get rid of this line ( just for structure phase)
            xQueueSend(routing_task_args->_tx_queue_handle,&pkt,portMAX_DELAY);
 80013b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80013b6:	6858      	ldr	r0, [r3, #4]
 80013b8:	f107 010c 	add.w	r1, r7, #12
 80013bc:	2300      	movs	r3, #0
 80013be:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80013c2:	f003 fa75 	bl	80048b0 <xQueueGenericSend>
        if (xQueueReceive(routing_task_args->_rx_queue_handle, received_byte_array,portMAX_DELAY) == pdPASS) {
 80013c6:	e7bd      	b.n	8001344 <routing_task+0xc>



        }
    }
}
 80013c8:	bf00      	nop
 80013ca:	3738      	adds	r7, #56	@ 0x38
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bdb0      	pop	{r4, r5, r7, pc}
 80013d0:	20000098 	.word	0x20000098

080013d4 <handle_my_packets>:


uint8_t handle_my_packets(MeshPacket *packet) {
 80013d4:	b480      	push	{r7}
 80013d6:	b085      	sub	sp, #20
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
    Commands command = (Commands) packet->payload[0];
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	7a5b      	ldrb	r3, [r3, #9]
 80013e0:	73fb      	strb	r3, [r7, #15]
    switch (packet->payload[0]) {
        //TODO transmit to drone via uart

        default: return 1;
 80013e2:	2301      	movs	r3, #1
    }
    return 1;
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	3714      	adds	r7, #20
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bc80      	pop	{r7}
 80013ec:	4770      	bx	lr

080013ee <handle_connections>:

uint8_t handle_connections(MeshPacket *packet) {
 80013ee:	b480      	push	{r7}
 80013f0:	b083      	sub	sp, #12
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	6078      	str	r0, [r7, #4]
    //TODO : make the routing logic for connecting

    return 1;
 80013f6:	2301      	movs	r3, #1
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bc80      	pop	{r7}
 8001400:	4770      	bx	lr

08001402 <handle_forwarding>:
uint8_t handle_forwarding(MeshPacket *packet) {
 8001402:	b480      	push	{r7}
 8001404:	b083      	sub	sp, #12
 8001406:	af00      	add	r7, sp, #0
 8001408:	6078      	str	r0, [r7, #4]
    //TODO  : make the forwarding logic
    return 1;
 800140a:	2301      	movs	r3, #1

}
 800140c:	4618      	mov	r0, r3
 800140e:	370c      	adds	r7, #12
 8001410:	46bd      	mov	sp, r7
 8001412:	bc80      	pop	{r7}
 8001414:	4770      	bx	lr
	...

08001418 <TX_Queue_init>:

#include "packet.h"

QueueHandle_t tx_Queue_handle = NULL; //  define it exactly once

QueueHandle_t TX_Queue_init(void) {
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
    tx_Queue_handle = xQueueCreate(5, sizeof(MeshPacket));
 800141c:	2200      	movs	r2, #0
 800141e:	2114      	movs	r1, #20
 8001420:	2005      	movs	r0, #5
 8001422:	f003 f9b4 	bl	800478e <xQueueGenericCreate>
 8001426:	4603      	mov	r3, r0
 8001428:	4a06      	ldr	r2, [pc, #24]	@ (8001444 <TX_Queue_init+0x2c>)
 800142a:	6013      	str	r3, [r2, #0]
    if (!tx_Queue_handle) {
 800142c:	4b05      	ldr	r3, [pc, #20]	@ (8001444 <TX_Queue_init+0x2c>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d102      	bne.n	800143a <TX_Queue_init+0x22>
        printf("TX Queue creation failed\n");
 8001434:	4804      	ldr	r0, [pc, #16]	@ (8001448 <TX_Queue_init+0x30>)
 8001436:	f006 f941 	bl	80076bc <puts>
    }
    return tx_Queue_handle;
 800143a:	4b02      	ldr	r3, [pc, #8]	@ (8001444 <TX_Queue_init+0x2c>)
 800143c:	681b      	ldr	r3, [r3, #0]
}
 800143e:	4618      	mov	r0, r3
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	2000008c 	.word	0x2000008c
 8001448:	08008514 	.word	0x08008514

0800144c <LoRa_transmit_safe>:

#include <stdio.h>

#include "packet.h"

uint8_t LoRa_transmit_safe(LoRa *lora, uint8_t *data, uint8_t length, uint16_t timeout, SemaphoreHandle_t lora_mutex_handle) {
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af00      	add	r7, sp, #0
 8001452:	60f8      	str	r0, [r7, #12]
 8001454:	60b9      	str	r1, [r7, #8]
 8001456:	4611      	mov	r1, r2
 8001458:	461a      	mov	r2, r3
 800145a:	460b      	mov	r3, r1
 800145c:	71fb      	strb	r3, [r7, #7]
 800145e:	4613      	mov	r3, r2
 8001460:	80bb      	strh	r3, [r7, #4]
    uint8_t status = 0;
 8001462:	2300      	movs	r3, #0
 8001464:	75fb      	strb	r3, [r7, #23]

    // Take the LoRa mutex before using the SPI and LoRa hardware
    if (xSemaphoreTake(lora_mutex_handle, portMAX_DELAY) == pdTRUE) {
 8001466:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800146a:	6a38      	ldr	r0, [r7, #32]
 800146c:	f003 fca2 	bl	8004db4 <xQueueSemaphoreTake>
 8001470:	4603      	mov	r3, r0
 8001472:	2b01      	cmp	r3, #1
 8001474:	d10d      	bne.n	8001492 <LoRa_transmit_safe+0x46>
        status = LoRa_transmit(lora, data, length, timeout);
 8001476:	88bb      	ldrh	r3, [r7, #4]
 8001478:	79fa      	ldrb	r2, [r7, #7]
 800147a:	68b9      	ldr	r1, [r7, #8]
 800147c:	68f8      	ldr	r0, [r7, #12]
 800147e:	f7ff fd6f 	bl	8000f60 <LoRa_transmit>
 8001482:	4603      	mov	r3, r0
 8001484:	75fb      	strb	r3, [r7, #23]
        xSemaphoreGive(lora_mutex_handle);  // Always release the mutex
 8001486:	2300      	movs	r3, #0
 8001488:	2200      	movs	r2, #0
 800148a:	2100      	movs	r1, #0
 800148c:	6a38      	ldr	r0, [r7, #32]
 800148e:	f003 fa0f 	bl	80048b0 <xQueueGenericSend>
    }

    return status;
 8001492:	7dfb      	ldrb	r3, [r7, #23]
}
 8001494:	4618      	mov	r0, r3
 8001496:	3718      	adds	r7, #24
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}

0800149c <xTX_task>:

void xTX_task(void *args) {
 800149c:	b590      	push	{r4, r7, lr}
 800149e:	b08b      	sub	sp, #44	@ 0x2c
 80014a0:	af02      	add	r7, sp, #8
 80014a2:	6078      	str	r0, [r7, #4]
    TX_task_args *task_args = (TX_task_args *) args;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	61fb      	str	r3, [r7, #28]
    MeshPacket packet_from_queue;


    for (;;) {
        if (xQueueReceive(task_args->_tx_queue_handle,&packet_from_queue,portMAX_DELAY) == pdTRUE) {
 80014a8:	69fb      	ldr	r3, [r7, #28]
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	f107 0108 	add.w	r1, r7, #8
 80014b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80014b4:	4618      	mov	r0, r3
 80014b6:	f003 fb9b 	bl	8004bf0 <xQueueReceive>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d1f3      	bne.n	80014a8 <xTX_task+0xc>

            if (LoRa_transmit_safe(
 80014c0:	69fb      	ldr	r3, [r7, #28]
 80014c2:	6818      	ldr	r0, [r3, #0]
 80014c4:	7c3c      	ldrb	r4, [r7, #16]
 80014c6:	69fb      	ldr	r3, [r7, #28]
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	f107 0208 	add.w	r2, r7, #8
 80014ce:	f102 0109 	add.w	r1, r2, #9
 80014d2:	9300      	str	r3, [sp, #0]
 80014d4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80014d8:	4622      	mov	r2, r4
 80014da:	f7ff ffb7 	bl	800144c <LoRa_transmit_safe>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d0e1      	beq.n	80014a8 <xTX_task+0xc>
            2000,
            task_args->_lora_mutex_handle


            )) {
                printf("LoRa transmit_safe\n");
 80014e4:	4801      	ldr	r0, [pc, #4]	@ (80014ec <xTX_task+0x50>)
 80014e6:	f006 f8e9 	bl	80076bc <puts>
        if (xQueueReceive(task_args->_tx_queue_handle,&packet_from_queue,portMAX_DELAY) == pdTRUE) {
 80014ea:	e7dd      	b.n	80014a8 <xTX_task+0xc>
 80014ec:	08008530 	.word	0x08008530

080014f0 <flags_init>:
SemaphoreHandle_t get_flags_mutex(void) {
    return flags_mutex;
}

// Initialize the flags system
void flags_init(void) {
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
    // Create mutex
    flags_mutex = xSemaphoreCreateMutex();
 80014f4:	2001      	movs	r0, #1
 80014f6:	f003 f9c2 	bl	800487e <xQueueCreateMutex>
 80014fa:	4603      	mov	r3, r0
 80014fc:	4a06      	ldr	r2, [pc, #24]	@ (8001518 <flags_init+0x28>)
 80014fe:	6013      	str	r3, [r2, #0]
        // Handle failure (out of memory)
        // Could assert or halt
    }

    // Initialize all flags to false
    flags_instance.broadcasting = false;
 8001500:	4b06      	ldr	r3, [pc, #24]	@ (800151c <flags_init+0x2c>)
 8001502:	2200      	movs	r2, #0
 8001504:	701a      	strb	r2, [r3, #0]
    flags_instance.connected = false;
 8001506:	4b05      	ldr	r3, [pc, #20]	@ (800151c <flags_init+0x2c>)
 8001508:	2200      	movs	r2, #0
 800150a:	705a      	strb	r2, [r3, #1]
    flags_instance.reply_pending = false;
 800150c:	4b03      	ldr	r3, [pc, #12]	@ (800151c <flags_init+0x2c>)
 800150e:	2200      	movs	r2, #0
 8001510:	709a      	strb	r2, [r3, #2]
}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	20000094 	.word	0x20000094
 800151c:	20000090 	.word	0x20000090

08001520 <get_unique_id_part>:
//
// Created by royivri on 11/8/25.
//

#include "id.h"
inline uint32_t get_unique_id_part(uint8_t index) {
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	4603      	mov	r3, r0
 8001528:	71fb      	strb	r3, [r7, #7]
    return *((uint32_t *)(UNIQUE_ID_BASE + (index * 4)));
 800152a:	79fb      	ldrb	r3, [r7, #7]
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8001532:	f6a3 0318 	subw	r3, r3, #2072	@ 0x818
 8001536:	681b      	ldr	r3, [r3, #0]

}
 8001538:	4618      	mov	r0, r3
 800153a:	370c      	adds	r7, #12
 800153c:	46bd      	mov	sp, r7
 800153e:	bc80      	pop	{r7}
 8001540:	4770      	bx	lr
	...

08001544 <node_id_init>:



uint16_t mesh_id;

void node_id_init(void) {
 8001544:	b580      	push	{r7, lr}
 8001546:	b084      	sub	sp, #16
 8001548:	af00      	add	r7, sp, #0
    uint32_t id0 = get_unique_id_part(0);
 800154a:	2000      	movs	r0, #0
 800154c:	f7ff ffe8 	bl	8001520 <get_unique_id_part>
 8001550:	60f8      	str	r0, [r7, #12]
    uint32_t id1 = get_unique_id_part(1);
 8001552:	2001      	movs	r0, #1
 8001554:	f7ff ffe4 	bl	8001520 <get_unique_id_part>
 8001558:	60b8      	str	r0, [r7, #8]
    uint32_t id2 = get_unique_id_part(2);
 800155a:	2002      	movs	r0, #2
 800155c:	f7ff ffe0 	bl	8001520 <get_unique_id_part>
 8001560:	6078      	str	r0, [r7, #4]

    mesh_id = (uint16_t)((id0 ^ id1 ^ id2) & 0xFFFF);
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	b29a      	uxth	r2, r3
 8001566:	68bb      	ldr	r3, [r7, #8]
 8001568:	b29b      	uxth	r3, r3
 800156a:	4053      	eors	r3, r2
 800156c:	b29a      	uxth	r2, r3
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	b29b      	uxth	r3, r3
 8001572:	4053      	eors	r3, r2
 8001574:	b29a      	uxth	r2, r3
 8001576:	4b03      	ldr	r3, [pc, #12]	@ (8001584 <node_id_init+0x40>)
 8001578:	801a      	strh	r2, [r3, #0]
 800157a:	bf00      	nop
 800157c:	3710      	adds	r7, #16
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	20000098 	.word	0x20000098

08001588 <_write>:
int __io_putchar(int ch) {
    HAL_UART_Transmit(&huart2, (uint8_t *) &ch, 1, HAL_MAX_DELAY);
    return ch;
}

int _write(int file, char *ptr, int len) {
 8001588:	b580      	push	{r7, lr}
 800158a:	b084      	sub	sp, #16
 800158c:	af00      	add	r7, sp, #0
 800158e:	60f8      	str	r0, [r7, #12]
 8001590:	60b9      	str	r1, [r7, #8]
 8001592:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	b29a      	uxth	r2, r3
 8001598:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800159c:	68b9      	ldr	r1, [r7, #8]
 800159e:	4804      	ldr	r0, [pc, #16]	@ (80015b0 <_write+0x28>)
 80015a0:	f002 fc1e 	bl	8003de0 <HAL_UART_Transmit>
    return len;
 80015a4:	687b      	ldr	r3, [r7, #4]
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	3710      	adds	r7, #16
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	200000f4 	.word	0x200000f4

080015b4 <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void) {
 80015b4:	b5b0      	push	{r4, r5, r7, lr}
 80015b6:	b092      	sub	sp, #72	@ 0x48
 80015b8:	af02      	add	r7, sp, #8
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 80015ba:	f000 fc9b 	bl	8001ef4 <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 80015be:	f000 f8f1 	bl	80017a4 <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 80015c2:	f000 f98b 	bl	80018dc <MX_GPIO_Init>
    MX_SPI2_Init();
 80015c6:	f000 f929 	bl	800181c <MX_SPI2_Init>
    MX_USART2_UART_Init();
 80015ca:	f000 f95d 	bl	8001888 <MX_USART2_UART_Init>
    /* USER CODE BEGIN 2 */

    // init_packet_queue(); //Deprecated
    flags_init();
 80015ce:	f7ff ff8f 	bl	80014f0 <flags_init>
    node_id_init();
 80015d2:	f7ff ffb7 	bl	8001544 <node_id_init>
    RX_Queue_init();
 80015d6:	f7ff fe3d 	bl	8001254 <RX_Queue_init>
    TX_Queue_init();
 80015da:	f7ff ff1d 	bl	8001418 <TX_Queue_init>

    myLoRa = newLoRa();
 80015de:	4c55      	ldr	r4, [pc, #340]	@ (8001734 <main+0x180>)
 80015e0:	463b      	mov	r3, r7
 80015e2:	4618      	mov	r0, r3
 80015e4:	f7ff f9aa 	bl	800093c <newLoRa>
 80015e8:	4625      	mov	r5, r4
 80015ea:	463c      	mov	r4, r7
 80015ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015f4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80015f8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    myLoRa.CS_port = NSS_GPIO_Port;
 80015fc:	4b4d      	ldr	r3, [pc, #308]	@ (8001734 <main+0x180>)
 80015fe:	4a4e      	ldr	r2, [pc, #312]	@ (8001738 <main+0x184>)
 8001600:	601a      	str	r2, [r3, #0]
    myLoRa.CS_pin = NSS_Pin;
 8001602:	4b4c      	ldr	r3, [pc, #304]	@ (8001734 <main+0x180>)
 8001604:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001608:	809a      	strh	r2, [r3, #4]
    myLoRa.reset_port = RESET_GPIO_Port;
 800160a:	4b4a      	ldr	r3, [pc, #296]	@ (8001734 <main+0x180>)
 800160c:	4a4b      	ldr	r2, [pc, #300]	@ (800173c <main+0x188>)
 800160e:	609a      	str	r2, [r3, #8]
    myLoRa.reset_pin = RESET_Pin;
 8001610:	4b48      	ldr	r3, [pc, #288]	@ (8001734 <main+0x180>)
 8001612:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001616:	819a      	strh	r2, [r3, #12]
    myLoRa.DIO0_port = DID0_GPIO_Port;
 8001618:	4b46      	ldr	r3, [pc, #280]	@ (8001734 <main+0x180>)
 800161a:	4a48      	ldr	r2, [pc, #288]	@ (800173c <main+0x188>)
 800161c:	611a      	str	r2, [r3, #16]
    myLoRa.DIO0_pin = DID0_Pin;
 800161e:	4b45      	ldr	r3, [pc, #276]	@ (8001734 <main+0x180>)
 8001620:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001624:	829a      	strh	r2, [r3, #20]
    myLoRa.power = POWER_17db;
 8001626:	4b43      	ldr	r3, [pc, #268]	@ (8001734 <main+0x180>)
 8001628:	22fc      	movs	r2, #252	@ 0xfc
 800162a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    myLoRa.hSPIx = &hspi2;
 800162e:	4b41      	ldr	r3, [pc, #260]	@ (8001734 <main+0x180>)
 8001630:	4a43      	ldr	r2, [pc, #268]	@ (8001740 <main+0x18c>)
 8001632:	619a      	str	r2, [r3, #24]
    uint16_t LoRa_status = 0;
 8001634:	2300      	movs	r3, #0
 8001636:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    LoRa_reset(&myLoRa);
 8001638:	483e      	ldr	r0, [pc, #248]	@ (8001734 <main+0x180>)
 800163a:	f7ff f9a8 	bl	800098e <LoRa_reset>

    LoRa_status = LoRa_init(&myLoRa); // TODO : check status with  a warning
 800163e:	483d      	ldr	r0, [pc, #244]	@ (8001734 <main+0x180>)
 8001640:	f7ff fd6b 	bl	800111a <LoRa_init>
 8001644:	4603      	mov	r3, r0
 8001646:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    //STARTUP NOTES
    printf("DEVICE ID  : %x\r\n", mesh_id);
 8001648:	4b3e      	ldr	r3, [pc, #248]	@ (8001744 <main+0x190>)
 800164a:	881b      	ldrh	r3, [r3, #0]
 800164c:	4619      	mov	r1, r3
 800164e:	483e      	ldr	r0, [pc, #248]	@ (8001748 <main+0x194>)
 8001650:	f005 ffcc 	bl	80075ec <iprintf>
    if (LoRa_status == 200) {
 8001654:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8001656:	2bc8      	cmp	r3, #200	@ 0xc8
 8001658:	d103      	bne.n	8001662 <main+0xae>
        printf("LoRa status : OK\r\n");
 800165a:	483c      	ldr	r0, [pc, #240]	@ (800174c <main+0x198>)
 800165c:	f006 f82e 	bl	80076bc <puts>
 8001660:	e002      	b.n	8001668 <main+0xb4>
    } else {
        printf("LoRa status : FAILED\r\n");
 8001662:	483b      	ldr	r0, [pc, #236]	@ (8001750 <main+0x19c>)
 8001664:	f006 f82a 	bl	80076bc <puts>
    }


    lora_mutex_handle = xSemaphoreCreateMutex();
 8001668:	2001      	movs	r0, #1
 800166a:	f003 f908 	bl	800487e <xQueueCreateMutex>
 800166e:	4603      	mov	r3, r0
 8001670:	4a38      	ldr	r2, [pc, #224]	@ (8001754 <main+0x1a0>)
 8001672:	6013      	str	r3, [r2, #0]
    if (lora_mutex_handle == NULL) {
 8001674:	4b37      	ldr	r3, [pc, #220]	@ (8001754 <main+0x1a0>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d104      	bne.n	8001686 <main+0xd2>
        printf("Failed to create LoRa mutex!\n");
 800167c:	4836      	ldr	r0, [pc, #216]	@ (8001758 <main+0x1a4>)
 800167e:	f006 f81d 	bl	80076bc <puts>
        while (1); // stop safely
 8001682:	bf00      	nop
 8001684:	e7fd      	b.n	8001682 <main+0xce>
    }

    rx_args.lora = &myLoRa;
 8001686:	4b35      	ldr	r3, [pc, #212]	@ (800175c <main+0x1a8>)
 8001688:	4a2a      	ldr	r2, [pc, #168]	@ (8001734 <main+0x180>)
 800168a:	601a      	str	r2, [r3, #0]
    rx_args.lora_mutex = lora_mutex_handle;
 800168c:	4b31      	ldr	r3, [pc, #196]	@ (8001754 <main+0x1a0>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a32      	ldr	r2, [pc, #200]	@ (800175c <main+0x1a8>)
 8001692:	6053      	str	r3, [r2, #4]
    rx_args._rx_queue_handle = rx_queue_handle;
 8001694:	4b32      	ldr	r3, [pc, #200]	@ (8001760 <main+0x1ac>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a30      	ldr	r2, [pc, #192]	@ (800175c <main+0x1a8>)
 800169a:	6093      	str	r3, [r2, #8]

    tx_TEST_args.lora = &myLoRa;
 800169c:	4b31      	ldr	r3, [pc, #196]	@ (8001764 <main+0x1b0>)
 800169e:	4a25      	ldr	r2, [pc, #148]	@ (8001734 <main+0x180>)
 80016a0:	601a      	str	r2, [r3, #0]
    tx_TEST_args.lora_mutex = lora_mutex_handle;
 80016a2:	4b2c      	ldr	r3, [pc, #176]	@ (8001754 <main+0x1a0>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4a2f      	ldr	r2, [pc, #188]	@ (8001764 <main+0x1b0>)
 80016a8:	6053      	str	r3, [r2, #4]


    routing_args._tx_queue_handle=tx_Queue_handle;
 80016aa:	4b2f      	ldr	r3, [pc, #188]	@ (8001768 <main+0x1b4>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4a2f      	ldr	r2, [pc, #188]	@ (800176c <main+0x1b8>)
 80016b0:	6053      	str	r3, [r2, #4]
    routing_args._rx_queue_handle = rx_queue_handle;
 80016b2:	4b2b      	ldr	r3, [pc, #172]	@ (8001760 <main+0x1ac>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4a2d      	ldr	r2, [pc, #180]	@ (800176c <main+0x1b8>)
 80016b8:	6013      	str	r3, [r2, #0]



    tx_args._lora_mutex_handle=lora_mutex_handle;
 80016ba:	4b26      	ldr	r3, [pc, #152]	@ (8001754 <main+0x1a0>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4a2c      	ldr	r2, [pc, #176]	@ (8001770 <main+0x1bc>)
 80016c0:	6093      	str	r3, [r2, #8]
    tx_args._tx_queue_handle=tx_Queue_handle;
 80016c2:	4b29      	ldr	r3, [pc, #164]	@ (8001768 <main+0x1b4>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a2a      	ldr	r2, [pc, #168]	@ (8001770 <main+0x1bc>)
 80016c8:	6053      	str	r3, [r2, #4]




    LoRa_startReceiving(&myLoRa);
 80016ca:	481a      	ldr	r0, [pc, #104]	@ (8001734 <main+0x180>)
 80016cc:	f7ff fca0 	bl	8001010 <LoRa_startReceiving>

    /* USER CODE END 2 */

    /* Init scheduler */
    osKernelInitialize();
 80016d0:	f002 fd9e 	bl	8004210 <osKernelInitialize>
    /* add queues, ... */
    /* USER CODE END RTOS_QUEUES */

    /* Create the thread(s) */
    /* creation of defaultTask */
    defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80016d4:	4a27      	ldr	r2, [pc, #156]	@ (8001774 <main+0x1c0>)
 80016d6:	2100      	movs	r1, #0
 80016d8:	4827      	ldr	r0, [pc, #156]	@ (8001778 <main+0x1c4>)
 80016da:	f002 fde1 	bl	80042a0 <osThreadNew>
 80016de:	4603      	mov	r3, r0
 80016e0:	4a26      	ldr	r2, [pc, #152]	@ (800177c <main+0x1c8>)
 80016e2:	6013      	str	r3, [r2, #0]

    /* USER CODE BEGIN RTOS_THREADS */
    BaseType_t rx_status = xTaskCreate(xRX_Task, "RX_Task", 256, &rx_args, 5, &rxTaskHandle);
 80016e4:	4b26      	ldr	r3, [pc, #152]	@ (8001780 <main+0x1cc>)
 80016e6:	9301      	str	r3, [sp, #4]
 80016e8:	2305      	movs	r3, #5
 80016ea:	9300      	str	r3, [sp, #0]
 80016ec:	4b1b      	ldr	r3, [pc, #108]	@ (800175c <main+0x1a8>)
 80016ee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80016f2:	4924      	ldr	r1, [pc, #144]	@ (8001784 <main+0x1d0>)
 80016f4:	4824      	ldr	r0, [pc, #144]	@ (8001788 <main+0x1d4>)
 80016f6:	f003 fe51 	bl	800539c <xTaskCreate>
 80016fa:	63b8      	str	r0, [r7, #56]	@ 0x38
    BaseType_t router_status = xTaskCreate(routing_task, "Routing_Task", 256, &routing_args, 5, &routingTaskHandle);
 80016fc:	4b23      	ldr	r3, [pc, #140]	@ (800178c <main+0x1d8>)
 80016fe:	9301      	str	r3, [sp, #4]
 8001700:	2305      	movs	r3, #5
 8001702:	9300      	str	r3, [sp, #0]
 8001704:	4b19      	ldr	r3, [pc, #100]	@ (800176c <main+0x1b8>)
 8001706:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800170a:	4921      	ldr	r1, [pc, #132]	@ (8001790 <main+0x1dc>)
 800170c:	4821      	ldr	r0, [pc, #132]	@ (8001794 <main+0x1e0>)
 800170e:	f003 fe45 	bl	800539c <xTaskCreate>
 8001712:	6378      	str	r0, [r7, #52]	@ 0x34
    BaseType_t tx_status = xTaskCreate(xTX_task, "TX_Task", 256, &tx_args, 5, &txTaskHandle);
 8001714:	4b20      	ldr	r3, [pc, #128]	@ (8001798 <main+0x1e4>)
 8001716:	9301      	str	r3, [sp, #4]
 8001718:	2305      	movs	r3, #5
 800171a:	9300      	str	r3, [sp, #0]
 800171c:	4b14      	ldr	r3, [pc, #80]	@ (8001770 <main+0x1bc>)
 800171e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001722:	491e      	ldr	r1, [pc, #120]	@ (800179c <main+0x1e8>)
 8001724:	481e      	ldr	r0, [pc, #120]	@ (80017a0 <main+0x1ec>)
 8001726:	f003 fe39 	bl	800539c <xTaskCreate>
 800172a:	6338      	str	r0, [r7, #48]	@ 0x30
    /* USER CODE BEGIN RTOS_EVENTS */
    /* add events, ... */
    /* USER CODE END RTOS_EVENTS */

    /* Start scheduler */
    osKernelStart();
 800172c:	f002 fd92 	bl	8004254 <osKernelStart>
    /* We should never get here as control is now taken by the scheduler */

    /* Infinite loop */
    /* USER CODE BEGIN WHILE */

    while (1) {
 8001730:	bf00      	nop
 8001732:	e7fd      	b.n	8001730 <main+0x17c>
 8001734:	20000144 	.word	0x20000144
 8001738:	40010c00 	.word	0x40010c00
 800173c:	40010800 	.word	0x40010800
 8001740:	2000009c 	.word	0x2000009c
 8001744:	20000098 	.word	0x20000098
 8001748:	08008550 	.word	0x08008550
 800174c:	08008564 	.word	0x08008564
 8001750:	08008578 	.word	0x08008578
 8001754:	20000140 	.word	0x20000140
 8001758:	08008590 	.word	0x08008590
 800175c:	20000170 	.word	0x20000170
 8001760:	20000088 	.word	0x20000088
 8001764:	2000017c 	.word	0x2000017c
 8001768:	2000008c 	.word	0x2000008c
 800176c:	20000190 	.word	0x20000190
 8001770:	20000184 	.word	0x20000184
 8001774:	080085e8 	.word	0x080085e8
 8001778:	08001a4d 	.word	0x08001a4d
 800177c:	2000013c 	.word	0x2000013c
 8001780:	20000198 	.word	0x20000198
 8001784:	080085b0 	.word	0x080085b0
 8001788:	080012d9 	.word	0x080012d9
 800178c:	200001a0 	.word	0x200001a0
 8001790:	080085b8 	.word	0x080085b8
 8001794:	08001339 	.word	0x08001339
 8001798:	2000019c 	.word	0x2000019c
 800179c:	080085c8 	.word	0x080085c8
 80017a0:	0800149d 	.word	0x0800149d

080017a4 <SystemClock_Config>:

/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void) {
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b090      	sub	sp, #64	@ 0x40
 80017a8:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017aa:	f107 0318 	add.w	r3, r7, #24
 80017ae:	2228      	movs	r2, #40	@ 0x28
 80017b0:	2100      	movs	r1, #0
 80017b2:	4618      	mov	r0, r3
 80017b4:	f006 f862 	bl	800787c <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017b8:	1d3b      	adds	r3, r7, #4
 80017ba:	2200      	movs	r2, #0
 80017bc:	601a      	str	r2, [r3, #0]
 80017be:	605a      	str	r2, [r3, #4]
 80017c0:	609a      	str	r2, [r3, #8]
 80017c2:	60da      	str	r2, [r3, #12]
 80017c4:	611a      	str	r2, [r3, #16]

    /** Initializes the RCC Oscillators according to the specified parameters
    * in the RCC_OscInitTypeDef structure.
    */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017c6:	2302      	movs	r3, #2
 80017c8:	61bb      	str	r3, [r7, #24]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017ca:	2301      	movs	r3, #1
 80017cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017ce:	2310      	movs	r3, #16
 80017d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80017d2:	2300      	movs	r3, #0
 80017d4:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80017d6:	f107 0318 	add.w	r3, r7, #24
 80017da:	4618      	mov	r0, r3
 80017dc:	f000 fe8e 	bl	80024fc <HAL_RCC_OscConfig>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <SystemClock_Config+0x46>
        Error_Handler();
 80017e6:	f000 f953 	bl	8001a90 <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
    */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80017ea:	230f      	movs	r3, #15
 80017ec:	607b      	str	r3, [r7, #4]
                                  | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80017ee:	2300      	movs	r3, #0
 80017f0:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017f2:	2300      	movs	r3, #0
 80017f4:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017f6:	2300      	movs	r3, #0
 80017f8:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017fa:	2300      	movs	r3, #0
 80017fc:	617b      	str	r3, [r7, #20]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 80017fe:	1d3b      	adds	r3, r7, #4
 8001800:	2100      	movs	r1, #0
 8001802:	4618      	mov	r0, r3
 8001804:	f001 f8fc 	bl	8002a00 <HAL_RCC_ClockConfig>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <SystemClock_Config+0x6e>
        Error_Handler();
 800180e:	f000 f93f 	bl	8001a90 <Error_Handler>
    }
}
 8001812:	bf00      	nop
 8001814:	3740      	adds	r7, #64	@ 0x40
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
	...

0800181c <MX_SPI2_Init>:
/**
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void) {
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN SPI2_Init 1 */

    /* USER CODE END SPI2_Init 1 */
    /* SPI2 parameter configuration*/
    hspi2.Instance = SPI2;
 8001820:	4b17      	ldr	r3, [pc, #92]	@ (8001880 <MX_SPI2_Init+0x64>)
 8001822:	4a18      	ldr	r2, [pc, #96]	@ (8001884 <MX_SPI2_Init+0x68>)
 8001824:	601a      	str	r2, [r3, #0]
    hspi2.Init.Mode = SPI_MODE_MASTER;
 8001826:	4b16      	ldr	r3, [pc, #88]	@ (8001880 <MX_SPI2_Init+0x64>)
 8001828:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800182c:	605a      	str	r2, [r3, #4]
    hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800182e:	4b14      	ldr	r3, [pc, #80]	@ (8001880 <MX_SPI2_Init+0x64>)
 8001830:	2200      	movs	r2, #0
 8001832:	609a      	str	r2, [r3, #8]
    hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001834:	4b12      	ldr	r3, [pc, #72]	@ (8001880 <MX_SPI2_Init+0x64>)
 8001836:	2200      	movs	r2, #0
 8001838:	60da      	str	r2, [r3, #12]
    hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800183a:	4b11      	ldr	r3, [pc, #68]	@ (8001880 <MX_SPI2_Init+0x64>)
 800183c:	2200      	movs	r2, #0
 800183e:	611a      	str	r2, [r3, #16]
    hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001840:	4b0f      	ldr	r3, [pc, #60]	@ (8001880 <MX_SPI2_Init+0x64>)
 8001842:	2200      	movs	r2, #0
 8001844:	615a      	str	r2, [r3, #20]
    hspi2.Init.NSS = SPI_NSS_SOFT;
 8001846:	4b0e      	ldr	r3, [pc, #56]	@ (8001880 <MX_SPI2_Init+0x64>)
 8001848:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800184c:	619a      	str	r2, [r3, #24]
    hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800184e:	4b0c      	ldr	r3, [pc, #48]	@ (8001880 <MX_SPI2_Init+0x64>)
 8001850:	2220      	movs	r2, #32
 8001852:	61da      	str	r2, [r3, #28]
    hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001854:	4b0a      	ldr	r3, [pc, #40]	@ (8001880 <MX_SPI2_Init+0x64>)
 8001856:	2200      	movs	r2, #0
 8001858:	621a      	str	r2, [r3, #32]
    hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800185a:	4b09      	ldr	r3, [pc, #36]	@ (8001880 <MX_SPI2_Init+0x64>)
 800185c:	2200      	movs	r2, #0
 800185e:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001860:	4b07      	ldr	r3, [pc, #28]	@ (8001880 <MX_SPI2_Init+0x64>)
 8001862:	2200      	movs	r2, #0
 8001864:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi2.Init.CRCPolynomial = 10;
 8001866:	4b06      	ldr	r3, [pc, #24]	@ (8001880 <MX_SPI2_Init+0x64>)
 8001868:	220a      	movs	r2, #10
 800186a:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 800186c:	4804      	ldr	r0, [pc, #16]	@ (8001880 <MX_SPI2_Init+0x64>)
 800186e:	f001 fa85 	bl	8002d7c <HAL_SPI_Init>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <MX_SPI2_Init+0x60>
        Error_Handler();
 8001878:	f000 f90a 	bl	8001a90 <Error_Handler>
    }
    /* USER CODE BEGIN SPI2_Init 2 */

    /* USER CODE END SPI2_Init 2 */
}
 800187c:	bf00      	nop
 800187e:	bd80      	pop	{r7, pc}
 8001880:	2000009c 	.word	0x2000009c
 8001884:	40003800 	.word	0x40003800

08001888 <MX_USART2_UART_Init>:
/**
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void) {
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
    /* USER CODE END USART2_Init 0 */

    /* USER CODE BEGIN USART2_Init 1 */

    /* USER CODE END USART2_Init 1 */
    huart2.Instance = USART2;
 800188c:	4b11      	ldr	r3, [pc, #68]	@ (80018d4 <MX_USART2_UART_Init+0x4c>)
 800188e:	4a12      	ldr	r2, [pc, #72]	@ (80018d8 <MX_USART2_UART_Init+0x50>)
 8001890:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 8001892:	4b10      	ldr	r3, [pc, #64]	@ (80018d4 <MX_USART2_UART_Init+0x4c>)
 8001894:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001898:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800189a:	4b0e      	ldr	r3, [pc, #56]	@ (80018d4 <MX_USART2_UART_Init+0x4c>)
 800189c:	2200      	movs	r2, #0
 800189e:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 80018a0:	4b0c      	ldr	r3, [pc, #48]	@ (80018d4 <MX_USART2_UART_Init+0x4c>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 80018a6:	4b0b      	ldr	r3, [pc, #44]	@ (80018d4 <MX_USART2_UART_Init+0x4c>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 80018ac:	4b09      	ldr	r3, [pc, #36]	@ (80018d4 <MX_USART2_UART_Init+0x4c>)
 80018ae:	220c      	movs	r2, #12
 80018b0:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018b2:	4b08      	ldr	r3, [pc, #32]	@ (80018d4 <MX_USART2_UART_Init+0x4c>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80018b8:	4b06      	ldr	r3, [pc, #24]	@ (80018d4 <MX_USART2_UART_Init+0x4c>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK) {
 80018be:	4805      	ldr	r0, [pc, #20]	@ (80018d4 <MX_USART2_UART_Init+0x4c>)
 80018c0:	f002 fa3e 	bl	8003d40 <HAL_UART_Init>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <MX_USART2_UART_Init+0x46>
        Error_Handler();
 80018ca:	f000 f8e1 	bl	8001a90 <Error_Handler>
    }
    /* USER CODE BEGIN USART2_Init 2 */

    /* USER CODE END USART2_Init 2 */
}
 80018ce:	bf00      	nop
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	200000f4 	.word	0x200000f4
 80018d8:	40004400 	.word	0x40004400

080018dc <MX_GPIO_Init>:
/**
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void) {
 80018dc:	b580      	push	{r7, lr}
 80018de:	b088      	sub	sp, #32
 80018e0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e2:	f107 0310 	add.w	r3, r7, #16
 80018e6:	2200      	movs	r2, #0
 80018e8:	601a      	str	r2, [r3, #0]
 80018ea:	605a      	str	r2, [r3, #4]
 80018ec:	609a      	str	r2, [r3, #8]
 80018ee:	60da      	str	r2, [r3, #12]
    /* USER CODE BEGIN MX_GPIO_Init_1 */

    /* USER CODE END MX_GPIO_Init_1 */

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80018f0:	4b3c      	ldr	r3, [pc, #240]	@ (80019e4 <MX_GPIO_Init+0x108>)
 80018f2:	699b      	ldr	r3, [r3, #24]
 80018f4:	4a3b      	ldr	r2, [pc, #236]	@ (80019e4 <MX_GPIO_Init+0x108>)
 80018f6:	f043 0320 	orr.w	r3, r3, #32
 80018fa:	6193      	str	r3, [r2, #24]
 80018fc:	4b39      	ldr	r3, [pc, #228]	@ (80019e4 <MX_GPIO_Init+0x108>)
 80018fe:	699b      	ldr	r3, [r3, #24]
 8001900:	f003 0320 	and.w	r3, r3, #32
 8001904:	60fb      	str	r3, [r7, #12]
 8001906:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001908:	4b36      	ldr	r3, [pc, #216]	@ (80019e4 <MX_GPIO_Init+0x108>)
 800190a:	699b      	ldr	r3, [r3, #24]
 800190c:	4a35      	ldr	r2, [pc, #212]	@ (80019e4 <MX_GPIO_Init+0x108>)
 800190e:	f043 0304 	orr.w	r3, r3, #4
 8001912:	6193      	str	r3, [r2, #24]
 8001914:	4b33      	ldr	r3, [pc, #204]	@ (80019e4 <MX_GPIO_Init+0x108>)
 8001916:	699b      	ldr	r3, [r3, #24]
 8001918:	f003 0304 	and.w	r3, r3, #4
 800191c:	60bb      	str	r3, [r7, #8]
 800191e:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001920:	4b30      	ldr	r3, [pc, #192]	@ (80019e4 <MX_GPIO_Init+0x108>)
 8001922:	699b      	ldr	r3, [r3, #24]
 8001924:	4a2f      	ldr	r2, [pc, #188]	@ (80019e4 <MX_GPIO_Init+0x108>)
 8001926:	f043 0308 	orr.w	r3, r3, #8
 800192a:	6193      	str	r3, [r2, #24]
 800192c:	4b2d      	ldr	r3, [pc, #180]	@ (80019e4 <MX_GPIO_Init+0x108>)
 800192e:	699b      	ldr	r3, [r3, #24]
 8001930:	f003 0308 	and.w	r3, r3, #8
 8001934:	607b      	str	r3, [r7, #4]
 8001936:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8001938:	2201      	movs	r2, #1
 800193a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800193e:	482a      	ldr	r0, [pc, #168]	@ (80019e8 <MX_GPIO_Init+0x10c>)
 8001940:	f000 fd92 	bl	8002468 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_SET);
 8001944:	2201      	movs	r2, #1
 8001946:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800194a:	4828      	ldr	r0, [pc, #160]	@ (80019ec <MX_GPIO_Init+0x110>)
 800194c:	f000 fd8c 	bl	8002468 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOB, RECEIVING_LED_Pin | TRANSMITING_LED_Pin | OK_LED_Pin, GPIO_PIN_RESET);
 8001950:	2200      	movs	r2, #0
 8001952:	f44f 7150 	mov.w	r1, #832	@ 0x340
 8001956:	4824      	ldr	r0, [pc, #144]	@ (80019e8 <MX_GPIO_Init+0x10c>)
 8001958:	f000 fd86 	bl	8002468 <HAL_GPIO_WritePin>

    /*Configure GPIO pins : NSS_Pin RECEIVING_LED_Pin TRANSMITING_LED_Pin OK_LED_Pin */
    GPIO_InitStruct.Pin = NSS_Pin | RECEIVING_LED_Pin | TRANSMITING_LED_Pin | OK_LED_Pin;
 800195c:	f44f 539a 	mov.w	r3, #4928	@ 0x1340
 8001960:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001962:	2301      	movs	r3, #1
 8001964:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001966:	2300      	movs	r3, #0
 8001968:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800196a:	2302      	movs	r3, #2
 800196c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800196e:	f107 0310 	add.w	r3, r7, #16
 8001972:	4619      	mov	r1, r3
 8001974:	481c      	ldr	r0, [pc, #112]	@ (80019e8 <MX_GPIO_Init+0x10c>)
 8001976:	f000 fbf3 	bl	8002160 <HAL_GPIO_Init>

    /*Configure GPIO pin : RESET_Pin */
    GPIO_InitStruct.Pin = RESET_Pin;
 800197a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800197e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001980:	2301      	movs	r3, #1
 8001982:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001984:	2300      	movs	r3, #0
 8001986:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001988:	2302      	movs	r3, #2
 800198a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(RESET_GPIO_Port, &GPIO_InitStruct);
 800198c:	f107 0310 	add.w	r3, r7, #16
 8001990:	4619      	mov	r1, r3
 8001992:	4816      	ldr	r0, [pc, #88]	@ (80019ec <MX_GPIO_Init+0x110>)
 8001994:	f000 fbe4 	bl	8002160 <HAL_GPIO_Init>

    /*Configure GPIO pin : DID0_Pin */
   GPIO_InitStruct.Pin = DID0_Pin;
 8001998:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800199c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800199e:	4b14      	ldr	r3, [pc, #80]	@ (80019f0 <MX_GPIO_Init+0x114>)
 80019a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a2:	2300      	movs	r3, #0
 80019a4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(DID0_GPIO_Port, &GPIO_InitStruct);
 80019a6:	f107 0310 	add.w	r3, r7, #16
 80019aa:	4619      	mov	r1, r3
 80019ac:	480f      	ldr	r0, [pc, #60]	@ (80019ec <MX_GPIO_Init+0x110>)
 80019ae:	f000 fbd7 	bl	8002160 <HAL_GPIO_Init>

    /*Configure GPIO pin : BUTTON_Pin */
    GPIO_InitStruct.Pin = BUTTON_Pin;
 80019b2:	2380      	movs	r3, #128	@ 0x80
 80019b4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019b6:	4b0e      	ldr	r3, [pc, #56]	@ (80019f0 <MX_GPIO_Init+0x114>)
 80019b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80019ba:	2302      	movs	r3, #2
 80019bc:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80019be:	f107 0310 	add.w	r3, r7, #16
 80019c2:	4619      	mov	r1, r3
 80019c4:	4808      	ldr	r0, [pc, #32]	@ (80019e8 <MX_GPIO_Init+0x10c>)
 80019c6:	f000 fbcb 	bl	8002160 <HAL_GPIO_Init>

    /* EXTI interrupt init*/
    HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80019ca:	2200      	movs	r2, #0
 80019cc:	2105      	movs	r1, #5
 80019ce:	2017      	movs	r0, #23
 80019d0:	f000 fb9b 	bl	800210a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80019d4:	2017      	movs	r0, #23
 80019d6:	f000 fbb4 	bl	8002142 <HAL_NVIC_EnableIRQ>

    /* USER CODE BEGIN MX_GPIO_Init_2 */

    /* USER CODE END MX_GPIO_Init_2 */
}
 80019da:	bf00      	nop
 80019dc:	3720      	adds	r7, #32
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40021000 	.word	0x40021000
 80019e8:	40010c00 	.word	0x40010c00
 80019ec:	40010800 	.word	0x40010800
 80019f0:	10110000 	.word	0x10110000

080019f4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b084      	sub	sp, #16
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	4603      	mov	r3, r0
 80019fc:	80fb      	strh	r3, [r7, #6]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80019fe:	2300      	movs	r3, #0
 8001a00:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_TogglePin(RECEIVING_LED_GPIO_Port,RECEIVING_LED_Pin);
 8001a02:	2140      	movs	r1, #64	@ 0x40
 8001a04:	480e      	ldr	r0, [pc, #56]	@ (8001a40 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001a06:	f000 fd47 	bl	8002498 <HAL_GPIO_TogglePin>
    if (GPIO_Pin == DID0_Pin) {
 8001a0a:	88fb      	ldrh	r3, [r7, #6]
 8001a0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001a10:	d112      	bne.n	8001a38 <HAL_GPIO_EXTI_Callback+0x44>
        // HAL_GPIO_WritePin(OK_LED_GPIO_Port, OK_LED_Pin, SET);
        vTaskNotifyGiveFromISR(rxTaskHandle, &xHigherPriorityTaskWoken);
 8001a12:	4b0c      	ldr	r3, [pc, #48]	@ (8001a44 <HAL_GPIO_EXTI_Callback+0x50>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f107 020c 	add.w	r2, r7, #12
 8001a1a:	4611      	mov	r1, r2
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f004 fcff 	bl	8006420 <vTaskNotifyGiveFromISR>
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d007      	beq.n	8001a38 <HAL_GPIO_EXTI_Callback+0x44>
 8001a28:	4b07      	ldr	r3, [pc, #28]	@ (8001a48 <HAL_GPIO_EXTI_Callback+0x54>)
 8001a2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001a2e:	601a      	str	r2, [r3, #0]
 8001a30:	f3bf 8f4f 	dsb	sy
 8001a34:	f3bf 8f6f 	isb	sy
    }
}
 8001a38:	bf00      	nop
 8001a3a:	3710      	adds	r7, #16
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	40010c00 	.word	0x40010c00
 8001a44:	20000198 	.word	0x20000198
 8001a48:	e000ed04 	.word	0xe000ed04

08001a4c <StartDefaultTask>:
  * @brief  Function implementing the defaultTask thread.
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument) {
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN 5 */
    vTaskDelete(defaultTaskHandle);
 8001a54:	4b04      	ldr	r3, [pc, #16]	@ (8001a68 <StartDefaultTask+0x1c>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f003 fdfd 	bl	8005658 <vTaskDelete>
    /* Infinite loop */
    for (;;) {
        osDelay(1);
 8001a5e:	2001      	movs	r0, #1
 8001a60:	f002 fcb0 	bl	80043c4 <osDelay>
 8001a64:	e7fb      	b.n	8001a5e <StartDefaultTask+0x12>
 8001a66:	bf00      	nop
 8001a68:	2000013c 	.word	0x2000013c

08001a6c <HAL_TIM_PeriodElapsedCallback>:
  * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN Callback 0 */

    /* USER CODE END Callback 0 */
    if (htim->Instance == TIM3) {
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a04      	ldr	r2, [pc, #16]	@ (8001a8c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d101      	bne.n	8001a82 <HAL_TIM_PeriodElapsedCallback+0x16>
        HAL_IncTick();
 8001a7e:	f000 fa4f 	bl	8001f20 <HAL_IncTick>
    }
    /* USER CODE BEGIN Callback 1 */

    /* USER CODE END Callback 1 */
}
 8001a82:	bf00      	nop
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	40000400 	.word	0x40000400

08001a90 <Error_Handler>:

/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void) {
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a94:	b672      	cpsid	i
}
 8001a96:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 8001a98:	bf00      	nop
 8001a9a:	e7fd      	b.n	8001a98 <Error_Handler+0x8>

08001a9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001aa2:	4b18      	ldr	r3, [pc, #96]	@ (8001b04 <HAL_MspInit+0x68>)
 8001aa4:	699b      	ldr	r3, [r3, #24]
 8001aa6:	4a17      	ldr	r2, [pc, #92]	@ (8001b04 <HAL_MspInit+0x68>)
 8001aa8:	f043 0301 	orr.w	r3, r3, #1
 8001aac:	6193      	str	r3, [r2, #24]
 8001aae:	4b15      	ldr	r3, [pc, #84]	@ (8001b04 <HAL_MspInit+0x68>)
 8001ab0:	699b      	ldr	r3, [r3, #24]
 8001ab2:	f003 0301 	and.w	r3, r3, #1
 8001ab6:	60bb      	str	r3, [r7, #8]
 8001ab8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aba:	4b12      	ldr	r3, [pc, #72]	@ (8001b04 <HAL_MspInit+0x68>)
 8001abc:	69db      	ldr	r3, [r3, #28]
 8001abe:	4a11      	ldr	r2, [pc, #68]	@ (8001b04 <HAL_MspInit+0x68>)
 8001ac0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ac4:	61d3      	str	r3, [r2, #28]
 8001ac6:	4b0f      	ldr	r3, [pc, #60]	@ (8001b04 <HAL_MspInit+0x68>)
 8001ac8:	69db      	ldr	r3, [r3, #28]
 8001aca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ace:	607b      	str	r3, [r7, #4]
 8001ad0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	210f      	movs	r1, #15
 8001ad6:	f06f 0001 	mvn.w	r0, #1
 8001ada:	f000 fb16 	bl	800210a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001ade:	4b0a      	ldr	r3, [pc, #40]	@ (8001b08 <HAL_MspInit+0x6c>)
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	60fb      	str	r3, [r7, #12]
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001aea:	60fb      	str	r3, [r7, #12]
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001af2:	60fb      	str	r3, [r7, #12]
 8001af4:	4a04      	ldr	r2, [pc, #16]	@ (8001b08 <HAL_MspInit+0x6c>)
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001afa:	bf00      	nop
 8001afc:	3710      	adds	r7, #16
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40021000 	.word	0x40021000
 8001b08:	40010000 	.word	0x40010000

08001b0c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b088      	sub	sp, #32
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b14:	f107 0310 	add.w	r3, r7, #16
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]
 8001b1c:	605a      	str	r2, [r3, #4]
 8001b1e:	609a      	str	r2, [r3, #8]
 8001b20:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a1c      	ldr	r2, [pc, #112]	@ (8001b98 <HAL_SPI_MspInit+0x8c>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d131      	bne.n	8001b90 <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001b2c:	4b1b      	ldr	r3, [pc, #108]	@ (8001b9c <HAL_SPI_MspInit+0x90>)
 8001b2e:	69db      	ldr	r3, [r3, #28]
 8001b30:	4a1a      	ldr	r2, [pc, #104]	@ (8001b9c <HAL_SPI_MspInit+0x90>)
 8001b32:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b36:	61d3      	str	r3, [r2, #28]
 8001b38:	4b18      	ldr	r3, [pc, #96]	@ (8001b9c <HAL_SPI_MspInit+0x90>)
 8001b3a:	69db      	ldr	r3, [r3, #28]
 8001b3c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b40:	60fb      	str	r3, [r7, #12]
 8001b42:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b44:	4b15      	ldr	r3, [pc, #84]	@ (8001b9c <HAL_SPI_MspInit+0x90>)
 8001b46:	699b      	ldr	r3, [r3, #24]
 8001b48:	4a14      	ldr	r2, [pc, #80]	@ (8001b9c <HAL_SPI_MspInit+0x90>)
 8001b4a:	f043 0308 	orr.w	r3, r3, #8
 8001b4e:	6193      	str	r3, [r2, #24]
 8001b50:	4b12      	ldr	r3, [pc, #72]	@ (8001b9c <HAL_SPI_MspInit+0x90>)
 8001b52:	699b      	ldr	r3, [r3, #24]
 8001b54:	f003 0308 	and.w	r3, r3, #8
 8001b58:	60bb      	str	r3, [r7, #8]
 8001b5a:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SCK_Pin|MOSI_Pin;
 8001b5c:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001b60:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b62:	2302      	movs	r3, #2
 8001b64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b66:	2303      	movs	r3, #3
 8001b68:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b6a:	f107 0310 	add.w	r3, r7, #16
 8001b6e:	4619      	mov	r1, r3
 8001b70:	480b      	ldr	r0, [pc, #44]	@ (8001ba0 <HAL_SPI_MspInit+0x94>)
 8001b72:	f000 faf5 	bl	8002160 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MISO_Pin;
 8001b76:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001b7a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b80:	2300      	movs	r3, #0
 8001b82:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(MISO_GPIO_Port, &GPIO_InitStruct);
 8001b84:	f107 0310 	add.w	r3, r7, #16
 8001b88:	4619      	mov	r1, r3
 8001b8a:	4805      	ldr	r0, [pc, #20]	@ (8001ba0 <HAL_SPI_MspInit+0x94>)
 8001b8c:	f000 fae8 	bl	8002160 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001b90:	bf00      	nop
 8001b92:	3720      	adds	r7, #32
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	40003800 	.word	0x40003800
 8001b9c:	40021000 	.word	0x40021000
 8001ba0:	40010c00 	.word	0x40010c00

08001ba4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b088      	sub	sp, #32
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bac:	f107 0310 	add.w	r3, r7, #16
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	601a      	str	r2, [r3, #0]
 8001bb4:	605a      	str	r2, [r3, #4]
 8001bb6:	609a      	str	r2, [r3, #8]
 8001bb8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a1b      	ldr	r2, [pc, #108]	@ (8001c2c <HAL_UART_MspInit+0x88>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d12f      	bne.n	8001c24 <HAL_UART_MspInit+0x80>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bc4:	4b1a      	ldr	r3, [pc, #104]	@ (8001c30 <HAL_UART_MspInit+0x8c>)
 8001bc6:	69db      	ldr	r3, [r3, #28]
 8001bc8:	4a19      	ldr	r2, [pc, #100]	@ (8001c30 <HAL_UART_MspInit+0x8c>)
 8001bca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bce:	61d3      	str	r3, [r2, #28]
 8001bd0:	4b17      	ldr	r3, [pc, #92]	@ (8001c30 <HAL_UART_MspInit+0x8c>)
 8001bd2:	69db      	ldr	r3, [r3, #28]
 8001bd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bd8:	60fb      	str	r3, [r7, #12]
 8001bda:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bdc:	4b14      	ldr	r3, [pc, #80]	@ (8001c30 <HAL_UART_MspInit+0x8c>)
 8001bde:	699b      	ldr	r3, [r3, #24]
 8001be0:	4a13      	ldr	r2, [pc, #76]	@ (8001c30 <HAL_UART_MspInit+0x8c>)
 8001be2:	f043 0304 	orr.w	r3, r3, #4
 8001be6:	6193      	str	r3, [r2, #24]
 8001be8:	4b11      	ldr	r3, [pc, #68]	@ (8001c30 <HAL_UART_MspInit+0x8c>)
 8001bea:	699b      	ldr	r3, [r3, #24]
 8001bec:	f003 0304 	and.w	r3, r3, #4
 8001bf0:	60bb      	str	r3, [r7, #8]
 8001bf2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001bf4:	2304      	movs	r3, #4
 8001bf6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bfc:	2303      	movs	r3, #3
 8001bfe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c00:	f107 0310 	add.w	r3, r7, #16
 8001c04:	4619      	mov	r1, r3
 8001c06:	480b      	ldr	r0, [pc, #44]	@ (8001c34 <HAL_UART_MspInit+0x90>)
 8001c08:	f000 faaa 	bl	8002160 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001c0c:	2308      	movs	r3, #8
 8001c0e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c10:	2300      	movs	r3, #0
 8001c12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c14:	2300      	movs	r3, #0
 8001c16:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c18:	f107 0310 	add.w	r3, r7, #16
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	4805      	ldr	r0, [pc, #20]	@ (8001c34 <HAL_UART_MspInit+0x90>)
 8001c20:	f000 fa9e 	bl	8002160 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001c24:	bf00      	nop
 8001c26:	3720      	adds	r7, #32
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	40004400 	.word	0x40004400
 8001c30:	40021000 	.word	0x40021000
 8001c34:	40010800 	.word	0x40010800

08001c38 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b08e      	sub	sp, #56	@ 0x38
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001c40:	2300      	movs	r3, #0
 8001c42:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001c44:	2300      	movs	r3, #0
 8001c46:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8001c4e:	4b34      	ldr	r3, [pc, #208]	@ (8001d20 <HAL_InitTick+0xe8>)
 8001c50:	69db      	ldr	r3, [r3, #28]
 8001c52:	4a33      	ldr	r2, [pc, #204]	@ (8001d20 <HAL_InitTick+0xe8>)
 8001c54:	f043 0302 	orr.w	r3, r3, #2
 8001c58:	61d3      	str	r3, [r2, #28]
 8001c5a:	4b31      	ldr	r3, [pc, #196]	@ (8001d20 <HAL_InitTick+0xe8>)
 8001c5c:	69db      	ldr	r3, [r3, #28]
 8001c5e:	f003 0302 	and.w	r3, r3, #2
 8001c62:	60fb      	str	r3, [r7, #12]
 8001c64:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c66:	f107 0210 	add.w	r2, r7, #16
 8001c6a:	f107 0314 	add.w	r3, r7, #20
 8001c6e:	4611      	mov	r1, r2
 8001c70:	4618      	mov	r0, r3
 8001c72:	f001 f835 	bl	8002ce0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001c76:	6a3b      	ldr	r3, [r7, #32]
 8001c78:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001c7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d103      	bne.n	8001c88 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001c80:	f001 f806 	bl	8002c90 <HAL_RCC_GetPCLK1Freq>
 8001c84:	6378      	str	r0, [r7, #52]	@ 0x34
 8001c86:	e004      	b.n	8001c92 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001c88:	f001 f802 	bl	8002c90 <HAL_RCC_GetPCLK1Freq>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	005b      	lsls	r3, r3, #1
 8001c90:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c94:	4a23      	ldr	r2, [pc, #140]	@ (8001d24 <HAL_InitTick+0xec>)
 8001c96:	fba2 2303 	umull	r2, r3, r2, r3
 8001c9a:	0c9b      	lsrs	r3, r3, #18
 8001c9c:	3b01      	subs	r3, #1
 8001c9e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8001ca0:	4b21      	ldr	r3, [pc, #132]	@ (8001d28 <HAL_InitTick+0xf0>)
 8001ca2:	4a22      	ldr	r2, [pc, #136]	@ (8001d2c <HAL_InitTick+0xf4>)
 8001ca4:	601a      	str	r2, [r3, #0]
   * Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8001ca6:	4b20      	ldr	r3, [pc, #128]	@ (8001d28 <HAL_InitTick+0xf0>)
 8001ca8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001cac:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8001cae:	4a1e      	ldr	r2, [pc, #120]	@ (8001d28 <HAL_InitTick+0xf0>)
 8001cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cb2:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8001cb4:	4b1c      	ldr	r3, [pc, #112]	@ (8001d28 <HAL_InitTick+0xf0>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cba:	4b1b      	ldr	r3, [pc, #108]	@ (8001d28 <HAL_InitTick+0xf0>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cc0:	4b19      	ldr	r3, [pc, #100]	@ (8001d28 <HAL_InitTick+0xf0>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8001cc6:	4818      	ldr	r0, [pc, #96]	@ (8001d28 <HAL_InitTick+0xf0>)
 8001cc8:	f001 fdfb 	bl	80038c2 <HAL_TIM_Base_Init>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001cd2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d11b      	bne.n	8001d12 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8001cda:	4813      	ldr	r0, [pc, #76]	@ (8001d28 <HAL_InitTick+0xf0>)
 8001cdc:	f001 fe4a 	bl	8003974 <HAL_TIM_Base_Start_IT>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001ce6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d111      	bne.n	8001d12 <HAL_InitTick+0xda>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001cee:	201d      	movs	r0, #29
 8001cf0:	f000 fa27 	bl	8002142 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2b0f      	cmp	r3, #15
 8001cf8:	d808      	bhi.n	8001d0c <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	6879      	ldr	r1, [r7, #4]
 8001cfe:	201d      	movs	r0, #29
 8001d00:	f000 fa03 	bl	800210a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d04:	4a0a      	ldr	r2, [pc, #40]	@ (8001d30 <HAL_InitTick+0xf8>)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6013      	str	r3, [r2, #0]
 8001d0a:	e002      	b.n	8001d12 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001d12:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3738      	adds	r7, #56	@ 0x38
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	40021000 	.word	0x40021000
 8001d24:	431bde83 	.word	0x431bde83
 8001d28:	200001a4 	.word	0x200001a4
 8001d2c:	40000400 	.word	0x40000400
 8001d30:	20000004 	.word	0x20000004

08001d34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d38:	bf00      	nop
 8001d3a:	e7fd      	b.n	8001d38 <NMI_Handler+0x4>

08001d3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d40:	bf00      	nop
 8001d42:	e7fd      	b.n	8001d40 <HardFault_Handler+0x4>

08001d44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d48:	bf00      	nop
 8001d4a:	e7fd      	b.n	8001d48 <MemManage_Handler+0x4>

08001d4c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d50:	bf00      	nop
 8001d52:	e7fd      	b.n	8001d50 <BusFault_Handler+0x4>

08001d54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d58:	bf00      	nop
 8001d5a:	e7fd      	b.n	8001d58 <UsageFault_Handler+0x4>

08001d5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d60:	bf00      	nop
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bc80      	pop	{r7}
 8001d66:	4770      	bx	lr

08001d68 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8001d6c:	2080      	movs	r0, #128	@ 0x80
 8001d6e:	f000 fbad 	bl	80024cc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DID0_Pin);
 8001d72:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001d76:	f000 fba9 	bl	80024cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001d7a:	bf00      	nop
 8001d7c:	bd80      	pop	{r7, pc}
	...

08001d80 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001d84:	4802      	ldr	r0, [pc, #8]	@ (8001d90 <TIM3_IRQHandler+0x10>)
 8001d86:	f001 fe47 	bl	8003a18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001d8a:	bf00      	nop
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	200001a4 	.word	0x200001a4

08001d94 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b086      	sub	sp, #24
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	60f8      	str	r0, [r7, #12]
 8001d9c:	60b9      	str	r1, [r7, #8]
 8001d9e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da0:	2300      	movs	r3, #0
 8001da2:	617b      	str	r3, [r7, #20]
 8001da4:	e00a      	b.n	8001dbc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001da6:	f3af 8000 	nop.w
 8001daa:	4601      	mov	r1, r0
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	1c5a      	adds	r2, r3, #1
 8001db0:	60ba      	str	r2, [r7, #8]
 8001db2:	b2ca      	uxtb	r2, r1
 8001db4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	3301      	adds	r3, #1
 8001dba:	617b      	str	r3, [r7, #20]
 8001dbc:	697a      	ldr	r2, [r7, #20]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	dbf0      	blt.n	8001da6 <_read+0x12>
  }

  return len;
 8001dc4:	687b      	ldr	r3, [r7, #4]
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3718      	adds	r7, #24
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}

08001dce <_close>:
  }
  return len;
}

int _close(int file)
{
 8001dce:	b480      	push	{r7}
 8001dd0:	b083      	sub	sp, #12
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001dd6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	370c      	adds	r7, #12
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bc80      	pop	{r7}
 8001de2:	4770      	bx	lr

08001de4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001df4:	605a      	str	r2, [r3, #4]
  return 0;
 8001df6:	2300      	movs	r3, #0
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bc80      	pop	{r7}
 8001e00:	4770      	bx	lr

08001e02 <_isatty>:

int _isatty(int file)
{
 8001e02:	b480      	push	{r7}
 8001e04:	b083      	sub	sp, #12
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e0a:	2301      	movs	r3, #1
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bc80      	pop	{r7}
 8001e14:	4770      	bx	lr

08001e16 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e16:	b480      	push	{r7}
 8001e18:	b085      	sub	sp, #20
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	60f8      	str	r0, [r7, #12]
 8001e1e:	60b9      	str	r1, [r7, #8]
 8001e20:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e22:	2300      	movs	r3, #0
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3714      	adds	r7, #20
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bc80      	pop	{r7}
 8001e2c:	4770      	bx	lr
	...

08001e30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b086      	sub	sp, #24
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e38:	4a14      	ldr	r2, [pc, #80]	@ (8001e8c <_sbrk+0x5c>)
 8001e3a:	4b15      	ldr	r3, [pc, #84]	@ (8001e90 <_sbrk+0x60>)
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e44:	4b13      	ldr	r3, [pc, #76]	@ (8001e94 <_sbrk+0x64>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d102      	bne.n	8001e52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e4c:	4b11      	ldr	r3, [pc, #68]	@ (8001e94 <_sbrk+0x64>)
 8001e4e:	4a12      	ldr	r2, [pc, #72]	@ (8001e98 <_sbrk+0x68>)
 8001e50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e52:	4b10      	ldr	r3, [pc, #64]	@ (8001e94 <_sbrk+0x64>)
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	4413      	add	r3, r2
 8001e5a:	693a      	ldr	r2, [r7, #16]
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d207      	bcs.n	8001e70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e60:	f005 fdb8 	bl	80079d4 <__errno>
 8001e64:	4603      	mov	r3, r0
 8001e66:	220c      	movs	r2, #12
 8001e68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e6a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001e6e:	e009      	b.n	8001e84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e70:	4b08      	ldr	r3, [pc, #32]	@ (8001e94 <_sbrk+0x64>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e76:	4b07      	ldr	r3, [pc, #28]	@ (8001e94 <_sbrk+0x64>)
 8001e78:	681a      	ldr	r2, [r3, #0]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	4413      	add	r3, r2
 8001e7e:	4a05      	ldr	r2, [pc, #20]	@ (8001e94 <_sbrk+0x64>)
 8001e80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e82:	68fb      	ldr	r3, [r7, #12]
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3718      	adds	r7, #24
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	20005000 	.word	0x20005000
 8001e90:	00000400 	.word	0x00000400
 8001e94:	200001ec 	.word	0x200001ec
 8001e98:	20003928 	.word	0x20003928

08001e9c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ea0:	bf00      	nop
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bc80      	pop	{r7}
 8001ea6:	4770      	bx	lr

08001ea8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ea8:	f7ff fff8 	bl	8001e9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001eac:	480b      	ldr	r0, [pc, #44]	@ (8001edc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001eae:	490c      	ldr	r1, [pc, #48]	@ (8001ee0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001eb0:	4a0c      	ldr	r2, [pc, #48]	@ (8001ee4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001eb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001eb4:	e002      	b.n	8001ebc <LoopCopyDataInit>

08001eb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001eb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001eb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001eba:	3304      	adds	r3, #4

08001ebc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ebc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ebe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ec0:	d3f9      	bcc.n	8001eb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ec2:	4a09      	ldr	r2, [pc, #36]	@ (8001ee8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001ec4:	4c09      	ldr	r4, [pc, #36]	@ (8001eec <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ec6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ec8:	e001      	b.n	8001ece <LoopFillZerobss>

08001eca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ecc:	3204      	adds	r2, #4

08001ece <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ece:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ed0:	d3fb      	bcc.n	8001eca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ed2:	f005 fd85 	bl	80079e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ed6:	f7ff fb6d 	bl	80015b4 <main>
  bx lr
 8001eda:	4770      	bx	lr
  ldr r0, =_sdata
 8001edc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ee0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001ee4:	08008674 	.word	0x08008674
  ldr r2, =_sbss
 8001ee8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001eec:	20003928 	.word	0x20003928

08001ef0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ef0:	e7fe      	b.n	8001ef0 <ADC1_2_IRQHandler>
	...

08001ef4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ef8:	4b08      	ldr	r3, [pc, #32]	@ (8001f1c <HAL_Init+0x28>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a07      	ldr	r2, [pc, #28]	@ (8001f1c <HAL_Init+0x28>)
 8001efe:	f043 0310 	orr.w	r3, r3, #16
 8001f02:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f04:	2003      	movs	r0, #3
 8001f06:	f000 f8f5 	bl	80020f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f0a:	200f      	movs	r0, #15
 8001f0c:	f7ff fe94 	bl	8001c38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f10:	f7ff fdc4 	bl	8001a9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f14:	2300      	movs	r3, #0
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	40022000 	.word	0x40022000

08001f20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f24:	4b05      	ldr	r3, [pc, #20]	@ (8001f3c <HAL_IncTick+0x1c>)
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	461a      	mov	r2, r3
 8001f2a:	4b05      	ldr	r3, [pc, #20]	@ (8001f40 <HAL_IncTick+0x20>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4413      	add	r3, r2
 8001f30:	4a03      	ldr	r2, [pc, #12]	@ (8001f40 <HAL_IncTick+0x20>)
 8001f32:	6013      	str	r3, [r2, #0]
}
 8001f34:	bf00      	nop
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bc80      	pop	{r7}
 8001f3a:	4770      	bx	lr
 8001f3c:	20000008 	.word	0x20000008
 8001f40:	200001f0 	.word	0x200001f0

08001f44 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  return uwTick;
 8001f48:	4b02      	ldr	r3, [pc, #8]	@ (8001f54 <HAL_GetTick+0x10>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bc80      	pop	{r7}
 8001f52:	4770      	bx	lr
 8001f54:	200001f0 	.word	0x200001f0

08001f58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b084      	sub	sp, #16
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f60:	f7ff fff0 	bl	8001f44 <HAL_GetTick>
 8001f64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001f70:	d005      	beq.n	8001f7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f72:	4b0a      	ldr	r3, [pc, #40]	@ (8001f9c <HAL_Delay+0x44>)
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	461a      	mov	r2, r3
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f7e:	bf00      	nop
 8001f80:	f7ff ffe0 	bl	8001f44 <HAL_GetTick>
 8001f84:	4602      	mov	r2, r0
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	68fa      	ldr	r2, [r7, #12]
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d8f7      	bhi.n	8001f80 <HAL_Delay+0x28>
  {
  }
}
 8001f90:	bf00      	nop
 8001f92:	bf00      	nop
 8001f94:	3710      	adds	r7, #16
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	20000008 	.word	0x20000008

08001fa0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b085      	sub	sp, #20
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	f003 0307 	and.w	r3, r3, #7
 8001fae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fb0:	4b0c      	ldr	r3, [pc, #48]	@ (8001fe4 <__NVIC_SetPriorityGrouping+0x44>)
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fb6:	68ba      	ldr	r2, [r7, #8]
 8001fb8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fc8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001fcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fd2:	4a04      	ldr	r2, [pc, #16]	@ (8001fe4 <__NVIC_SetPriorityGrouping+0x44>)
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	60d3      	str	r3, [r2, #12]
}
 8001fd8:	bf00      	nop
 8001fda:	3714      	adds	r7, #20
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bc80      	pop	{r7}
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	e000ed00 	.word	0xe000ed00

08001fe8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fec:	4b04      	ldr	r3, [pc, #16]	@ (8002000 <__NVIC_GetPriorityGrouping+0x18>)
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	0a1b      	lsrs	r3, r3, #8
 8001ff2:	f003 0307 	and.w	r3, r3, #7
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bc80      	pop	{r7}
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	e000ed00 	.word	0xe000ed00

08002004 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	4603      	mov	r3, r0
 800200c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800200e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002012:	2b00      	cmp	r3, #0
 8002014:	db0b      	blt.n	800202e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002016:	79fb      	ldrb	r3, [r7, #7]
 8002018:	f003 021f 	and.w	r2, r3, #31
 800201c:	4906      	ldr	r1, [pc, #24]	@ (8002038 <__NVIC_EnableIRQ+0x34>)
 800201e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002022:	095b      	lsrs	r3, r3, #5
 8002024:	2001      	movs	r0, #1
 8002026:	fa00 f202 	lsl.w	r2, r0, r2
 800202a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800202e:	bf00      	nop
 8002030:	370c      	adds	r7, #12
 8002032:	46bd      	mov	sp, r7
 8002034:	bc80      	pop	{r7}
 8002036:	4770      	bx	lr
 8002038:	e000e100 	.word	0xe000e100

0800203c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	4603      	mov	r3, r0
 8002044:	6039      	str	r1, [r7, #0]
 8002046:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002048:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800204c:	2b00      	cmp	r3, #0
 800204e:	db0a      	blt.n	8002066 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	b2da      	uxtb	r2, r3
 8002054:	490c      	ldr	r1, [pc, #48]	@ (8002088 <__NVIC_SetPriority+0x4c>)
 8002056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800205a:	0112      	lsls	r2, r2, #4
 800205c:	b2d2      	uxtb	r2, r2
 800205e:	440b      	add	r3, r1
 8002060:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002064:	e00a      	b.n	800207c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	b2da      	uxtb	r2, r3
 800206a:	4908      	ldr	r1, [pc, #32]	@ (800208c <__NVIC_SetPriority+0x50>)
 800206c:	79fb      	ldrb	r3, [r7, #7]
 800206e:	f003 030f 	and.w	r3, r3, #15
 8002072:	3b04      	subs	r3, #4
 8002074:	0112      	lsls	r2, r2, #4
 8002076:	b2d2      	uxtb	r2, r2
 8002078:	440b      	add	r3, r1
 800207a:	761a      	strb	r2, [r3, #24]
}
 800207c:	bf00      	nop
 800207e:	370c      	adds	r7, #12
 8002080:	46bd      	mov	sp, r7
 8002082:	bc80      	pop	{r7}
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	e000e100 	.word	0xe000e100
 800208c:	e000ed00 	.word	0xe000ed00

08002090 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002090:	b480      	push	{r7}
 8002092:	b089      	sub	sp, #36	@ 0x24
 8002094:	af00      	add	r7, sp, #0
 8002096:	60f8      	str	r0, [r7, #12]
 8002098:	60b9      	str	r1, [r7, #8]
 800209a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	f003 0307 	and.w	r3, r3, #7
 80020a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020a4:	69fb      	ldr	r3, [r7, #28]
 80020a6:	f1c3 0307 	rsb	r3, r3, #7
 80020aa:	2b04      	cmp	r3, #4
 80020ac:	bf28      	it	cs
 80020ae:	2304      	movcs	r3, #4
 80020b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	3304      	adds	r3, #4
 80020b6:	2b06      	cmp	r3, #6
 80020b8:	d902      	bls.n	80020c0 <NVIC_EncodePriority+0x30>
 80020ba:	69fb      	ldr	r3, [r7, #28]
 80020bc:	3b03      	subs	r3, #3
 80020be:	e000      	b.n	80020c2 <NVIC_EncodePriority+0x32>
 80020c0:	2300      	movs	r3, #0
 80020c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020c4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80020c8:	69bb      	ldr	r3, [r7, #24]
 80020ca:	fa02 f303 	lsl.w	r3, r2, r3
 80020ce:	43da      	mvns	r2, r3
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	401a      	ands	r2, r3
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020d8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	fa01 f303 	lsl.w	r3, r1, r3
 80020e2:	43d9      	mvns	r1, r3
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020e8:	4313      	orrs	r3, r2
         );
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3724      	adds	r7, #36	@ 0x24
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bc80      	pop	{r7}
 80020f2:	4770      	bx	lr

080020f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020fc:	6878      	ldr	r0, [r7, #4]
 80020fe:	f7ff ff4f 	bl	8001fa0 <__NVIC_SetPriorityGrouping>
}
 8002102:	bf00      	nop
 8002104:	3708      	adds	r7, #8
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800210a:	b580      	push	{r7, lr}
 800210c:	b086      	sub	sp, #24
 800210e:	af00      	add	r7, sp, #0
 8002110:	4603      	mov	r3, r0
 8002112:	60b9      	str	r1, [r7, #8]
 8002114:	607a      	str	r2, [r7, #4]
 8002116:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002118:	2300      	movs	r3, #0
 800211a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800211c:	f7ff ff64 	bl	8001fe8 <__NVIC_GetPriorityGrouping>
 8002120:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002122:	687a      	ldr	r2, [r7, #4]
 8002124:	68b9      	ldr	r1, [r7, #8]
 8002126:	6978      	ldr	r0, [r7, #20]
 8002128:	f7ff ffb2 	bl	8002090 <NVIC_EncodePriority>
 800212c:	4602      	mov	r2, r0
 800212e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002132:	4611      	mov	r1, r2
 8002134:	4618      	mov	r0, r3
 8002136:	f7ff ff81 	bl	800203c <__NVIC_SetPriority>
}
 800213a:	bf00      	nop
 800213c:	3718      	adds	r7, #24
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}

08002142 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002142:	b580      	push	{r7, lr}
 8002144:	b082      	sub	sp, #8
 8002146:	af00      	add	r7, sp, #0
 8002148:	4603      	mov	r3, r0
 800214a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800214c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002150:	4618      	mov	r0, r3
 8002152:	f7ff ff57 	bl	8002004 <__NVIC_EnableIRQ>
}
 8002156:	bf00      	nop
 8002158:	3708      	adds	r7, #8
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
	...

08002160 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002160:	b480      	push	{r7}
 8002162:	b08b      	sub	sp, #44	@ 0x2c
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800216a:	2300      	movs	r3, #0
 800216c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800216e:	2300      	movs	r3, #0
 8002170:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002172:	e169      	b.n	8002448 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002174:	2201      	movs	r2, #1
 8002176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002178:	fa02 f303 	lsl.w	r3, r2, r3
 800217c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	69fa      	ldr	r2, [r7, #28]
 8002184:	4013      	ands	r3, r2
 8002186:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002188:	69ba      	ldr	r2, [r7, #24]
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	429a      	cmp	r2, r3
 800218e:	f040 8158 	bne.w	8002442 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	4a9a      	ldr	r2, [pc, #616]	@ (8002400 <HAL_GPIO_Init+0x2a0>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d05e      	beq.n	800225a <HAL_GPIO_Init+0xfa>
 800219c:	4a98      	ldr	r2, [pc, #608]	@ (8002400 <HAL_GPIO_Init+0x2a0>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d875      	bhi.n	800228e <HAL_GPIO_Init+0x12e>
 80021a2:	4a98      	ldr	r2, [pc, #608]	@ (8002404 <HAL_GPIO_Init+0x2a4>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d058      	beq.n	800225a <HAL_GPIO_Init+0xfa>
 80021a8:	4a96      	ldr	r2, [pc, #600]	@ (8002404 <HAL_GPIO_Init+0x2a4>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d86f      	bhi.n	800228e <HAL_GPIO_Init+0x12e>
 80021ae:	4a96      	ldr	r2, [pc, #600]	@ (8002408 <HAL_GPIO_Init+0x2a8>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d052      	beq.n	800225a <HAL_GPIO_Init+0xfa>
 80021b4:	4a94      	ldr	r2, [pc, #592]	@ (8002408 <HAL_GPIO_Init+0x2a8>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d869      	bhi.n	800228e <HAL_GPIO_Init+0x12e>
 80021ba:	4a94      	ldr	r2, [pc, #592]	@ (800240c <HAL_GPIO_Init+0x2ac>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d04c      	beq.n	800225a <HAL_GPIO_Init+0xfa>
 80021c0:	4a92      	ldr	r2, [pc, #584]	@ (800240c <HAL_GPIO_Init+0x2ac>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d863      	bhi.n	800228e <HAL_GPIO_Init+0x12e>
 80021c6:	4a92      	ldr	r2, [pc, #584]	@ (8002410 <HAL_GPIO_Init+0x2b0>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d046      	beq.n	800225a <HAL_GPIO_Init+0xfa>
 80021cc:	4a90      	ldr	r2, [pc, #576]	@ (8002410 <HAL_GPIO_Init+0x2b0>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d85d      	bhi.n	800228e <HAL_GPIO_Init+0x12e>
 80021d2:	2b12      	cmp	r3, #18
 80021d4:	d82a      	bhi.n	800222c <HAL_GPIO_Init+0xcc>
 80021d6:	2b12      	cmp	r3, #18
 80021d8:	d859      	bhi.n	800228e <HAL_GPIO_Init+0x12e>
 80021da:	a201      	add	r2, pc, #4	@ (adr r2, 80021e0 <HAL_GPIO_Init+0x80>)
 80021dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021e0:	0800225b 	.word	0x0800225b
 80021e4:	08002235 	.word	0x08002235
 80021e8:	08002247 	.word	0x08002247
 80021ec:	08002289 	.word	0x08002289
 80021f0:	0800228f 	.word	0x0800228f
 80021f4:	0800228f 	.word	0x0800228f
 80021f8:	0800228f 	.word	0x0800228f
 80021fc:	0800228f 	.word	0x0800228f
 8002200:	0800228f 	.word	0x0800228f
 8002204:	0800228f 	.word	0x0800228f
 8002208:	0800228f 	.word	0x0800228f
 800220c:	0800228f 	.word	0x0800228f
 8002210:	0800228f 	.word	0x0800228f
 8002214:	0800228f 	.word	0x0800228f
 8002218:	0800228f 	.word	0x0800228f
 800221c:	0800228f 	.word	0x0800228f
 8002220:	0800228f 	.word	0x0800228f
 8002224:	0800223d 	.word	0x0800223d
 8002228:	08002251 	.word	0x08002251
 800222c:	4a79      	ldr	r2, [pc, #484]	@ (8002414 <HAL_GPIO_Init+0x2b4>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d013      	beq.n	800225a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002232:	e02c      	b.n	800228e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	623b      	str	r3, [r7, #32]
          break;
 800223a:	e029      	b.n	8002290 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	3304      	adds	r3, #4
 8002242:	623b      	str	r3, [r7, #32]
          break;
 8002244:	e024      	b.n	8002290 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	68db      	ldr	r3, [r3, #12]
 800224a:	3308      	adds	r3, #8
 800224c:	623b      	str	r3, [r7, #32]
          break;
 800224e:	e01f      	b.n	8002290 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	68db      	ldr	r3, [r3, #12]
 8002254:	330c      	adds	r3, #12
 8002256:	623b      	str	r3, [r7, #32]
          break;
 8002258:	e01a      	b.n	8002290 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d102      	bne.n	8002268 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002262:	2304      	movs	r3, #4
 8002264:	623b      	str	r3, [r7, #32]
          break;
 8002266:	e013      	b.n	8002290 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	2b01      	cmp	r3, #1
 800226e:	d105      	bne.n	800227c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002270:	2308      	movs	r3, #8
 8002272:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	69fa      	ldr	r2, [r7, #28]
 8002278:	611a      	str	r2, [r3, #16]
          break;
 800227a:	e009      	b.n	8002290 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800227c:	2308      	movs	r3, #8
 800227e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	69fa      	ldr	r2, [r7, #28]
 8002284:	615a      	str	r2, [r3, #20]
          break;
 8002286:	e003      	b.n	8002290 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002288:	2300      	movs	r3, #0
 800228a:	623b      	str	r3, [r7, #32]
          break;
 800228c:	e000      	b.n	8002290 <HAL_GPIO_Init+0x130>
          break;
 800228e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002290:	69bb      	ldr	r3, [r7, #24]
 8002292:	2bff      	cmp	r3, #255	@ 0xff
 8002294:	d801      	bhi.n	800229a <HAL_GPIO_Init+0x13a>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	e001      	b.n	800229e <HAL_GPIO_Init+0x13e>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	3304      	adds	r3, #4
 800229e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80022a0:	69bb      	ldr	r3, [r7, #24]
 80022a2:	2bff      	cmp	r3, #255	@ 0xff
 80022a4:	d802      	bhi.n	80022ac <HAL_GPIO_Init+0x14c>
 80022a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	e002      	b.n	80022b2 <HAL_GPIO_Init+0x152>
 80022ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ae:	3b08      	subs	r3, #8
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	210f      	movs	r1, #15
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	fa01 f303 	lsl.w	r3, r1, r3
 80022c0:	43db      	mvns	r3, r3
 80022c2:	401a      	ands	r2, r3
 80022c4:	6a39      	ldr	r1, [r7, #32]
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	fa01 f303 	lsl.w	r3, r1, r3
 80022cc:	431a      	orrs	r2, r3
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022da:	2b00      	cmp	r3, #0
 80022dc:	f000 80b1 	beq.w	8002442 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80022e0:	4b4d      	ldr	r3, [pc, #308]	@ (8002418 <HAL_GPIO_Init+0x2b8>)
 80022e2:	699b      	ldr	r3, [r3, #24]
 80022e4:	4a4c      	ldr	r2, [pc, #304]	@ (8002418 <HAL_GPIO_Init+0x2b8>)
 80022e6:	f043 0301 	orr.w	r3, r3, #1
 80022ea:	6193      	str	r3, [r2, #24]
 80022ec:	4b4a      	ldr	r3, [pc, #296]	@ (8002418 <HAL_GPIO_Init+0x2b8>)
 80022ee:	699b      	ldr	r3, [r3, #24]
 80022f0:	f003 0301 	and.w	r3, r3, #1
 80022f4:	60bb      	str	r3, [r7, #8]
 80022f6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80022f8:	4a48      	ldr	r2, [pc, #288]	@ (800241c <HAL_GPIO_Init+0x2bc>)
 80022fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022fc:	089b      	lsrs	r3, r3, #2
 80022fe:	3302      	adds	r3, #2
 8002300:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002304:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002308:	f003 0303 	and.w	r3, r3, #3
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	220f      	movs	r2, #15
 8002310:	fa02 f303 	lsl.w	r3, r2, r3
 8002314:	43db      	mvns	r3, r3
 8002316:	68fa      	ldr	r2, [r7, #12]
 8002318:	4013      	ands	r3, r2
 800231a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	4a40      	ldr	r2, [pc, #256]	@ (8002420 <HAL_GPIO_Init+0x2c0>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d013      	beq.n	800234c <HAL_GPIO_Init+0x1ec>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	4a3f      	ldr	r2, [pc, #252]	@ (8002424 <HAL_GPIO_Init+0x2c4>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d00d      	beq.n	8002348 <HAL_GPIO_Init+0x1e8>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	4a3e      	ldr	r2, [pc, #248]	@ (8002428 <HAL_GPIO_Init+0x2c8>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d007      	beq.n	8002344 <HAL_GPIO_Init+0x1e4>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	4a3d      	ldr	r2, [pc, #244]	@ (800242c <HAL_GPIO_Init+0x2cc>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d101      	bne.n	8002340 <HAL_GPIO_Init+0x1e0>
 800233c:	2303      	movs	r3, #3
 800233e:	e006      	b.n	800234e <HAL_GPIO_Init+0x1ee>
 8002340:	2304      	movs	r3, #4
 8002342:	e004      	b.n	800234e <HAL_GPIO_Init+0x1ee>
 8002344:	2302      	movs	r3, #2
 8002346:	e002      	b.n	800234e <HAL_GPIO_Init+0x1ee>
 8002348:	2301      	movs	r3, #1
 800234a:	e000      	b.n	800234e <HAL_GPIO_Init+0x1ee>
 800234c:	2300      	movs	r3, #0
 800234e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002350:	f002 0203 	and.w	r2, r2, #3
 8002354:	0092      	lsls	r2, r2, #2
 8002356:	4093      	lsls	r3, r2
 8002358:	68fa      	ldr	r2, [r7, #12]
 800235a:	4313      	orrs	r3, r2
 800235c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800235e:	492f      	ldr	r1, [pc, #188]	@ (800241c <HAL_GPIO_Init+0x2bc>)
 8002360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002362:	089b      	lsrs	r3, r3, #2
 8002364:	3302      	adds	r3, #2
 8002366:	68fa      	ldr	r2, [r7, #12]
 8002368:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002374:	2b00      	cmp	r3, #0
 8002376:	d006      	beq.n	8002386 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002378:	4b2d      	ldr	r3, [pc, #180]	@ (8002430 <HAL_GPIO_Init+0x2d0>)
 800237a:	689a      	ldr	r2, [r3, #8]
 800237c:	492c      	ldr	r1, [pc, #176]	@ (8002430 <HAL_GPIO_Init+0x2d0>)
 800237e:	69bb      	ldr	r3, [r7, #24]
 8002380:	4313      	orrs	r3, r2
 8002382:	608b      	str	r3, [r1, #8]
 8002384:	e006      	b.n	8002394 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002386:	4b2a      	ldr	r3, [pc, #168]	@ (8002430 <HAL_GPIO_Init+0x2d0>)
 8002388:	689a      	ldr	r2, [r3, #8]
 800238a:	69bb      	ldr	r3, [r7, #24]
 800238c:	43db      	mvns	r3, r3
 800238e:	4928      	ldr	r1, [pc, #160]	@ (8002430 <HAL_GPIO_Init+0x2d0>)
 8002390:	4013      	ands	r3, r2
 8002392:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800239c:	2b00      	cmp	r3, #0
 800239e:	d006      	beq.n	80023ae <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80023a0:	4b23      	ldr	r3, [pc, #140]	@ (8002430 <HAL_GPIO_Init+0x2d0>)
 80023a2:	68da      	ldr	r2, [r3, #12]
 80023a4:	4922      	ldr	r1, [pc, #136]	@ (8002430 <HAL_GPIO_Init+0x2d0>)
 80023a6:	69bb      	ldr	r3, [r7, #24]
 80023a8:	4313      	orrs	r3, r2
 80023aa:	60cb      	str	r3, [r1, #12]
 80023ac:	e006      	b.n	80023bc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80023ae:	4b20      	ldr	r3, [pc, #128]	@ (8002430 <HAL_GPIO_Init+0x2d0>)
 80023b0:	68da      	ldr	r2, [r3, #12]
 80023b2:	69bb      	ldr	r3, [r7, #24]
 80023b4:	43db      	mvns	r3, r3
 80023b6:	491e      	ldr	r1, [pc, #120]	@ (8002430 <HAL_GPIO_Init+0x2d0>)
 80023b8:	4013      	ands	r3, r2
 80023ba:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d006      	beq.n	80023d6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80023c8:	4b19      	ldr	r3, [pc, #100]	@ (8002430 <HAL_GPIO_Init+0x2d0>)
 80023ca:	685a      	ldr	r2, [r3, #4]
 80023cc:	4918      	ldr	r1, [pc, #96]	@ (8002430 <HAL_GPIO_Init+0x2d0>)
 80023ce:	69bb      	ldr	r3, [r7, #24]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	604b      	str	r3, [r1, #4]
 80023d4:	e006      	b.n	80023e4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80023d6:	4b16      	ldr	r3, [pc, #88]	@ (8002430 <HAL_GPIO_Init+0x2d0>)
 80023d8:	685a      	ldr	r2, [r3, #4]
 80023da:	69bb      	ldr	r3, [r7, #24]
 80023dc:	43db      	mvns	r3, r3
 80023de:	4914      	ldr	r1, [pc, #80]	@ (8002430 <HAL_GPIO_Init+0x2d0>)
 80023e0:	4013      	ands	r3, r2
 80023e2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d021      	beq.n	8002434 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80023f0:	4b0f      	ldr	r3, [pc, #60]	@ (8002430 <HAL_GPIO_Init+0x2d0>)
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	490e      	ldr	r1, [pc, #56]	@ (8002430 <HAL_GPIO_Init+0x2d0>)
 80023f6:	69bb      	ldr	r3, [r7, #24]
 80023f8:	4313      	orrs	r3, r2
 80023fa:	600b      	str	r3, [r1, #0]
 80023fc:	e021      	b.n	8002442 <HAL_GPIO_Init+0x2e2>
 80023fe:	bf00      	nop
 8002400:	10320000 	.word	0x10320000
 8002404:	10310000 	.word	0x10310000
 8002408:	10220000 	.word	0x10220000
 800240c:	10210000 	.word	0x10210000
 8002410:	10120000 	.word	0x10120000
 8002414:	10110000 	.word	0x10110000
 8002418:	40021000 	.word	0x40021000
 800241c:	40010000 	.word	0x40010000
 8002420:	40010800 	.word	0x40010800
 8002424:	40010c00 	.word	0x40010c00
 8002428:	40011000 	.word	0x40011000
 800242c:	40011400 	.word	0x40011400
 8002430:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002434:	4b0b      	ldr	r3, [pc, #44]	@ (8002464 <HAL_GPIO_Init+0x304>)
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	69bb      	ldr	r3, [r7, #24]
 800243a:	43db      	mvns	r3, r3
 800243c:	4909      	ldr	r1, [pc, #36]	@ (8002464 <HAL_GPIO_Init+0x304>)
 800243e:	4013      	ands	r3, r2
 8002440:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002444:	3301      	adds	r3, #1
 8002446:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800244e:	fa22 f303 	lsr.w	r3, r2, r3
 8002452:	2b00      	cmp	r3, #0
 8002454:	f47f ae8e 	bne.w	8002174 <HAL_GPIO_Init+0x14>
  }
}
 8002458:	bf00      	nop
 800245a:	bf00      	nop
 800245c:	372c      	adds	r7, #44	@ 0x2c
 800245e:	46bd      	mov	sp, r7
 8002460:	bc80      	pop	{r7}
 8002462:	4770      	bx	lr
 8002464:	40010400 	.word	0x40010400

08002468 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	460b      	mov	r3, r1
 8002472:	807b      	strh	r3, [r7, #2]
 8002474:	4613      	mov	r3, r2
 8002476:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002478:	787b      	ldrb	r3, [r7, #1]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d003      	beq.n	8002486 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800247e:	887a      	ldrh	r2, [r7, #2]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002484:	e003      	b.n	800248e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002486:	887b      	ldrh	r3, [r7, #2]
 8002488:	041a      	lsls	r2, r3, #16
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	611a      	str	r2, [r3, #16]
}
 800248e:	bf00      	nop
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	bc80      	pop	{r7}
 8002496:	4770      	bx	lr

08002498 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002498:	b480      	push	{r7}
 800249a:	b085      	sub	sp, #20
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	460b      	mov	r3, r1
 80024a2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	68db      	ldr	r3, [r3, #12]
 80024a8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80024aa:	887a      	ldrh	r2, [r7, #2]
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	4013      	ands	r3, r2
 80024b0:	041a      	lsls	r2, r3, #16
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	43d9      	mvns	r1, r3
 80024b6:	887b      	ldrh	r3, [r7, #2]
 80024b8:	400b      	ands	r3, r1
 80024ba:	431a      	orrs	r2, r3
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	611a      	str	r2, [r3, #16]
}
 80024c0:	bf00      	nop
 80024c2:	3714      	adds	r7, #20
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bc80      	pop	{r7}
 80024c8:	4770      	bx	lr
	...

080024cc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b082      	sub	sp, #8
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	4603      	mov	r3, r0
 80024d4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80024d6:	4b08      	ldr	r3, [pc, #32]	@ (80024f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80024d8:	695a      	ldr	r2, [r3, #20]
 80024da:	88fb      	ldrh	r3, [r7, #6]
 80024dc:	4013      	ands	r3, r2
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d006      	beq.n	80024f0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80024e2:	4a05      	ldr	r2, [pc, #20]	@ (80024f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80024e4:	88fb      	ldrh	r3, [r7, #6]
 80024e6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80024e8:	88fb      	ldrh	r3, [r7, #6]
 80024ea:	4618      	mov	r0, r3
 80024ec:	f7ff fa82 	bl	80019f4 <HAL_GPIO_EXTI_Callback>
  }
}
 80024f0:	bf00      	nop
 80024f2:	3708      	adds	r7, #8
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	40010400 	.word	0x40010400

080024fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b086      	sub	sp, #24
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d101      	bne.n	800250e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e272      	b.n	80029f4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 0301 	and.w	r3, r3, #1
 8002516:	2b00      	cmp	r3, #0
 8002518:	f000 8087 	beq.w	800262a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800251c:	4b92      	ldr	r3, [pc, #584]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	f003 030c 	and.w	r3, r3, #12
 8002524:	2b04      	cmp	r3, #4
 8002526:	d00c      	beq.n	8002542 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002528:	4b8f      	ldr	r3, [pc, #572]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f003 030c 	and.w	r3, r3, #12
 8002530:	2b08      	cmp	r3, #8
 8002532:	d112      	bne.n	800255a <HAL_RCC_OscConfig+0x5e>
 8002534:	4b8c      	ldr	r3, [pc, #560]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800253c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002540:	d10b      	bne.n	800255a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002542:	4b89      	ldr	r3, [pc, #548]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d06c      	beq.n	8002628 <HAL_RCC_OscConfig+0x12c>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d168      	bne.n	8002628 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	e24c      	b.n	80029f4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002562:	d106      	bne.n	8002572 <HAL_RCC_OscConfig+0x76>
 8002564:	4b80      	ldr	r3, [pc, #512]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a7f      	ldr	r2, [pc, #508]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 800256a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800256e:	6013      	str	r3, [r2, #0]
 8002570:	e02e      	b.n	80025d0 <HAL_RCC_OscConfig+0xd4>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d10c      	bne.n	8002594 <HAL_RCC_OscConfig+0x98>
 800257a:	4b7b      	ldr	r3, [pc, #492]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a7a      	ldr	r2, [pc, #488]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 8002580:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002584:	6013      	str	r3, [r2, #0]
 8002586:	4b78      	ldr	r3, [pc, #480]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a77      	ldr	r2, [pc, #476]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 800258c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002590:	6013      	str	r3, [r2, #0]
 8002592:	e01d      	b.n	80025d0 <HAL_RCC_OscConfig+0xd4>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800259c:	d10c      	bne.n	80025b8 <HAL_RCC_OscConfig+0xbc>
 800259e:	4b72      	ldr	r3, [pc, #456]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a71      	ldr	r2, [pc, #452]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 80025a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025a8:	6013      	str	r3, [r2, #0]
 80025aa:	4b6f      	ldr	r3, [pc, #444]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a6e      	ldr	r2, [pc, #440]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 80025b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025b4:	6013      	str	r3, [r2, #0]
 80025b6:	e00b      	b.n	80025d0 <HAL_RCC_OscConfig+0xd4>
 80025b8:	4b6b      	ldr	r3, [pc, #428]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a6a      	ldr	r2, [pc, #424]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 80025be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025c2:	6013      	str	r3, [r2, #0]
 80025c4:	4b68      	ldr	r3, [pc, #416]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a67      	ldr	r2, [pc, #412]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 80025ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025ce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d013      	beq.n	8002600 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025d8:	f7ff fcb4 	bl	8001f44 <HAL_GetTick>
 80025dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025de:	e008      	b.n	80025f2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025e0:	f7ff fcb0 	bl	8001f44 <HAL_GetTick>
 80025e4:	4602      	mov	r2, r0
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	2b64      	cmp	r3, #100	@ 0x64
 80025ec:	d901      	bls.n	80025f2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80025ee:	2303      	movs	r3, #3
 80025f0:	e200      	b.n	80029f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025f2:	4b5d      	ldr	r3, [pc, #372]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d0f0      	beq.n	80025e0 <HAL_RCC_OscConfig+0xe4>
 80025fe:	e014      	b.n	800262a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002600:	f7ff fca0 	bl	8001f44 <HAL_GetTick>
 8002604:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002606:	e008      	b.n	800261a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002608:	f7ff fc9c 	bl	8001f44 <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	2b64      	cmp	r3, #100	@ 0x64
 8002614:	d901      	bls.n	800261a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002616:	2303      	movs	r3, #3
 8002618:	e1ec      	b.n	80029f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800261a:	4b53      	ldr	r3, [pc, #332]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d1f0      	bne.n	8002608 <HAL_RCC_OscConfig+0x10c>
 8002626:	e000      	b.n	800262a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002628:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f003 0302 	and.w	r3, r3, #2
 8002632:	2b00      	cmp	r3, #0
 8002634:	d063      	beq.n	80026fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002636:	4b4c      	ldr	r3, [pc, #304]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f003 030c 	and.w	r3, r3, #12
 800263e:	2b00      	cmp	r3, #0
 8002640:	d00b      	beq.n	800265a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002642:	4b49      	ldr	r3, [pc, #292]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	f003 030c 	and.w	r3, r3, #12
 800264a:	2b08      	cmp	r3, #8
 800264c:	d11c      	bne.n	8002688 <HAL_RCC_OscConfig+0x18c>
 800264e:	4b46      	ldr	r3, [pc, #280]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002656:	2b00      	cmp	r3, #0
 8002658:	d116      	bne.n	8002688 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800265a:	4b43      	ldr	r3, [pc, #268]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 0302 	and.w	r3, r3, #2
 8002662:	2b00      	cmp	r3, #0
 8002664:	d005      	beq.n	8002672 <HAL_RCC_OscConfig+0x176>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	691b      	ldr	r3, [r3, #16]
 800266a:	2b01      	cmp	r3, #1
 800266c:	d001      	beq.n	8002672 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e1c0      	b.n	80029f4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002672:	4b3d      	ldr	r3, [pc, #244]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	695b      	ldr	r3, [r3, #20]
 800267e:	00db      	lsls	r3, r3, #3
 8002680:	4939      	ldr	r1, [pc, #228]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 8002682:	4313      	orrs	r3, r2
 8002684:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002686:	e03a      	b.n	80026fe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	691b      	ldr	r3, [r3, #16]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d020      	beq.n	80026d2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002690:	4b36      	ldr	r3, [pc, #216]	@ (800276c <HAL_RCC_OscConfig+0x270>)
 8002692:	2201      	movs	r2, #1
 8002694:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002696:	f7ff fc55 	bl	8001f44 <HAL_GetTick>
 800269a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800269c:	e008      	b.n	80026b0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800269e:	f7ff fc51 	bl	8001f44 <HAL_GetTick>
 80026a2:	4602      	mov	r2, r0
 80026a4:	693b      	ldr	r3, [r7, #16]
 80026a6:	1ad3      	subs	r3, r2, r3
 80026a8:	2b02      	cmp	r3, #2
 80026aa:	d901      	bls.n	80026b0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80026ac:	2303      	movs	r3, #3
 80026ae:	e1a1      	b.n	80029f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026b0:	4b2d      	ldr	r3, [pc, #180]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 0302 	and.w	r3, r3, #2
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d0f0      	beq.n	800269e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026bc:	4b2a      	ldr	r3, [pc, #168]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	695b      	ldr	r3, [r3, #20]
 80026c8:	00db      	lsls	r3, r3, #3
 80026ca:	4927      	ldr	r1, [pc, #156]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 80026cc:	4313      	orrs	r3, r2
 80026ce:	600b      	str	r3, [r1, #0]
 80026d0:	e015      	b.n	80026fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026d2:	4b26      	ldr	r3, [pc, #152]	@ (800276c <HAL_RCC_OscConfig+0x270>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026d8:	f7ff fc34 	bl	8001f44 <HAL_GetTick>
 80026dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026de:	e008      	b.n	80026f2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026e0:	f7ff fc30 	bl	8001f44 <HAL_GetTick>
 80026e4:	4602      	mov	r2, r0
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	2b02      	cmp	r3, #2
 80026ec:	d901      	bls.n	80026f2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80026ee:	2303      	movs	r3, #3
 80026f0:	e180      	b.n	80029f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026f2:	4b1d      	ldr	r3, [pc, #116]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 0302 	and.w	r3, r3, #2
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d1f0      	bne.n	80026e0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 0308 	and.w	r3, r3, #8
 8002706:	2b00      	cmp	r3, #0
 8002708:	d03a      	beq.n	8002780 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	699b      	ldr	r3, [r3, #24]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d019      	beq.n	8002746 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002712:	4b17      	ldr	r3, [pc, #92]	@ (8002770 <HAL_RCC_OscConfig+0x274>)
 8002714:	2201      	movs	r2, #1
 8002716:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002718:	f7ff fc14 	bl	8001f44 <HAL_GetTick>
 800271c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800271e:	e008      	b.n	8002732 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002720:	f7ff fc10 	bl	8001f44 <HAL_GetTick>
 8002724:	4602      	mov	r2, r0
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	2b02      	cmp	r3, #2
 800272c:	d901      	bls.n	8002732 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	e160      	b.n	80029f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002732:	4b0d      	ldr	r3, [pc, #52]	@ (8002768 <HAL_RCC_OscConfig+0x26c>)
 8002734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002736:	f003 0302 	and.w	r3, r3, #2
 800273a:	2b00      	cmp	r3, #0
 800273c:	d0f0      	beq.n	8002720 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800273e:	2001      	movs	r0, #1
 8002740:	f000 fafe 	bl	8002d40 <RCC_Delay>
 8002744:	e01c      	b.n	8002780 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002746:	4b0a      	ldr	r3, [pc, #40]	@ (8002770 <HAL_RCC_OscConfig+0x274>)
 8002748:	2200      	movs	r2, #0
 800274a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800274c:	f7ff fbfa 	bl	8001f44 <HAL_GetTick>
 8002750:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002752:	e00f      	b.n	8002774 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002754:	f7ff fbf6 	bl	8001f44 <HAL_GetTick>
 8002758:	4602      	mov	r2, r0
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	2b02      	cmp	r3, #2
 8002760:	d908      	bls.n	8002774 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002762:	2303      	movs	r3, #3
 8002764:	e146      	b.n	80029f4 <HAL_RCC_OscConfig+0x4f8>
 8002766:	bf00      	nop
 8002768:	40021000 	.word	0x40021000
 800276c:	42420000 	.word	0x42420000
 8002770:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002774:	4b92      	ldr	r3, [pc, #584]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 8002776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002778:	f003 0302 	and.w	r3, r3, #2
 800277c:	2b00      	cmp	r3, #0
 800277e:	d1e9      	bne.n	8002754 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 0304 	and.w	r3, r3, #4
 8002788:	2b00      	cmp	r3, #0
 800278a:	f000 80a6 	beq.w	80028da <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800278e:	2300      	movs	r3, #0
 8002790:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002792:	4b8b      	ldr	r3, [pc, #556]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 8002794:	69db      	ldr	r3, [r3, #28]
 8002796:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d10d      	bne.n	80027ba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800279e:	4b88      	ldr	r3, [pc, #544]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 80027a0:	69db      	ldr	r3, [r3, #28]
 80027a2:	4a87      	ldr	r2, [pc, #540]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 80027a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027a8:	61d3      	str	r3, [r2, #28]
 80027aa:	4b85      	ldr	r3, [pc, #532]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 80027ac:	69db      	ldr	r3, [r3, #28]
 80027ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027b2:	60bb      	str	r3, [r7, #8]
 80027b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027b6:	2301      	movs	r3, #1
 80027b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027ba:	4b82      	ldr	r3, [pc, #520]	@ (80029c4 <HAL_RCC_OscConfig+0x4c8>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d118      	bne.n	80027f8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027c6:	4b7f      	ldr	r3, [pc, #508]	@ (80029c4 <HAL_RCC_OscConfig+0x4c8>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a7e      	ldr	r2, [pc, #504]	@ (80029c4 <HAL_RCC_OscConfig+0x4c8>)
 80027cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027d2:	f7ff fbb7 	bl	8001f44 <HAL_GetTick>
 80027d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027d8:	e008      	b.n	80027ec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027da:	f7ff fbb3 	bl	8001f44 <HAL_GetTick>
 80027de:	4602      	mov	r2, r0
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	1ad3      	subs	r3, r2, r3
 80027e4:	2b64      	cmp	r3, #100	@ 0x64
 80027e6:	d901      	bls.n	80027ec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80027e8:	2303      	movs	r3, #3
 80027ea:	e103      	b.n	80029f4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027ec:	4b75      	ldr	r3, [pc, #468]	@ (80029c4 <HAL_RCC_OscConfig+0x4c8>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d0f0      	beq.n	80027da <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	68db      	ldr	r3, [r3, #12]
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d106      	bne.n	800280e <HAL_RCC_OscConfig+0x312>
 8002800:	4b6f      	ldr	r3, [pc, #444]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 8002802:	6a1b      	ldr	r3, [r3, #32]
 8002804:	4a6e      	ldr	r2, [pc, #440]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 8002806:	f043 0301 	orr.w	r3, r3, #1
 800280a:	6213      	str	r3, [r2, #32]
 800280c:	e02d      	b.n	800286a <HAL_RCC_OscConfig+0x36e>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	68db      	ldr	r3, [r3, #12]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d10c      	bne.n	8002830 <HAL_RCC_OscConfig+0x334>
 8002816:	4b6a      	ldr	r3, [pc, #424]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 8002818:	6a1b      	ldr	r3, [r3, #32]
 800281a:	4a69      	ldr	r2, [pc, #420]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 800281c:	f023 0301 	bic.w	r3, r3, #1
 8002820:	6213      	str	r3, [r2, #32]
 8002822:	4b67      	ldr	r3, [pc, #412]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 8002824:	6a1b      	ldr	r3, [r3, #32]
 8002826:	4a66      	ldr	r2, [pc, #408]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 8002828:	f023 0304 	bic.w	r3, r3, #4
 800282c:	6213      	str	r3, [r2, #32]
 800282e:	e01c      	b.n	800286a <HAL_RCC_OscConfig+0x36e>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	2b05      	cmp	r3, #5
 8002836:	d10c      	bne.n	8002852 <HAL_RCC_OscConfig+0x356>
 8002838:	4b61      	ldr	r3, [pc, #388]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 800283a:	6a1b      	ldr	r3, [r3, #32]
 800283c:	4a60      	ldr	r2, [pc, #384]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 800283e:	f043 0304 	orr.w	r3, r3, #4
 8002842:	6213      	str	r3, [r2, #32]
 8002844:	4b5e      	ldr	r3, [pc, #376]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 8002846:	6a1b      	ldr	r3, [r3, #32]
 8002848:	4a5d      	ldr	r2, [pc, #372]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 800284a:	f043 0301 	orr.w	r3, r3, #1
 800284e:	6213      	str	r3, [r2, #32]
 8002850:	e00b      	b.n	800286a <HAL_RCC_OscConfig+0x36e>
 8002852:	4b5b      	ldr	r3, [pc, #364]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 8002854:	6a1b      	ldr	r3, [r3, #32]
 8002856:	4a5a      	ldr	r2, [pc, #360]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 8002858:	f023 0301 	bic.w	r3, r3, #1
 800285c:	6213      	str	r3, [r2, #32]
 800285e:	4b58      	ldr	r3, [pc, #352]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 8002860:	6a1b      	ldr	r3, [r3, #32]
 8002862:	4a57      	ldr	r2, [pc, #348]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 8002864:	f023 0304 	bic.w	r3, r3, #4
 8002868:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	68db      	ldr	r3, [r3, #12]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d015      	beq.n	800289e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002872:	f7ff fb67 	bl	8001f44 <HAL_GetTick>
 8002876:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002878:	e00a      	b.n	8002890 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800287a:	f7ff fb63 	bl	8001f44 <HAL_GetTick>
 800287e:	4602      	mov	r2, r0
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	1ad3      	subs	r3, r2, r3
 8002884:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002888:	4293      	cmp	r3, r2
 800288a:	d901      	bls.n	8002890 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800288c:	2303      	movs	r3, #3
 800288e:	e0b1      	b.n	80029f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002890:	4b4b      	ldr	r3, [pc, #300]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 8002892:	6a1b      	ldr	r3, [r3, #32]
 8002894:	f003 0302 	and.w	r3, r3, #2
 8002898:	2b00      	cmp	r3, #0
 800289a:	d0ee      	beq.n	800287a <HAL_RCC_OscConfig+0x37e>
 800289c:	e014      	b.n	80028c8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800289e:	f7ff fb51 	bl	8001f44 <HAL_GetTick>
 80028a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028a4:	e00a      	b.n	80028bc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028a6:	f7ff fb4d 	bl	8001f44 <HAL_GetTick>
 80028aa:	4602      	mov	r2, r0
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	1ad3      	subs	r3, r2, r3
 80028b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d901      	bls.n	80028bc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80028b8:	2303      	movs	r3, #3
 80028ba:	e09b      	b.n	80029f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028bc:	4b40      	ldr	r3, [pc, #256]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 80028be:	6a1b      	ldr	r3, [r3, #32]
 80028c0:	f003 0302 	and.w	r3, r3, #2
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d1ee      	bne.n	80028a6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80028c8:	7dfb      	ldrb	r3, [r7, #23]
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d105      	bne.n	80028da <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028ce:	4b3c      	ldr	r3, [pc, #240]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 80028d0:	69db      	ldr	r3, [r3, #28]
 80028d2:	4a3b      	ldr	r2, [pc, #236]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 80028d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028d8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	69db      	ldr	r3, [r3, #28]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	f000 8087 	beq.w	80029f2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028e4:	4b36      	ldr	r3, [pc, #216]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f003 030c 	and.w	r3, r3, #12
 80028ec:	2b08      	cmp	r3, #8
 80028ee:	d061      	beq.n	80029b4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	69db      	ldr	r3, [r3, #28]
 80028f4:	2b02      	cmp	r3, #2
 80028f6:	d146      	bne.n	8002986 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028f8:	4b33      	ldr	r3, [pc, #204]	@ (80029c8 <HAL_RCC_OscConfig+0x4cc>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028fe:	f7ff fb21 	bl	8001f44 <HAL_GetTick>
 8002902:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002904:	e008      	b.n	8002918 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002906:	f7ff fb1d 	bl	8001f44 <HAL_GetTick>
 800290a:	4602      	mov	r2, r0
 800290c:	693b      	ldr	r3, [r7, #16]
 800290e:	1ad3      	subs	r3, r2, r3
 8002910:	2b02      	cmp	r3, #2
 8002912:	d901      	bls.n	8002918 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002914:	2303      	movs	r3, #3
 8002916:	e06d      	b.n	80029f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002918:	4b29      	ldr	r3, [pc, #164]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002920:	2b00      	cmp	r3, #0
 8002922:	d1f0      	bne.n	8002906 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6a1b      	ldr	r3, [r3, #32]
 8002928:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800292c:	d108      	bne.n	8002940 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800292e:	4b24      	ldr	r3, [pc, #144]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	4921      	ldr	r1, [pc, #132]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 800293c:	4313      	orrs	r3, r2
 800293e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002940:	4b1f      	ldr	r3, [pc, #124]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6a19      	ldr	r1, [r3, #32]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002950:	430b      	orrs	r3, r1
 8002952:	491b      	ldr	r1, [pc, #108]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 8002954:	4313      	orrs	r3, r2
 8002956:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002958:	4b1b      	ldr	r3, [pc, #108]	@ (80029c8 <HAL_RCC_OscConfig+0x4cc>)
 800295a:	2201      	movs	r2, #1
 800295c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800295e:	f7ff faf1 	bl	8001f44 <HAL_GetTick>
 8002962:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002964:	e008      	b.n	8002978 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002966:	f7ff faed 	bl	8001f44 <HAL_GetTick>
 800296a:	4602      	mov	r2, r0
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	1ad3      	subs	r3, r2, r3
 8002970:	2b02      	cmp	r3, #2
 8002972:	d901      	bls.n	8002978 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002974:	2303      	movs	r3, #3
 8002976:	e03d      	b.n	80029f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002978:	4b11      	ldr	r3, [pc, #68]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d0f0      	beq.n	8002966 <HAL_RCC_OscConfig+0x46a>
 8002984:	e035      	b.n	80029f2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002986:	4b10      	ldr	r3, [pc, #64]	@ (80029c8 <HAL_RCC_OscConfig+0x4cc>)
 8002988:	2200      	movs	r2, #0
 800298a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800298c:	f7ff fada 	bl	8001f44 <HAL_GetTick>
 8002990:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002992:	e008      	b.n	80029a6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002994:	f7ff fad6 	bl	8001f44 <HAL_GetTick>
 8002998:	4602      	mov	r2, r0
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	2b02      	cmp	r3, #2
 80029a0:	d901      	bls.n	80029a6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80029a2:	2303      	movs	r3, #3
 80029a4:	e026      	b.n	80029f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029a6:	4b06      	ldr	r3, [pc, #24]	@ (80029c0 <HAL_RCC_OscConfig+0x4c4>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d1f0      	bne.n	8002994 <HAL_RCC_OscConfig+0x498>
 80029b2:	e01e      	b.n	80029f2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	69db      	ldr	r3, [r3, #28]
 80029b8:	2b01      	cmp	r3, #1
 80029ba:	d107      	bne.n	80029cc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	e019      	b.n	80029f4 <HAL_RCC_OscConfig+0x4f8>
 80029c0:	40021000 	.word	0x40021000
 80029c4:	40007000 	.word	0x40007000
 80029c8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80029cc:	4b0b      	ldr	r3, [pc, #44]	@ (80029fc <HAL_RCC_OscConfig+0x500>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6a1b      	ldr	r3, [r3, #32]
 80029dc:	429a      	cmp	r2, r3
 80029de:	d106      	bne.n	80029ee <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d001      	beq.n	80029f2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e000      	b.n	80029f4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80029f2:	2300      	movs	r3, #0
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3718      	adds	r7, #24
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	40021000 	.word	0x40021000

08002a00 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b084      	sub	sp, #16
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
 8002a08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d101      	bne.n	8002a14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e0d0      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a14:	4b6a      	ldr	r3, [pc, #424]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 0307 	and.w	r3, r3, #7
 8002a1c:	683a      	ldr	r2, [r7, #0]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d910      	bls.n	8002a44 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a22:	4b67      	ldr	r3, [pc, #412]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f023 0207 	bic.w	r2, r3, #7
 8002a2a:	4965      	ldr	r1, [pc, #404]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a32:	4b63      	ldr	r3, [pc, #396]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0307 	and.w	r3, r3, #7
 8002a3a:	683a      	ldr	r2, [r7, #0]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d001      	beq.n	8002a44 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e0b8      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 0302 	and.w	r3, r3, #2
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d020      	beq.n	8002a92 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f003 0304 	and.w	r3, r3, #4
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d005      	beq.n	8002a68 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a5c:	4b59      	ldr	r3, [pc, #356]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	4a58      	ldr	r2, [pc, #352]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a62:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002a66:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 0308 	and.w	r3, r3, #8
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d005      	beq.n	8002a80 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a74:	4b53      	ldr	r3, [pc, #332]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	4a52      	ldr	r2, [pc, #328]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a7a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002a7e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a80:	4b50      	ldr	r3, [pc, #320]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	494d      	ldr	r1, [pc, #308]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f003 0301 	and.w	r3, r3, #1
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d040      	beq.n	8002b20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d107      	bne.n	8002ab6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aa6:	4b47      	ldr	r3, [pc, #284]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d115      	bne.n	8002ade <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e07f      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	2b02      	cmp	r3, #2
 8002abc:	d107      	bne.n	8002ace <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002abe:	4b41      	ldr	r3, [pc, #260]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d109      	bne.n	8002ade <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e073      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ace:	4b3d      	ldr	r3, [pc, #244]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0302 	and.w	r3, r3, #2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d101      	bne.n	8002ade <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e06b      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ade:	4b39      	ldr	r3, [pc, #228]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	f023 0203 	bic.w	r2, r3, #3
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	4936      	ldr	r1, [pc, #216]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002aec:	4313      	orrs	r3, r2
 8002aee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002af0:	f7ff fa28 	bl	8001f44 <HAL_GetTick>
 8002af4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002af6:	e00a      	b.n	8002b0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002af8:	f7ff fa24 	bl	8001f44 <HAL_GetTick>
 8002afc:	4602      	mov	r2, r0
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d901      	bls.n	8002b0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e053      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b0e:	4b2d      	ldr	r3, [pc, #180]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	f003 020c 	and.w	r2, r3, #12
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d1eb      	bne.n	8002af8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b20:	4b27      	ldr	r3, [pc, #156]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f003 0307 	and.w	r3, r3, #7
 8002b28:	683a      	ldr	r2, [r7, #0]
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d210      	bcs.n	8002b50 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b2e:	4b24      	ldr	r3, [pc, #144]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f023 0207 	bic.w	r2, r3, #7
 8002b36:	4922      	ldr	r1, [pc, #136]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b3e:	4b20      	ldr	r3, [pc, #128]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0307 	and.w	r3, r3, #7
 8002b46:	683a      	ldr	r2, [r7, #0]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d001      	beq.n	8002b50 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e032      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0304 	and.w	r3, r3, #4
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d008      	beq.n	8002b6e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b5c:	4b19      	ldr	r3, [pc, #100]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	4916      	ldr	r1, [pc, #88]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 0308 	and.w	r3, r3, #8
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d009      	beq.n	8002b8e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b7a:	4b12      	ldr	r3, [pc, #72]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	691b      	ldr	r3, [r3, #16]
 8002b86:	00db      	lsls	r3, r3, #3
 8002b88:	490e      	ldr	r1, [pc, #56]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b8e:	f000 f821 	bl	8002bd4 <HAL_RCC_GetSysClockFreq>
 8002b92:	4602      	mov	r2, r0
 8002b94:	4b0b      	ldr	r3, [pc, #44]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	091b      	lsrs	r3, r3, #4
 8002b9a:	f003 030f 	and.w	r3, r3, #15
 8002b9e:	490a      	ldr	r1, [pc, #40]	@ (8002bc8 <HAL_RCC_ClockConfig+0x1c8>)
 8002ba0:	5ccb      	ldrb	r3, [r1, r3]
 8002ba2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ba6:	4a09      	ldr	r2, [pc, #36]	@ (8002bcc <HAL_RCC_ClockConfig+0x1cc>)
 8002ba8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002baa:	4b09      	ldr	r3, [pc, #36]	@ (8002bd0 <HAL_RCC_ClockConfig+0x1d0>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f7ff f842 	bl	8001c38 <HAL_InitTick>

  return HAL_OK;
 8002bb4:	2300      	movs	r3, #0
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	3710      	adds	r7, #16
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
 8002bbe:	bf00      	nop
 8002bc0:	40022000 	.word	0x40022000
 8002bc4:	40021000 	.word	0x40021000
 8002bc8:	0800860c 	.word	0x0800860c
 8002bcc:	20000000 	.word	0x20000000
 8002bd0:	20000004 	.word	0x20000004

08002bd4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b087      	sub	sp, #28
 8002bd8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	60fb      	str	r3, [r7, #12]
 8002bde:	2300      	movs	r3, #0
 8002be0:	60bb      	str	r3, [r7, #8]
 8002be2:	2300      	movs	r3, #0
 8002be4:	617b      	str	r3, [r7, #20]
 8002be6:	2300      	movs	r3, #0
 8002be8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002bea:	2300      	movs	r3, #0
 8002bec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002bee:	4b1e      	ldr	r3, [pc, #120]	@ (8002c68 <HAL_RCC_GetSysClockFreq+0x94>)
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f003 030c 	and.w	r3, r3, #12
 8002bfa:	2b04      	cmp	r3, #4
 8002bfc:	d002      	beq.n	8002c04 <HAL_RCC_GetSysClockFreq+0x30>
 8002bfe:	2b08      	cmp	r3, #8
 8002c00:	d003      	beq.n	8002c0a <HAL_RCC_GetSysClockFreq+0x36>
 8002c02:	e027      	b.n	8002c54 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c04:	4b19      	ldr	r3, [pc, #100]	@ (8002c6c <HAL_RCC_GetSysClockFreq+0x98>)
 8002c06:	613b      	str	r3, [r7, #16]
      break;
 8002c08:	e027      	b.n	8002c5a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	0c9b      	lsrs	r3, r3, #18
 8002c0e:	f003 030f 	and.w	r3, r3, #15
 8002c12:	4a17      	ldr	r2, [pc, #92]	@ (8002c70 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002c14:	5cd3      	ldrb	r3, [r2, r3]
 8002c16:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d010      	beq.n	8002c44 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002c22:	4b11      	ldr	r3, [pc, #68]	@ (8002c68 <HAL_RCC_GetSysClockFreq+0x94>)
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	0c5b      	lsrs	r3, r3, #17
 8002c28:	f003 0301 	and.w	r3, r3, #1
 8002c2c:	4a11      	ldr	r2, [pc, #68]	@ (8002c74 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002c2e:	5cd3      	ldrb	r3, [r2, r3]
 8002c30:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	4a0d      	ldr	r2, [pc, #52]	@ (8002c6c <HAL_RCC_GetSysClockFreq+0x98>)
 8002c36:	fb03 f202 	mul.w	r2, r3, r2
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c40:	617b      	str	r3, [r7, #20]
 8002c42:	e004      	b.n	8002c4e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	4a0c      	ldr	r2, [pc, #48]	@ (8002c78 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002c48:	fb02 f303 	mul.w	r3, r2, r3
 8002c4c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	613b      	str	r3, [r7, #16]
      break;
 8002c52:	e002      	b.n	8002c5a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002c54:	4b05      	ldr	r3, [pc, #20]	@ (8002c6c <HAL_RCC_GetSysClockFreq+0x98>)
 8002c56:	613b      	str	r3, [r7, #16]
      break;
 8002c58:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c5a:	693b      	ldr	r3, [r7, #16]
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	371c      	adds	r7, #28
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bc80      	pop	{r7}
 8002c64:	4770      	bx	lr
 8002c66:	bf00      	nop
 8002c68:	40021000 	.word	0x40021000
 8002c6c:	007a1200 	.word	0x007a1200
 8002c70:	08008624 	.word	0x08008624
 8002c74:	08008634 	.word	0x08008634
 8002c78:	003d0900 	.word	0x003d0900

08002c7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c80:	4b02      	ldr	r3, [pc, #8]	@ (8002c8c <HAL_RCC_GetHCLKFreq+0x10>)
 8002c82:	681b      	ldr	r3, [r3, #0]
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bc80      	pop	{r7}
 8002c8a:	4770      	bx	lr
 8002c8c:	20000000 	.word	0x20000000

08002c90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002c94:	f7ff fff2 	bl	8002c7c <HAL_RCC_GetHCLKFreq>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	4b05      	ldr	r3, [pc, #20]	@ (8002cb0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	0a1b      	lsrs	r3, r3, #8
 8002ca0:	f003 0307 	and.w	r3, r3, #7
 8002ca4:	4903      	ldr	r1, [pc, #12]	@ (8002cb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ca6:	5ccb      	ldrb	r3, [r1, r3]
 8002ca8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	40021000 	.word	0x40021000
 8002cb4:	0800861c 	.word	0x0800861c

08002cb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002cbc:	f7ff ffde 	bl	8002c7c <HAL_RCC_GetHCLKFreq>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	4b05      	ldr	r3, [pc, #20]	@ (8002cd8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	0adb      	lsrs	r3, r3, #11
 8002cc8:	f003 0307 	and.w	r3, r3, #7
 8002ccc:	4903      	ldr	r1, [pc, #12]	@ (8002cdc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002cce:	5ccb      	ldrb	r3, [r1, r3]
 8002cd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	40021000 	.word	0x40021000
 8002cdc:	0800861c 	.word	0x0800861c

08002ce0 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b083      	sub	sp, #12
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
 8002ce8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	220f      	movs	r2, #15
 8002cee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002cf0:	4b11      	ldr	r3, [pc, #68]	@ (8002d38 <HAL_RCC_GetClockConfig+0x58>)
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	f003 0203 	and.w	r2, r3, #3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002cfc:	4b0e      	ldr	r3, [pc, #56]	@ (8002d38 <HAL_RCC_GetClockConfig+0x58>)
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002d08:	4b0b      	ldr	r3, [pc, #44]	@ (8002d38 <HAL_RCC_GetClockConfig+0x58>)
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002d14:	4b08      	ldr	r3, [pc, #32]	@ (8002d38 <HAL_RCC_GetClockConfig+0x58>)
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	08db      	lsrs	r3, r3, #3
 8002d1a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002d22:	4b06      	ldr	r3, [pc, #24]	@ (8002d3c <HAL_RCC_GetClockConfig+0x5c>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 0207 	and.w	r2, r3, #7
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002d2e:	bf00      	nop
 8002d30:	370c      	adds	r7, #12
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bc80      	pop	{r7}
 8002d36:	4770      	bx	lr
 8002d38:	40021000 	.word	0x40021000
 8002d3c:	40022000 	.word	0x40022000

08002d40 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b085      	sub	sp, #20
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002d48:	4b0a      	ldr	r3, [pc, #40]	@ (8002d74 <RCC_Delay+0x34>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a0a      	ldr	r2, [pc, #40]	@ (8002d78 <RCC_Delay+0x38>)
 8002d4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d52:	0a5b      	lsrs	r3, r3, #9
 8002d54:	687a      	ldr	r2, [r7, #4]
 8002d56:	fb02 f303 	mul.w	r3, r2, r3
 8002d5a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002d5c:	bf00      	nop
  }
  while (Delay --);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	1e5a      	subs	r2, r3, #1
 8002d62:	60fa      	str	r2, [r7, #12]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d1f9      	bne.n	8002d5c <RCC_Delay+0x1c>
}
 8002d68:	bf00      	nop
 8002d6a:	bf00      	nop
 8002d6c:	3714      	adds	r7, #20
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bc80      	pop	{r7}
 8002d72:	4770      	bx	lr
 8002d74:	20000000 	.word	0x20000000
 8002d78:	10624dd3 	.word	0x10624dd3

08002d7c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b082      	sub	sp, #8
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d101      	bne.n	8002d8e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e076      	b.n	8002e7c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d108      	bne.n	8002da8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002d9e:	d009      	beq.n	8002db4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2200      	movs	r2, #0
 8002da4:	61da      	str	r2, [r3, #28]
 8002da6:	e005      	b.n	8002db4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2200      	movs	r2, #0
 8002dac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2200      	movs	r2, #0
 8002db2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d106      	bne.n	8002dd4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f7fe fe9c 	bl	8001b0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2202      	movs	r2, #2
 8002dd8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002dea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002dfc:	431a      	orrs	r2, r3
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	68db      	ldr	r3, [r3, #12]
 8002e02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e06:	431a      	orrs	r2, r3
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	691b      	ldr	r3, [r3, #16]
 8002e0c:	f003 0302 	and.w	r3, r3, #2
 8002e10:	431a      	orrs	r2, r3
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	695b      	ldr	r3, [r3, #20]
 8002e16:	f003 0301 	and.w	r3, r3, #1
 8002e1a:	431a      	orrs	r2, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	699b      	ldr	r3, [r3, #24]
 8002e20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e24:	431a      	orrs	r2, r3
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	69db      	ldr	r3, [r3, #28]
 8002e2a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e2e:	431a      	orrs	r2, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6a1b      	ldr	r3, [r3, #32]
 8002e34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e38:	ea42 0103 	orr.w	r1, r2, r3
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e40:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	430a      	orrs	r2, r1
 8002e4a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	699b      	ldr	r3, [r3, #24]
 8002e50:	0c1a      	lsrs	r2, r3, #16
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f002 0204 	and.w	r2, r2, #4
 8002e5a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	69da      	ldr	r2, [r3, #28]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e6a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2201      	movs	r2, #1
 8002e76:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002e7a:	2300      	movs	r3, #0
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3708      	adds	r7, #8
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}

08002e84 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b088      	sub	sp, #32
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	60f8      	str	r0, [r7, #12]
 8002e8c:	60b9      	str	r1, [r7, #8]
 8002e8e:	603b      	str	r3, [r7, #0]
 8002e90:	4613      	mov	r3, r2
 8002e92:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002e94:	f7ff f856 	bl	8001f44 <HAL_GetTick>
 8002e98:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002e9a:	88fb      	ldrh	r3, [r7, #6]
 8002e9c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d001      	beq.n	8002eae <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002eaa:	2302      	movs	r3, #2
 8002eac:	e12a      	b.n	8003104 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d002      	beq.n	8002eba <HAL_SPI_Transmit+0x36>
 8002eb4:	88fb      	ldrh	r3, [r7, #6]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d101      	bne.n	8002ebe <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e122      	b.n	8003104 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d101      	bne.n	8002ecc <HAL_SPI_Transmit+0x48>
 8002ec8:	2302      	movs	r3, #2
 8002eca:	e11b      	b.n	8003104 <HAL_SPI_Transmit+0x280>
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2201      	movs	r2, #1
 8002ed0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	2203      	movs	r2, #3
 8002ed8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	68ba      	ldr	r2, [r7, #8]
 8002ee6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	88fa      	ldrh	r2, [r7, #6]
 8002eec:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	88fa      	ldrh	r2, [r7, #6]
 8002ef2:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2200      	movs	r2, #0
 8002efe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2200      	movs	r2, #0
 8002f04:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f1a:	d10f      	bne.n	8002f3c <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f2a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002f3a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f46:	2b40      	cmp	r3, #64	@ 0x40
 8002f48:	d007      	beq.n	8002f5a <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002f58:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	68db      	ldr	r3, [r3, #12]
 8002f5e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f62:	d152      	bne.n	800300a <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d002      	beq.n	8002f72 <HAL_SPI_Transmit+0xee>
 8002f6c:	8b7b      	ldrh	r3, [r7, #26]
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d145      	bne.n	8002ffe <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f76:	881a      	ldrh	r2, [r3, #0]
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f82:	1c9a      	adds	r2, r3, #2
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	3b01      	subs	r3, #1
 8002f90:	b29a      	uxth	r2, r3
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002f96:	e032      	b.n	8002ffe <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	f003 0302 	and.w	r3, r3, #2
 8002fa2:	2b02      	cmp	r3, #2
 8002fa4:	d112      	bne.n	8002fcc <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002faa:	881a      	ldrh	r2, [r3, #0]
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb6:	1c9a      	adds	r2, r3, #2
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	3b01      	subs	r3, #1
 8002fc4:	b29a      	uxth	r2, r3
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002fca:	e018      	b.n	8002ffe <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002fcc:	f7fe ffba 	bl	8001f44 <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	69fb      	ldr	r3, [r7, #28]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	683a      	ldr	r2, [r7, #0]
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d803      	bhi.n	8002fe4 <HAL_SPI_Transmit+0x160>
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002fe2:	d102      	bne.n	8002fea <HAL_SPI_Transmit+0x166>
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d109      	bne.n	8002ffe <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2201      	movs	r2, #1
 8002fee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e082      	b.n	8003104 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003002:	b29b      	uxth	r3, r3
 8003004:	2b00      	cmp	r3, #0
 8003006:	d1c7      	bne.n	8002f98 <HAL_SPI_Transmit+0x114>
 8003008:	e053      	b.n	80030b2 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d002      	beq.n	8003018 <HAL_SPI_Transmit+0x194>
 8003012:	8b7b      	ldrh	r3, [r7, #26]
 8003014:	2b01      	cmp	r3, #1
 8003016:	d147      	bne.n	80030a8 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	330c      	adds	r3, #12
 8003022:	7812      	ldrb	r2, [r2, #0]
 8003024:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800302a:	1c5a      	adds	r2, r3, #1
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003034:	b29b      	uxth	r3, r3
 8003036:	3b01      	subs	r3, #1
 8003038:	b29a      	uxth	r2, r3
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800303e:	e033      	b.n	80030a8 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	f003 0302 	and.w	r3, r3, #2
 800304a:	2b02      	cmp	r3, #2
 800304c:	d113      	bne.n	8003076 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	330c      	adds	r3, #12
 8003058:	7812      	ldrb	r2, [r2, #0]
 800305a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003060:	1c5a      	adds	r2, r3, #1
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800306a:	b29b      	uxth	r3, r3
 800306c:	3b01      	subs	r3, #1
 800306e:	b29a      	uxth	r2, r3
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003074:	e018      	b.n	80030a8 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003076:	f7fe ff65 	bl	8001f44 <HAL_GetTick>
 800307a:	4602      	mov	r2, r0
 800307c:	69fb      	ldr	r3, [r7, #28]
 800307e:	1ad3      	subs	r3, r2, r3
 8003080:	683a      	ldr	r2, [r7, #0]
 8003082:	429a      	cmp	r2, r3
 8003084:	d803      	bhi.n	800308e <HAL_SPI_Transmit+0x20a>
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800308c:	d102      	bne.n	8003094 <HAL_SPI_Transmit+0x210>
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d109      	bne.n	80030a8 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2201      	movs	r2, #1
 8003098:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2200      	movs	r2, #0
 80030a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80030a4:	2303      	movs	r3, #3
 80030a6:	e02d      	b.n	8003104 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030ac:	b29b      	uxth	r3, r3
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d1c6      	bne.n	8003040 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80030b2:	69fa      	ldr	r2, [r7, #28]
 80030b4:	6839      	ldr	r1, [r7, #0]
 80030b6:	68f8      	ldr	r0, [r7, #12]
 80030b8:	f000 fbd2 	bl	8003860 <SPI_EndRxTxTransaction>
 80030bc:	4603      	mov	r3, r0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d002      	beq.n	80030c8 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	2220      	movs	r2, #32
 80030c6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d10a      	bne.n	80030e6 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80030d0:	2300      	movs	r3, #0
 80030d2:	617b      	str	r3, [r7, #20]
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	617b      	str	r3, [r7, #20]
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	617b      	str	r3, [r7, #20]
 80030e4:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2201      	movs	r2, #1
 80030ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2200      	movs	r2, #0
 80030f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d001      	beq.n	8003102 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e000      	b.n	8003104 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003102:	2300      	movs	r3, #0
  }
}
 8003104:	4618      	mov	r0, r3
 8003106:	3720      	adds	r7, #32
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}

0800310c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b088      	sub	sp, #32
 8003110:	af02      	add	r7, sp, #8
 8003112:	60f8      	str	r0, [r7, #12]
 8003114:	60b9      	str	r1, [r7, #8]
 8003116:	603b      	str	r3, [r7, #0]
 8003118:	4613      	mov	r3, r2
 800311a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003122:	b2db      	uxtb	r3, r3
 8003124:	2b01      	cmp	r3, #1
 8003126:	d001      	beq.n	800312c <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8003128:	2302      	movs	r3, #2
 800312a:	e104      	b.n	8003336 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003134:	d112      	bne.n	800315c <HAL_SPI_Receive+0x50>
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d10e      	bne.n	800315c <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2204      	movs	r2, #4
 8003142:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003146:	88fa      	ldrh	r2, [r7, #6]
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	9300      	str	r3, [sp, #0]
 800314c:	4613      	mov	r3, r2
 800314e:	68ba      	ldr	r2, [r7, #8]
 8003150:	68b9      	ldr	r1, [r7, #8]
 8003152:	68f8      	ldr	r0, [r7, #12]
 8003154:	f000 f8f3 	bl	800333e <HAL_SPI_TransmitReceive>
 8003158:	4603      	mov	r3, r0
 800315a:	e0ec      	b.n	8003336 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800315c:	f7fe fef2 	bl	8001f44 <HAL_GetTick>
 8003160:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d002      	beq.n	800316e <HAL_SPI_Receive+0x62>
 8003168:	88fb      	ldrh	r3, [r7, #6]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d101      	bne.n	8003172 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e0e1      	b.n	8003336 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003178:	2b01      	cmp	r3, #1
 800317a:	d101      	bne.n	8003180 <HAL_SPI_Receive+0x74>
 800317c:	2302      	movs	r3, #2
 800317e:	e0da      	b.n	8003336 <HAL_SPI_Receive+0x22a>
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2201      	movs	r2, #1
 8003184:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2204      	movs	r2, #4
 800318c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2200      	movs	r2, #0
 8003194:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	68ba      	ldr	r2, [r7, #8]
 800319a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	88fa      	ldrh	r2, [r7, #6]
 80031a0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	88fa      	ldrh	r2, [r7, #6]
 80031a6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2200      	movs	r2, #0
 80031ac:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2200      	movs	r2, #0
 80031b2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2200      	movs	r2, #0
 80031b8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2200      	movs	r2, #0
 80031be:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2200      	movs	r2, #0
 80031c4:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031ce:	d10f      	bne.n	80031f0 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80031de:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80031ee:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031fa:	2b40      	cmp	r3, #64	@ 0x40
 80031fc:	d007      	beq.n	800320e <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800320c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d170      	bne.n	80032f8 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003216:	e035      	b.n	8003284 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	f003 0301 	and.w	r3, r3, #1
 8003222:	2b01      	cmp	r3, #1
 8003224:	d115      	bne.n	8003252 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f103 020c 	add.w	r2, r3, #12
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003232:	7812      	ldrb	r2, [r2, #0]
 8003234:	b2d2      	uxtb	r2, r2
 8003236:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800323c:	1c5a      	adds	r2, r3, #1
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003246:	b29b      	uxth	r3, r3
 8003248:	3b01      	subs	r3, #1
 800324a:	b29a      	uxth	r2, r3
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003250:	e018      	b.n	8003284 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003252:	f7fe fe77 	bl	8001f44 <HAL_GetTick>
 8003256:	4602      	mov	r2, r0
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	683a      	ldr	r2, [r7, #0]
 800325e:	429a      	cmp	r2, r3
 8003260:	d803      	bhi.n	800326a <HAL_SPI_Receive+0x15e>
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003268:	d102      	bne.n	8003270 <HAL_SPI_Receive+0x164>
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d109      	bne.n	8003284 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2201      	movs	r2, #1
 8003274:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2200      	movs	r2, #0
 800327c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003280:	2303      	movs	r3, #3
 8003282:	e058      	b.n	8003336 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003288:	b29b      	uxth	r3, r3
 800328a:	2b00      	cmp	r3, #0
 800328c:	d1c4      	bne.n	8003218 <HAL_SPI_Receive+0x10c>
 800328e:	e038      	b.n	8003302 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	f003 0301 	and.w	r3, r3, #1
 800329a:	2b01      	cmp	r3, #1
 800329c:	d113      	bne.n	80032c6 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	68da      	ldr	r2, [r3, #12]
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032a8:	b292      	uxth	r2, r2
 80032aa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032b0:	1c9a      	adds	r2, r3, #2
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032ba:	b29b      	uxth	r3, r3
 80032bc:	3b01      	subs	r3, #1
 80032be:	b29a      	uxth	r2, r3
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80032c4:	e018      	b.n	80032f8 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80032c6:	f7fe fe3d 	bl	8001f44 <HAL_GetTick>
 80032ca:	4602      	mov	r2, r0
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	683a      	ldr	r2, [r7, #0]
 80032d2:	429a      	cmp	r2, r3
 80032d4:	d803      	bhi.n	80032de <HAL_SPI_Receive+0x1d2>
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80032dc:	d102      	bne.n	80032e4 <HAL_SPI_Receive+0x1d8>
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d109      	bne.n	80032f8 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2201      	movs	r2, #1
 80032e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2200      	movs	r2, #0
 80032f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80032f4:	2303      	movs	r3, #3
 80032f6:	e01e      	b.n	8003336 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032fc:	b29b      	uxth	r3, r3
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d1c6      	bne.n	8003290 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003302:	697a      	ldr	r2, [r7, #20]
 8003304:	6839      	ldr	r1, [r7, #0]
 8003306:	68f8      	ldr	r0, [r7, #12]
 8003308:	f000 fa58 	bl	80037bc <SPI_EndRxTransaction>
 800330c:	4603      	mov	r3, r0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d002      	beq.n	8003318 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2220      	movs	r2, #32
 8003316:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2201      	movs	r2, #1
 800331c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2200      	movs	r2, #0
 8003324:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800332c:	2b00      	cmp	r3, #0
 800332e:	d001      	beq.n	8003334 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	e000      	b.n	8003336 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8003334:	2300      	movs	r3, #0
  }
}
 8003336:	4618      	mov	r0, r3
 8003338:	3718      	adds	r7, #24
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}

0800333e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800333e:	b580      	push	{r7, lr}
 8003340:	b08a      	sub	sp, #40	@ 0x28
 8003342:	af00      	add	r7, sp, #0
 8003344:	60f8      	str	r0, [r7, #12]
 8003346:	60b9      	str	r1, [r7, #8]
 8003348:	607a      	str	r2, [r7, #4]
 800334a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800334c:	2301      	movs	r3, #1
 800334e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003350:	f7fe fdf8 	bl	8001f44 <HAL_GetTick>
 8003354:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800335c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003364:	887b      	ldrh	r3, [r7, #2]
 8003366:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003368:	7ffb      	ldrb	r3, [r7, #31]
 800336a:	2b01      	cmp	r3, #1
 800336c:	d00c      	beq.n	8003388 <HAL_SPI_TransmitReceive+0x4a>
 800336e:	69bb      	ldr	r3, [r7, #24]
 8003370:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003374:	d106      	bne.n	8003384 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d102      	bne.n	8003384 <HAL_SPI_TransmitReceive+0x46>
 800337e:	7ffb      	ldrb	r3, [r7, #31]
 8003380:	2b04      	cmp	r3, #4
 8003382:	d001      	beq.n	8003388 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003384:	2302      	movs	r3, #2
 8003386:	e17f      	b.n	8003688 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d005      	beq.n	800339a <HAL_SPI_TransmitReceive+0x5c>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d002      	beq.n	800339a <HAL_SPI_TransmitReceive+0x5c>
 8003394:	887b      	ldrh	r3, [r7, #2]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d101      	bne.n	800339e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e174      	b.n	8003688 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d101      	bne.n	80033ac <HAL_SPI_TransmitReceive+0x6e>
 80033a8:	2302      	movs	r3, #2
 80033aa:	e16d      	b.n	8003688 <HAL_SPI_TransmitReceive+0x34a>
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	2b04      	cmp	r3, #4
 80033be:	d003      	beq.n	80033c8 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2205      	movs	r2, #5
 80033c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2200      	movs	r2, #0
 80033cc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	687a      	ldr	r2, [r7, #4]
 80033d2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	887a      	ldrh	r2, [r7, #2]
 80033d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	887a      	ldrh	r2, [r7, #2]
 80033de:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	68ba      	ldr	r2, [r7, #8]
 80033e4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	887a      	ldrh	r2, [r7, #2]
 80033ea:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	887a      	ldrh	r2, [r7, #2]
 80033f0:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2200      	movs	r2, #0
 80033f6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2200      	movs	r2, #0
 80033fc:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003408:	2b40      	cmp	r3, #64	@ 0x40
 800340a:	d007      	beq.n	800341c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800341a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003424:	d17e      	bne.n	8003524 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d002      	beq.n	8003434 <HAL_SPI_TransmitReceive+0xf6>
 800342e:	8afb      	ldrh	r3, [r7, #22]
 8003430:	2b01      	cmp	r3, #1
 8003432:	d16c      	bne.n	800350e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003438:	881a      	ldrh	r2, [r3, #0]
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003444:	1c9a      	adds	r2, r3, #2
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800344e:	b29b      	uxth	r3, r3
 8003450:	3b01      	subs	r3, #1
 8003452:	b29a      	uxth	r2, r3
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003458:	e059      	b.n	800350e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	f003 0302 	and.w	r3, r3, #2
 8003464:	2b02      	cmp	r3, #2
 8003466:	d11b      	bne.n	80034a0 <HAL_SPI_TransmitReceive+0x162>
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800346c:	b29b      	uxth	r3, r3
 800346e:	2b00      	cmp	r3, #0
 8003470:	d016      	beq.n	80034a0 <HAL_SPI_TransmitReceive+0x162>
 8003472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003474:	2b01      	cmp	r3, #1
 8003476:	d113      	bne.n	80034a0 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800347c:	881a      	ldrh	r2, [r3, #0]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003488:	1c9a      	adds	r2, r3, #2
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003492:	b29b      	uxth	r3, r3
 8003494:	3b01      	subs	r3, #1
 8003496:	b29a      	uxth	r2, r3
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800349c:	2300      	movs	r3, #0
 800349e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	f003 0301 	and.w	r3, r3, #1
 80034aa:	2b01      	cmp	r3, #1
 80034ac:	d119      	bne.n	80034e2 <HAL_SPI_TransmitReceive+0x1a4>
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034b2:	b29b      	uxth	r3, r3
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d014      	beq.n	80034e2 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	68da      	ldr	r2, [r3, #12]
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034c2:	b292      	uxth	r2, r2
 80034c4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034ca:	1c9a      	adds	r2, r3, #2
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034d4:	b29b      	uxth	r3, r3
 80034d6:	3b01      	subs	r3, #1
 80034d8:	b29a      	uxth	r2, r3
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80034de:	2301      	movs	r3, #1
 80034e0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80034e2:	f7fe fd2f 	bl	8001f44 <HAL_GetTick>
 80034e6:	4602      	mov	r2, r0
 80034e8:	6a3b      	ldr	r3, [r7, #32]
 80034ea:	1ad3      	subs	r3, r2, r3
 80034ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d80d      	bhi.n	800350e <HAL_SPI_TransmitReceive+0x1d0>
 80034f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80034f8:	d009      	beq.n	800350e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2201      	movs	r2, #1
 80034fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2200      	movs	r2, #0
 8003506:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	e0bc      	b.n	8003688 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003512:	b29b      	uxth	r3, r3
 8003514:	2b00      	cmp	r3, #0
 8003516:	d1a0      	bne.n	800345a <HAL_SPI_TransmitReceive+0x11c>
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800351c:	b29b      	uxth	r3, r3
 800351e:	2b00      	cmp	r3, #0
 8003520:	d19b      	bne.n	800345a <HAL_SPI_TransmitReceive+0x11c>
 8003522:	e082      	b.n	800362a <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d002      	beq.n	8003532 <HAL_SPI_TransmitReceive+0x1f4>
 800352c:	8afb      	ldrh	r3, [r7, #22]
 800352e:	2b01      	cmp	r3, #1
 8003530:	d171      	bne.n	8003616 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	330c      	adds	r3, #12
 800353c:	7812      	ldrb	r2, [r2, #0]
 800353e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003544:	1c5a      	adds	r2, r3, #1
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800354e:	b29b      	uxth	r3, r3
 8003550:	3b01      	subs	r3, #1
 8003552:	b29a      	uxth	r2, r3
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003558:	e05d      	b.n	8003616 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	f003 0302 	and.w	r3, r3, #2
 8003564:	2b02      	cmp	r3, #2
 8003566:	d11c      	bne.n	80035a2 <HAL_SPI_TransmitReceive+0x264>
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800356c:	b29b      	uxth	r3, r3
 800356e:	2b00      	cmp	r3, #0
 8003570:	d017      	beq.n	80035a2 <HAL_SPI_TransmitReceive+0x264>
 8003572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003574:	2b01      	cmp	r3, #1
 8003576:	d114      	bne.n	80035a2 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	330c      	adds	r3, #12
 8003582:	7812      	ldrb	r2, [r2, #0]
 8003584:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800358a:	1c5a      	adds	r2, r3, #1
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003594:	b29b      	uxth	r3, r3
 8003596:	3b01      	subs	r3, #1
 8003598:	b29a      	uxth	r2, r3
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800359e:	2300      	movs	r3, #0
 80035a0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	f003 0301 	and.w	r3, r3, #1
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d119      	bne.n	80035e4 <HAL_SPI_TransmitReceive+0x2a6>
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035b4:	b29b      	uxth	r3, r3
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d014      	beq.n	80035e4 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	68da      	ldr	r2, [r3, #12]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035c4:	b2d2      	uxtb	r2, r2
 80035c6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035cc:	1c5a      	adds	r2, r3, #1
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	3b01      	subs	r3, #1
 80035da:	b29a      	uxth	r2, r3
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80035e0:	2301      	movs	r3, #1
 80035e2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80035e4:	f7fe fcae 	bl	8001f44 <HAL_GetTick>
 80035e8:	4602      	mov	r2, r0
 80035ea:	6a3b      	ldr	r3, [r7, #32]
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d803      	bhi.n	80035fc <HAL_SPI_TransmitReceive+0x2be>
 80035f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80035fa:	d102      	bne.n	8003602 <HAL_SPI_TransmitReceive+0x2c4>
 80035fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d109      	bne.n	8003616 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2201      	movs	r2, #1
 8003606:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2200      	movs	r2, #0
 800360e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e038      	b.n	8003688 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800361a:	b29b      	uxth	r3, r3
 800361c:	2b00      	cmp	r3, #0
 800361e:	d19c      	bne.n	800355a <HAL_SPI_TransmitReceive+0x21c>
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003624:	b29b      	uxth	r3, r3
 8003626:	2b00      	cmp	r3, #0
 8003628:	d197      	bne.n	800355a <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800362a:	6a3a      	ldr	r2, [r7, #32]
 800362c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800362e:	68f8      	ldr	r0, [r7, #12]
 8003630:	f000 f916 	bl	8003860 <SPI_EndRxTxTransaction>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d008      	beq.n	800364c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2220      	movs	r2, #32
 800363e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2200      	movs	r2, #0
 8003644:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e01d      	b.n	8003688 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d10a      	bne.n	800366a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003654:	2300      	movs	r3, #0
 8003656:	613b      	str	r3, [r7, #16]
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	68db      	ldr	r3, [r3, #12]
 800365e:	613b      	str	r3, [r7, #16]
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	613b      	str	r3, [r7, #16]
 8003668:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2201      	movs	r2, #1
 800366e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2200      	movs	r2, #0
 8003676:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800367e:	2b00      	cmp	r3, #0
 8003680:	d001      	beq.n	8003686 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e000      	b.n	8003688 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003686:	2300      	movs	r3, #0
  }
}
 8003688:	4618      	mov	r0, r3
 800368a:	3728      	adds	r7, #40	@ 0x28
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}

08003690 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8003690:	b480      	push	{r7}
 8003692:	b083      	sub	sp, #12
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800369e:	b2db      	uxtb	r3, r3
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	370c      	adds	r7, #12
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bc80      	pop	{r7}
 80036a8:	4770      	bx	lr
	...

080036ac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b088      	sub	sp, #32
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	60f8      	str	r0, [r7, #12]
 80036b4:	60b9      	str	r1, [r7, #8]
 80036b6:	603b      	str	r3, [r7, #0]
 80036b8:	4613      	mov	r3, r2
 80036ba:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80036bc:	f7fe fc42 	bl	8001f44 <HAL_GetTick>
 80036c0:	4602      	mov	r2, r0
 80036c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036c4:	1a9b      	subs	r3, r3, r2
 80036c6:	683a      	ldr	r2, [r7, #0]
 80036c8:	4413      	add	r3, r2
 80036ca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80036cc:	f7fe fc3a 	bl	8001f44 <HAL_GetTick>
 80036d0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80036d2:	4b39      	ldr	r3, [pc, #228]	@ (80037b8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	015b      	lsls	r3, r3, #5
 80036d8:	0d1b      	lsrs	r3, r3, #20
 80036da:	69fa      	ldr	r2, [r7, #28]
 80036dc:	fb02 f303 	mul.w	r3, r2, r3
 80036e0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80036e2:	e054      	b.n	800378e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80036ea:	d050      	beq.n	800378e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80036ec:	f7fe fc2a 	bl	8001f44 <HAL_GetTick>
 80036f0:	4602      	mov	r2, r0
 80036f2:	69bb      	ldr	r3, [r7, #24]
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	69fa      	ldr	r2, [r7, #28]
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d902      	bls.n	8003702 <SPI_WaitFlagStateUntilTimeout+0x56>
 80036fc:	69fb      	ldr	r3, [r7, #28]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d13d      	bne.n	800377e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	685a      	ldr	r2, [r3, #4]
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003710:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800371a:	d111      	bne.n	8003740 <SPI_WaitFlagStateUntilTimeout+0x94>
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003724:	d004      	beq.n	8003730 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800372e:	d107      	bne.n	8003740 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	681a      	ldr	r2, [r3, #0]
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800373e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003744:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003748:	d10f      	bne.n	800376a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003758:	601a      	str	r2, [r3, #0]
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	681a      	ldr	r2, [r3, #0]
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003768:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2201      	movs	r2, #1
 800376e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2200      	movs	r2, #0
 8003776:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800377a:	2303      	movs	r3, #3
 800377c:	e017      	b.n	80037ae <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d101      	bne.n	8003788 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003784:	2300      	movs	r3, #0
 8003786:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	3b01      	subs	r3, #1
 800378c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	689a      	ldr	r2, [r3, #8]
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	4013      	ands	r3, r2
 8003798:	68ba      	ldr	r2, [r7, #8]
 800379a:	429a      	cmp	r2, r3
 800379c:	bf0c      	ite	eq
 800379e:	2301      	moveq	r3, #1
 80037a0:	2300      	movne	r3, #0
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	461a      	mov	r2, r3
 80037a6:	79fb      	ldrb	r3, [r7, #7]
 80037a8:	429a      	cmp	r2, r3
 80037aa:	d19b      	bne.n	80036e4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80037ac:	2300      	movs	r3, #0
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3720      	adds	r7, #32
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	20000000 	.word	0x20000000

080037bc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b086      	sub	sp, #24
 80037c0:	af02      	add	r7, sp, #8
 80037c2:	60f8      	str	r0, [r7, #12]
 80037c4:	60b9      	str	r1, [r7, #8]
 80037c6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80037d0:	d111      	bne.n	80037f6 <SPI_EndRxTransaction+0x3a>
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037da:	d004      	beq.n	80037e6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037e4:	d107      	bne.n	80037f6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037f4:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80037fe:	d117      	bne.n	8003830 <SPI_EndRxTransaction+0x74>
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003808:	d112      	bne.n	8003830 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	9300      	str	r3, [sp, #0]
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	2200      	movs	r2, #0
 8003812:	2101      	movs	r1, #1
 8003814:	68f8      	ldr	r0, [r7, #12]
 8003816:	f7ff ff49 	bl	80036ac <SPI_WaitFlagStateUntilTimeout>
 800381a:	4603      	mov	r3, r0
 800381c:	2b00      	cmp	r3, #0
 800381e:	d01a      	beq.n	8003856 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003824:	f043 0220 	orr.w	r2, r3, #32
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800382c:	2303      	movs	r3, #3
 800382e:	e013      	b.n	8003858 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	9300      	str	r3, [sp, #0]
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	2200      	movs	r2, #0
 8003838:	2180      	movs	r1, #128	@ 0x80
 800383a:	68f8      	ldr	r0, [r7, #12]
 800383c:	f7ff ff36 	bl	80036ac <SPI_WaitFlagStateUntilTimeout>
 8003840:	4603      	mov	r3, r0
 8003842:	2b00      	cmp	r3, #0
 8003844:	d007      	beq.n	8003856 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800384a:	f043 0220 	orr.w	r2, r3, #32
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003852:	2303      	movs	r3, #3
 8003854:	e000      	b.n	8003858 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8003856:	2300      	movs	r3, #0
}
 8003858:	4618      	mov	r0, r3
 800385a:	3710      	adds	r7, #16
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}

08003860 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b086      	sub	sp, #24
 8003864:	af02      	add	r7, sp, #8
 8003866:	60f8      	str	r0, [r7, #12]
 8003868:	60b9      	str	r1, [r7, #8]
 800386a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	9300      	str	r3, [sp, #0]
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	2201      	movs	r2, #1
 8003874:	2102      	movs	r1, #2
 8003876:	68f8      	ldr	r0, [r7, #12]
 8003878:	f7ff ff18 	bl	80036ac <SPI_WaitFlagStateUntilTimeout>
 800387c:	4603      	mov	r3, r0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d007      	beq.n	8003892 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003886:	f043 0220 	orr.w	r2, r3, #32
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	e013      	b.n	80038ba <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	9300      	str	r3, [sp, #0]
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	2200      	movs	r2, #0
 800389a:	2180      	movs	r1, #128	@ 0x80
 800389c:	68f8      	ldr	r0, [r7, #12]
 800389e:	f7ff ff05 	bl	80036ac <SPI_WaitFlagStateUntilTimeout>
 80038a2:	4603      	mov	r3, r0
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d007      	beq.n	80038b8 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038ac:	f043 0220 	orr.w	r2, r3, #32
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80038b4:	2303      	movs	r3, #3
 80038b6:	e000      	b.n	80038ba <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80038b8:	2300      	movs	r3, #0
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3710      	adds	r7, #16
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}

080038c2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80038c2:	b580      	push	{r7, lr}
 80038c4:	b082      	sub	sp, #8
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d101      	bne.n	80038d4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	e041      	b.n	8003958 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038da:	b2db      	uxtb	r3, r3
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d106      	bne.n	80038ee <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2200      	movs	r2, #0
 80038e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80038e8:	6878      	ldr	r0, [r7, #4]
 80038ea:	f000 f839 	bl	8003960 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2202      	movs	r2, #2
 80038f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	3304      	adds	r3, #4
 80038fe:	4619      	mov	r1, r3
 8003900:	4610      	mov	r0, r2
 8003902:	f000 f99d 	bl	8003c40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2201      	movs	r2, #1
 800390a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2201      	movs	r2, #1
 8003912:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2201      	movs	r2, #1
 800391a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2201      	movs	r2, #1
 8003922:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2201      	movs	r2, #1
 800392a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2201      	movs	r2, #1
 8003932:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2201      	movs	r2, #1
 800393a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2201      	movs	r2, #1
 8003942:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2201      	movs	r2, #1
 800394a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2201      	movs	r2, #1
 8003952:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003956:	2300      	movs	r3, #0
}
 8003958:	4618      	mov	r0, r3
 800395a:	3708      	adds	r7, #8
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}

08003960 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003960:	b480      	push	{r7}
 8003962:	b083      	sub	sp, #12
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003968:	bf00      	nop
 800396a:	370c      	adds	r7, #12
 800396c:	46bd      	mov	sp, r7
 800396e:	bc80      	pop	{r7}
 8003970:	4770      	bx	lr
	...

08003974 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003974:	b480      	push	{r7}
 8003976:	b085      	sub	sp, #20
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003982:	b2db      	uxtb	r3, r3
 8003984:	2b01      	cmp	r3, #1
 8003986:	d001      	beq.n	800398c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003988:	2301      	movs	r3, #1
 800398a:	e03a      	b.n	8003a02 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2202      	movs	r2, #2
 8003990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	68da      	ldr	r2, [r3, #12]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f042 0201 	orr.w	r2, r2, #1
 80039a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a18      	ldr	r2, [pc, #96]	@ (8003a0c <HAL_TIM_Base_Start_IT+0x98>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d00e      	beq.n	80039cc <HAL_TIM_Base_Start_IT+0x58>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039b6:	d009      	beq.n	80039cc <HAL_TIM_Base_Start_IT+0x58>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a14      	ldr	r2, [pc, #80]	@ (8003a10 <HAL_TIM_Base_Start_IT+0x9c>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d004      	beq.n	80039cc <HAL_TIM_Base_Start_IT+0x58>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a13      	ldr	r2, [pc, #76]	@ (8003a14 <HAL_TIM_Base_Start_IT+0xa0>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d111      	bne.n	80039f0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	f003 0307 	and.w	r3, r3, #7
 80039d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2b06      	cmp	r3, #6
 80039dc:	d010      	beq.n	8003a00 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f042 0201 	orr.w	r2, r2, #1
 80039ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039ee:	e007      	b.n	8003a00 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f042 0201 	orr.w	r2, r2, #1
 80039fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a00:	2300      	movs	r3, #0
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3714      	adds	r7, #20
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bc80      	pop	{r7}
 8003a0a:	4770      	bx	lr
 8003a0c:	40012c00 	.word	0x40012c00
 8003a10:	40000400 	.word	0x40000400
 8003a14:	40000800 	.word	0x40000800

08003a18 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b084      	sub	sp, #16
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	691b      	ldr	r3, [r3, #16]
 8003a2e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	f003 0302 	and.w	r3, r3, #2
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d020      	beq.n	8003a7c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	f003 0302 	and.w	r3, r3, #2
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d01b      	beq.n	8003a7c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f06f 0202 	mvn.w	r2, #2
 8003a4c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2201      	movs	r2, #1
 8003a52:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	699b      	ldr	r3, [r3, #24]
 8003a5a:	f003 0303 	and.w	r3, r3, #3
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d003      	beq.n	8003a6a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f000 f8d1 	bl	8003c0a <HAL_TIM_IC_CaptureCallback>
 8003a68:	e005      	b.n	8003a76 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f000 f8c4 	bl	8003bf8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	f000 f8d3 	bl	8003c1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	f003 0304 	and.w	r3, r3, #4
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d020      	beq.n	8003ac8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	f003 0304 	and.w	r3, r3, #4
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d01b      	beq.n	8003ac8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f06f 0204 	mvn.w	r2, #4
 8003a98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2202      	movs	r2, #2
 8003a9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	699b      	ldr	r3, [r3, #24]
 8003aa6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d003      	beq.n	8003ab6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f000 f8ab 	bl	8003c0a <HAL_TIM_IC_CaptureCallback>
 8003ab4:	e005      	b.n	8003ac2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f000 f89e 	bl	8003bf8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	f000 f8ad 	bl	8003c1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	f003 0308 	and.w	r3, r3, #8
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d020      	beq.n	8003b14 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	f003 0308 	and.w	r3, r3, #8
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d01b      	beq.n	8003b14 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f06f 0208 	mvn.w	r2, #8
 8003ae4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2204      	movs	r2, #4
 8003aea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	69db      	ldr	r3, [r3, #28]
 8003af2:	f003 0303 	and.w	r3, r3, #3
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d003      	beq.n	8003b02 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003afa:	6878      	ldr	r0, [r7, #4]
 8003afc:	f000 f885 	bl	8003c0a <HAL_TIM_IC_CaptureCallback>
 8003b00:	e005      	b.n	8003b0e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f000 f878 	bl	8003bf8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	f000 f887 	bl	8003c1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2200      	movs	r2, #0
 8003b12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003b14:	68bb      	ldr	r3, [r7, #8]
 8003b16:	f003 0310 	and.w	r3, r3, #16
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d020      	beq.n	8003b60 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	f003 0310 	and.w	r3, r3, #16
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d01b      	beq.n	8003b60 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f06f 0210 	mvn.w	r2, #16
 8003b30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2208      	movs	r2, #8
 8003b36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	69db      	ldr	r3, [r3, #28]
 8003b3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d003      	beq.n	8003b4e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f000 f85f 	bl	8003c0a <HAL_TIM_IC_CaptureCallback>
 8003b4c:	e005      	b.n	8003b5a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b4e:	6878      	ldr	r0, [r7, #4]
 8003b50:	f000 f852 	bl	8003bf8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b54:	6878      	ldr	r0, [r7, #4]
 8003b56:	f000 f861 	bl	8003c1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	f003 0301 	and.w	r3, r3, #1
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d00c      	beq.n	8003b84 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	f003 0301 	and.w	r3, r3, #1
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d007      	beq.n	8003b84 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f06f 0201 	mvn.w	r2, #1
 8003b7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f7fd ff74 	bl	8001a6c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d00c      	beq.n	8003ba8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d007      	beq.n	8003ba8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003ba0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f000 f8c3 	bl	8003d2e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d00c      	beq.n	8003bcc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d007      	beq.n	8003bcc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003bc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003bc6:	6878      	ldr	r0, [r7, #4]
 8003bc8:	f000 f831 	bl	8003c2e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	f003 0320 	and.w	r3, r3, #32
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d00c      	beq.n	8003bf0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	f003 0320 	and.w	r3, r3, #32
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d007      	beq.n	8003bf0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f06f 0220 	mvn.w	r2, #32
 8003be8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f000 f896 	bl	8003d1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003bf0:	bf00      	nop
 8003bf2:	3710      	adds	r7, #16
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bd80      	pop	{r7, pc}

08003bf8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b083      	sub	sp, #12
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003c00:	bf00      	nop
 8003c02:	370c      	adds	r7, #12
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bc80      	pop	{r7}
 8003c08:	4770      	bx	lr

08003c0a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003c0a:	b480      	push	{r7}
 8003c0c:	b083      	sub	sp, #12
 8003c0e:	af00      	add	r7, sp, #0
 8003c10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003c12:	bf00      	nop
 8003c14:	370c      	adds	r7, #12
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bc80      	pop	{r7}
 8003c1a:	4770      	bx	lr

08003c1c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b083      	sub	sp, #12
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003c24:	bf00      	nop
 8003c26:	370c      	adds	r7, #12
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bc80      	pop	{r7}
 8003c2c:	4770      	bx	lr

08003c2e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003c2e:	b480      	push	{r7}
 8003c30:	b083      	sub	sp, #12
 8003c32:	af00      	add	r7, sp, #0
 8003c34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003c36:	bf00      	nop
 8003c38:	370c      	adds	r7, #12
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bc80      	pop	{r7}
 8003c3e:	4770      	bx	lr

08003c40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b085      	sub	sp, #20
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
 8003c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	4a2f      	ldr	r2, [pc, #188]	@ (8003d10 <TIM_Base_SetConfig+0xd0>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d00b      	beq.n	8003c70 <TIM_Base_SetConfig+0x30>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c5e:	d007      	beq.n	8003c70 <TIM_Base_SetConfig+0x30>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	4a2c      	ldr	r2, [pc, #176]	@ (8003d14 <TIM_Base_SetConfig+0xd4>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d003      	beq.n	8003c70 <TIM_Base_SetConfig+0x30>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	4a2b      	ldr	r2, [pc, #172]	@ (8003d18 <TIM_Base_SetConfig+0xd8>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d108      	bne.n	8003c82 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	68fa      	ldr	r2, [r7, #12]
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	4a22      	ldr	r2, [pc, #136]	@ (8003d10 <TIM_Base_SetConfig+0xd0>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d00b      	beq.n	8003ca2 <TIM_Base_SetConfig+0x62>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c90:	d007      	beq.n	8003ca2 <TIM_Base_SetConfig+0x62>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	4a1f      	ldr	r2, [pc, #124]	@ (8003d14 <TIM_Base_SetConfig+0xd4>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d003      	beq.n	8003ca2 <TIM_Base_SetConfig+0x62>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4a1e      	ldr	r2, [pc, #120]	@ (8003d18 <TIM_Base_SetConfig+0xd8>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d108      	bne.n	8003cb4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ca8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	68db      	ldr	r3, [r3, #12]
 8003cae:	68fa      	ldr	r2, [r7, #12]
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	695b      	ldr	r3, [r3, #20]
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	68fa      	ldr	r2, [r7, #12]
 8003cc6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	689a      	ldr	r2, [r3, #8]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	4a0d      	ldr	r2, [pc, #52]	@ (8003d10 <TIM_Base_SetConfig+0xd0>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d103      	bne.n	8003ce8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	691a      	ldr	r2, [r3, #16]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2201      	movs	r2, #1
 8003cec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	691b      	ldr	r3, [r3, #16]
 8003cf2:	f003 0301 	and.w	r3, r3, #1
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d005      	beq.n	8003d06 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	691b      	ldr	r3, [r3, #16]
 8003cfe:	f023 0201 	bic.w	r2, r3, #1
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	611a      	str	r2, [r3, #16]
  }
}
 8003d06:	bf00      	nop
 8003d08:	3714      	adds	r7, #20
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bc80      	pop	{r7}
 8003d0e:	4770      	bx	lr
 8003d10:	40012c00 	.word	0x40012c00
 8003d14:	40000400 	.word	0x40000400
 8003d18:	40000800 	.word	0x40000800

08003d1c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b083      	sub	sp, #12
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003d24:	bf00      	nop
 8003d26:	370c      	adds	r7, #12
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bc80      	pop	{r7}
 8003d2c:	4770      	bx	lr

08003d2e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003d2e:	b480      	push	{r7}
 8003d30:	b083      	sub	sp, #12
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003d36:	bf00      	nop
 8003d38:	370c      	adds	r7, #12
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bc80      	pop	{r7}
 8003d3e:	4770      	bx	lr

08003d40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d101      	bne.n	8003d52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e042      	b.n	8003dd8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d106      	bne.n	8003d6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2200      	movs	r2, #0
 8003d62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	f7fd ff1c 	bl	8001ba4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2224      	movs	r2, #36	@ 0x24
 8003d70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	68da      	ldr	r2, [r3, #12]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d84:	6878      	ldr	r0, [r7, #4]
 8003d86:	f000 f971 	bl	800406c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	691a      	ldr	r2, [r3, #16]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	695a      	ldr	r2, [r3, #20]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003da8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	68da      	ldr	r2, [r3, #12]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003db8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2220      	movs	r2, #32
 8003dc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2220      	movs	r2, #32
 8003dcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003dd6:	2300      	movs	r3, #0
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	3708      	adds	r7, #8
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}

08003de0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b08a      	sub	sp, #40	@ 0x28
 8003de4:	af02      	add	r7, sp, #8
 8003de6:	60f8      	str	r0, [r7, #12]
 8003de8:	60b9      	str	r1, [r7, #8]
 8003dea:	603b      	str	r3, [r7, #0]
 8003dec:	4613      	mov	r3, r2
 8003dee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003df0:	2300      	movs	r3, #0
 8003df2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	2b20      	cmp	r3, #32
 8003dfe:	d175      	bne.n	8003eec <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d002      	beq.n	8003e0c <HAL_UART_Transmit+0x2c>
 8003e06:	88fb      	ldrh	r3, [r7, #6]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d101      	bne.n	8003e10 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e06e      	b.n	8003eee <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2200      	movs	r2, #0
 8003e14:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2221      	movs	r2, #33	@ 0x21
 8003e1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e1e:	f7fe f891 	bl	8001f44 <HAL_GetTick>
 8003e22:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	88fa      	ldrh	r2, [r7, #6]
 8003e28:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	88fa      	ldrh	r2, [r7, #6]
 8003e2e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e38:	d108      	bne.n	8003e4c <HAL_UART_Transmit+0x6c>
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	691b      	ldr	r3, [r3, #16]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d104      	bne.n	8003e4c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003e42:	2300      	movs	r3, #0
 8003e44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	61bb      	str	r3, [r7, #24]
 8003e4a:	e003      	b.n	8003e54 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e50:	2300      	movs	r3, #0
 8003e52:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003e54:	e02e      	b.n	8003eb4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	9300      	str	r3, [sp, #0]
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	2180      	movs	r1, #128	@ 0x80
 8003e60:	68f8      	ldr	r0, [r7, #12]
 8003e62:	f000 f848 	bl	8003ef6 <UART_WaitOnFlagUntilTimeout>
 8003e66:	4603      	mov	r3, r0
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d005      	beq.n	8003e78 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2220      	movs	r2, #32
 8003e70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003e74:	2303      	movs	r3, #3
 8003e76:	e03a      	b.n	8003eee <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003e78:	69fb      	ldr	r3, [r7, #28]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d10b      	bne.n	8003e96 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e7e:	69bb      	ldr	r3, [r7, #24]
 8003e80:	881b      	ldrh	r3, [r3, #0]
 8003e82:	461a      	mov	r2, r3
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e8c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003e8e:	69bb      	ldr	r3, [r7, #24]
 8003e90:	3302      	adds	r3, #2
 8003e92:	61bb      	str	r3, [r7, #24]
 8003e94:	e007      	b.n	8003ea6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e96:	69fb      	ldr	r3, [r7, #28]
 8003e98:	781a      	ldrb	r2, [r3, #0]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003ea0:	69fb      	ldr	r3, [r7, #28]
 8003ea2:	3301      	adds	r3, #1
 8003ea4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003eaa:	b29b      	uxth	r3, r3
 8003eac:	3b01      	subs	r3, #1
 8003eae:	b29a      	uxth	r2, r3
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003eb8:	b29b      	uxth	r3, r3
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d1cb      	bne.n	8003e56 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	9300      	str	r3, [sp, #0]
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	2140      	movs	r1, #64	@ 0x40
 8003ec8:	68f8      	ldr	r0, [r7, #12]
 8003eca:	f000 f814 	bl	8003ef6 <UART_WaitOnFlagUntilTimeout>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d005      	beq.n	8003ee0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2220      	movs	r2, #32
 8003ed8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003edc:	2303      	movs	r3, #3
 8003ede:	e006      	b.n	8003eee <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2220      	movs	r2, #32
 8003ee4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003ee8:	2300      	movs	r3, #0
 8003eea:	e000      	b.n	8003eee <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003eec:	2302      	movs	r3, #2
  }
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3720      	adds	r7, #32
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}

08003ef6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003ef6:	b580      	push	{r7, lr}
 8003ef8:	b086      	sub	sp, #24
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	60f8      	str	r0, [r7, #12]
 8003efe:	60b9      	str	r1, [r7, #8]
 8003f00:	603b      	str	r3, [r7, #0]
 8003f02:	4613      	mov	r3, r2
 8003f04:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f06:	e03b      	b.n	8003f80 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f08:	6a3b      	ldr	r3, [r7, #32]
 8003f0a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f0e:	d037      	beq.n	8003f80 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f10:	f7fe f818 	bl	8001f44 <HAL_GetTick>
 8003f14:	4602      	mov	r2, r0
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	1ad3      	subs	r3, r2, r3
 8003f1a:	6a3a      	ldr	r2, [r7, #32]
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d302      	bcc.n	8003f26 <UART_WaitOnFlagUntilTimeout+0x30>
 8003f20:	6a3b      	ldr	r3, [r7, #32]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d101      	bne.n	8003f2a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	e03a      	b.n	8003fa0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	f003 0304 	and.w	r3, r3, #4
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d023      	beq.n	8003f80 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003f38:	68bb      	ldr	r3, [r7, #8]
 8003f3a:	2b80      	cmp	r3, #128	@ 0x80
 8003f3c:	d020      	beq.n	8003f80 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	2b40      	cmp	r3, #64	@ 0x40
 8003f42:	d01d      	beq.n	8003f80 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0308 	and.w	r3, r3, #8
 8003f4e:	2b08      	cmp	r3, #8
 8003f50:	d116      	bne.n	8003f80 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003f52:	2300      	movs	r3, #0
 8003f54:	617b      	str	r3, [r7, #20]
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	617b      	str	r3, [r7, #20]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	617b      	str	r3, [r7, #20]
 8003f66:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003f68:	68f8      	ldr	r0, [r7, #12]
 8003f6a:	f000 f81d 	bl	8003fa8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	2208      	movs	r2, #8
 8003f72:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2200      	movs	r2, #0
 8003f78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e00f      	b.n	8003fa0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	4013      	ands	r3, r2
 8003f8a:	68ba      	ldr	r2, [r7, #8]
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	bf0c      	ite	eq
 8003f90:	2301      	moveq	r3, #1
 8003f92:	2300      	movne	r3, #0
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	461a      	mov	r2, r3
 8003f98:	79fb      	ldrb	r3, [r7, #7]
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d0b4      	beq.n	8003f08 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f9e:	2300      	movs	r3, #0
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	3718      	adds	r7, #24
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}

08003fa8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b095      	sub	sp, #84	@ 0x54
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	330c      	adds	r3, #12
 8003fb6:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fba:	e853 3f00 	ldrex	r3, [r3]
 8003fbe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003fc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fc2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003fc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	330c      	adds	r3, #12
 8003fce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003fd0:	643a      	str	r2, [r7, #64]	@ 0x40
 8003fd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fd4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003fd6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003fd8:	e841 2300 	strex	r3, r2, [r1]
 8003fdc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003fde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d1e5      	bne.n	8003fb0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	3314      	adds	r3, #20
 8003fea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fec:	6a3b      	ldr	r3, [r7, #32]
 8003fee:	e853 3f00 	ldrex	r3, [r3]
 8003ff2:	61fb      	str	r3, [r7, #28]
   return(result);
 8003ff4:	69fb      	ldr	r3, [r7, #28]
 8003ff6:	f023 0301 	bic.w	r3, r3, #1
 8003ffa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	3314      	adds	r3, #20
 8004002:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004004:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004006:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004008:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800400a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800400c:	e841 2300 	strex	r3, r2, [r1]
 8004010:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004014:	2b00      	cmp	r3, #0
 8004016:	d1e5      	bne.n	8003fe4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800401c:	2b01      	cmp	r3, #1
 800401e:	d119      	bne.n	8004054 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	330c      	adds	r3, #12
 8004026:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	e853 3f00 	ldrex	r3, [r3]
 800402e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	f023 0310 	bic.w	r3, r3, #16
 8004036:	647b      	str	r3, [r7, #68]	@ 0x44
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	330c      	adds	r3, #12
 800403e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004040:	61ba      	str	r2, [r7, #24]
 8004042:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004044:	6979      	ldr	r1, [r7, #20]
 8004046:	69ba      	ldr	r2, [r7, #24]
 8004048:	e841 2300 	strex	r3, r2, [r1]
 800404c:	613b      	str	r3, [r7, #16]
   return(result);
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d1e5      	bne.n	8004020 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2220      	movs	r2, #32
 8004058:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2200      	movs	r2, #0
 8004060:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004062:	bf00      	nop
 8004064:	3754      	adds	r7, #84	@ 0x54
 8004066:	46bd      	mov	sp, r7
 8004068:	bc80      	pop	{r7}
 800406a:	4770      	bx	lr

0800406c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b084      	sub	sp, #16
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	691b      	ldr	r3, [r3, #16]
 800407a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	68da      	ldr	r2, [r3, #12]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	430a      	orrs	r2, r1
 8004088:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	689a      	ldr	r2, [r3, #8]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	691b      	ldr	r3, [r3, #16]
 8004092:	431a      	orrs	r2, r3
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	695b      	ldr	r3, [r3, #20]
 8004098:	4313      	orrs	r3, r2
 800409a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	68db      	ldr	r3, [r3, #12]
 80040a2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80040a6:	f023 030c 	bic.w	r3, r3, #12
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	6812      	ldr	r2, [r2, #0]
 80040ae:	68b9      	ldr	r1, [r7, #8]
 80040b0:	430b      	orrs	r3, r1
 80040b2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	695b      	ldr	r3, [r3, #20]
 80040ba:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	699a      	ldr	r2, [r3, #24]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	430a      	orrs	r2, r1
 80040c8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a2c      	ldr	r2, [pc, #176]	@ (8004180 <UART_SetConfig+0x114>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d103      	bne.n	80040dc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80040d4:	f7fe fdf0 	bl	8002cb8 <HAL_RCC_GetPCLK2Freq>
 80040d8:	60f8      	str	r0, [r7, #12]
 80040da:	e002      	b.n	80040e2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80040dc:	f7fe fdd8 	bl	8002c90 <HAL_RCC_GetPCLK1Freq>
 80040e0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80040e2:	68fa      	ldr	r2, [r7, #12]
 80040e4:	4613      	mov	r3, r2
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	4413      	add	r3, r2
 80040ea:	009a      	lsls	r2, r3, #2
 80040ec:	441a      	add	r2, r3
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	009b      	lsls	r3, r3, #2
 80040f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80040f8:	4a22      	ldr	r2, [pc, #136]	@ (8004184 <UART_SetConfig+0x118>)
 80040fa:	fba2 2303 	umull	r2, r3, r2, r3
 80040fe:	095b      	lsrs	r3, r3, #5
 8004100:	0119      	lsls	r1, r3, #4
 8004102:	68fa      	ldr	r2, [r7, #12]
 8004104:	4613      	mov	r3, r2
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	4413      	add	r3, r2
 800410a:	009a      	lsls	r2, r3, #2
 800410c:	441a      	add	r2, r3
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	009b      	lsls	r3, r3, #2
 8004114:	fbb2 f2f3 	udiv	r2, r2, r3
 8004118:	4b1a      	ldr	r3, [pc, #104]	@ (8004184 <UART_SetConfig+0x118>)
 800411a:	fba3 0302 	umull	r0, r3, r3, r2
 800411e:	095b      	lsrs	r3, r3, #5
 8004120:	2064      	movs	r0, #100	@ 0x64
 8004122:	fb00 f303 	mul.w	r3, r0, r3
 8004126:	1ad3      	subs	r3, r2, r3
 8004128:	011b      	lsls	r3, r3, #4
 800412a:	3332      	adds	r3, #50	@ 0x32
 800412c:	4a15      	ldr	r2, [pc, #84]	@ (8004184 <UART_SetConfig+0x118>)
 800412e:	fba2 2303 	umull	r2, r3, r2, r3
 8004132:	095b      	lsrs	r3, r3, #5
 8004134:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004138:	4419      	add	r1, r3
 800413a:	68fa      	ldr	r2, [r7, #12]
 800413c:	4613      	mov	r3, r2
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	4413      	add	r3, r2
 8004142:	009a      	lsls	r2, r3, #2
 8004144:	441a      	add	r2, r3
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004150:	4b0c      	ldr	r3, [pc, #48]	@ (8004184 <UART_SetConfig+0x118>)
 8004152:	fba3 0302 	umull	r0, r3, r3, r2
 8004156:	095b      	lsrs	r3, r3, #5
 8004158:	2064      	movs	r0, #100	@ 0x64
 800415a:	fb00 f303 	mul.w	r3, r0, r3
 800415e:	1ad3      	subs	r3, r2, r3
 8004160:	011b      	lsls	r3, r3, #4
 8004162:	3332      	adds	r3, #50	@ 0x32
 8004164:	4a07      	ldr	r2, [pc, #28]	@ (8004184 <UART_SetConfig+0x118>)
 8004166:	fba2 2303 	umull	r2, r3, r2, r3
 800416a:	095b      	lsrs	r3, r3, #5
 800416c:	f003 020f 	and.w	r2, r3, #15
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	440a      	add	r2, r1
 8004176:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004178:	bf00      	nop
 800417a:	3710      	adds	r7, #16
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}
 8004180:	40013800 	.word	0x40013800
 8004184:	51eb851f 	.word	0x51eb851f

08004188 <__NVIC_SetPriority>:
{
 8004188:	b480      	push	{r7}
 800418a:	b083      	sub	sp, #12
 800418c:	af00      	add	r7, sp, #0
 800418e:	4603      	mov	r3, r0
 8004190:	6039      	str	r1, [r7, #0]
 8004192:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004194:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004198:	2b00      	cmp	r3, #0
 800419a:	db0a      	blt.n	80041b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	b2da      	uxtb	r2, r3
 80041a0:	490c      	ldr	r1, [pc, #48]	@ (80041d4 <__NVIC_SetPriority+0x4c>)
 80041a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041a6:	0112      	lsls	r2, r2, #4
 80041a8:	b2d2      	uxtb	r2, r2
 80041aa:	440b      	add	r3, r1
 80041ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80041b0:	e00a      	b.n	80041c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	b2da      	uxtb	r2, r3
 80041b6:	4908      	ldr	r1, [pc, #32]	@ (80041d8 <__NVIC_SetPriority+0x50>)
 80041b8:	79fb      	ldrb	r3, [r7, #7]
 80041ba:	f003 030f 	and.w	r3, r3, #15
 80041be:	3b04      	subs	r3, #4
 80041c0:	0112      	lsls	r2, r2, #4
 80041c2:	b2d2      	uxtb	r2, r2
 80041c4:	440b      	add	r3, r1
 80041c6:	761a      	strb	r2, [r3, #24]
}
 80041c8:	bf00      	nop
 80041ca:	370c      	adds	r7, #12
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bc80      	pop	{r7}
 80041d0:	4770      	bx	lr
 80041d2:	bf00      	nop
 80041d4:	e000e100 	.word	0xe000e100
 80041d8:	e000ed00 	.word	0xe000ed00

080041dc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80041dc:	b580      	push	{r7, lr}
 80041de:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80041e0:	4b05      	ldr	r3, [pc, #20]	@ (80041f8 <SysTick_Handler+0x1c>)
 80041e2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80041e4:	f001 ff42 	bl	800606c <xTaskGetSchedulerState>
 80041e8:	4603      	mov	r3, r0
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	d001      	beq.n	80041f2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80041ee:	f002 fecb 	bl	8006f88 <xPortSysTickHandler>
  }
}
 80041f2:	bf00      	nop
 80041f4:	bd80      	pop	{r7, pc}
 80041f6:	bf00      	nop
 80041f8:	e000e010 	.word	0xe000e010

080041fc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80041fc:	b580      	push	{r7, lr}
 80041fe:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004200:	2100      	movs	r1, #0
 8004202:	f06f 0004 	mvn.w	r0, #4
 8004206:	f7ff ffbf 	bl	8004188 <__NVIC_SetPriority>
#endif
}
 800420a:	bf00      	nop
 800420c:	bd80      	pop	{r7, pc}
	...

08004210 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004210:	b480      	push	{r7}
 8004212:	b083      	sub	sp, #12
 8004214:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004216:	f3ef 8305 	mrs	r3, IPSR
 800421a:	603b      	str	r3, [r7, #0]
  return(result);
 800421c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800421e:	2b00      	cmp	r3, #0
 8004220:	d003      	beq.n	800422a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004222:	f06f 0305 	mvn.w	r3, #5
 8004226:	607b      	str	r3, [r7, #4]
 8004228:	e00c      	b.n	8004244 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800422a:	4b09      	ldr	r3, [pc, #36]	@ (8004250 <osKernelInitialize+0x40>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d105      	bne.n	800423e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004232:	4b07      	ldr	r3, [pc, #28]	@ (8004250 <osKernelInitialize+0x40>)
 8004234:	2201      	movs	r2, #1
 8004236:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004238:	2300      	movs	r3, #0
 800423a:	607b      	str	r3, [r7, #4]
 800423c:	e002      	b.n	8004244 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800423e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004242:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004244:	687b      	ldr	r3, [r7, #4]
}
 8004246:	4618      	mov	r0, r3
 8004248:	370c      	adds	r7, #12
 800424a:	46bd      	mov	sp, r7
 800424c:	bc80      	pop	{r7}
 800424e:	4770      	bx	lr
 8004250:	200001f4 	.word	0x200001f4

08004254 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004254:	b580      	push	{r7, lr}
 8004256:	b082      	sub	sp, #8
 8004258:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800425a:	f3ef 8305 	mrs	r3, IPSR
 800425e:	603b      	str	r3, [r7, #0]
  return(result);
 8004260:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004262:	2b00      	cmp	r3, #0
 8004264:	d003      	beq.n	800426e <osKernelStart+0x1a>
    stat = osErrorISR;
 8004266:	f06f 0305 	mvn.w	r3, #5
 800426a:	607b      	str	r3, [r7, #4]
 800426c:	e010      	b.n	8004290 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800426e:	4b0b      	ldr	r3, [pc, #44]	@ (800429c <osKernelStart+0x48>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	2b01      	cmp	r3, #1
 8004274:	d109      	bne.n	800428a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004276:	f7ff ffc1 	bl	80041fc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800427a:	4b08      	ldr	r3, [pc, #32]	@ (800429c <osKernelStart+0x48>)
 800427c:	2202      	movs	r2, #2
 800427e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004280:	f001 fa94 	bl	80057ac <vTaskStartScheduler>
      stat = osOK;
 8004284:	2300      	movs	r3, #0
 8004286:	607b      	str	r3, [r7, #4]
 8004288:	e002      	b.n	8004290 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800428a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800428e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004290:	687b      	ldr	r3, [r7, #4]
}
 8004292:	4618      	mov	r0, r3
 8004294:	3708      	adds	r7, #8
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}
 800429a:	bf00      	nop
 800429c:	200001f4 	.word	0x200001f4

080042a0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b08e      	sub	sp, #56	@ 0x38
 80042a4:	af04      	add	r7, sp, #16
 80042a6:	60f8      	str	r0, [r7, #12]
 80042a8:	60b9      	str	r1, [r7, #8]
 80042aa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80042ac:	2300      	movs	r3, #0
 80042ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042b0:	f3ef 8305 	mrs	r3, IPSR
 80042b4:	617b      	str	r3, [r7, #20]
  return(result);
 80042b6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d17e      	bne.n	80043ba <osThreadNew+0x11a>
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d07b      	beq.n	80043ba <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80042c2:	2380      	movs	r3, #128	@ 0x80
 80042c4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80042c6:	2318      	movs	r3, #24
 80042c8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80042ca:	2300      	movs	r3, #0
 80042cc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80042ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80042d2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d045      	beq.n	8004366 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d002      	beq.n	80042e8 <osThreadNew+0x48>
        name = attr->name;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	699b      	ldr	r3, [r3, #24]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d002      	beq.n	80042f6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	699b      	ldr	r3, [r3, #24]
 80042f4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80042f6:	69fb      	ldr	r3, [r7, #28]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d008      	beq.n	800430e <osThreadNew+0x6e>
 80042fc:	69fb      	ldr	r3, [r7, #28]
 80042fe:	2b38      	cmp	r3, #56	@ 0x38
 8004300:	d805      	bhi.n	800430e <osThreadNew+0x6e>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	f003 0301 	and.w	r3, r3, #1
 800430a:	2b00      	cmp	r3, #0
 800430c:	d001      	beq.n	8004312 <osThreadNew+0x72>
        return (NULL);
 800430e:	2300      	movs	r3, #0
 8004310:	e054      	b.n	80043bc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	695b      	ldr	r3, [r3, #20]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d003      	beq.n	8004322 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	695b      	ldr	r3, [r3, #20]
 800431e:	089b      	lsrs	r3, r3, #2
 8004320:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d00e      	beq.n	8004348 <osThreadNew+0xa8>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	68db      	ldr	r3, [r3, #12]
 800432e:	2ba7      	cmp	r3, #167	@ 0xa7
 8004330:	d90a      	bls.n	8004348 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004336:	2b00      	cmp	r3, #0
 8004338:	d006      	beq.n	8004348 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	695b      	ldr	r3, [r3, #20]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d002      	beq.n	8004348 <osThreadNew+0xa8>
        mem = 1;
 8004342:	2301      	movs	r3, #1
 8004344:	61bb      	str	r3, [r7, #24]
 8004346:	e010      	b.n	800436a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d10c      	bne.n	800436a <osThreadNew+0xca>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	68db      	ldr	r3, [r3, #12]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d108      	bne.n	800436a <osThreadNew+0xca>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	691b      	ldr	r3, [r3, #16]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d104      	bne.n	800436a <osThreadNew+0xca>
          mem = 0;
 8004360:	2300      	movs	r3, #0
 8004362:	61bb      	str	r3, [r7, #24]
 8004364:	e001      	b.n	800436a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004366:	2300      	movs	r3, #0
 8004368:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800436a:	69bb      	ldr	r3, [r7, #24]
 800436c:	2b01      	cmp	r3, #1
 800436e:	d110      	bne.n	8004392 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004374:	687a      	ldr	r2, [r7, #4]
 8004376:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004378:	9202      	str	r2, [sp, #8]
 800437a:	9301      	str	r3, [sp, #4]
 800437c:	69fb      	ldr	r3, [r7, #28]
 800437e:	9300      	str	r3, [sp, #0]
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	6a3a      	ldr	r2, [r7, #32]
 8004384:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004386:	68f8      	ldr	r0, [r7, #12]
 8004388:	f000 ffa8 	bl	80052dc <xTaskCreateStatic>
 800438c:	4603      	mov	r3, r0
 800438e:	613b      	str	r3, [r7, #16]
 8004390:	e013      	b.n	80043ba <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004392:	69bb      	ldr	r3, [r7, #24]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d110      	bne.n	80043ba <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004398:	6a3b      	ldr	r3, [r7, #32]
 800439a:	b29a      	uxth	r2, r3
 800439c:	f107 0310 	add.w	r3, r7, #16
 80043a0:	9301      	str	r3, [sp, #4]
 80043a2:	69fb      	ldr	r3, [r7, #28]
 80043a4:	9300      	str	r3, [sp, #0]
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80043aa:	68f8      	ldr	r0, [r7, #12]
 80043ac:	f000 fff6 	bl	800539c <xTaskCreate>
 80043b0:	4603      	mov	r3, r0
 80043b2:	2b01      	cmp	r3, #1
 80043b4:	d001      	beq.n	80043ba <osThreadNew+0x11a>
            hTask = NULL;
 80043b6:	2300      	movs	r3, #0
 80043b8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80043ba:	693b      	ldr	r3, [r7, #16]
}
 80043bc:	4618      	mov	r0, r3
 80043be:	3728      	adds	r7, #40	@ 0x28
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bd80      	pop	{r7, pc}

080043c4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b084      	sub	sp, #16
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043cc:	f3ef 8305 	mrs	r3, IPSR
 80043d0:	60bb      	str	r3, [r7, #8]
  return(result);
 80043d2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d003      	beq.n	80043e0 <osDelay+0x1c>
    stat = osErrorISR;
 80043d8:	f06f 0305 	mvn.w	r3, #5
 80043dc:	60fb      	str	r3, [r7, #12]
 80043de:	e007      	b.n	80043f0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80043e0:	2300      	movs	r3, #0
 80043e2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d002      	beq.n	80043f0 <osDelay+0x2c>
      vTaskDelay(ticks);
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f001 f9a8 	bl	8005740 <vTaskDelay>
    }
  }

  return (stat);
 80043f0:	68fb      	ldr	r3, [r7, #12]
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3710      	adds	r7, #16
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}
	...

080043fc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80043fc:	b480      	push	{r7}
 80043fe:	b085      	sub	sp, #20
 8004400:	af00      	add	r7, sp, #0
 8004402:	60f8      	str	r0, [r7, #12]
 8004404:	60b9      	str	r1, [r7, #8]
 8004406:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	4a06      	ldr	r2, [pc, #24]	@ (8004424 <vApplicationGetIdleTaskMemory+0x28>)
 800440c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	4a05      	ldr	r2, [pc, #20]	@ (8004428 <vApplicationGetIdleTaskMemory+0x2c>)
 8004412:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2280      	movs	r2, #128	@ 0x80
 8004418:	601a      	str	r2, [r3, #0]
}
 800441a:	bf00      	nop
 800441c:	3714      	adds	r7, #20
 800441e:	46bd      	mov	sp, r7
 8004420:	bc80      	pop	{r7}
 8004422:	4770      	bx	lr
 8004424:	200001f8 	.word	0x200001f8
 8004428:	200002a0 	.word	0x200002a0

0800442c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800442c:	b480      	push	{r7}
 800442e:	b085      	sub	sp, #20
 8004430:	af00      	add	r7, sp, #0
 8004432:	60f8      	str	r0, [r7, #12]
 8004434:	60b9      	str	r1, [r7, #8]
 8004436:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	4a07      	ldr	r2, [pc, #28]	@ (8004458 <vApplicationGetTimerTaskMemory+0x2c>)
 800443c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	4a06      	ldr	r2, [pc, #24]	@ (800445c <vApplicationGetTimerTaskMemory+0x30>)
 8004442:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800444a:	601a      	str	r2, [r3, #0]
}
 800444c:	bf00      	nop
 800444e:	3714      	adds	r7, #20
 8004450:	46bd      	mov	sp, r7
 8004452:	bc80      	pop	{r7}
 8004454:	4770      	bx	lr
 8004456:	bf00      	nop
 8004458:	200004a0 	.word	0x200004a0
 800445c:	20000548 	.word	0x20000548

08004460 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004460:	b480      	push	{r7}
 8004462:	b083      	sub	sp, #12
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f103 0208 	add.w	r2, r3, #8
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004478:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	f103 0208 	add.w	r2, r3, #8
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	f103 0208 	add.w	r2, r3, #8
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2200      	movs	r2, #0
 8004492:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004494:	bf00      	nop
 8004496:	370c      	adds	r7, #12
 8004498:	46bd      	mov	sp, r7
 800449a:	bc80      	pop	{r7}
 800449c:	4770      	bx	lr

0800449e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800449e:	b480      	push	{r7}
 80044a0:	b083      	sub	sp, #12
 80044a2:	af00      	add	r7, sp, #0
 80044a4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2200      	movs	r2, #0
 80044aa:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80044ac:	bf00      	nop
 80044ae:	370c      	adds	r7, #12
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bc80      	pop	{r7}
 80044b4:	4770      	bx	lr

080044b6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80044b6:	b480      	push	{r7}
 80044b8:	b085      	sub	sp, #20
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	6078      	str	r0, [r7, #4]
 80044be:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	68fa      	ldr	r2, [r7, #12]
 80044ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	689a      	ldr	r2, [r3, #8]
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	683a      	ldr	r2, [r7, #0]
 80044da:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	683a      	ldr	r2, [r7, #0]
 80044e0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	1c5a      	adds	r2, r3, #1
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	601a      	str	r2, [r3, #0]
}
 80044f2:	bf00      	nop
 80044f4:	3714      	adds	r7, #20
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bc80      	pop	{r7}
 80044fa:	4770      	bx	lr

080044fc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80044fc:	b480      	push	{r7}
 80044fe:	b085      	sub	sp, #20
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
 8004504:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004512:	d103      	bne.n	800451c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	691b      	ldr	r3, [r3, #16]
 8004518:	60fb      	str	r3, [r7, #12]
 800451a:	e00c      	b.n	8004536 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	3308      	adds	r3, #8
 8004520:	60fb      	str	r3, [r7, #12]
 8004522:	e002      	b.n	800452a <vListInsert+0x2e>
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	60fb      	str	r3, [r7, #12]
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	68ba      	ldr	r2, [r7, #8]
 8004532:	429a      	cmp	r2, r3
 8004534:	d2f6      	bcs.n	8004524 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	685a      	ldr	r2, [r3, #4]
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	683a      	ldr	r2, [r7, #0]
 8004544:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	68fa      	ldr	r2, [r7, #12]
 800454a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	683a      	ldr	r2, [r7, #0]
 8004550:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	687a      	ldr	r2, [r7, #4]
 8004556:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	1c5a      	adds	r2, r3, #1
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	601a      	str	r2, [r3, #0]
}
 8004562:	bf00      	nop
 8004564:	3714      	adds	r7, #20
 8004566:	46bd      	mov	sp, r7
 8004568:	bc80      	pop	{r7}
 800456a:	4770      	bx	lr

0800456c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800456c:	b480      	push	{r7}
 800456e:	b085      	sub	sp, #20
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	691b      	ldr	r3, [r3, #16]
 8004578:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	687a      	ldr	r2, [r7, #4]
 8004580:	6892      	ldr	r2, [r2, #8]
 8004582:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	687a      	ldr	r2, [r7, #4]
 800458a:	6852      	ldr	r2, [r2, #4]
 800458c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	429a      	cmp	r2, r3
 8004596:	d103      	bne.n	80045a0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	689a      	ldr	r2, [r3, #8]
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2200      	movs	r2, #0
 80045a4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	1e5a      	subs	r2, r3, #1
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3714      	adds	r7, #20
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bc80      	pop	{r7}
 80045bc:	4770      	bx	lr
	...

080045c0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b084      	sub	sp, #16
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
 80045c8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d10b      	bne.n	80045ec <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80045d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045d8:	f383 8811 	msr	BASEPRI, r3
 80045dc:	f3bf 8f6f 	isb	sy
 80045e0:	f3bf 8f4f 	dsb	sy
 80045e4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80045e6:	bf00      	nop
 80045e8:	bf00      	nop
 80045ea:	e7fd      	b.n	80045e8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80045ec:	f002 fc4e 	bl	8006e8c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045f8:	68f9      	ldr	r1, [r7, #12]
 80045fa:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80045fc:	fb01 f303 	mul.w	r3, r1, r3
 8004600:	441a      	add	r2, r3
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2200      	movs	r2, #0
 800460a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681a      	ldr	r2, [r3, #0]
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681a      	ldr	r2, [r3, #0]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800461c:	3b01      	subs	r3, #1
 800461e:	68f9      	ldr	r1, [r7, #12]
 8004620:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004622:	fb01 f303 	mul.w	r3, r1, r3
 8004626:	441a      	add	r2, r3
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	22ff      	movs	r2, #255	@ 0xff
 8004630:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	22ff      	movs	r2, #255	@ 0xff
 8004638:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d114      	bne.n	800466c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	691b      	ldr	r3, [r3, #16]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d01a      	beq.n	8004680 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	3310      	adds	r3, #16
 800464e:	4618      	mov	r0, r3
 8004650:	f001 fb46 	bl	8005ce0 <xTaskRemoveFromEventList>
 8004654:	4603      	mov	r3, r0
 8004656:	2b00      	cmp	r3, #0
 8004658:	d012      	beq.n	8004680 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800465a:	4b0d      	ldr	r3, [pc, #52]	@ (8004690 <xQueueGenericReset+0xd0>)
 800465c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004660:	601a      	str	r2, [r3, #0]
 8004662:	f3bf 8f4f 	dsb	sy
 8004666:	f3bf 8f6f 	isb	sy
 800466a:	e009      	b.n	8004680 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	3310      	adds	r3, #16
 8004670:	4618      	mov	r0, r3
 8004672:	f7ff fef5 	bl	8004460 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	3324      	adds	r3, #36	@ 0x24
 800467a:	4618      	mov	r0, r3
 800467c:	f7ff fef0 	bl	8004460 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004680:	f002 fc34 	bl	8006eec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004684:	2301      	movs	r3, #1
}
 8004686:	4618      	mov	r0, r3
 8004688:	3710      	adds	r7, #16
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
 800468e:	bf00      	nop
 8004690:	e000ed04 	.word	0xe000ed04

08004694 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004694:	b580      	push	{r7, lr}
 8004696:	b08e      	sub	sp, #56	@ 0x38
 8004698:	af02      	add	r7, sp, #8
 800469a:	60f8      	str	r0, [r7, #12]
 800469c:	60b9      	str	r1, [r7, #8]
 800469e:	607a      	str	r2, [r7, #4]
 80046a0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d10b      	bne.n	80046c0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80046a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046ac:	f383 8811 	msr	BASEPRI, r3
 80046b0:	f3bf 8f6f 	isb	sy
 80046b4:	f3bf 8f4f 	dsb	sy
 80046b8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80046ba:	bf00      	nop
 80046bc:	bf00      	nop
 80046be:	e7fd      	b.n	80046bc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d10b      	bne.n	80046de <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80046c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046ca:	f383 8811 	msr	BASEPRI, r3
 80046ce:	f3bf 8f6f 	isb	sy
 80046d2:	f3bf 8f4f 	dsb	sy
 80046d6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80046d8:	bf00      	nop
 80046da:	bf00      	nop
 80046dc:	e7fd      	b.n	80046da <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d002      	beq.n	80046ea <xQueueGenericCreateStatic+0x56>
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d001      	beq.n	80046ee <xQueueGenericCreateStatic+0x5a>
 80046ea:	2301      	movs	r3, #1
 80046ec:	e000      	b.n	80046f0 <xQueueGenericCreateStatic+0x5c>
 80046ee:	2300      	movs	r3, #0
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d10b      	bne.n	800470c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80046f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046f8:	f383 8811 	msr	BASEPRI, r3
 80046fc:	f3bf 8f6f 	isb	sy
 8004700:	f3bf 8f4f 	dsb	sy
 8004704:	623b      	str	r3, [r7, #32]
}
 8004706:	bf00      	nop
 8004708:	bf00      	nop
 800470a:	e7fd      	b.n	8004708 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d102      	bne.n	8004718 <xQueueGenericCreateStatic+0x84>
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d101      	bne.n	800471c <xQueueGenericCreateStatic+0x88>
 8004718:	2301      	movs	r3, #1
 800471a:	e000      	b.n	800471e <xQueueGenericCreateStatic+0x8a>
 800471c:	2300      	movs	r3, #0
 800471e:	2b00      	cmp	r3, #0
 8004720:	d10b      	bne.n	800473a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004722:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004726:	f383 8811 	msr	BASEPRI, r3
 800472a:	f3bf 8f6f 	isb	sy
 800472e:	f3bf 8f4f 	dsb	sy
 8004732:	61fb      	str	r3, [r7, #28]
}
 8004734:	bf00      	nop
 8004736:	bf00      	nop
 8004738:	e7fd      	b.n	8004736 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800473a:	2350      	movs	r3, #80	@ 0x50
 800473c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	2b50      	cmp	r3, #80	@ 0x50
 8004742:	d00b      	beq.n	800475c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004748:	f383 8811 	msr	BASEPRI, r3
 800474c:	f3bf 8f6f 	isb	sy
 8004750:	f3bf 8f4f 	dsb	sy
 8004754:	61bb      	str	r3, [r7, #24]
}
 8004756:	bf00      	nop
 8004758:	bf00      	nop
 800475a:	e7fd      	b.n	8004758 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800475c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004762:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004764:	2b00      	cmp	r3, #0
 8004766:	d00d      	beq.n	8004784 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004768:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800476a:	2201      	movs	r2, #1
 800476c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004770:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004774:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004776:	9300      	str	r3, [sp, #0]
 8004778:	4613      	mov	r3, r2
 800477a:	687a      	ldr	r2, [r7, #4]
 800477c:	68b9      	ldr	r1, [r7, #8]
 800477e:	68f8      	ldr	r0, [r7, #12]
 8004780:	f000 f840 	bl	8004804 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004786:	4618      	mov	r0, r3
 8004788:	3730      	adds	r7, #48	@ 0x30
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}

0800478e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800478e:	b580      	push	{r7, lr}
 8004790:	b08a      	sub	sp, #40	@ 0x28
 8004792:	af02      	add	r7, sp, #8
 8004794:	60f8      	str	r0, [r7, #12]
 8004796:	60b9      	str	r1, [r7, #8]
 8004798:	4613      	mov	r3, r2
 800479a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d10b      	bne.n	80047ba <xQueueGenericCreate+0x2c>
	__asm volatile
 80047a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047a6:	f383 8811 	msr	BASEPRI, r3
 80047aa:	f3bf 8f6f 	isb	sy
 80047ae:	f3bf 8f4f 	dsb	sy
 80047b2:	613b      	str	r3, [r7, #16]
}
 80047b4:	bf00      	nop
 80047b6:	bf00      	nop
 80047b8:	e7fd      	b.n	80047b6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	68ba      	ldr	r2, [r7, #8]
 80047be:	fb02 f303 	mul.w	r3, r2, r3
 80047c2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80047c4:	69fb      	ldr	r3, [r7, #28]
 80047c6:	3350      	adds	r3, #80	@ 0x50
 80047c8:	4618      	mov	r0, r3
 80047ca:	f002 fc61 	bl	8007090 <pvPortMalloc>
 80047ce:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80047d0:	69bb      	ldr	r3, [r7, #24]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d011      	beq.n	80047fa <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80047d6:	69bb      	ldr	r3, [r7, #24]
 80047d8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	3350      	adds	r3, #80	@ 0x50
 80047de:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80047e0:	69bb      	ldr	r3, [r7, #24]
 80047e2:	2200      	movs	r2, #0
 80047e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80047e8:	79fa      	ldrb	r2, [r7, #7]
 80047ea:	69bb      	ldr	r3, [r7, #24]
 80047ec:	9300      	str	r3, [sp, #0]
 80047ee:	4613      	mov	r3, r2
 80047f0:	697a      	ldr	r2, [r7, #20]
 80047f2:	68b9      	ldr	r1, [r7, #8]
 80047f4:	68f8      	ldr	r0, [r7, #12]
 80047f6:	f000 f805 	bl	8004804 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80047fa:	69bb      	ldr	r3, [r7, #24]
	}
 80047fc:	4618      	mov	r0, r3
 80047fe:	3720      	adds	r7, #32
 8004800:	46bd      	mov	sp, r7
 8004802:	bd80      	pop	{r7, pc}

08004804 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b084      	sub	sp, #16
 8004808:	af00      	add	r7, sp, #0
 800480a:	60f8      	str	r0, [r7, #12]
 800480c:	60b9      	str	r1, [r7, #8]
 800480e:	607a      	str	r2, [r7, #4]
 8004810:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d103      	bne.n	8004820 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004818:	69bb      	ldr	r3, [r7, #24]
 800481a:	69ba      	ldr	r2, [r7, #24]
 800481c:	601a      	str	r2, [r3, #0]
 800481e:	e002      	b.n	8004826 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004820:	69bb      	ldr	r3, [r7, #24]
 8004822:	687a      	ldr	r2, [r7, #4]
 8004824:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004826:	69bb      	ldr	r3, [r7, #24]
 8004828:	68fa      	ldr	r2, [r7, #12]
 800482a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800482c:	69bb      	ldr	r3, [r7, #24]
 800482e:	68ba      	ldr	r2, [r7, #8]
 8004830:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004832:	2101      	movs	r1, #1
 8004834:	69b8      	ldr	r0, [r7, #24]
 8004836:	f7ff fec3 	bl	80045c0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800483a:	69bb      	ldr	r3, [r7, #24]
 800483c:	78fa      	ldrb	r2, [r7, #3]
 800483e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004842:	bf00      	nop
 8004844:	3710      	adds	r7, #16
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}

0800484a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800484a:	b580      	push	{r7, lr}
 800484c:	b082      	sub	sp, #8
 800484e:	af00      	add	r7, sp, #0
 8004850:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d00e      	beq.n	8004876 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2200      	movs	r2, #0
 800485c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2200      	movs	r2, #0
 8004862:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2200      	movs	r2, #0
 8004868:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800486a:	2300      	movs	r3, #0
 800486c:	2200      	movs	r2, #0
 800486e:	2100      	movs	r1, #0
 8004870:	6878      	ldr	r0, [r7, #4]
 8004872:	f000 f81d 	bl	80048b0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004876:	bf00      	nop
 8004878:	3708      	adds	r7, #8
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}

0800487e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800487e:	b580      	push	{r7, lr}
 8004880:	b086      	sub	sp, #24
 8004882:	af00      	add	r7, sp, #0
 8004884:	4603      	mov	r3, r0
 8004886:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004888:	2301      	movs	r3, #1
 800488a:	617b      	str	r3, [r7, #20]
 800488c:	2300      	movs	r3, #0
 800488e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004890:	79fb      	ldrb	r3, [r7, #7]
 8004892:	461a      	mov	r2, r3
 8004894:	6939      	ldr	r1, [r7, #16]
 8004896:	6978      	ldr	r0, [r7, #20]
 8004898:	f7ff ff79 	bl	800478e <xQueueGenericCreate>
 800489c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800489e:	68f8      	ldr	r0, [r7, #12]
 80048a0:	f7ff ffd3 	bl	800484a <prvInitialiseMutex>

		return xNewQueue;
 80048a4:	68fb      	ldr	r3, [r7, #12]
	}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3718      	adds	r7, #24
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}
	...

080048b0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b08e      	sub	sp, #56	@ 0x38
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	60f8      	str	r0, [r7, #12]
 80048b8:	60b9      	str	r1, [r7, #8]
 80048ba:	607a      	str	r2, [r7, #4]
 80048bc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80048be:	2300      	movs	r3, #0
 80048c0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80048c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d10b      	bne.n	80048e4 <xQueueGenericSend+0x34>
	__asm volatile
 80048cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048d0:	f383 8811 	msr	BASEPRI, r3
 80048d4:	f3bf 8f6f 	isb	sy
 80048d8:	f3bf 8f4f 	dsb	sy
 80048dc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80048de:	bf00      	nop
 80048e0:	bf00      	nop
 80048e2:	e7fd      	b.n	80048e0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d103      	bne.n	80048f2 <xQueueGenericSend+0x42>
 80048ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d101      	bne.n	80048f6 <xQueueGenericSend+0x46>
 80048f2:	2301      	movs	r3, #1
 80048f4:	e000      	b.n	80048f8 <xQueueGenericSend+0x48>
 80048f6:	2300      	movs	r3, #0
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d10b      	bne.n	8004914 <xQueueGenericSend+0x64>
	__asm volatile
 80048fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004900:	f383 8811 	msr	BASEPRI, r3
 8004904:	f3bf 8f6f 	isb	sy
 8004908:	f3bf 8f4f 	dsb	sy
 800490c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800490e:	bf00      	nop
 8004910:	bf00      	nop
 8004912:	e7fd      	b.n	8004910 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	2b02      	cmp	r3, #2
 8004918:	d103      	bne.n	8004922 <xQueueGenericSend+0x72>
 800491a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800491c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800491e:	2b01      	cmp	r3, #1
 8004920:	d101      	bne.n	8004926 <xQueueGenericSend+0x76>
 8004922:	2301      	movs	r3, #1
 8004924:	e000      	b.n	8004928 <xQueueGenericSend+0x78>
 8004926:	2300      	movs	r3, #0
 8004928:	2b00      	cmp	r3, #0
 800492a:	d10b      	bne.n	8004944 <xQueueGenericSend+0x94>
	__asm volatile
 800492c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004930:	f383 8811 	msr	BASEPRI, r3
 8004934:	f3bf 8f6f 	isb	sy
 8004938:	f3bf 8f4f 	dsb	sy
 800493c:	623b      	str	r3, [r7, #32]
}
 800493e:	bf00      	nop
 8004940:	bf00      	nop
 8004942:	e7fd      	b.n	8004940 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004944:	f001 fb92 	bl	800606c <xTaskGetSchedulerState>
 8004948:	4603      	mov	r3, r0
 800494a:	2b00      	cmp	r3, #0
 800494c:	d102      	bne.n	8004954 <xQueueGenericSend+0xa4>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d101      	bne.n	8004958 <xQueueGenericSend+0xa8>
 8004954:	2301      	movs	r3, #1
 8004956:	e000      	b.n	800495a <xQueueGenericSend+0xaa>
 8004958:	2300      	movs	r3, #0
 800495a:	2b00      	cmp	r3, #0
 800495c:	d10b      	bne.n	8004976 <xQueueGenericSend+0xc6>
	__asm volatile
 800495e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004962:	f383 8811 	msr	BASEPRI, r3
 8004966:	f3bf 8f6f 	isb	sy
 800496a:	f3bf 8f4f 	dsb	sy
 800496e:	61fb      	str	r3, [r7, #28]
}
 8004970:	bf00      	nop
 8004972:	bf00      	nop
 8004974:	e7fd      	b.n	8004972 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004976:	f002 fa89 	bl	8006e8c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800497a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800497c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800497e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004980:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004982:	429a      	cmp	r2, r3
 8004984:	d302      	bcc.n	800498c <xQueueGenericSend+0xdc>
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	2b02      	cmp	r3, #2
 800498a:	d129      	bne.n	80049e0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800498c:	683a      	ldr	r2, [r7, #0]
 800498e:	68b9      	ldr	r1, [r7, #8]
 8004990:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004992:	f000 fb36 	bl	8005002 <prvCopyDataToQueue>
 8004996:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800499a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800499c:	2b00      	cmp	r3, #0
 800499e:	d010      	beq.n	80049c2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80049a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049a2:	3324      	adds	r3, #36	@ 0x24
 80049a4:	4618      	mov	r0, r3
 80049a6:	f001 f99b 	bl	8005ce0 <xTaskRemoveFromEventList>
 80049aa:	4603      	mov	r3, r0
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d013      	beq.n	80049d8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80049b0:	4b3f      	ldr	r3, [pc, #252]	@ (8004ab0 <xQueueGenericSend+0x200>)
 80049b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049b6:	601a      	str	r2, [r3, #0]
 80049b8:	f3bf 8f4f 	dsb	sy
 80049bc:	f3bf 8f6f 	isb	sy
 80049c0:	e00a      	b.n	80049d8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80049c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d007      	beq.n	80049d8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80049c8:	4b39      	ldr	r3, [pc, #228]	@ (8004ab0 <xQueueGenericSend+0x200>)
 80049ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049ce:	601a      	str	r2, [r3, #0]
 80049d0:	f3bf 8f4f 	dsb	sy
 80049d4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80049d8:	f002 fa88 	bl	8006eec <vPortExitCritical>
				return pdPASS;
 80049dc:	2301      	movs	r3, #1
 80049de:	e063      	b.n	8004aa8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d103      	bne.n	80049ee <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80049e6:	f002 fa81 	bl	8006eec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80049ea:	2300      	movs	r3, #0
 80049ec:	e05c      	b.n	8004aa8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80049ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d106      	bne.n	8004a02 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80049f4:	f107 0314 	add.w	r3, r7, #20
 80049f8:	4618      	mov	r0, r3
 80049fa:	f001 f9d5 	bl	8005da8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80049fe:	2301      	movs	r3, #1
 8004a00:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004a02:	f002 fa73 	bl	8006eec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004a06:	f000 ff41 	bl	800588c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004a0a:	f002 fa3f 	bl	8006e8c <vPortEnterCritical>
 8004a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a10:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004a14:	b25b      	sxtb	r3, r3
 8004a16:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a1a:	d103      	bne.n	8004a24 <xQueueGenericSend+0x174>
 8004a1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a1e:	2200      	movs	r2, #0
 8004a20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a26:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004a2a:	b25b      	sxtb	r3, r3
 8004a2c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a30:	d103      	bne.n	8004a3a <xQueueGenericSend+0x18a>
 8004a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a34:	2200      	movs	r2, #0
 8004a36:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a3a:	f002 fa57 	bl	8006eec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004a3e:	1d3a      	adds	r2, r7, #4
 8004a40:	f107 0314 	add.w	r3, r7, #20
 8004a44:	4611      	mov	r1, r2
 8004a46:	4618      	mov	r0, r3
 8004a48:	f001 f9c4 	bl	8005dd4 <xTaskCheckForTimeOut>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d124      	bne.n	8004a9c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004a52:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a54:	f000 fbcd 	bl	80051f2 <prvIsQueueFull>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d018      	beq.n	8004a90 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a60:	3310      	adds	r3, #16
 8004a62:	687a      	ldr	r2, [r7, #4]
 8004a64:	4611      	mov	r1, r2
 8004a66:	4618      	mov	r0, r3
 8004a68:	f001 f8e8 	bl	8005c3c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004a6c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a6e:	f000 fb58 	bl	8005122 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004a72:	f000 ff19 	bl	80058a8 <xTaskResumeAll>
 8004a76:	4603      	mov	r3, r0
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	f47f af7c 	bne.w	8004976 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004a7e:	4b0c      	ldr	r3, [pc, #48]	@ (8004ab0 <xQueueGenericSend+0x200>)
 8004a80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a84:	601a      	str	r2, [r3, #0]
 8004a86:	f3bf 8f4f 	dsb	sy
 8004a8a:	f3bf 8f6f 	isb	sy
 8004a8e:	e772      	b.n	8004976 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004a90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a92:	f000 fb46 	bl	8005122 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004a96:	f000 ff07 	bl	80058a8 <xTaskResumeAll>
 8004a9a:	e76c      	b.n	8004976 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004a9c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a9e:	f000 fb40 	bl	8005122 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004aa2:	f000 ff01 	bl	80058a8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004aa6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	3738      	adds	r7, #56	@ 0x38
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}
 8004ab0:	e000ed04 	.word	0xe000ed04

08004ab4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b090      	sub	sp, #64	@ 0x40
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	60f8      	str	r0, [r7, #12]
 8004abc:	60b9      	str	r1, [r7, #8]
 8004abe:	607a      	str	r2, [r7, #4]
 8004ac0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004ac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d10b      	bne.n	8004ae4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004acc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ad0:	f383 8811 	msr	BASEPRI, r3
 8004ad4:	f3bf 8f6f 	isb	sy
 8004ad8:	f3bf 8f4f 	dsb	sy
 8004adc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004ade:	bf00      	nop
 8004ae0:	bf00      	nop
 8004ae2:	e7fd      	b.n	8004ae0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d103      	bne.n	8004af2 <xQueueGenericSendFromISR+0x3e>
 8004aea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d101      	bne.n	8004af6 <xQueueGenericSendFromISR+0x42>
 8004af2:	2301      	movs	r3, #1
 8004af4:	e000      	b.n	8004af8 <xQueueGenericSendFromISR+0x44>
 8004af6:	2300      	movs	r3, #0
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d10b      	bne.n	8004b14 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004afc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b00:	f383 8811 	msr	BASEPRI, r3
 8004b04:	f3bf 8f6f 	isb	sy
 8004b08:	f3bf 8f4f 	dsb	sy
 8004b0c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004b0e:	bf00      	nop
 8004b10:	bf00      	nop
 8004b12:	e7fd      	b.n	8004b10 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	2b02      	cmp	r3, #2
 8004b18:	d103      	bne.n	8004b22 <xQueueGenericSendFromISR+0x6e>
 8004b1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b1e:	2b01      	cmp	r3, #1
 8004b20:	d101      	bne.n	8004b26 <xQueueGenericSendFromISR+0x72>
 8004b22:	2301      	movs	r3, #1
 8004b24:	e000      	b.n	8004b28 <xQueueGenericSendFromISR+0x74>
 8004b26:	2300      	movs	r3, #0
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d10b      	bne.n	8004b44 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004b2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b30:	f383 8811 	msr	BASEPRI, r3
 8004b34:	f3bf 8f6f 	isb	sy
 8004b38:	f3bf 8f4f 	dsb	sy
 8004b3c:	623b      	str	r3, [r7, #32]
}
 8004b3e:	bf00      	nop
 8004b40:	bf00      	nop
 8004b42:	e7fd      	b.n	8004b40 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004b44:	f002 fa64 	bl	8007010 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004b48:	f3ef 8211 	mrs	r2, BASEPRI
 8004b4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b50:	f383 8811 	msr	BASEPRI, r3
 8004b54:	f3bf 8f6f 	isb	sy
 8004b58:	f3bf 8f4f 	dsb	sy
 8004b5c:	61fa      	str	r2, [r7, #28]
 8004b5e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004b60:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004b62:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004b64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b66:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b6c:	429a      	cmp	r2, r3
 8004b6e:	d302      	bcc.n	8004b76 <xQueueGenericSendFromISR+0xc2>
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	2b02      	cmp	r3, #2
 8004b74:	d12f      	bne.n	8004bd6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004b76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b78:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004b7c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004b80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b84:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004b86:	683a      	ldr	r2, [r7, #0]
 8004b88:	68b9      	ldr	r1, [r7, #8]
 8004b8a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004b8c:	f000 fa39 	bl	8005002 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004b90:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004b94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b98:	d112      	bne.n	8004bc0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d016      	beq.n	8004bd0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ba4:	3324      	adds	r3, #36	@ 0x24
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	f001 f89a 	bl	8005ce0 <xTaskRemoveFromEventList>
 8004bac:	4603      	mov	r3, r0
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d00e      	beq.n	8004bd0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d00b      	beq.n	8004bd0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	601a      	str	r2, [r3, #0]
 8004bbe:	e007      	b.n	8004bd0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004bc0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004bc4:	3301      	adds	r3, #1
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	b25a      	sxtb	r2, r3
 8004bca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bcc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004bd4:	e001      	b.n	8004bda <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004bda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bdc:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004be4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004be6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3740      	adds	r7, #64	@ 0x40
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}

08004bf0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b08c      	sub	sp, #48	@ 0x30
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	60f8      	str	r0, [r7, #12]
 8004bf8:	60b9      	str	r1, [r7, #8]
 8004bfa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004c04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d10b      	bne.n	8004c22 <xQueueReceive+0x32>
	__asm volatile
 8004c0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c0e:	f383 8811 	msr	BASEPRI, r3
 8004c12:	f3bf 8f6f 	isb	sy
 8004c16:	f3bf 8f4f 	dsb	sy
 8004c1a:	623b      	str	r3, [r7, #32]
}
 8004c1c:	bf00      	nop
 8004c1e:	bf00      	nop
 8004c20:	e7fd      	b.n	8004c1e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d103      	bne.n	8004c30 <xQueueReceive+0x40>
 8004c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d101      	bne.n	8004c34 <xQueueReceive+0x44>
 8004c30:	2301      	movs	r3, #1
 8004c32:	e000      	b.n	8004c36 <xQueueReceive+0x46>
 8004c34:	2300      	movs	r3, #0
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d10b      	bne.n	8004c52 <xQueueReceive+0x62>
	__asm volatile
 8004c3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c3e:	f383 8811 	msr	BASEPRI, r3
 8004c42:	f3bf 8f6f 	isb	sy
 8004c46:	f3bf 8f4f 	dsb	sy
 8004c4a:	61fb      	str	r3, [r7, #28]
}
 8004c4c:	bf00      	nop
 8004c4e:	bf00      	nop
 8004c50:	e7fd      	b.n	8004c4e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004c52:	f001 fa0b 	bl	800606c <xTaskGetSchedulerState>
 8004c56:	4603      	mov	r3, r0
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d102      	bne.n	8004c62 <xQueueReceive+0x72>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d101      	bne.n	8004c66 <xQueueReceive+0x76>
 8004c62:	2301      	movs	r3, #1
 8004c64:	e000      	b.n	8004c68 <xQueueReceive+0x78>
 8004c66:	2300      	movs	r3, #0
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d10b      	bne.n	8004c84 <xQueueReceive+0x94>
	__asm volatile
 8004c6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c70:	f383 8811 	msr	BASEPRI, r3
 8004c74:	f3bf 8f6f 	isb	sy
 8004c78:	f3bf 8f4f 	dsb	sy
 8004c7c:	61bb      	str	r3, [r7, #24]
}
 8004c7e:	bf00      	nop
 8004c80:	bf00      	nop
 8004c82:	e7fd      	b.n	8004c80 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004c84:	f002 f902 	bl	8006e8c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c8c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d01f      	beq.n	8004cd4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004c94:	68b9      	ldr	r1, [r7, #8]
 8004c96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c98:	f000 fa1d 	bl	80050d6 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c9e:	1e5a      	subs	r2, r3, #1
 8004ca0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ca2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ca6:	691b      	ldr	r3, [r3, #16]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d00f      	beq.n	8004ccc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004cac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cae:	3310      	adds	r3, #16
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f001 f815 	bl	8005ce0 <xTaskRemoveFromEventList>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d007      	beq.n	8004ccc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004cbc:	4b3c      	ldr	r3, [pc, #240]	@ (8004db0 <xQueueReceive+0x1c0>)
 8004cbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004cc2:	601a      	str	r2, [r3, #0]
 8004cc4:	f3bf 8f4f 	dsb	sy
 8004cc8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004ccc:	f002 f90e 	bl	8006eec <vPortExitCritical>
				return pdPASS;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e069      	b.n	8004da8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d103      	bne.n	8004ce2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004cda:	f002 f907 	bl	8006eec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	e062      	b.n	8004da8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004ce2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d106      	bne.n	8004cf6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004ce8:	f107 0310 	add.w	r3, r7, #16
 8004cec:	4618      	mov	r0, r3
 8004cee:	f001 f85b 	bl	8005da8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004cf6:	f002 f8f9 	bl	8006eec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004cfa:	f000 fdc7 	bl	800588c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004cfe:	f002 f8c5 	bl	8006e8c <vPortEnterCritical>
 8004d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d04:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004d08:	b25b      	sxtb	r3, r3
 8004d0a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d0e:	d103      	bne.n	8004d18 <xQueueReceive+0x128>
 8004d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d12:	2200      	movs	r2, #0
 8004d14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d1a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004d1e:	b25b      	sxtb	r3, r3
 8004d20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d24:	d103      	bne.n	8004d2e <xQueueReceive+0x13e>
 8004d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d28:	2200      	movs	r2, #0
 8004d2a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d2e:	f002 f8dd 	bl	8006eec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004d32:	1d3a      	adds	r2, r7, #4
 8004d34:	f107 0310 	add.w	r3, r7, #16
 8004d38:	4611      	mov	r1, r2
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f001 f84a 	bl	8005dd4 <xTaskCheckForTimeOut>
 8004d40:	4603      	mov	r3, r0
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d123      	bne.n	8004d8e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d46:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d48:	f000 fa3d 	bl	80051c6 <prvIsQueueEmpty>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d017      	beq.n	8004d82 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004d52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d54:	3324      	adds	r3, #36	@ 0x24
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	4611      	mov	r1, r2
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f000 ff6e 	bl	8005c3c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004d60:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d62:	f000 f9de 	bl	8005122 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004d66:	f000 fd9f 	bl	80058a8 <xTaskResumeAll>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d189      	bne.n	8004c84 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004d70:	4b0f      	ldr	r3, [pc, #60]	@ (8004db0 <xQueueReceive+0x1c0>)
 8004d72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d76:	601a      	str	r2, [r3, #0]
 8004d78:	f3bf 8f4f 	dsb	sy
 8004d7c:	f3bf 8f6f 	isb	sy
 8004d80:	e780      	b.n	8004c84 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004d82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d84:	f000 f9cd 	bl	8005122 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004d88:	f000 fd8e 	bl	80058a8 <xTaskResumeAll>
 8004d8c:	e77a      	b.n	8004c84 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004d8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d90:	f000 f9c7 	bl	8005122 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004d94:	f000 fd88 	bl	80058a8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d98:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d9a:	f000 fa14 	bl	80051c6 <prvIsQueueEmpty>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	f43f af6f 	beq.w	8004c84 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004da6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	3730      	adds	r7, #48	@ 0x30
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}
 8004db0:	e000ed04 	.word	0xe000ed04

08004db4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b08e      	sub	sp, #56	@ 0x38
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
 8004dbc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004dca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d10b      	bne.n	8004de8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8004dd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dd4:	f383 8811 	msr	BASEPRI, r3
 8004dd8:	f3bf 8f6f 	isb	sy
 8004ddc:	f3bf 8f4f 	dsb	sy
 8004de0:	623b      	str	r3, [r7, #32]
}
 8004de2:	bf00      	nop
 8004de4:	bf00      	nop
 8004de6:	e7fd      	b.n	8004de4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004de8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d00b      	beq.n	8004e08 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8004df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004df4:	f383 8811 	msr	BASEPRI, r3
 8004df8:	f3bf 8f6f 	isb	sy
 8004dfc:	f3bf 8f4f 	dsb	sy
 8004e00:	61fb      	str	r3, [r7, #28]
}
 8004e02:	bf00      	nop
 8004e04:	bf00      	nop
 8004e06:	e7fd      	b.n	8004e04 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004e08:	f001 f930 	bl	800606c <xTaskGetSchedulerState>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d102      	bne.n	8004e18 <xQueueSemaphoreTake+0x64>
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d101      	bne.n	8004e1c <xQueueSemaphoreTake+0x68>
 8004e18:	2301      	movs	r3, #1
 8004e1a:	e000      	b.n	8004e1e <xQueueSemaphoreTake+0x6a>
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d10b      	bne.n	8004e3a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8004e22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e26:	f383 8811 	msr	BASEPRI, r3
 8004e2a:	f3bf 8f6f 	isb	sy
 8004e2e:	f3bf 8f4f 	dsb	sy
 8004e32:	61bb      	str	r3, [r7, #24]
}
 8004e34:	bf00      	nop
 8004e36:	bf00      	nop
 8004e38:	e7fd      	b.n	8004e36 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004e3a:	f002 f827 	bl	8006e8c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004e3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e42:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d024      	beq.n	8004e94 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e4c:	1e5a      	subs	r2, r3, #1
 8004e4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e50:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004e52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d104      	bne.n	8004e64 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004e5a:	f001 fa81 	bl	8006360 <pvTaskIncrementMutexHeldCount>
 8004e5e:	4602      	mov	r2, r0
 8004e60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e62:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e66:	691b      	ldr	r3, [r3, #16]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d00f      	beq.n	8004e8c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e6e:	3310      	adds	r3, #16
 8004e70:	4618      	mov	r0, r3
 8004e72:	f000 ff35 	bl	8005ce0 <xTaskRemoveFromEventList>
 8004e76:	4603      	mov	r3, r0
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d007      	beq.n	8004e8c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004e7c:	4b54      	ldr	r3, [pc, #336]	@ (8004fd0 <xQueueSemaphoreTake+0x21c>)
 8004e7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e82:	601a      	str	r2, [r3, #0]
 8004e84:	f3bf 8f4f 	dsb	sy
 8004e88:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004e8c:	f002 f82e 	bl	8006eec <vPortExitCritical>
				return pdPASS;
 8004e90:	2301      	movs	r3, #1
 8004e92:	e098      	b.n	8004fc6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d112      	bne.n	8004ec0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d00b      	beq.n	8004eb8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8004ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ea4:	f383 8811 	msr	BASEPRI, r3
 8004ea8:	f3bf 8f6f 	isb	sy
 8004eac:	f3bf 8f4f 	dsb	sy
 8004eb0:	617b      	str	r3, [r7, #20]
}
 8004eb2:	bf00      	nop
 8004eb4:	bf00      	nop
 8004eb6:	e7fd      	b.n	8004eb4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004eb8:	f002 f818 	bl	8006eec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	e082      	b.n	8004fc6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004ec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d106      	bne.n	8004ed4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004ec6:	f107 030c 	add.w	r3, r7, #12
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f000 ff6c 	bl	8005da8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004ed4:	f002 f80a 	bl	8006eec <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004ed8:	f000 fcd8 	bl	800588c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004edc:	f001 ffd6 	bl	8006e8c <vPortEnterCritical>
 8004ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ee2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004ee6:	b25b      	sxtb	r3, r3
 8004ee8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004eec:	d103      	bne.n	8004ef6 <xQueueSemaphoreTake+0x142>
 8004eee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ef8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004efc:	b25b      	sxtb	r3, r3
 8004efe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f02:	d103      	bne.n	8004f0c <xQueueSemaphoreTake+0x158>
 8004f04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f06:	2200      	movs	r2, #0
 8004f08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f0c:	f001 ffee 	bl	8006eec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004f10:	463a      	mov	r2, r7
 8004f12:	f107 030c 	add.w	r3, r7, #12
 8004f16:	4611      	mov	r1, r2
 8004f18:	4618      	mov	r0, r3
 8004f1a:	f000 ff5b 	bl	8005dd4 <xTaskCheckForTimeOut>
 8004f1e:	4603      	mov	r3, r0
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d132      	bne.n	8004f8a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004f24:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004f26:	f000 f94e 	bl	80051c6 <prvIsQueueEmpty>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d026      	beq.n	8004f7e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004f30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d109      	bne.n	8004f4c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8004f38:	f001 ffa8 	bl	8006e8c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004f3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	4618      	mov	r0, r3
 8004f42:	f001 f8b1 	bl	80060a8 <xTaskPriorityInherit>
 8004f46:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8004f48:	f001 ffd0 	bl	8006eec <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004f4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f4e:	3324      	adds	r3, #36	@ 0x24
 8004f50:	683a      	ldr	r2, [r7, #0]
 8004f52:	4611      	mov	r1, r2
 8004f54:	4618      	mov	r0, r3
 8004f56:	f000 fe71 	bl	8005c3c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004f5a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004f5c:	f000 f8e1 	bl	8005122 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004f60:	f000 fca2 	bl	80058a8 <xTaskResumeAll>
 8004f64:	4603      	mov	r3, r0
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	f47f af67 	bne.w	8004e3a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8004f6c:	4b18      	ldr	r3, [pc, #96]	@ (8004fd0 <xQueueSemaphoreTake+0x21c>)
 8004f6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f72:	601a      	str	r2, [r3, #0]
 8004f74:	f3bf 8f4f 	dsb	sy
 8004f78:	f3bf 8f6f 	isb	sy
 8004f7c:	e75d      	b.n	8004e3a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004f7e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004f80:	f000 f8cf 	bl	8005122 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004f84:	f000 fc90 	bl	80058a8 <xTaskResumeAll>
 8004f88:	e757      	b.n	8004e3a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004f8a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004f8c:	f000 f8c9 	bl	8005122 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004f90:	f000 fc8a 	bl	80058a8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004f94:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004f96:	f000 f916 	bl	80051c6 <prvIsQueueEmpty>
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	f43f af4c 	beq.w	8004e3a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d00d      	beq.n	8004fc4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8004fa8:	f001 ff70 	bl	8006e8c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004fac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004fae:	f000 f811 	bl	8004fd4 <prvGetDisinheritPriorityAfterTimeout>
 8004fb2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004fb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f001 f94c 	bl	8006258 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004fc0:	f001 ff94 	bl	8006eec <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004fc4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	3738      	adds	r7, #56	@ 0x38
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}
 8004fce:	bf00      	nop
 8004fd0:	e000ed04 	.word	0xe000ed04

08004fd4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b085      	sub	sp, #20
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d006      	beq.n	8004ff2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8004fee:	60fb      	str	r3, [r7, #12]
 8004ff0:	e001      	b.n	8004ff6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
	}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	3714      	adds	r7, #20
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	bc80      	pop	{r7}
 8005000:	4770      	bx	lr

08005002 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005002:	b580      	push	{r7, lr}
 8005004:	b086      	sub	sp, #24
 8005006:	af00      	add	r7, sp, #0
 8005008:	60f8      	str	r0, [r7, #12]
 800500a:	60b9      	str	r1, [r7, #8]
 800500c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800500e:	2300      	movs	r3, #0
 8005010:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005016:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800501c:	2b00      	cmp	r3, #0
 800501e:	d10d      	bne.n	800503c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d14d      	bne.n	80050c4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	689b      	ldr	r3, [r3, #8]
 800502c:	4618      	mov	r0, r3
 800502e:	f001 f8a3 	bl	8006178 <xTaskPriorityDisinherit>
 8005032:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2200      	movs	r2, #0
 8005038:	609a      	str	r2, [r3, #8]
 800503a:	e043      	b.n	80050c4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d119      	bne.n	8005076 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	6858      	ldr	r0, [r3, #4]
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800504a:	461a      	mov	r2, r3
 800504c:	68b9      	ldr	r1, [r7, #8]
 800504e:	f002 fcee 	bl	8007a2e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	685a      	ldr	r2, [r3, #4]
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800505a:	441a      	add	r2, r3
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	685a      	ldr	r2, [r3, #4]
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	689b      	ldr	r3, [r3, #8]
 8005068:	429a      	cmp	r2, r3
 800506a:	d32b      	bcc.n	80050c4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	605a      	str	r2, [r3, #4]
 8005074:	e026      	b.n	80050c4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	68d8      	ldr	r0, [r3, #12]
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800507e:	461a      	mov	r2, r3
 8005080:	68b9      	ldr	r1, [r7, #8]
 8005082:	f002 fcd4 	bl	8007a2e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	68da      	ldr	r2, [r3, #12]
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800508e:	425b      	negs	r3, r3
 8005090:	441a      	add	r2, r3
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	68da      	ldr	r2, [r3, #12]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	429a      	cmp	r2, r3
 80050a0:	d207      	bcs.n	80050b2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	689a      	ldr	r2, [r3, #8]
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050aa:	425b      	negs	r3, r3
 80050ac:	441a      	add	r2, r3
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2b02      	cmp	r3, #2
 80050b6:	d105      	bne.n	80050c4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d002      	beq.n	80050c4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80050be:	693b      	ldr	r3, [r7, #16]
 80050c0:	3b01      	subs	r3, #1
 80050c2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	1c5a      	adds	r2, r3, #1
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80050cc:	697b      	ldr	r3, [r7, #20]
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	3718      	adds	r7, #24
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}

080050d6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80050d6:	b580      	push	{r7, lr}
 80050d8:	b082      	sub	sp, #8
 80050da:	af00      	add	r7, sp, #0
 80050dc:	6078      	str	r0, [r7, #4]
 80050de:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d018      	beq.n	800511a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	68da      	ldr	r2, [r3, #12]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050f0:	441a      	add	r2, r3
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	68da      	ldr	r2, [r3, #12]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	429a      	cmp	r2, r3
 8005100:	d303      	bcc.n	800510a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	68d9      	ldr	r1, [r3, #12]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005112:	461a      	mov	r2, r3
 8005114:	6838      	ldr	r0, [r7, #0]
 8005116:	f002 fc8a 	bl	8007a2e <memcpy>
	}
}
 800511a:	bf00      	nop
 800511c:	3708      	adds	r7, #8
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}

08005122 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005122:	b580      	push	{r7, lr}
 8005124:	b084      	sub	sp, #16
 8005126:	af00      	add	r7, sp, #0
 8005128:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800512a:	f001 feaf 	bl	8006e8c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005134:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005136:	e011      	b.n	800515c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800513c:	2b00      	cmp	r3, #0
 800513e:	d012      	beq.n	8005166 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	3324      	adds	r3, #36	@ 0x24
 8005144:	4618      	mov	r0, r3
 8005146:	f000 fdcb 	bl	8005ce0 <xTaskRemoveFromEventList>
 800514a:	4603      	mov	r3, r0
 800514c:	2b00      	cmp	r3, #0
 800514e:	d001      	beq.n	8005154 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005150:	f000 fea4 	bl	8005e9c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005154:	7bfb      	ldrb	r3, [r7, #15]
 8005156:	3b01      	subs	r3, #1
 8005158:	b2db      	uxtb	r3, r3
 800515a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800515c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005160:	2b00      	cmp	r3, #0
 8005162:	dce9      	bgt.n	8005138 <prvUnlockQueue+0x16>
 8005164:	e000      	b.n	8005168 <prvUnlockQueue+0x46>
					break;
 8005166:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	22ff      	movs	r2, #255	@ 0xff
 800516c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005170:	f001 febc 	bl	8006eec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005174:	f001 fe8a 	bl	8006e8c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800517e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005180:	e011      	b.n	80051a6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	691b      	ldr	r3, [r3, #16]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d012      	beq.n	80051b0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	3310      	adds	r3, #16
 800518e:	4618      	mov	r0, r3
 8005190:	f000 fda6 	bl	8005ce0 <xTaskRemoveFromEventList>
 8005194:	4603      	mov	r3, r0
 8005196:	2b00      	cmp	r3, #0
 8005198:	d001      	beq.n	800519e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800519a:	f000 fe7f 	bl	8005e9c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800519e:	7bbb      	ldrb	r3, [r7, #14]
 80051a0:	3b01      	subs	r3, #1
 80051a2:	b2db      	uxtb	r3, r3
 80051a4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80051a6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	dce9      	bgt.n	8005182 <prvUnlockQueue+0x60>
 80051ae:	e000      	b.n	80051b2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80051b0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	22ff      	movs	r2, #255	@ 0xff
 80051b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80051ba:	f001 fe97 	bl	8006eec <vPortExitCritical>
}
 80051be:	bf00      	nop
 80051c0:	3710      	adds	r7, #16
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}

080051c6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80051c6:	b580      	push	{r7, lr}
 80051c8:	b084      	sub	sp, #16
 80051ca:	af00      	add	r7, sp, #0
 80051cc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80051ce:	f001 fe5d 	bl	8006e8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d102      	bne.n	80051e0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80051da:	2301      	movs	r3, #1
 80051dc:	60fb      	str	r3, [r7, #12]
 80051de:	e001      	b.n	80051e4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80051e0:	2300      	movs	r3, #0
 80051e2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80051e4:	f001 fe82 	bl	8006eec <vPortExitCritical>

	return xReturn;
 80051e8:	68fb      	ldr	r3, [r7, #12]
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3710      	adds	r7, #16
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}

080051f2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80051f2:	b580      	push	{r7, lr}
 80051f4:	b084      	sub	sp, #16
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80051fa:	f001 fe47 	bl	8006e8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005206:	429a      	cmp	r2, r3
 8005208:	d102      	bne.n	8005210 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800520a:	2301      	movs	r3, #1
 800520c:	60fb      	str	r3, [r7, #12]
 800520e:	e001      	b.n	8005214 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005210:	2300      	movs	r3, #0
 8005212:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005214:	f001 fe6a 	bl	8006eec <vPortExitCritical>

	return xReturn;
 8005218:	68fb      	ldr	r3, [r7, #12]
}
 800521a:	4618      	mov	r0, r3
 800521c:	3710      	adds	r7, #16
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}
	...

08005224 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005224:	b480      	push	{r7}
 8005226:	b085      	sub	sp, #20
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800522e:	2300      	movs	r3, #0
 8005230:	60fb      	str	r3, [r7, #12]
 8005232:	e014      	b.n	800525e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005234:	4a0e      	ldr	r2, [pc, #56]	@ (8005270 <vQueueAddToRegistry+0x4c>)
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d10b      	bne.n	8005258 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005240:	490b      	ldr	r1, [pc, #44]	@ (8005270 <vQueueAddToRegistry+0x4c>)
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	683a      	ldr	r2, [r7, #0]
 8005246:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800524a:	4a09      	ldr	r2, [pc, #36]	@ (8005270 <vQueueAddToRegistry+0x4c>)
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	00db      	lsls	r3, r3, #3
 8005250:	4413      	add	r3, r2
 8005252:	687a      	ldr	r2, [r7, #4]
 8005254:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005256:	e006      	b.n	8005266 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	3301      	adds	r3, #1
 800525c:	60fb      	str	r3, [r7, #12]
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	2b07      	cmp	r3, #7
 8005262:	d9e7      	bls.n	8005234 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005264:	bf00      	nop
 8005266:	bf00      	nop
 8005268:	3714      	adds	r7, #20
 800526a:	46bd      	mov	sp, r7
 800526c:	bc80      	pop	{r7}
 800526e:	4770      	bx	lr
 8005270:	20000948 	.word	0x20000948

08005274 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005274:	b580      	push	{r7, lr}
 8005276:	b086      	sub	sp, #24
 8005278:	af00      	add	r7, sp, #0
 800527a:	60f8      	str	r0, [r7, #12]
 800527c:	60b9      	str	r1, [r7, #8]
 800527e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005284:	f001 fe02 	bl	8006e8c <vPortEnterCritical>
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800528e:	b25b      	sxtb	r3, r3
 8005290:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005294:	d103      	bne.n	800529e <vQueueWaitForMessageRestricted+0x2a>
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	2200      	movs	r2, #0
 800529a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80052a4:	b25b      	sxtb	r3, r3
 80052a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80052aa:	d103      	bne.n	80052b4 <vQueueWaitForMessageRestricted+0x40>
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	2200      	movs	r2, #0
 80052b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80052b4:	f001 fe1a 	bl	8006eec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d106      	bne.n	80052ce <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	3324      	adds	r3, #36	@ 0x24
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	68b9      	ldr	r1, [r7, #8]
 80052c8:	4618      	mov	r0, r3
 80052ca:	f000 fcdd 	bl	8005c88 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80052ce:	6978      	ldr	r0, [r7, #20]
 80052d0:	f7ff ff27 	bl	8005122 <prvUnlockQueue>
	}
 80052d4:	bf00      	nop
 80052d6:	3718      	adds	r7, #24
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}

080052dc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b08e      	sub	sp, #56	@ 0x38
 80052e0:	af04      	add	r7, sp, #16
 80052e2:	60f8      	str	r0, [r7, #12]
 80052e4:	60b9      	str	r1, [r7, #8]
 80052e6:	607a      	str	r2, [r7, #4]
 80052e8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80052ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d10b      	bne.n	8005308 <xTaskCreateStatic+0x2c>
	__asm volatile
 80052f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052f4:	f383 8811 	msr	BASEPRI, r3
 80052f8:	f3bf 8f6f 	isb	sy
 80052fc:	f3bf 8f4f 	dsb	sy
 8005300:	623b      	str	r3, [r7, #32]
}
 8005302:	bf00      	nop
 8005304:	bf00      	nop
 8005306:	e7fd      	b.n	8005304 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800530a:	2b00      	cmp	r3, #0
 800530c:	d10b      	bne.n	8005326 <xTaskCreateStatic+0x4a>
	__asm volatile
 800530e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005312:	f383 8811 	msr	BASEPRI, r3
 8005316:	f3bf 8f6f 	isb	sy
 800531a:	f3bf 8f4f 	dsb	sy
 800531e:	61fb      	str	r3, [r7, #28]
}
 8005320:	bf00      	nop
 8005322:	bf00      	nop
 8005324:	e7fd      	b.n	8005322 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005326:	23a8      	movs	r3, #168	@ 0xa8
 8005328:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	2ba8      	cmp	r3, #168	@ 0xa8
 800532e:	d00b      	beq.n	8005348 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005334:	f383 8811 	msr	BASEPRI, r3
 8005338:	f3bf 8f6f 	isb	sy
 800533c:	f3bf 8f4f 	dsb	sy
 8005340:	61bb      	str	r3, [r7, #24]
}
 8005342:	bf00      	nop
 8005344:	bf00      	nop
 8005346:	e7fd      	b.n	8005344 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005348:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800534a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800534c:	2b00      	cmp	r3, #0
 800534e:	d01e      	beq.n	800538e <xTaskCreateStatic+0xb2>
 8005350:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005352:	2b00      	cmp	r3, #0
 8005354:	d01b      	beq.n	800538e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005358:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800535a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800535c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800535e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005362:	2202      	movs	r2, #2
 8005364:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005368:	2300      	movs	r3, #0
 800536a:	9303      	str	r3, [sp, #12]
 800536c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800536e:	9302      	str	r3, [sp, #8]
 8005370:	f107 0314 	add.w	r3, r7, #20
 8005374:	9301      	str	r3, [sp, #4]
 8005376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005378:	9300      	str	r3, [sp, #0]
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	687a      	ldr	r2, [r7, #4]
 800537e:	68b9      	ldr	r1, [r7, #8]
 8005380:	68f8      	ldr	r0, [r7, #12]
 8005382:	f000 f851 	bl	8005428 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005386:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005388:	f000 f8f6 	bl	8005578 <prvAddNewTaskToReadyList>
 800538c:	e001      	b.n	8005392 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800538e:	2300      	movs	r3, #0
 8005390:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005392:	697b      	ldr	r3, [r7, #20]
	}
 8005394:	4618      	mov	r0, r3
 8005396:	3728      	adds	r7, #40	@ 0x28
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}

0800539c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800539c:	b580      	push	{r7, lr}
 800539e:	b08c      	sub	sp, #48	@ 0x30
 80053a0:	af04      	add	r7, sp, #16
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	60b9      	str	r1, [r7, #8]
 80053a6:	603b      	str	r3, [r7, #0]
 80053a8:	4613      	mov	r3, r2
 80053aa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80053ac:	88fb      	ldrh	r3, [r7, #6]
 80053ae:	009b      	lsls	r3, r3, #2
 80053b0:	4618      	mov	r0, r3
 80053b2:	f001 fe6d 	bl	8007090 <pvPortMalloc>
 80053b6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d00e      	beq.n	80053dc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80053be:	20a8      	movs	r0, #168	@ 0xa8
 80053c0:	f001 fe66 	bl	8007090 <pvPortMalloc>
 80053c4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80053c6:	69fb      	ldr	r3, [r7, #28]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d003      	beq.n	80053d4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80053cc:	69fb      	ldr	r3, [r7, #28]
 80053ce:	697a      	ldr	r2, [r7, #20]
 80053d0:	631a      	str	r2, [r3, #48]	@ 0x30
 80053d2:	e005      	b.n	80053e0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80053d4:	6978      	ldr	r0, [r7, #20]
 80053d6:	f001 ff29 	bl	800722c <vPortFree>
 80053da:	e001      	b.n	80053e0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80053dc:	2300      	movs	r3, #0
 80053de:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80053e0:	69fb      	ldr	r3, [r7, #28]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d017      	beq.n	8005416 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80053e6:	69fb      	ldr	r3, [r7, #28]
 80053e8:	2200      	movs	r2, #0
 80053ea:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80053ee:	88fa      	ldrh	r2, [r7, #6]
 80053f0:	2300      	movs	r3, #0
 80053f2:	9303      	str	r3, [sp, #12]
 80053f4:	69fb      	ldr	r3, [r7, #28]
 80053f6:	9302      	str	r3, [sp, #8]
 80053f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053fa:	9301      	str	r3, [sp, #4]
 80053fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053fe:	9300      	str	r3, [sp, #0]
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	68b9      	ldr	r1, [r7, #8]
 8005404:	68f8      	ldr	r0, [r7, #12]
 8005406:	f000 f80f 	bl	8005428 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800540a:	69f8      	ldr	r0, [r7, #28]
 800540c:	f000 f8b4 	bl	8005578 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005410:	2301      	movs	r3, #1
 8005412:	61bb      	str	r3, [r7, #24]
 8005414:	e002      	b.n	800541c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005416:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800541a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800541c:	69bb      	ldr	r3, [r7, #24]
	}
 800541e:	4618      	mov	r0, r3
 8005420:	3720      	adds	r7, #32
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}
	...

08005428 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b088      	sub	sp, #32
 800542c:	af00      	add	r7, sp, #0
 800542e:	60f8      	str	r0, [r7, #12]
 8005430:	60b9      	str	r1, [r7, #8]
 8005432:	607a      	str	r2, [r7, #4]
 8005434:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005438:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	009b      	lsls	r3, r3, #2
 800543e:	461a      	mov	r2, r3
 8005440:	21a5      	movs	r1, #165	@ 0xa5
 8005442:	f002 fa1b 	bl	800787c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005448:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005450:	3b01      	subs	r3, #1
 8005452:	009b      	lsls	r3, r3, #2
 8005454:	4413      	add	r3, r2
 8005456:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005458:	69bb      	ldr	r3, [r7, #24]
 800545a:	f023 0307 	bic.w	r3, r3, #7
 800545e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005460:	69bb      	ldr	r3, [r7, #24]
 8005462:	f003 0307 	and.w	r3, r3, #7
 8005466:	2b00      	cmp	r3, #0
 8005468:	d00b      	beq.n	8005482 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800546a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800546e:	f383 8811 	msr	BASEPRI, r3
 8005472:	f3bf 8f6f 	isb	sy
 8005476:	f3bf 8f4f 	dsb	sy
 800547a:	617b      	str	r3, [r7, #20]
}
 800547c:	bf00      	nop
 800547e:	bf00      	nop
 8005480:	e7fd      	b.n	800547e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d01f      	beq.n	80054c8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005488:	2300      	movs	r3, #0
 800548a:	61fb      	str	r3, [r7, #28]
 800548c:	e012      	b.n	80054b4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800548e:	68ba      	ldr	r2, [r7, #8]
 8005490:	69fb      	ldr	r3, [r7, #28]
 8005492:	4413      	add	r3, r2
 8005494:	7819      	ldrb	r1, [r3, #0]
 8005496:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005498:	69fb      	ldr	r3, [r7, #28]
 800549a:	4413      	add	r3, r2
 800549c:	3334      	adds	r3, #52	@ 0x34
 800549e:	460a      	mov	r2, r1
 80054a0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80054a2:	68ba      	ldr	r2, [r7, #8]
 80054a4:	69fb      	ldr	r3, [r7, #28]
 80054a6:	4413      	add	r3, r2
 80054a8:	781b      	ldrb	r3, [r3, #0]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d006      	beq.n	80054bc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80054ae:	69fb      	ldr	r3, [r7, #28]
 80054b0:	3301      	adds	r3, #1
 80054b2:	61fb      	str	r3, [r7, #28]
 80054b4:	69fb      	ldr	r3, [r7, #28]
 80054b6:	2b0f      	cmp	r3, #15
 80054b8:	d9e9      	bls.n	800548e <prvInitialiseNewTask+0x66>
 80054ba:	e000      	b.n	80054be <prvInitialiseNewTask+0x96>
			{
				break;
 80054bc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80054be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054c0:	2200      	movs	r2, #0
 80054c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80054c6:	e003      	b.n	80054d0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80054c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ca:	2200      	movs	r2, #0
 80054cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80054d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054d2:	2b37      	cmp	r3, #55	@ 0x37
 80054d4:	d901      	bls.n	80054da <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80054d6:	2337      	movs	r3, #55	@ 0x37
 80054d8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80054da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80054de:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80054e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80054e4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80054e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054e8:	2200      	movs	r2, #0
 80054ea:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80054ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ee:	3304      	adds	r3, #4
 80054f0:	4618      	mov	r0, r3
 80054f2:	f7fe ffd4 	bl	800449e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80054f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054f8:	3318      	adds	r3, #24
 80054fa:	4618      	mov	r0, r3
 80054fc:	f7fe ffcf 	bl	800449e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005502:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005504:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005508:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800550c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800550e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005512:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005514:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005518:	2200      	movs	r2, #0
 800551a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800551e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005520:	2200      	movs	r2, #0
 8005522:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005528:	3354      	adds	r3, #84	@ 0x54
 800552a:	224c      	movs	r2, #76	@ 0x4c
 800552c:	2100      	movs	r1, #0
 800552e:	4618      	mov	r0, r3
 8005530:	f002 f9a4 	bl	800787c <memset>
 8005534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005536:	4a0d      	ldr	r2, [pc, #52]	@ (800556c <prvInitialiseNewTask+0x144>)
 8005538:	659a      	str	r2, [r3, #88]	@ 0x58
 800553a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800553c:	4a0c      	ldr	r2, [pc, #48]	@ (8005570 <prvInitialiseNewTask+0x148>)
 800553e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005542:	4a0c      	ldr	r2, [pc, #48]	@ (8005574 <prvInitialiseNewTask+0x14c>)
 8005544:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005546:	683a      	ldr	r2, [r7, #0]
 8005548:	68f9      	ldr	r1, [r7, #12]
 800554a:	69b8      	ldr	r0, [r7, #24]
 800554c:	f001 fbaa 	bl	8006ca4 <pxPortInitialiseStack>
 8005550:	4602      	mov	r2, r0
 8005552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005554:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005558:	2b00      	cmp	r3, #0
 800555a:	d002      	beq.n	8005562 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800555c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800555e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005560:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005562:	bf00      	nop
 8005564:	3720      	adds	r7, #32
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}
 800556a:	bf00      	nop
 800556c:	200037dc 	.word	0x200037dc
 8005570:	20003844 	.word	0x20003844
 8005574:	200038ac 	.word	0x200038ac

08005578 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b082      	sub	sp, #8
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005580:	f001 fc84 	bl	8006e8c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005584:	4b2d      	ldr	r3, [pc, #180]	@ (800563c <prvAddNewTaskToReadyList+0xc4>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	3301      	adds	r3, #1
 800558a:	4a2c      	ldr	r2, [pc, #176]	@ (800563c <prvAddNewTaskToReadyList+0xc4>)
 800558c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800558e:	4b2c      	ldr	r3, [pc, #176]	@ (8005640 <prvAddNewTaskToReadyList+0xc8>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d109      	bne.n	80055aa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005596:	4a2a      	ldr	r2, [pc, #168]	@ (8005640 <prvAddNewTaskToReadyList+0xc8>)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800559c:	4b27      	ldr	r3, [pc, #156]	@ (800563c <prvAddNewTaskToReadyList+0xc4>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	2b01      	cmp	r3, #1
 80055a2:	d110      	bne.n	80055c6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80055a4:	f000 fc9e 	bl	8005ee4 <prvInitialiseTaskLists>
 80055a8:	e00d      	b.n	80055c6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80055aa:	4b26      	ldr	r3, [pc, #152]	@ (8005644 <prvAddNewTaskToReadyList+0xcc>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d109      	bne.n	80055c6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80055b2:	4b23      	ldr	r3, [pc, #140]	@ (8005640 <prvAddNewTaskToReadyList+0xc8>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055bc:	429a      	cmp	r2, r3
 80055be:	d802      	bhi.n	80055c6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80055c0:	4a1f      	ldr	r2, [pc, #124]	@ (8005640 <prvAddNewTaskToReadyList+0xc8>)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80055c6:	4b20      	ldr	r3, [pc, #128]	@ (8005648 <prvAddNewTaskToReadyList+0xd0>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	3301      	adds	r3, #1
 80055cc:	4a1e      	ldr	r2, [pc, #120]	@ (8005648 <prvAddNewTaskToReadyList+0xd0>)
 80055ce:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80055d0:	4b1d      	ldr	r3, [pc, #116]	@ (8005648 <prvAddNewTaskToReadyList+0xd0>)
 80055d2:	681a      	ldr	r2, [r3, #0]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055dc:	4b1b      	ldr	r3, [pc, #108]	@ (800564c <prvAddNewTaskToReadyList+0xd4>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d903      	bls.n	80055ec <prvAddNewTaskToReadyList+0x74>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055e8:	4a18      	ldr	r2, [pc, #96]	@ (800564c <prvAddNewTaskToReadyList+0xd4>)
 80055ea:	6013      	str	r3, [r2, #0]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055f0:	4613      	mov	r3, r2
 80055f2:	009b      	lsls	r3, r3, #2
 80055f4:	4413      	add	r3, r2
 80055f6:	009b      	lsls	r3, r3, #2
 80055f8:	4a15      	ldr	r2, [pc, #84]	@ (8005650 <prvAddNewTaskToReadyList+0xd8>)
 80055fa:	441a      	add	r2, r3
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	3304      	adds	r3, #4
 8005600:	4619      	mov	r1, r3
 8005602:	4610      	mov	r0, r2
 8005604:	f7fe ff57 	bl	80044b6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005608:	f001 fc70 	bl	8006eec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800560c:	4b0d      	ldr	r3, [pc, #52]	@ (8005644 <prvAddNewTaskToReadyList+0xcc>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d00e      	beq.n	8005632 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005614:	4b0a      	ldr	r3, [pc, #40]	@ (8005640 <prvAddNewTaskToReadyList+0xc8>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800561e:	429a      	cmp	r2, r3
 8005620:	d207      	bcs.n	8005632 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005622:	4b0c      	ldr	r3, [pc, #48]	@ (8005654 <prvAddNewTaskToReadyList+0xdc>)
 8005624:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005628:	601a      	str	r2, [r3, #0]
 800562a:	f3bf 8f4f 	dsb	sy
 800562e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005632:	bf00      	nop
 8005634:	3708      	adds	r7, #8
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}
 800563a:	bf00      	nop
 800563c:	20000e5c 	.word	0x20000e5c
 8005640:	20000988 	.word	0x20000988
 8005644:	20000e68 	.word	0x20000e68
 8005648:	20000e78 	.word	0x20000e78
 800564c:	20000e64 	.word	0x20000e64
 8005650:	2000098c 	.word	0x2000098c
 8005654:	e000ed04 	.word	0xe000ed04

08005658 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8005658:	b580      	push	{r7, lr}
 800565a:	b084      	sub	sp, #16
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8005660:	f001 fc14 	bl	8006e8c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d102      	bne.n	8005670 <vTaskDelete+0x18>
 800566a:	4b2d      	ldr	r3, [pc, #180]	@ (8005720 <vTaskDelete+0xc8>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	e000      	b.n	8005672 <vTaskDelete+0x1a>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	3304      	adds	r3, #4
 8005678:	4618      	mov	r0, r3
 800567a:	f7fe ff77 	bl	800456c <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005682:	2b00      	cmp	r3, #0
 8005684:	d004      	beq.n	8005690 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	3318      	adds	r3, #24
 800568a:	4618      	mov	r0, r3
 800568c:	f7fe ff6e 	bl	800456c <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8005690:	4b24      	ldr	r3, [pc, #144]	@ (8005724 <vTaskDelete+0xcc>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	3301      	adds	r3, #1
 8005696:	4a23      	ldr	r2, [pc, #140]	@ (8005724 <vTaskDelete+0xcc>)
 8005698:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800569a:	4b21      	ldr	r3, [pc, #132]	@ (8005720 <vTaskDelete+0xc8>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	68fa      	ldr	r2, [r7, #12]
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d10b      	bne.n	80056bc <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	3304      	adds	r3, #4
 80056a8:	4619      	mov	r1, r3
 80056aa:	481f      	ldr	r0, [pc, #124]	@ (8005728 <vTaskDelete+0xd0>)
 80056ac:	f7fe ff03 	bl	80044b6 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80056b0:	4b1e      	ldr	r3, [pc, #120]	@ (800572c <vTaskDelete+0xd4>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	3301      	adds	r3, #1
 80056b6:	4a1d      	ldr	r2, [pc, #116]	@ (800572c <vTaskDelete+0xd4>)
 80056b8:	6013      	str	r3, [r2, #0]
 80056ba:	e009      	b.n	80056d0 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80056bc:	4b1c      	ldr	r3, [pc, #112]	@ (8005730 <vTaskDelete+0xd8>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	3b01      	subs	r3, #1
 80056c2:	4a1b      	ldr	r2, [pc, #108]	@ (8005730 <vTaskDelete+0xd8>)
 80056c4:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80056c6:	68f8      	ldr	r0, [r7, #12]
 80056c8:	f000 fc7a 	bl	8005fc0 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80056cc:	f000 fcae 	bl	800602c <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80056d0:	f001 fc0c 	bl	8006eec <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80056d4:	4b17      	ldr	r3, [pc, #92]	@ (8005734 <vTaskDelete+0xdc>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d01c      	beq.n	8005716 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 80056dc:	4b10      	ldr	r3, [pc, #64]	@ (8005720 <vTaskDelete+0xc8>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	68fa      	ldr	r2, [r7, #12]
 80056e2:	429a      	cmp	r2, r3
 80056e4:	d117      	bne.n	8005716 <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80056e6:	4b14      	ldr	r3, [pc, #80]	@ (8005738 <vTaskDelete+0xe0>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d00b      	beq.n	8005706 <vTaskDelete+0xae>
	__asm volatile
 80056ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056f2:	f383 8811 	msr	BASEPRI, r3
 80056f6:	f3bf 8f6f 	isb	sy
 80056fa:	f3bf 8f4f 	dsb	sy
 80056fe:	60bb      	str	r3, [r7, #8]
}
 8005700:	bf00      	nop
 8005702:	bf00      	nop
 8005704:	e7fd      	b.n	8005702 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8005706:	4b0d      	ldr	r3, [pc, #52]	@ (800573c <vTaskDelete+0xe4>)
 8005708:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800570c:	601a      	str	r2, [r3, #0]
 800570e:	f3bf 8f4f 	dsb	sy
 8005712:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005716:	bf00      	nop
 8005718:	3710      	adds	r7, #16
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}
 800571e:	bf00      	nop
 8005720:	20000988 	.word	0x20000988
 8005724:	20000e78 	.word	0x20000e78
 8005728:	20000e30 	.word	0x20000e30
 800572c:	20000e44 	.word	0x20000e44
 8005730:	20000e5c 	.word	0x20000e5c
 8005734:	20000e68 	.word	0x20000e68
 8005738:	20000e84 	.word	0x20000e84
 800573c:	e000ed04 	.word	0xe000ed04

08005740 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005740:	b580      	push	{r7, lr}
 8005742:	b084      	sub	sp, #16
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005748:	2300      	movs	r3, #0
 800574a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d018      	beq.n	8005784 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005752:	4b14      	ldr	r3, [pc, #80]	@ (80057a4 <vTaskDelay+0x64>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d00b      	beq.n	8005772 <vTaskDelay+0x32>
	__asm volatile
 800575a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800575e:	f383 8811 	msr	BASEPRI, r3
 8005762:	f3bf 8f6f 	isb	sy
 8005766:	f3bf 8f4f 	dsb	sy
 800576a:	60bb      	str	r3, [r7, #8]
}
 800576c:	bf00      	nop
 800576e:	bf00      	nop
 8005770:	e7fd      	b.n	800576e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005772:	f000 f88b 	bl	800588c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005776:	2100      	movs	r1, #0
 8005778:	6878      	ldr	r0, [r7, #4]
 800577a:	f000 fee7 	bl	800654c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800577e:	f000 f893 	bl	80058a8 <xTaskResumeAll>
 8005782:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d107      	bne.n	800579a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800578a:	4b07      	ldr	r3, [pc, #28]	@ (80057a8 <vTaskDelay+0x68>)
 800578c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005790:	601a      	str	r2, [r3, #0]
 8005792:	f3bf 8f4f 	dsb	sy
 8005796:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800579a:	bf00      	nop
 800579c:	3710      	adds	r7, #16
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}
 80057a2:	bf00      	nop
 80057a4:	20000e84 	.word	0x20000e84
 80057a8:	e000ed04 	.word	0xe000ed04

080057ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b08a      	sub	sp, #40	@ 0x28
 80057b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80057b2:	2300      	movs	r3, #0
 80057b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80057b6:	2300      	movs	r3, #0
 80057b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80057ba:	463a      	mov	r2, r7
 80057bc:	1d39      	adds	r1, r7, #4
 80057be:	f107 0308 	add.w	r3, r7, #8
 80057c2:	4618      	mov	r0, r3
 80057c4:	f7fe fe1a 	bl	80043fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80057c8:	6839      	ldr	r1, [r7, #0]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	68ba      	ldr	r2, [r7, #8]
 80057ce:	9202      	str	r2, [sp, #8]
 80057d0:	9301      	str	r3, [sp, #4]
 80057d2:	2300      	movs	r3, #0
 80057d4:	9300      	str	r3, [sp, #0]
 80057d6:	2300      	movs	r3, #0
 80057d8:	460a      	mov	r2, r1
 80057da:	4924      	ldr	r1, [pc, #144]	@ (800586c <vTaskStartScheduler+0xc0>)
 80057dc:	4824      	ldr	r0, [pc, #144]	@ (8005870 <vTaskStartScheduler+0xc4>)
 80057de:	f7ff fd7d 	bl	80052dc <xTaskCreateStatic>
 80057e2:	4603      	mov	r3, r0
 80057e4:	4a23      	ldr	r2, [pc, #140]	@ (8005874 <vTaskStartScheduler+0xc8>)
 80057e6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80057e8:	4b22      	ldr	r3, [pc, #136]	@ (8005874 <vTaskStartScheduler+0xc8>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d002      	beq.n	80057f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80057f0:	2301      	movs	r3, #1
 80057f2:	617b      	str	r3, [r7, #20]
 80057f4:	e001      	b.n	80057fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80057f6:	2300      	movs	r3, #0
 80057f8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	d102      	bne.n	8005806 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005800:	f000 fef8 	bl	80065f4 <xTimerCreateTimerTask>
 8005804:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	2b01      	cmp	r3, #1
 800580a:	d11b      	bne.n	8005844 <vTaskStartScheduler+0x98>
	__asm volatile
 800580c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005810:	f383 8811 	msr	BASEPRI, r3
 8005814:	f3bf 8f6f 	isb	sy
 8005818:	f3bf 8f4f 	dsb	sy
 800581c:	613b      	str	r3, [r7, #16]
}
 800581e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005820:	4b15      	ldr	r3, [pc, #84]	@ (8005878 <vTaskStartScheduler+0xcc>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	3354      	adds	r3, #84	@ 0x54
 8005826:	4a15      	ldr	r2, [pc, #84]	@ (800587c <vTaskStartScheduler+0xd0>)
 8005828:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800582a:	4b15      	ldr	r3, [pc, #84]	@ (8005880 <vTaskStartScheduler+0xd4>)
 800582c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005830:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005832:	4b14      	ldr	r3, [pc, #80]	@ (8005884 <vTaskStartScheduler+0xd8>)
 8005834:	2201      	movs	r2, #1
 8005836:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005838:	4b13      	ldr	r3, [pc, #76]	@ (8005888 <vTaskStartScheduler+0xdc>)
 800583a:	2200      	movs	r2, #0
 800583c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800583e:	f001 fab3 	bl	8006da8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005842:	e00f      	b.n	8005864 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800584a:	d10b      	bne.n	8005864 <vTaskStartScheduler+0xb8>
	__asm volatile
 800584c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005850:	f383 8811 	msr	BASEPRI, r3
 8005854:	f3bf 8f6f 	isb	sy
 8005858:	f3bf 8f4f 	dsb	sy
 800585c:	60fb      	str	r3, [r7, #12]
}
 800585e:	bf00      	nop
 8005860:	bf00      	nop
 8005862:	e7fd      	b.n	8005860 <vTaskStartScheduler+0xb4>
}
 8005864:	bf00      	nop
 8005866:	3718      	adds	r7, #24
 8005868:	46bd      	mov	sp, r7
 800586a:	bd80      	pop	{r7, pc}
 800586c:	080085d0 	.word	0x080085d0
 8005870:	08005eb5 	.word	0x08005eb5
 8005874:	20000e80 	.word	0x20000e80
 8005878:	20000988 	.word	0x20000988
 800587c:	2000001c 	.word	0x2000001c
 8005880:	20000e7c 	.word	0x20000e7c
 8005884:	20000e68 	.word	0x20000e68
 8005888:	20000e60 	.word	0x20000e60

0800588c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800588c:	b480      	push	{r7}
 800588e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005890:	4b04      	ldr	r3, [pc, #16]	@ (80058a4 <vTaskSuspendAll+0x18>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	3301      	adds	r3, #1
 8005896:	4a03      	ldr	r2, [pc, #12]	@ (80058a4 <vTaskSuspendAll+0x18>)
 8005898:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800589a:	bf00      	nop
 800589c:	46bd      	mov	sp, r7
 800589e:	bc80      	pop	{r7}
 80058a0:	4770      	bx	lr
 80058a2:	bf00      	nop
 80058a4:	20000e84 	.word	0x20000e84

080058a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b084      	sub	sp, #16
 80058ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80058ae:	2300      	movs	r3, #0
 80058b0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80058b2:	2300      	movs	r3, #0
 80058b4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80058b6:	4b42      	ldr	r3, [pc, #264]	@ (80059c0 <xTaskResumeAll+0x118>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d10b      	bne.n	80058d6 <xTaskResumeAll+0x2e>
	__asm volatile
 80058be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058c2:	f383 8811 	msr	BASEPRI, r3
 80058c6:	f3bf 8f6f 	isb	sy
 80058ca:	f3bf 8f4f 	dsb	sy
 80058ce:	603b      	str	r3, [r7, #0]
}
 80058d0:	bf00      	nop
 80058d2:	bf00      	nop
 80058d4:	e7fd      	b.n	80058d2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80058d6:	f001 fad9 	bl	8006e8c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80058da:	4b39      	ldr	r3, [pc, #228]	@ (80059c0 <xTaskResumeAll+0x118>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	3b01      	subs	r3, #1
 80058e0:	4a37      	ldr	r2, [pc, #220]	@ (80059c0 <xTaskResumeAll+0x118>)
 80058e2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80058e4:	4b36      	ldr	r3, [pc, #216]	@ (80059c0 <xTaskResumeAll+0x118>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d162      	bne.n	80059b2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80058ec:	4b35      	ldr	r3, [pc, #212]	@ (80059c4 <xTaskResumeAll+0x11c>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d05e      	beq.n	80059b2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80058f4:	e02f      	b.n	8005956 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80058f6:	4b34      	ldr	r3, [pc, #208]	@ (80059c8 <xTaskResumeAll+0x120>)
 80058f8:	68db      	ldr	r3, [r3, #12]
 80058fa:	68db      	ldr	r3, [r3, #12]
 80058fc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	3318      	adds	r3, #24
 8005902:	4618      	mov	r0, r3
 8005904:	f7fe fe32 	bl	800456c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	3304      	adds	r3, #4
 800590c:	4618      	mov	r0, r3
 800590e:	f7fe fe2d 	bl	800456c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005916:	4b2d      	ldr	r3, [pc, #180]	@ (80059cc <xTaskResumeAll+0x124>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	429a      	cmp	r2, r3
 800591c:	d903      	bls.n	8005926 <xTaskResumeAll+0x7e>
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005922:	4a2a      	ldr	r2, [pc, #168]	@ (80059cc <xTaskResumeAll+0x124>)
 8005924:	6013      	str	r3, [r2, #0]
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800592a:	4613      	mov	r3, r2
 800592c:	009b      	lsls	r3, r3, #2
 800592e:	4413      	add	r3, r2
 8005930:	009b      	lsls	r3, r3, #2
 8005932:	4a27      	ldr	r2, [pc, #156]	@ (80059d0 <xTaskResumeAll+0x128>)
 8005934:	441a      	add	r2, r3
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	3304      	adds	r3, #4
 800593a:	4619      	mov	r1, r3
 800593c:	4610      	mov	r0, r2
 800593e:	f7fe fdba 	bl	80044b6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005946:	4b23      	ldr	r3, [pc, #140]	@ (80059d4 <xTaskResumeAll+0x12c>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800594c:	429a      	cmp	r2, r3
 800594e:	d302      	bcc.n	8005956 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005950:	4b21      	ldr	r3, [pc, #132]	@ (80059d8 <xTaskResumeAll+0x130>)
 8005952:	2201      	movs	r2, #1
 8005954:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005956:	4b1c      	ldr	r3, [pc, #112]	@ (80059c8 <xTaskResumeAll+0x120>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d1cb      	bne.n	80058f6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d001      	beq.n	8005968 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005964:	f000 fb62 	bl	800602c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005968:	4b1c      	ldr	r3, [pc, #112]	@ (80059dc <xTaskResumeAll+0x134>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d010      	beq.n	8005996 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005974:	f000 f844 	bl	8005a00 <xTaskIncrementTick>
 8005978:	4603      	mov	r3, r0
 800597a:	2b00      	cmp	r3, #0
 800597c:	d002      	beq.n	8005984 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800597e:	4b16      	ldr	r3, [pc, #88]	@ (80059d8 <xTaskResumeAll+0x130>)
 8005980:	2201      	movs	r2, #1
 8005982:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	3b01      	subs	r3, #1
 8005988:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d1f1      	bne.n	8005974 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005990:	4b12      	ldr	r3, [pc, #72]	@ (80059dc <xTaskResumeAll+0x134>)
 8005992:	2200      	movs	r2, #0
 8005994:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005996:	4b10      	ldr	r3, [pc, #64]	@ (80059d8 <xTaskResumeAll+0x130>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d009      	beq.n	80059b2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800599e:	2301      	movs	r3, #1
 80059a0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80059a2:	4b0f      	ldr	r3, [pc, #60]	@ (80059e0 <xTaskResumeAll+0x138>)
 80059a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059a8:	601a      	str	r2, [r3, #0]
 80059aa:	f3bf 8f4f 	dsb	sy
 80059ae:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80059b2:	f001 fa9b 	bl	8006eec <vPortExitCritical>

	return xAlreadyYielded;
 80059b6:	68bb      	ldr	r3, [r7, #8]
}
 80059b8:	4618      	mov	r0, r3
 80059ba:	3710      	adds	r7, #16
 80059bc:	46bd      	mov	sp, r7
 80059be:	bd80      	pop	{r7, pc}
 80059c0:	20000e84 	.word	0x20000e84
 80059c4:	20000e5c 	.word	0x20000e5c
 80059c8:	20000e1c 	.word	0x20000e1c
 80059cc:	20000e64 	.word	0x20000e64
 80059d0:	2000098c 	.word	0x2000098c
 80059d4:	20000988 	.word	0x20000988
 80059d8:	20000e70 	.word	0x20000e70
 80059dc:	20000e6c 	.word	0x20000e6c
 80059e0:	e000ed04 	.word	0xe000ed04

080059e4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80059e4:	b480      	push	{r7}
 80059e6:	b083      	sub	sp, #12
 80059e8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80059ea:	4b04      	ldr	r3, [pc, #16]	@ (80059fc <xTaskGetTickCount+0x18>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80059f0:	687b      	ldr	r3, [r7, #4]
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	370c      	adds	r7, #12
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bc80      	pop	{r7}
 80059fa:	4770      	bx	lr
 80059fc:	20000e60 	.word	0x20000e60

08005a00 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b086      	sub	sp, #24
 8005a04:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005a06:	2300      	movs	r3, #0
 8005a08:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a0a:	4b4f      	ldr	r3, [pc, #316]	@ (8005b48 <xTaskIncrementTick+0x148>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	f040 8090 	bne.w	8005b34 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005a14:	4b4d      	ldr	r3, [pc, #308]	@ (8005b4c <xTaskIncrementTick+0x14c>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	3301      	adds	r3, #1
 8005a1a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005a1c:	4a4b      	ldr	r2, [pc, #300]	@ (8005b4c <xTaskIncrementTick+0x14c>)
 8005a1e:	693b      	ldr	r3, [r7, #16]
 8005a20:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d121      	bne.n	8005a6c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005a28:	4b49      	ldr	r3, [pc, #292]	@ (8005b50 <xTaskIncrementTick+0x150>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d00b      	beq.n	8005a4a <xTaskIncrementTick+0x4a>
	__asm volatile
 8005a32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a36:	f383 8811 	msr	BASEPRI, r3
 8005a3a:	f3bf 8f6f 	isb	sy
 8005a3e:	f3bf 8f4f 	dsb	sy
 8005a42:	603b      	str	r3, [r7, #0]
}
 8005a44:	bf00      	nop
 8005a46:	bf00      	nop
 8005a48:	e7fd      	b.n	8005a46 <xTaskIncrementTick+0x46>
 8005a4a:	4b41      	ldr	r3, [pc, #260]	@ (8005b50 <xTaskIncrementTick+0x150>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	60fb      	str	r3, [r7, #12]
 8005a50:	4b40      	ldr	r3, [pc, #256]	@ (8005b54 <xTaskIncrementTick+0x154>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4a3e      	ldr	r2, [pc, #248]	@ (8005b50 <xTaskIncrementTick+0x150>)
 8005a56:	6013      	str	r3, [r2, #0]
 8005a58:	4a3e      	ldr	r2, [pc, #248]	@ (8005b54 <xTaskIncrementTick+0x154>)
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	6013      	str	r3, [r2, #0]
 8005a5e:	4b3e      	ldr	r3, [pc, #248]	@ (8005b58 <xTaskIncrementTick+0x158>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	3301      	adds	r3, #1
 8005a64:	4a3c      	ldr	r2, [pc, #240]	@ (8005b58 <xTaskIncrementTick+0x158>)
 8005a66:	6013      	str	r3, [r2, #0]
 8005a68:	f000 fae0 	bl	800602c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005a6c:	4b3b      	ldr	r3, [pc, #236]	@ (8005b5c <xTaskIncrementTick+0x15c>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	693a      	ldr	r2, [r7, #16]
 8005a72:	429a      	cmp	r2, r3
 8005a74:	d349      	bcc.n	8005b0a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a76:	4b36      	ldr	r3, [pc, #216]	@ (8005b50 <xTaskIncrementTick+0x150>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d104      	bne.n	8005a8a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a80:	4b36      	ldr	r3, [pc, #216]	@ (8005b5c <xTaskIncrementTick+0x15c>)
 8005a82:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005a86:	601a      	str	r2, [r3, #0]
					break;
 8005a88:	e03f      	b.n	8005b0a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a8a:	4b31      	ldr	r3, [pc, #196]	@ (8005b50 <xTaskIncrementTick+0x150>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	68db      	ldr	r3, [r3, #12]
 8005a90:	68db      	ldr	r3, [r3, #12]
 8005a92:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005a9a:	693a      	ldr	r2, [r7, #16]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d203      	bcs.n	8005aaa <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005aa2:	4a2e      	ldr	r2, [pc, #184]	@ (8005b5c <xTaskIncrementTick+0x15c>)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005aa8:	e02f      	b.n	8005b0a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	3304      	adds	r3, #4
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f7fe fd5c 	bl	800456c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d004      	beq.n	8005ac6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	3318      	adds	r3, #24
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	f7fe fd53 	bl	800456c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005aca:	4b25      	ldr	r3, [pc, #148]	@ (8005b60 <xTaskIncrementTick+0x160>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	429a      	cmp	r2, r3
 8005ad0:	d903      	bls.n	8005ada <xTaskIncrementTick+0xda>
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ad6:	4a22      	ldr	r2, [pc, #136]	@ (8005b60 <xTaskIncrementTick+0x160>)
 8005ad8:	6013      	str	r3, [r2, #0]
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ade:	4613      	mov	r3, r2
 8005ae0:	009b      	lsls	r3, r3, #2
 8005ae2:	4413      	add	r3, r2
 8005ae4:	009b      	lsls	r3, r3, #2
 8005ae6:	4a1f      	ldr	r2, [pc, #124]	@ (8005b64 <xTaskIncrementTick+0x164>)
 8005ae8:	441a      	add	r2, r3
 8005aea:	68bb      	ldr	r3, [r7, #8]
 8005aec:	3304      	adds	r3, #4
 8005aee:	4619      	mov	r1, r3
 8005af0:	4610      	mov	r0, r2
 8005af2:	f7fe fce0 	bl	80044b6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005afa:	4b1b      	ldr	r3, [pc, #108]	@ (8005b68 <xTaskIncrementTick+0x168>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d3b8      	bcc.n	8005a76 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005b04:	2301      	movs	r3, #1
 8005b06:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b08:	e7b5      	b.n	8005a76 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005b0a:	4b17      	ldr	r3, [pc, #92]	@ (8005b68 <xTaskIncrementTick+0x168>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b10:	4914      	ldr	r1, [pc, #80]	@ (8005b64 <xTaskIncrementTick+0x164>)
 8005b12:	4613      	mov	r3, r2
 8005b14:	009b      	lsls	r3, r3, #2
 8005b16:	4413      	add	r3, r2
 8005b18:	009b      	lsls	r3, r3, #2
 8005b1a:	440b      	add	r3, r1
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	2b01      	cmp	r3, #1
 8005b20:	d901      	bls.n	8005b26 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005b22:	2301      	movs	r3, #1
 8005b24:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005b26:	4b11      	ldr	r3, [pc, #68]	@ (8005b6c <xTaskIncrementTick+0x16c>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d007      	beq.n	8005b3e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	617b      	str	r3, [r7, #20]
 8005b32:	e004      	b.n	8005b3e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005b34:	4b0e      	ldr	r3, [pc, #56]	@ (8005b70 <xTaskIncrementTick+0x170>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	3301      	adds	r3, #1
 8005b3a:	4a0d      	ldr	r2, [pc, #52]	@ (8005b70 <xTaskIncrementTick+0x170>)
 8005b3c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005b3e:	697b      	ldr	r3, [r7, #20]
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3718      	adds	r7, #24
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}
 8005b48:	20000e84 	.word	0x20000e84
 8005b4c:	20000e60 	.word	0x20000e60
 8005b50:	20000e14 	.word	0x20000e14
 8005b54:	20000e18 	.word	0x20000e18
 8005b58:	20000e74 	.word	0x20000e74
 8005b5c:	20000e7c 	.word	0x20000e7c
 8005b60:	20000e64 	.word	0x20000e64
 8005b64:	2000098c 	.word	0x2000098c
 8005b68:	20000988 	.word	0x20000988
 8005b6c:	20000e70 	.word	0x20000e70
 8005b70:	20000e6c 	.word	0x20000e6c

08005b74 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005b74:	b480      	push	{r7}
 8005b76:	b085      	sub	sp, #20
 8005b78:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005b7a:	4b2a      	ldr	r3, [pc, #168]	@ (8005c24 <vTaskSwitchContext+0xb0>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d003      	beq.n	8005b8a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005b82:	4b29      	ldr	r3, [pc, #164]	@ (8005c28 <vTaskSwitchContext+0xb4>)
 8005b84:	2201      	movs	r2, #1
 8005b86:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005b88:	e047      	b.n	8005c1a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005b8a:	4b27      	ldr	r3, [pc, #156]	@ (8005c28 <vTaskSwitchContext+0xb4>)
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b90:	4b26      	ldr	r3, [pc, #152]	@ (8005c2c <vTaskSwitchContext+0xb8>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	60fb      	str	r3, [r7, #12]
 8005b96:	e011      	b.n	8005bbc <vTaskSwitchContext+0x48>
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d10b      	bne.n	8005bb6 <vTaskSwitchContext+0x42>
	__asm volatile
 8005b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ba2:	f383 8811 	msr	BASEPRI, r3
 8005ba6:	f3bf 8f6f 	isb	sy
 8005baa:	f3bf 8f4f 	dsb	sy
 8005bae:	607b      	str	r3, [r7, #4]
}
 8005bb0:	bf00      	nop
 8005bb2:	bf00      	nop
 8005bb4:	e7fd      	b.n	8005bb2 <vTaskSwitchContext+0x3e>
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	3b01      	subs	r3, #1
 8005bba:	60fb      	str	r3, [r7, #12]
 8005bbc:	491c      	ldr	r1, [pc, #112]	@ (8005c30 <vTaskSwitchContext+0xbc>)
 8005bbe:	68fa      	ldr	r2, [r7, #12]
 8005bc0:	4613      	mov	r3, r2
 8005bc2:	009b      	lsls	r3, r3, #2
 8005bc4:	4413      	add	r3, r2
 8005bc6:	009b      	lsls	r3, r3, #2
 8005bc8:	440b      	add	r3, r1
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d0e3      	beq.n	8005b98 <vTaskSwitchContext+0x24>
 8005bd0:	68fa      	ldr	r2, [r7, #12]
 8005bd2:	4613      	mov	r3, r2
 8005bd4:	009b      	lsls	r3, r3, #2
 8005bd6:	4413      	add	r3, r2
 8005bd8:	009b      	lsls	r3, r3, #2
 8005bda:	4a15      	ldr	r2, [pc, #84]	@ (8005c30 <vTaskSwitchContext+0xbc>)
 8005bdc:	4413      	add	r3, r2
 8005bde:	60bb      	str	r3, [r7, #8]
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	685a      	ldr	r2, [r3, #4]
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	605a      	str	r2, [r3, #4]
 8005bea:	68bb      	ldr	r3, [r7, #8]
 8005bec:	685a      	ldr	r2, [r3, #4]
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	3308      	adds	r3, #8
 8005bf2:	429a      	cmp	r2, r3
 8005bf4:	d104      	bne.n	8005c00 <vTaskSwitchContext+0x8c>
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	685b      	ldr	r3, [r3, #4]
 8005bfa:	685a      	ldr	r2, [r3, #4]
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	605a      	str	r2, [r3, #4]
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	68db      	ldr	r3, [r3, #12]
 8005c06:	4a0b      	ldr	r2, [pc, #44]	@ (8005c34 <vTaskSwitchContext+0xc0>)
 8005c08:	6013      	str	r3, [r2, #0]
 8005c0a:	4a08      	ldr	r2, [pc, #32]	@ (8005c2c <vTaskSwitchContext+0xb8>)
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005c10:	4b08      	ldr	r3, [pc, #32]	@ (8005c34 <vTaskSwitchContext+0xc0>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	3354      	adds	r3, #84	@ 0x54
 8005c16:	4a08      	ldr	r2, [pc, #32]	@ (8005c38 <vTaskSwitchContext+0xc4>)
 8005c18:	6013      	str	r3, [r2, #0]
}
 8005c1a:	bf00      	nop
 8005c1c:	3714      	adds	r7, #20
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bc80      	pop	{r7}
 8005c22:	4770      	bx	lr
 8005c24:	20000e84 	.word	0x20000e84
 8005c28:	20000e70 	.word	0x20000e70
 8005c2c:	20000e64 	.word	0x20000e64
 8005c30:	2000098c 	.word	0x2000098c
 8005c34:	20000988 	.word	0x20000988
 8005c38:	2000001c 	.word	0x2000001c

08005c3c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b084      	sub	sp, #16
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
 8005c44:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d10b      	bne.n	8005c64 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005c4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c50:	f383 8811 	msr	BASEPRI, r3
 8005c54:	f3bf 8f6f 	isb	sy
 8005c58:	f3bf 8f4f 	dsb	sy
 8005c5c:	60fb      	str	r3, [r7, #12]
}
 8005c5e:	bf00      	nop
 8005c60:	bf00      	nop
 8005c62:	e7fd      	b.n	8005c60 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005c64:	4b07      	ldr	r3, [pc, #28]	@ (8005c84 <vTaskPlaceOnEventList+0x48>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	3318      	adds	r3, #24
 8005c6a:	4619      	mov	r1, r3
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f7fe fc45 	bl	80044fc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005c72:	2101      	movs	r1, #1
 8005c74:	6838      	ldr	r0, [r7, #0]
 8005c76:	f000 fc69 	bl	800654c <prvAddCurrentTaskToDelayedList>
}
 8005c7a:	bf00      	nop
 8005c7c:	3710      	adds	r7, #16
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	bd80      	pop	{r7, pc}
 8005c82:	bf00      	nop
 8005c84:	20000988 	.word	0x20000988

08005c88 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b086      	sub	sp, #24
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	60f8      	str	r0, [r7, #12]
 8005c90:	60b9      	str	r1, [r7, #8]
 8005c92:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d10b      	bne.n	8005cb2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005c9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c9e:	f383 8811 	msr	BASEPRI, r3
 8005ca2:	f3bf 8f6f 	isb	sy
 8005ca6:	f3bf 8f4f 	dsb	sy
 8005caa:	617b      	str	r3, [r7, #20]
}
 8005cac:	bf00      	nop
 8005cae:	bf00      	nop
 8005cb0:	e7fd      	b.n	8005cae <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005cb2:	4b0a      	ldr	r3, [pc, #40]	@ (8005cdc <vTaskPlaceOnEventListRestricted+0x54>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	3318      	adds	r3, #24
 8005cb8:	4619      	mov	r1, r3
 8005cba:	68f8      	ldr	r0, [r7, #12]
 8005cbc:	f7fe fbfb 	bl	80044b6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d002      	beq.n	8005ccc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005cc6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005cca:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005ccc:	6879      	ldr	r1, [r7, #4]
 8005cce:	68b8      	ldr	r0, [r7, #8]
 8005cd0:	f000 fc3c 	bl	800654c <prvAddCurrentTaskToDelayedList>
	}
 8005cd4:	bf00      	nop
 8005cd6:	3718      	adds	r7, #24
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	bd80      	pop	{r7, pc}
 8005cdc:	20000988 	.word	0x20000988

08005ce0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b086      	sub	sp, #24
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	68db      	ldr	r3, [r3, #12]
 8005cec:	68db      	ldr	r3, [r3, #12]
 8005cee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005cf0:	693b      	ldr	r3, [r7, #16]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d10b      	bne.n	8005d0e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005cf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cfa:	f383 8811 	msr	BASEPRI, r3
 8005cfe:	f3bf 8f6f 	isb	sy
 8005d02:	f3bf 8f4f 	dsb	sy
 8005d06:	60fb      	str	r3, [r7, #12]
}
 8005d08:	bf00      	nop
 8005d0a:	bf00      	nop
 8005d0c:	e7fd      	b.n	8005d0a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	3318      	adds	r3, #24
 8005d12:	4618      	mov	r0, r3
 8005d14:	f7fe fc2a 	bl	800456c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d18:	4b1d      	ldr	r3, [pc, #116]	@ (8005d90 <xTaskRemoveFromEventList+0xb0>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d11d      	bne.n	8005d5c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	3304      	adds	r3, #4
 8005d24:	4618      	mov	r0, r3
 8005d26:	f7fe fc21 	bl	800456c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d2e:	4b19      	ldr	r3, [pc, #100]	@ (8005d94 <xTaskRemoveFromEventList+0xb4>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	429a      	cmp	r2, r3
 8005d34:	d903      	bls.n	8005d3e <xTaskRemoveFromEventList+0x5e>
 8005d36:	693b      	ldr	r3, [r7, #16]
 8005d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d3a:	4a16      	ldr	r2, [pc, #88]	@ (8005d94 <xTaskRemoveFromEventList+0xb4>)
 8005d3c:	6013      	str	r3, [r2, #0]
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d42:	4613      	mov	r3, r2
 8005d44:	009b      	lsls	r3, r3, #2
 8005d46:	4413      	add	r3, r2
 8005d48:	009b      	lsls	r3, r3, #2
 8005d4a:	4a13      	ldr	r2, [pc, #76]	@ (8005d98 <xTaskRemoveFromEventList+0xb8>)
 8005d4c:	441a      	add	r2, r3
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	3304      	adds	r3, #4
 8005d52:	4619      	mov	r1, r3
 8005d54:	4610      	mov	r0, r2
 8005d56:	f7fe fbae 	bl	80044b6 <vListInsertEnd>
 8005d5a:	e005      	b.n	8005d68 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005d5c:	693b      	ldr	r3, [r7, #16]
 8005d5e:	3318      	adds	r3, #24
 8005d60:	4619      	mov	r1, r3
 8005d62:	480e      	ldr	r0, [pc, #56]	@ (8005d9c <xTaskRemoveFromEventList+0xbc>)
 8005d64:	f7fe fba7 	bl	80044b6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005d68:	693b      	ldr	r3, [r7, #16]
 8005d6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d6c:	4b0c      	ldr	r3, [pc, #48]	@ (8005da0 <xTaskRemoveFromEventList+0xc0>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d72:	429a      	cmp	r2, r3
 8005d74:	d905      	bls.n	8005d82 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005d76:	2301      	movs	r3, #1
 8005d78:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005d7a:	4b0a      	ldr	r3, [pc, #40]	@ (8005da4 <xTaskRemoveFromEventList+0xc4>)
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	601a      	str	r2, [r3, #0]
 8005d80:	e001      	b.n	8005d86 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005d82:	2300      	movs	r3, #0
 8005d84:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005d86:	697b      	ldr	r3, [r7, #20]
}
 8005d88:	4618      	mov	r0, r3
 8005d8a:	3718      	adds	r7, #24
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}
 8005d90:	20000e84 	.word	0x20000e84
 8005d94:	20000e64 	.word	0x20000e64
 8005d98:	2000098c 	.word	0x2000098c
 8005d9c:	20000e1c 	.word	0x20000e1c
 8005da0:	20000988 	.word	0x20000988
 8005da4:	20000e70 	.word	0x20000e70

08005da8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005da8:	b480      	push	{r7}
 8005daa:	b083      	sub	sp, #12
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005db0:	4b06      	ldr	r3, [pc, #24]	@ (8005dcc <vTaskInternalSetTimeOutState+0x24>)
 8005db2:	681a      	ldr	r2, [r3, #0]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005db8:	4b05      	ldr	r3, [pc, #20]	@ (8005dd0 <vTaskInternalSetTimeOutState+0x28>)
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	605a      	str	r2, [r3, #4]
}
 8005dc0:	bf00      	nop
 8005dc2:	370c      	adds	r7, #12
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bc80      	pop	{r7}
 8005dc8:	4770      	bx	lr
 8005dca:	bf00      	nop
 8005dcc:	20000e74 	.word	0x20000e74
 8005dd0:	20000e60 	.word	0x20000e60

08005dd4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b088      	sub	sp, #32
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d10b      	bne.n	8005dfc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005de4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005de8:	f383 8811 	msr	BASEPRI, r3
 8005dec:	f3bf 8f6f 	isb	sy
 8005df0:	f3bf 8f4f 	dsb	sy
 8005df4:	613b      	str	r3, [r7, #16]
}
 8005df6:	bf00      	nop
 8005df8:	bf00      	nop
 8005dfa:	e7fd      	b.n	8005df8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d10b      	bne.n	8005e1a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e06:	f383 8811 	msr	BASEPRI, r3
 8005e0a:	f3bf 8f6f 	isb	sy
 8005e0e:	f3bf 8f4f 	dsb	sy
 8005e12:	60fb      	str	r3, [r7, #12]
}
 8005e14:	bf00      	nop
 8005e16:	bf00      	nop
 8005e18:	e7fd      	b.n	8005e16 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005e1a:	f001 f837 	bl	8006e8c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005e1e:	4b1d      	ldr	r3, [pc, #116]	@ (8005e94 <xTaskCheckForTimeOut+0xc0>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	685b      	ldr	r3, [r3, #4]
 8005e28:	69ba      	ldr	r2, [r7, #24]
 8005e2a:	1ad3      	subs	r3, r2, r3
 8005e2c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005e36:	d102      	bne.n	8005e3e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005e38:	2300      	movs	r3, #0
 8005e3a:	61fb      	str	r3, [r7, #28]
 8005e3c:	e023      	b.n	8005e86 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	4b15      	ldr	r3, [pc, #84]	@ (8005e98 <xTaskCheckForTimeOut+0xc4>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	429a      	cmp	r2, r3
 8005e48:	d007      	beq.n	8005e5a <xTaskCheckForTimeOut+0x86>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	69ba      	ldr	r2, [r7, #24]
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d302      	bcc.n	8005e5a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005e54:	2301      	movs	r3, #1
 8005e56:	61fb      	str	r3, [r7, #28]
 8005e58:	e015      	b.n	8005e86 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	697a      	ldr	r2, [r7, #20]
 8005e60:	429a      	cmp	r2, r3
 8005e62:	d20b      	bcs.n	8005e7c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	681a      	ldr	r2, [r3, #0]
 8005e68:	697b      	ldr	r3, [r7, #20]
 8005e6a:	1ad2      	subs	r2, r2, r3
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005e70:	6878      	ldr	r0, [r7, #4]
 8005e72:	f7ff ff99 	bl	8005da8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005e76:	2300      	movs	r3, #0
 8005e78:	61fb      	str	r3, [r7, #28]
 8005e7a:	e004      	b.n	8005e86 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005e82:	2301      	movs	r3, #1
 8005e84:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005e86:	f001 f831 	bl	8006eec <vPortExitCritical>

	return xReturn;
 8005e8a:	69fb      	ldr	r3, [r7, #28]
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	3720      	adds	r7, #32
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}
 8005e94:	20000e60 	.word	0x20000e60
 8005e98:	20000e74 	.word	0x20000e74

08005e9c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005ea0:	4b03      	ldr	r3, [pc, #12]	@ (8005eb0 <vTaskMissedYield+0x14>)
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	601a      	str	r2, [r3, #0]
}
 8005ea6:	bf00      	nop
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bc80      	pop	{r7}
 8005eac:	4770      	bx	lr
 8005eae:	bf00      	nop
 8005eb0:	20000e70 	.word	0x20000e70

08005eb4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b082      	sub	sp, #8
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005ebc:	f000 f852 	bl	8005f64 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005ec0:	4b06      	ldr	r3, [pc, #24]	@ (8005edc <prvIdleTask+0x28>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	d9f9      	bls.n	8005ebc <prvIdleTask+0x8>
			{
				taskYIELD();
 8005ec8:	4b05      	ldr	r3, [pc, #20]	@ (8005ee0 <prvIdleTask+0x2c>)
 8005eca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ece:	601a      	str	r2, [r3, #0]
 8005ed0:	f3bf 8f4f 	dsb	sy
 8005ed4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005ed8:	e7f0      	b.n	8005ebc <prvIdleTask+0x8>
 8005eda:	bf00      	nop
 8005edc:	2000098c 	.word	0x2000098c
 8005ee0:	e000ed04 	.word	0xe000ed04

08005ee4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b082      	sub	sp, #8
 8005ee8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005eea:	2300      	movs	r3, #0
 8005eec:	607b      	str	r3, [r7, #4]
 8005eee:	e00c      	b.n	8005f0a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005ef0:	687a      	ldr	r2, [r7, #4]
 8005ef2:	4613      	mov	r3, r2
 8005ef4:	009b      	lsls	r3, r3, #2
 8005ef6:	4413      	add	r3, r2
 8005ef8:	009b      	lsls	r3, r3, #2
 8005efa:	4a12      	ldr	r2, [pc, #72]	@ (8005f44 <prvInitialiseTaskLists+0x60>)
 8005efc:	4413      	add	r3, r2
 8005efe:	4618      	mov	r0, r3
 8005f00:	f7fe faae 	bl	8004460 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	3301      	adds	r3, #1
 8005f08:	607b      	str	r3, [r7, #4]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2b37      	cmp	r3, #55	@ 0x37
 8005f0e:	d9ef      	bls.n	8005ef0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005f10:	480d      	ldr	r0, [pc, #52]	@ (8005f48 <prvInitialiseTaskLists+0x64>)
 8005f12:	f7fe faa5 	bl	8004460 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005f16:	480d      	ldr	r0, [pc, #52]	@ (8005f4c <prvInitialiseTaskLists+0x68>)
 8005f18:	f7fe faa2 	bl	8004460 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005f1c:	480c      	ldr	r0, [pc, #48]	@ (8005f50 <prvInitialiseTaskLists+0x6c>)
 8005f1e:	f7fe fa9f 	bl	8004460 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005f22:	480c      	ldr	r0, [pc, #48]	@ (8005f54 <prvInitialiseTaskLists+0x70>)
 8005f24:	f7fe fa9c 	bl	8004460 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005f28:	480b      	ldr	r0, [pc, #44]	@ (8005f58 <prvInitialiseTaskLists+0x74>)
 8005f2a:	f7fe fa99 	bl	8004460 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005f2e:	4b0b      	ldr	r3, [pc, #44]	@ (8005f5c <prvInitialiseTaskLists+0x78>)
 8005f30:	4a05      	ldr	r2, [pc, #20]	@ (8005f48 <prvInitialiseTaskLists+0x64>)
 8005f32:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005f34:	4b0a      	ldr	r3, [pc, #40]	@ (8005f60 <prvInitialiseTaskLists+0x7c>)
 8005f36:	4a05      	ldr	r2, [pc, #20]	@ (8005f4c <prvInitialiseTaskLists+0x68>)
 8005f38:	601a      	str	r2, [r3, #0]
}
 8005f3a:	bf00      	nop
 8005f3c:	3708      	adds	r7, #8
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bd80      	pop	{r7, pc}
 8005f42:	bf00      	nop
 8005f44:	2000098c 	.word	0x2000098c
 8005f48:	20000dec 	.word	0x20000dec
 8005f4c:	20000e00 	.word	0x20000e00
 8005f50:	20000e1c 	.word	0x20000e1c
 8005f54:	20000e30 	.word	0x20000e30
 8005f58:	20000e48 	.word	0x20000e48
 8005f5c:	20000e14 	.word	0x20000e14
 8005f60:	20000e18 	.word	0x20000e18

08005f64 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b082      	sub	sp, #8
 8005f68:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005f6a:	e019      	b.n	8005fa0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005f6c:	f000 ff8e 	bl	8006e8c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f70:	4b10      	ldr	r3, [pc, #64]	@ (8005fb4 <prvCheckTasksWaitingTermination+0x50>)
 8005f72:	68db      	ldr	r3, [r3, #12]
 8005f74:	68db      	ldr	r3, [r3, #12]
 8005f76:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	3304      	adds	r3, #4
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	f7fe faf5 	bl	800456c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005f82:	4b0d      	ldr	r3, [pc, #52]	@ (8005fb8 <prvCheckTasksWaitingTermination+0x54>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	3b01      	subs	r3, #1
 8005f88:	4a0b      	ldr	r2, [pc, #44]	@ (8005fb8 <prvCheckTasksWaitingTermination+0x54>)
 8005f8a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8005fbc <prvCheckTasksWaitingTermination+0x58>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	3b01      	subs	r3, #1
 8005f92:	4a0a      	ldr	r2, [pc, #40]	@ (8005fbc <prvCheckTasksWaitingTermination+0x58>)
 8005f94:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005f96:	f000 ffa9 	bl	8006eec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005f9a:	6878      	ldr	r0, [r7, #4]
 8005f9c:	f000 f810 	bl	8005fc0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005fa0:	4b06      	ldr	r3, [pc, #24]	@ (8005fbc <prvCheckTasksWaitingTermination+0x58>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d1e1      	bne.n	8005f6c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005fa8:	bf00      	nop
 8005faa:	bf00      	nop
 8005fac:	3708      	adds	r7, #8
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}
 8005fb2:	bf00      	nop
 8005fb4:	20000e30 	.word	0x20000e30
 8005fb8:	20000e5c 	.word	0x20000e5c
 8005fbc:	20000e44 	.word	0x20000e44

08005fc0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b084      	sub	sp, #16
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	3354      	adds	r3, #84	@ 0x54
 8005fcc:	4618      	mov	r0, r3
 8005fce:	f001 fc6d 	bl	80078ac <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d108      	bne.n	8005fee <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	f001 f923 	bl	800722c <vPortFree>
				vPortFree( pxTCB );
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	f001 f920 	bl	800722c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005fec:	e019      	b.n	8006022 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d103      	bne.n	8006000 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005ff8:	6878      	ldr	r0, [r7, #4]
 8005ffa:	f001 f917 	bl	800722c <vPortFree>
	}
 8005ffe:	e010      	b.n	8006022 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006006:	2b02      	cmp	r3, #2
 8006008:	d00b      	beq.n	8006022 <prvDeleteTCB+0x62>
	__asm volatile
 800600a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800600e:	f383 8811 	msr	BASEPRI, r3
 8006012:	f3bf 8f6f 	isb	sy
 8006016:	f3bf 8f4f 	dsb	sy
 800601a:	60fb      	str	r3, [r7, #12]
}
 800601c:	bf00      	nop
 800601e:	bf00      	nop
 8006020:	e7fd      	b.n	800601e <prvDeleteTCB+0x5e>
	}
 8006022:	bf00      	nop
 8006024:	3710      	adds	r7, #16
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}
	...

0800602c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800602c:	b480      	push	{r7}
 800602e:	b083      	sub	sp, #12
 8006030:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006032:	4b0c      	ldr	r3, [pc, #48]	@ (8006064 <prvResetNextTaskUnblockTime+0x38>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d104      	bne.n	8006046 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800603c:	4b0a      	ldr	r3, [pc, #40]	@ (8006068 <prvResetNextTaskUnblockTime+0x3c>)
 800603e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006042:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006044:	e008      	b.n	8006058 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006046:	4b07      	ldr	r3, [pc, #28]	@ (8006064 <prvResetNextTaskUnblockTime+0x38>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	68db      	ldr	r3, [r3, #12]
 800604c:	68db      	ldr	r3, [r3, #12]
 800604e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	4a04      	ldr	r2, [pc, #16]	@ (8006068 <prvResetNextTaskUnblockTime+0x3c>)
 8006056:	6013      	str	r3, [r2, #0]
}
 8006058:	bf00      	nop
 800605a:	370c      	adds	r7, #12
 800605c:	46bd      	mov	sp, r7
 800605e:	bc80      	pop	{r7}
 8006060:	4770      	bx	lr
 8006062:	bf00      	nop
 8006064:	20000e14 	.word	0x20000e14
 8006068:	20000e7c 	.word	0x20000e7c

0800606c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800606c:	b480      	push	{r7}
 800606e:	b083      	sub	sp, #12
 8006070:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006072:	4b0b      	ldr	r3, [pc, #44]	@ (80060a0 <xTaskGetSchedulerState+0x34>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d102      	bne.n	8006080 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800607a:	2301      	movs	r3, #1
 800607c:	607b      	str	r3, [r7, #4]
 800607e:	e008      	b.n	8006092 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006080:	4b08      	ldr	r3, [pc, #32]	@ (80060a4 <xTaskGetSchedulerState+0x38>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d102      	bne.n	800608e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006088:	2302      	movs	r3, #2
 800608a:	607b      	str	r3, [r7, #4]
 800608c:	e001      	b.n	8006092 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800608e:	2300      	movs	r3, #0
 8006090:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006092:	687b      	ldr	r3, [r7, #4]
	}
 8006094:	4618      	mov	r0, r3
 8006096:	370c      	adds	r7, #12
 8006098:	46bd      	mov	sp, r7
 800609a:	bc80      	pop	{r7}
 800609c:	4770      	bx	lr
 800609e:	bf00      	nop
 80060a0:	20000e68 	.word	0x20000e68
 80060a4:	20000e84 	.word	0x20000e84

080060a8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b084      	sub	sp, #16
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80060b4:	2300      	movs	r3, #0
 80060b6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d051      	beq.n	8006162 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060c2:	4b2a      	ldr	r3, [pc, #168]	@ (800616c <xTaskPriorityInherit+0xc4>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060c8:	429a      	cmp	r2, r3
 80060ca:	d241      	bcs.n	8006150 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	699b      	ldr	r3, [r3, #24]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	db06      	blt.n	80060e2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060d4:	4b25      	ldr	r3, [pc, #148]	@ (800616c <xTaskPriorityInherit+0xc4>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060da:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	6959      	ldr	r1, [r3, #20]
 80060e6:	68bb      	ldr	r3, [r7, #8]
 80060e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060ea:	4613      	mov	r3, r2
 80060ec:	009b      	lsls	r3, r3, #2
 80060ee:	4413      	add	r3, r2
 80060f0:	009b      	lsls	r3, r3, #2
 80060f2:	4a1f      	ldr	r2, [pc, #124]	@ (8006170 <xTaskPriorityInherit+0xc8>)
 80060f4:	4413      	add	r3, r2
 80060f6:	4299      	cmp	r1, r3
 80060f8:	d122      	bne.n	8006140 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	3304      	adds	r3, #4
 80060fe:	4618      	mov	r0, r3
 8006100:	f7fe fa34 	bl	800456c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006104:	4b19      	ldr	r3, [pc, #100]	@ (800616c <xTaskPriorityInherit+0xc4>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006112:	4b18      	ldr	r3, [pc, #96]	@ (8006174 <xTaskPriorityInherit+0xcc>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	429a      	cmp	r2, r3
 8006118:	d903      	bls.n	8006122 <xTaskPriorityInherit+0x7a>
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800611e:	4a15      	ldr	r2, [pc, #84]	@ (8006174 <xTaskPriorityInherit+0xcc>)
 8006120:	6013      	str	r3, [r2, #0]
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006126:	4613      	mov	r3, r2
 8006128:	009b      	lsls	r3, r3, #2
 800612a:	4413      	add	r3, r2
 800612c:	009b      	lsls	r3, r3, #2
 800612e:	4a10      	ldr	r2, [pc, #64]	@ (8006170 <xTaskPriorityInherit+0xc8>)
 8006130:	441a      	add	r2, r3
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	3304      	adds	r3, #4
 8006136:	4619      	mov	r1, r3
 8006138:	4610      	mov	r0, r2
 800613a:	f7fe f9bc 	bl	80044b6 <vListInsertEnd>
 800613e:	e004      	b.n	800614a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006140:	4b0a      	ldr	r3, [pc, #40]	@ (800616c <xTaskPriorityInherit+0xc4>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800614a:	2301      	movs	r3, #1
 800614c:	60fb      	str	r3, [r7, #12]
 800614e:	e008      	b.n	8006162 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006154:	4b05      	ldr	r3, [pc, #20]	@ (800616c <xTaskPriorityInherit+0xc4>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800615a:	429a      	cmp	r2, r3
 800615c:	d201      	bcs.n	8006162 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800615e:	2301      	movs	r3, #1
 8006160:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006162:	68fb      	ldr	r3, [r7, #12]
	}
 8006164:	4618      	mov	r0, r3
 8006166:	3710      	adds	r7, #16
 8006168:	46bd      	mov	sp, r7
 800616a:	bd80      	pop	{r7, pc}
 800616c:	20000988 	.word	0x20000988
 8006170:	2000098c 	.word	0x2000098c
 8006174:	20000e64 	.word	0x20000e64

08006178 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006178:	b580      	push	{r7, lr}
 800617a:	b086      	sub	sp, #24
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006184:	2300      	movs	r3, #0
 8006186:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d058      	beq.n	8006240 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800618e:	4b2f      	ldr	r3, [pc, #188]	@ (800624c <xTaskPriorityDisinherit+0xd4>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	693a      	ldr	r2, [r7, #16]
 8006194:	429a      	cmp	r2, r3
 8006196:	d00b      	beq.n	80061b0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006198:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800619c:	f383 8811 	msr	BASEPRI, r3
 80061a0:	f3bf 8f6f 	isb	sy
 80061a4:	f3bf 8f4f 	dsb	sy
 80061a8:	60fb      	str	r3, [r7, #12]
}
 80061aa:	bf00      	nop
 80061ac:	bf00      	nop
 80061ae:	e7fd      	b.n	80061ac <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d10b      	bne.n	80061d0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80061b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061bc:	f383 8811 	msr	BASEPRI, r3
 80061c0:	f3bf 8f6f 	isb	sy
 80061c4:	f3bf 8f4f 	dsb	sy
 80061c8:	60bb      	str	r3, [r7, #8]
}
 80061ca:	bf00      	nop
 80061cc:	bf00      	nop
 80061ce:	e7fd      	b.n	80061cc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80061d0:	693b      	ldr	r3, [r7, #16]
 80061d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061d4:	1e5a      	subs	r2, r3, #1
 80061d6:	693b      	ldr	r3, [r7, #16]
 80061d8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061e2:	429a      	cmp	r2, r3
 80061e4:	d02c      	beq.n	8006240 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d128      	bne.n	8006240 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80061ee:	693b      	ldr	r3, [r7, #16]
 80061f0:	3304      	adds	r3, #4
 80061f2:	4618      	mov	r0, r3
 80061f4:	f7fe f9ba 	bl	800456c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006200:	693b      	ldr	r3, [r7, #16]
 8006202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006204:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006208:	693b      	ldr	r3, [r7, #16]
 800620a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006210:	4b0f      	ldr	r3, [pc, #60]	@ (8006250 <xTaskPriorityDisinherit+0xd8>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	429a      	cmp	r2, r3
 8006216:	d903      	bls.n	8006220 <xTaskPriorityDisinherit+0xa8>
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800621c:	4a0c      	ldr	r2, [pc, #48]	@ (8006250 <xTaskPriorityDisinherit+0xd8>)
 800621e:	6013      	str	r3, [r2, #0]
 8006220:	693b      	ldr	r3, [r7, #16]
 8006222:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006224:	4613      	mov	r3, r2
 8006226:	009b      	lsls	r3, r3, #2
 8006228:	4413      	add	r3, r2
 800622a:	009b      	lsls	r3, r3, #2
 800622c:	4a09      	ldr	r2, [pc, #36]	@ (8006254 <xTaskPriorityDisinherit+0xdc>)
 800622e:	441a      	add	r2, r3
 8006230:	693b      	ldr	r3, [r7, #16]
 8006232:	3304      	adds	r3, #4
 8006234:	4619      	mov	r1, r3
 8006236:	4610      	mov	r0, r2
 8006238:	f7fe f93d 	bl	80044b6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800623c:	2301      	movs	r3, #1
 800623e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006240:	697b      	ldr	r3, [r7, #20]
	}
 8006242:	4618      	mov	r0, r3
 8006244:	3718      	adds	r7, #24
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}
 800624a:	bf00      	nop
 800624c:	20000988 	.word	0x20000988
 8006250:	20000e64 	.word	0x20000e64
 8006254:	2000098c 	.word	0x2000098c

08006258 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006258:	b580      	push	{r7, lr}
 800625a:	b088      	sub	sp, #32
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
 8006260:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006266:	2301      	movs	r3, #1
 8006268:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d06c      	beq.n	800634a <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006270:	69bb      	ldr	r3, [r7, #24]
 8006272:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006274:	2b00      	cmp	r3, #0
 8006276:	d10b      	bne.n	8006290 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800627c:	f383 8811 	msr	BASEPRI, r3
 8006280:	f3bf 8f6f 	isb	sy
 8006284:	f3bf 8f4f 	dsb	sy
 8006288:	60fb      	str	r3, [r7, #12]
}
 800628a:	bf00      	nop
 800628c:	bf00      	nop
 800628e:	e7fd      	b.n	800628c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006290:	69bb      	ldr	r3, [r7, #24]
 8006292:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006294:	683a      	ldr	r2, [r7, #0]
 8006296:	429a      	cmp	r2, r3
 8006298:	d902      	bls.n	80062a0 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	61fb      	str	r3, [r7, #28]
 800629e:	e002      	b.n	80062a6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80062a0:	69bb      	ldr	r3, [r7, #24]
 80062a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062a4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80062a6:	69bb      	ldr	r3, [r7, #24]
 80062a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062aa:	69fa      	ldr	r2, [r7, #28]
 80062ac:	429a      	cmp	r2, r3
 80062ae:	d04c      	beq.n	800634a <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80062b0:	69bb      	ldr	r3, [r7, #24]
 80062b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062b4:	697a      	ldr	r2, [r7, #20]
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d147      	bne.n	800634a <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80062ba:	4b26      	ldr	r3, [pc, #152]	@ (8006354 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	69ba      	ldr	r2, [r7, #24]
 80062c0:	429a      	cmp	r2, r3
 80062c2:	d10b      	bne.n	80062dc <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80062c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062c8:	f383 8811 	msr	BASEPRI, r3
 80062cc:	f3bf 8f6f 	isb	sy
 80062d0:	f3bf 8f4f 	dsb	sy
 80062d4:	60bb      	str	r3, [r7, #8]
}
 80062d6:	bf00      	nop
 80062d8:	bf00      	nop
 80062da:	e7fd      	b.n	80062d8 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80062dc:	69bb      	ldr	r3, [r7, #24]
 80062de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062e0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80062e2:	69bb      	ldr	r3, [r7, #24]
 80062e4:	69fa      	ldr	r2, [r7, #28]
 80062e6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80062e8:	69bb      	ldr	r3, [r7, #24]
 80062ea:	699b      	ldr	r3, [r3, #24]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	db04      	blt.n	80062fa <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80062f6:	69bb      	ldr	r3, [r7, #24]
 80062f8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80062fa:	69bb      	ldr	r3, [r7, #24]
 80062fc:	6959      	ldr	r1, [r3, #20]
 80062fe:	693a      	ldr	r2, [r7, #16]
 8006300:	4613      	mov	r3, r2
 8006302:	009b      	lsls	r3, r3, #2
 8006304:	4413      	add	r3, r2
 8006306:	009b      	lsls	r3, r3, #2
 8006308:	4a13      	ldr	r2, [pc, #76]	@ (8006358 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800630a:	4413      	add	r3, r2
 800630c:	4299      	cmp	r1, r3
 800630e:	d11c      	bne.n	800634a <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006310:	69bb      	ldr	r3, [r7, #24]
 8006312:	3304      	adds	r3, #4
 8006314:	4618      	mov	r0, r3
 8006316:	f7fe f929 	bl	800456c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800631a:	69bb      	ldr	r3, [r7, #24]
 800631c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800631e:	4b0f      	ldr	r3, [pc, #60]	@ (800635c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	429a      	cmp	r2, r3
 8006324:	d903      	bls.n	800632e <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8006326:	69bb      	ldr	r3, [r7, #24]
 8006328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800632a:	4a0c      	ldr	r2, [pc, #48]	@ (800635c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800632c:	6013      	str	r3, [r2, #0]
 800632e:	69bb      	ldr	r3, [r7, #24]
 8006330:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006332:	4613      	mov	r3, r2
 8006334:	009b      	lsls	r3, r3, #2
 8006336:	4413      	add	r3, r2
 8006338:	009b      	lsls	r3, r3, #2
 800633a:	4a07      	ldr	r2, [pc, #28]	@ (8006358 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800633c:	441a      	add	r2, r3
 800633e:	69bb      	ldr	r3, [r7, #24]
 8006340:	3304      	adds	r3, #4
 8006342:	4619      	mov	r1, r3
 8006344:	4610      	mov	r0, r2
 8006346:	f7fe f8b6 	bl	80044b6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800634a:	bf00      	nop
 800634c:	3720      	adds	r7, #32
 800634e:	46bd      	mov	sp, r7
 8006350:	bd80      	pop	{r7, pc}
 8006352:	bf00      	nop
 8006354:	20000988 	.word	0x20000988
 8006358:	2000098c 	.word	0x2000098c
 800635c:	20000e64 	.word	0x20000e64

08006360 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006360:	b480      	push	{r7}
 8006362:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006364:	4b07      	ldr	r3, [pc, #28]	@ (8006384 <pvTaskIncrementMutexHeldCount+0x24>)
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d004      	beq.n	8006376 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800636c:	4b05      	ldr	r3, [pc, #20]	@ (8006384 <pvTaskIncrementMutexHeldCount+0x24>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006372:	3201      	adds	r2, #1
 8006374:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8006376:	4b03      	ldr	r3, [pc, #12]	@ (8006384 <pvTaskIncrementMutexHeldCount+0x24>)
 8006378:	681b      	ldr	r3, [r3, #0]
	}
 800637a:	4618      	mov	r0, r3
 800637c:	46bd      	mov	sp, r7
 800637e:	bc80      	pop	{r7}
 8006380:	4770      	bx	lr
 8006382:	bf00      	nop
 8006384:	20000988 	.word	0x20000988

08006388 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8006388:	b580      	push	{r7, lr}
 800638a:	b084      	sub	sp, #16
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
 8006390:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8006392:	f000 fd7b 	bl	8006e8c <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8006396:	4b20      	ldr	r3, [pc, #128]	@ (8006418 <ulTaskNotifyTake+0x90>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d113      	bne.n	80063ca <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80063a2:	4b1d      	ldr	r3, [pc, #116]	@ (8006418 <ulTaskNotifyTake+0x90>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	2201      	movs	r2, #1
 80063a8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d00b      	beq.n	80063ca <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80063b2:	2101      	movs	r1, #1
 80063b4:	6838      	ldr	r0, [r7, #0]
 80063b6:	f000 f8c9 	bl	800654c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80063ba:	4b18      	ldr	r3, [pc, #96]	@ (800641c <ulTaskNotifyTake+0x94>)
 80063bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063c0:	601a      	str	r2, [r3, #0]
 80063c2:	f3bf 8f4f 	dsb	sy
 80063c6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80063ca:	f000 fd8f 	bl	8006eec <vPortExitCritical>

		taskENTER_CRITICAL();
 80063ce:	f000 fd5d 	bl	8006e8c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 80063d2:	4b11      	ldr	r3, [pc, #68]	@ (8006418 <ulTaskNotifyTake+0x90>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80063da:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d00e      	beq.n	8006400 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d005      	beq.n	80063f4 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80063e8:	4b0b      	ldr	r3, [pc, #44]	@ (8006418 <ulTaskNotifyTake+0x90>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	2200      	movs	r2, #0
 80063ee:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 80063f2:	e005      	b.n	8006400 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80063f4:	4b08      	ldr	r3, [pc, #32]	@ (8006418 <ulTaskNotifyTake+0x90>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	68fa      	ldr	r2, [r7, #12]
 80063fa:	3a01      	subs	r2, #1
 80063fc:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006400:	4b05      	ldr	r3, [pc, #20]	@ (8006418 <ulTaskNotifyTake+0x90>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	2200      	movs	r2, #0
 8006406:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 800640a:	f000 fd6f 	bl	8006eec <vPortExitCritical>

		return ulReturn;
 800640e:	68fb      	ldr	r3, [r7, #12]
	}
 8006410:	4618      	mov	r0, r3
 8006412:	3710      	adds	r7, #16
 8006414:	46bd      	mov	sp, r7
 8006416:	bd80      	pop	{r7, pc}
 8006418:	20000988 	.word	0x20000988
 800641c:	e000ed04 	.word	0xe000ed04

08006420 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006420:	b580      	push	{r7, lr}
 8006422:	b08a      	sub	sp, #40	@ 0x28
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
 8006428:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d10b      	bne.n	8006448 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 8006430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006434:	f383 8811 	msr	BASEPRI, r3
 8006438:	f3bf 8f6f 	isb	sy
 800643c:	f3bf 8f4f 	dsb	sy
 8006440:	61bb      	str	r3, [r7, #24]
}
 8006442:	bf00      	nop
 8006444:	bf00      	nop
 8006446:	e7fd      	b.n	8006444 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006448:	f000 fde2 	bl	8007010 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 8006450:	f3ef 8211 	mrs	r2, BASEPRI
 8006454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006458:	f383 8811 	msr	BASEPRI, r3
 800645c:	f3bf 8f6f 	isb	sy
 8006460:	f3bf 8f4f 	dsb	sy
 8006464:	617a      	str	r2, [r7, #20]
 8006466:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006468:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800646a:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800646c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800646e:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8006472:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8006474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006476:	2202      	movs	r2, #2
 8006478:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 800647c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800647e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006482:	1c5a      	adds	r2, r3, #1
 8006484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006486:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800648a:	7ffb      	ldrb	r3, [r7, #31]
 800648c:	2b01      	cmp	r3, #1
 800648e:	d147      	bne.n	8006520 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006494:	2b00      	cmp	r3, #0
 8006496:	d00b      	beq.n	80064b0 <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 8006498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800649c:	f383 8811 	msr	BASEPRI, r3
 80064a0:	f3bf 8f6f 	isb	sy
 80064a4:	f3bf 8f4f 	dsb	sy
 80064a8:	60fb      	str	r3, [r7, #12]
}
 80064aa:	bf00      	nop
 80064ac:	bf00      	nop
 80064ae:	e7fd      	b.n	80064ac <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80064b0:	4b20      	ldr	r3, [pc, #128]	@ (8006534 <vTaskNotifyGiveFromISR+0x114>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d11d      	bne.n	80064f4 <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80064b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ba:	3304      	adds	r3, #4
 80064bc:	4618      	mov	r0, r3
 80064be:	f7fe f855 	bl	800456c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80064c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064c6:	4b1c      	ldr	r3, [pc, #112]	@ (8006538 <vTaskNotifyGiveFromISR+0x118>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	429a      	cmp	r2, r3
 80064cc:	d903      	bls.n	80064d6 <vTaskNotifyGiveFromISR+0xb6>
 80064ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064d2:	4a19      	ldr	r2, [pc, #100]	@ (8006538 <vTaskNotifyGiveFromISR+0x118>)
 80064d4:	6013      	str	r3, [r2, #0]
 80064d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064da:	4613      	mov	r3, r2
 80064dc:	009b      	lsls	r3, r3, #2
 80064de:	4413      	add	r3, r2
 80064e0:	009b      	lsls	r3, r3, #2
 80064e2:	4a16      	ldr	r2, [pc, #88]	@ (800653c <vTaskNotifyGiveFromISR+0x11c>)
 80064e4:	441a      	add	r2, r3
 80064e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064e8:	3304      	adds	r3, #4
 80064ea:	4619      	mov	r1, r3
 80064ec:	4610      	mov	r0, r2
 80064ee:	f7fd ffe2 	bl	80044b6 <vListInsertEnd>
 80064f2:	e005      	b.n	8006500 <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80064f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f6:	3318      	adds	r3, #24
 80064f8:	4619      	mov	r1, r3
 80064fa:	4811      	ldr	r0, [pc, #68]	@ (8006540 <vTaskNotifyGiveFromISR+0x120>)
 80064fc:	f7fd ffdb 	bl	80044b6 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006502:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006504:	4b0f      	ldr	r3, [pc, #60]	@ (8006544 <vTaskNotifyGiveFromISR+0x124>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800650a:	429a      	cmp	r2, r3
 800650c:	d908      	bls.n	8006520 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d002      	beq.n	800651a <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	2201      	movs	r2, #1
 8006518:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800651a:	4b0b      	ldr	r3, [pc, #44]	@ (8006548 <vTaskNotifyGiveFromISR+0x128>)
 800651c:	2201      	movs	r2, #1
 800651e:	601a      	str	r2, [r3, #0]
 8006520:	6a3b      	ldr	r3, [r7, #32]
 8006522:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	f383 8811 	msr	BASEPRI, r3
}
 800652a:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 800652c:	bf00      	nop
 800652e:	3728      	adds	r7, #40	@ 0x28
 8006530:	46bd      	mov	sp, r7
 8006532:	bd80      	pop	{r7, pc}
 8006534:	20000e84 	.word	0x20000e84
 8006538:	20000e64 	.word	0x20000e64
 800653c:	2000098c 	.word	0x2000098c
 8006540:	20000e1c 	.word	0x20000e1c
 8006544:	20000988 	.word	0x20000988
 8006548:	20000e70 	.word	0x20000e70

0800654c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b084      	sub	sp, #16
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
 8006554:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006556:	4b21      	ldr	r3, [pc, #132]	@ (80065dc <prvAddCurrentTaskToDelayedList+0x90>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800655c:	4b20      	ldr	r3, [pc, #128]	@ (80065e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	3304      	adds	r3, #4
 8006562:	4618      	mov	r0, r3
 8006564:	f7fe f802 	bl	800456c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800656e:	d10a      	bne.n	8006586 <prvAddCurrentTaskToDelayedList+0x3a>
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d007      	beq.n	8006586 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006576:	4b1a      	ldr	r3, [pc, #104]	@ (80065e0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	3304      	adds	r3, #4
 800657c:	4619      	mov	r1, r3
 800657e:	4819      	ldr	r0, [pc, #100]	@ (80065e4 <prvAddCurrentTaskToDelayedList+0x98>)
 8006580:	f7fd ff99 	bl	80044b6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006584:	e026      	b.n	80065d4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006586:	68fa      	ldr	r2, [r7, #12]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	4413      	add	r3, r2
 800658c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800658e:	4b14      	ldr	r3, [pc, #80]	@ (80065e0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	68ba      	ldr	r2, [r7, #8]
 8006594:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006596:	68ba      	ldr	r2, [r7, #8]
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	429a      	cmp	r2, r3
 800659c:	d209      	bcs.n	80065b2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800659e:	4b12      	ldr	r3, [pc, #72]	@ (80065e8 <prvAddCurrentTaskToDelayedList+0x9c>)
 80065a0:	681a      	ldr	r2, [r3, #0]
 80065a2:	4b0f      	ldr	r3, [pc, #60]	@ (80065e0 <prvAddCurrentTaskToDelayedList+0x94>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	3304      	adds	r3, #4
 80065a8:	4619      	mov	r1, r3
 80065aa:	4610      	mov	r0, r2
 80065ac:	f7fd ffa6 	bl	80044fc <vListInsert>
}
 80065b0:	e010      	b.n	80065d4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80065b2:	4b0e      	ldr	r3, [pc, #56]	@ (80065ec <prvAddCurrentTaskToDelayedList+0xa0>)
 80065b4:	681a      	ldr	r2, [r3, #0]
 80065b6:	4b0a      	ldr	r3, [pc, #40]	@ (80065e0 <prvAddCurrentTaskToDelayedList+0x94>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	3304      	adds	r3, #4
 80065bc:	4619      	mov	r1, r3
 80065be:	4610      	mov	r0, r2
 80065c0:	f7fd ff9c 	bl	80044fc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80065c4:	4b0a      	ldr	r3, [pc, #40]	@ (80065f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	68ba      	ldr	r2, [r7, #8]
 80065ca:	429a      	cmp	r2, r3
 80065cc:	d202      	bcs.n	80065d4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80065ce:	4a08      	ldr	r2, [pc, #32]	@ (80065f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	6013      	str	r3, [r2, #0]
}
 80065d4:	bf00      	nop
 80065d6:	3710      	adds	r7, #16
 80065d8:	46bd      	mov	sp, r7
 80065da:	bd80      	pop	{r7, pc}
 80065dc:	20000e60 	.word	0x20000e60
 80065e0:	20000988 	.word	0x20000988
 80065e4:	20000e48 	.word	0x20000e48
 80065e8:	20000e18 	.word	0x20000e18
 80065ec:	20000e14 	.word	0x20000e14
 80065f0:	20000e7c 	.word	0x20000e7c

080065f4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b08a      	sub	sp, #40	@ 0x28
 80065f8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80065fa:	2300      	movs	r3, #0
 80065fc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80065fe:	f000 fb11 	bl	8006c24 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006602:	4b1d      	ldr	r3, [pc, #116]	@ (8006678 <xTimerCreateTimerTask+0x84>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d021      	beq.n	800664e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800660a:	2300      	movs	r3, #0
 800660c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800660e:	2300      	movs	r3, #0
 8006610:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006612:	1d3a      	adds	r2, r7, #4
 8006614:	f107 0108 	add.w	r1, r7, #8
 8006618:	f107 030c 	add.w	r3, r7, #12
 800661c:	4618      	mov	r0, r3
 800661e:	f7fd ff05 	bl	800442c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006622:	6879      	ldr	r1, [r7, #4]
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	68fa      	ldr	r2, [r7, #12]
 8006628:	9202      	str	r2, [sp, #8]
 800662a:	9301      	str	r3, [sp, #4]
 800662c:	2302      	movs	r3, #2
 800662e:	9300      	str	r3, [sp, #0]
 8006630:	2300      	movs	r3, #0
 8006632:	460a      	mov	r2, r1
 8006634:	4911      	ldr	r1, [pc, #68]	@ (800667c <xTimerCreateTimerTask+0x88>)
 8006636:	4812      	ldr	r0, [pc, #72]	@ (8006680 <xTimerCreateTimerTask+0x8c>)
 8006638:	f7fe fe50 	bl	80052dc <xTaskCreateStatic>
 800663c:	4603      	mov	r3, r0
 800663e:	4a11      	ldr	r2, [pc, #68]	@ (8006684 <xTimerCreateTimerTask+0x90>)
 8006640:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006642:	4b10      	ldr	r3, [pc, #64]	@ (8006684 <xTimerCreateTimerTask+0x90>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d001      	beq.n	800664e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800664a:	2301      	movs	r3, #1
 800664c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d10b      	bne.n	800666c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006658:	f383 8811 	msr	BASEPRI, r3
 800665c:	f3bf 8f6f 	isb	sy
 8006660:	f3bf 8f4f 	dsb	sy
 8006664:	613b      	str	r3, [r7, #16]
}
 8006666:	bf00      	nop
 8006668:	bf00      	nop
 800666a:	e7fd      	b.n	8006668 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800666c:	697b      	ldr	r3, [r7, #20]
}
 800666e:	4618      	mov	r0, r3
 8006670:	3718      	adds	r7, #24
 8006672:	46bd      	mov	sp, r7
 8006674:	bd80      	pop	{r7, pc}
 8006676:	bf00      	nop
 8006678:	20000eb8 	.word	0x20000eb8
 800667c:	080085d8 	.word	0x080085d8
 8006680:	080067c1 	.word	0x080067c1
 8006684:	20000ebc 	.word	0x20000ebc

08006688 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b08a      	sub	sp, #40	@ 0x28
 800668c:	af00      	add	r7, sp, #0
 800668e:	60f8      	str	r0, [r7, #12]
 8006690:	60b9      	str	r1, [r7, #8]
 8006692:	607a      	str	r2, [r7, #4]
 8006694:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006696:	2300      	movs	r3, #0
 8006698:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d10b      	bne.n	80066b8 <xTimerGenericCommand+0x30>
	__asm volatile
 80066a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066a4:	f383 8811 	msr	BASEPRI, r3
 80066a8:	f3bf 8f6f 	isb	sy
 80066ac:	f3bf 8f4f 	dsb	sy
 80066b0:	623b      	str	r3, [r7, #32]
}
 80066b2:	bf00      	nop
 80066b4:	bf00      	nop
 80066b6:	e7fd      	b.n	80066b4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80066b8:	4b19      	ldr	r3, [pc, #100]	@ (8006720 <xTimerGenericCommand+0x98>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d02a      	beq.n	8006716 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	2b05      	cmp	r3, #5
 80066d0:	dc18      	bgt.n	8006704 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80066d2:	f7ff fccb 	bl	800606c <xTaskGetSchedulerState>
 80066d6:	4603      	mov	r3, r0
 80066d8:	2b02      	cmp	r3, #2
 80066da:	d109      	bne.n	80066f0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80066dc:	4b10      	ldr	r3, [pc, #64]	@ (8006720 <xTimerGenericCommand+0x98>)
 80066de:	6818      	ldr	r0, [r3, #0]
 80066e0:	f107 0110 	add.w	r1, r7, #16
 80066e4:	2300      	movs	r3, #0
 80066e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066e8:	f7fe f8e2 	bl	80048b0 <xQueueGenericSend>
 80066ec:	6278      	str	r0, [r7, #36]	@ 0x24
 80066ee:	e012      	b.n	8006716 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80066f0:	4b0b      	ldr	r3, [pc, #44]	@ (8006720 <xTimerGenericCommand+0x98>)
 80066f2:	6818      	ldr	r0, [r3, #0]
 80066f4:	f107 0110 	add.w	r1, r7, #16
 80066f8:	2300      	movs	r3, #0
 80066fa:	2200      	movs	r2, #0
 80066fc:	f7fe f8d8 	bl	80048b0 <xQueueGenericSend>
 8006700:	6278      	str	r0, [r7, #36]	@ 0x24
 8006702:	e008      	b.n	8006716 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006704:	4b06      	ldr	r3, [pc, #24]	@ (8006720 <xTimerGenericCommand+0x98>)
 8006706:	6818      	ldr	r0, [r3, #0]
 8006708:	f107 0110 	add.w	r1, r7, #16
 800670c:	2300      	movs	r3, #0
 800670e:	683a      	ldr	r2, [r7, #0]
 8006710:	f7fe f9d0 	bl	8004ab4 <xQueueGenericSendFromISR>
 8006714:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006718:	4618      	mov	r0, r3
 800671a:	3728      	adds	r7, #40	@ 0x28
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}
 8006720:	20000eb8 	.word	0x20000eb8

08006724 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b088      	sub	sp, #32
 8006728:	af02      	add	r7, sp, #8
 800672a:	6078      	str	r0, [r7, #4]
 800672c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800672e:	4b23      	ldr	r3, [pc, #140]	@ (80067bc <prvProcessExpiredTimer+0x98>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	68db      	ldr	r3, [r3, #12]
 8006734:	68db      	ldr	r3, [r3, #12]
 8006736:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	3304      	adds	r3, #4
 800673c:	4618      	mov	r0, r3
 800673e:	f7fd ff15 	bl	800456c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006748:	f003 0304 	and.w	r3, r3, #4
 800674c:	2b00      	cmp	r3, #0
 800674e:	d023      	beq.n	8006798 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	699a      	ldr	r2, [r3, #24]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	18d1      	adds	r1, r2, r3
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	683a      	ldr	r2, [r7, #0]
 800675c:	6978      	ldr	r0, [r7, #20]
 800675e:	f000 f8d3 	bl	8006908 <prvInsertTimerInActiveList>
 8006762:	4603      	mov	r3, r0
 8006764:	2b00      	cmp	r3, #0
 8006766:	d020      	beq.n	80067aa <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006768:	2300      	movs	r3, #0
 800676a:	9300      	str	r3, [sp, #0]
 800676c:	2300      	movs	r3, #0
 800676e:	687a      	ldr	r2, [r7, #4]
 8006770:	2100      	movs	r1, #0
 8006772:	6978      	ldr	r0, [r7, #20]
 8006774:	f7ff ff88 	bl	8006688 <xTimerGenericCommand>
 8006778:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d114      	bne.n	80067aa <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006784:	f383 8811 	msr	BASEPRI, r3
 8006788:	f3bf 8f6f 	isb	sy
 800678c:	f3bf 8f4f 	dsb	sy
 8006790:	60fb      	str	r3, [r7, #12]
}
 8006792:	bf00      	nop
 8006794:	bf00      	nop
 8006796:	e7fd      	b.n	8006794 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800679e:	f023 0301 	bic.w	r3, r3, #1
 80067a2:	b2da      	uxtb	r2, r3
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	6a1b      	ldr	r3, [r3, #32]
 80067ae:	6978      	ldr	r0, [r7, #20]
 80067b0:	4798      	blx	r3
}
 80067b2:	bf00      	nop
 80067b4:	3718      	adds	r7, #24
 80067b6:	46bd      	mov	sp, r7
 80067b8:	bd80      	pop	{r7, pc}
 80067ba:	bf00      	nop
 80067bc:	20000eb0 	.word	0x20000eb0

080067c0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b084      	sub	sp, #16
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80067c8:	f107 0308 	add.w	r3, r7, #8
 80067cc:	4618      	mov	r0, r3
 80067ce:	f000 f859 	bl	8006884 <prvGetNextExpireTime>
 80067d2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	4619      	mov	r1, r3
 80067d8:	68f8      	ldr	r0, [r7, #12]
 80067da:	f000 f805 	bl	80067e8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80067de:	f000 f8d5 	bl	800698c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80067e2:	bf00      	nop
 80067e4:	e7f0      	b.n	80067c8 <prvTimerTask+0x8>
	...

080067e8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b084      	sub	sp, #16
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
 80067f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80067f2:	f7ff f84b 	bl	800588c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80067f6:	f107 0308 	add.w	r3, r7, #8
 80067fa:	4618      	mov	r0, r3
 80067fc:	f000 f864 	bl	80068c8 <prvSampleTimeNow>
 8006800:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d130      	bne.n	800686a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d10a      	bne.n	8006824 <prvProcessTimerOrBlockTask+0x3c>
 800680e:	687a      	ldr	r2, [r7, #4]
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	429a      	cmp	r2, r3
 8006814:	d806      	bhi.n	8006824 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006816:	f7ff f847 	bl	80058a8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800681a:	68f9      	ldr	r1, [r7, #12]
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	f7ff ff81 	bl	8006724 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006822:	e024      	b.n	800686e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d008      	beq.n	800683c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800682a:	4b13      	ldr	r3, [pc, #76]	@ (8006878 <prvProcessTimerOrBlockTask+0x90>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d101      	bne.n	8006838 <prvProcessTimerOrBlockTask+0x50>
 8006834:	2301      	movs	r3, #1
 8006836:	e000      	b.n	800683a <prvProcessTimerOrBlockTask+0x52>
 8006838:	2300      	movs	r3, #0
 800683a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800683c:	4b0f      	ldr	r3, [pc, #60]	@ (800687c <prvProcessTimerOrBlockTask+0x94>)
 800683e:	6818      	ldr	r0, [r3, #0]
 8006840:	687a      	ldr	r2, [r7, #4]
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	1ad3      	subs	r3, r2, r3
 8006846:	683a      	ldr	r2, [r7, #0]
 8006848:	4619      	mov	r1, r3
 800684a:	f7fe fd13 	bl	8005274 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800684e:	f7ff f82b 	bl	80058a8 <xTaskResumeAll>
 8006852:	4603      	mov	r3, r0
 8006854:	2b00      	cmp	r3, #0
 8006856:	d10a      	bne.n	800686e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006858:	4b09      	ldr	r3, [pc, #36]	@ (8006880 <prvProcessTimerOrBlockTask+0x98>)
 800685a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800685e:	601a      	str	r2, [r3, #0]
 8006860:	f3bf 8f4f 	dsb	sy
 8006864:	f3bf 8f6f 	isb	sy
}
 8006868:	e001      	b.n	800686e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800686a:	f7ff f81d 	bl	80058a8 <xTaskResumeAll>
}
 800686e:	bf00      	nop
 8006870:	3710      	adds	r7, #16
 8006872:	46bd      	mov	sp, r7
 8006874:	bd80      	pop	{r7, pc}
 8006876:	bf00      	nop
 8006878:	20000eb4 	.word	0x20000eb4
 800687c:	20000eb8 	.word	0x20000eb8
 8006880:	e000ed04 	.word	0xe000ed04

08006884 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006884:	b480      	push	{r7}
 8006886:	b085      	sub	sp, #20
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800688c:	4b0d      	ldr	r3, [pc, #52]	@ (80068c4 <prvGetNextExpireTime+0x40>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d101      	bne.n	800689a <prvGetNextExpireTime+0x16>
 8006896:	2201      	movs	r2, #1
 8006898:	e000      	b.n	800689c <prvGetNextExpireTime+0x18>
 800689a:	2200      	movs	r2, #0
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d105      	bne.n	80068b4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80068a8:	4b06      	ldr	r3, [pc, #24]	@ (80068c4 <prvGetNextExpireTime+0x40>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	68db      	ldr	r3, [r3, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	60fb      	str	r3, [r7, #12]
 80068b2:	e001      	b.n	80068b8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80068b4:	2300      	movs	r3, #0
 80068b6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80068b8:	68fb      	ldr	r3, [r7, #12]
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	3714      	adds	r7, #20
 80068be:	46bd      	mov	sp, r7
 80068c0:	bc80      	pop	{r7}
 80068c2:	4770      	bx	lr
 80068c4:	20000eb0 	.word	0x20000eb0

080068c8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b084      	sub	sp, #16
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80068d0:	f7ff f888 	bl	80059e4 <xTaskGetTickCount>
 80068d4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80068d6:	4b0b      	ldr	r3, [pc, #44]	@ (8006904 <prvSampleTimeNow+0x3c>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	68fa      	ldr	r2, [r7, #12]
 80068dc:	429a      	cmp	r2, r3
 80068de:	d205      	bcs.n	80068ec <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80068e0:	f000 f93a 	bl	8006b58 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2201      	movs	r2, #1
 80068e8:	601a      	str	r2, [r3, #0]
 80068ea:	e002      	b.n	80068f2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2200      	movs	r2, #0
 80068f0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80068f2:	4a04      	ldr	r2, [pc, #16]	@ (8006904 <prvSampleTimeNow+0x3c>)
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80068f8:	68fb      	ldr	r3, [r7, #12]
}
 80068fa:	4618      	mov	r0, r3
 80068fc:	3710      	adds	r7, #16
 80068fe:	46bd      	mov	sp, r7
 8006900:	bd80      	pop	{r7, pc}
 8006902:	bf00      	nop
 8006904:	20000ec0 	.word	0x20000ec0

08006908 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b086      	sub	sp, #24
 800690c:	af00      	add	r7, sp, #0
 800690e:	60f8      	str	r0, [r7, #12]
 8006910:	60b9      	str	r1, [r7, #8]
 8006912:	607a      	str	r2, [r7, #4]
 8006914:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006916:	2300      	movs	r3, #0
 8006918:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	68ba      	ldr	r2, [r7, #8]
 800691e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	68fa      	ldr	r2, [r7, #12]
 8006924:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006926:	68ba      	ldr	r2, [r7, #8]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	429a      	cmp	r2, r3
 800692c:	d812      	bhi.n	8006954 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800692e:	687a      	ldr	r2, [r7, #4]
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	1ad2      	subs	r2, r2, r3
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	699b      	ldr	r3, [r3, #24]
 8006938:	429a      	cmp	r2, r3
 800693a:	d302      	bcc.n	8006942 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800693c:	2301      	movs	r3, #1
 800693e:	617b      	str	r3, [r7, #20]
 8006940:	e01b      	b.n	800697a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006942:	4b10      	ldr	r3, [pc, #64]	@ (8006984 <prvInsertTimerInActiveList+0x7c>)
 8006944:	681a      	ldr	r2, [r3, #0]
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	3304      	adds	r3, #4
 800694a:	4619      	mov	r1, r3
 800694c:	4610      	mov	r0, r2
 800694e:	f7fd fdd5 	bl	80044fc <vListInsert>
 8006952:	e012      	b.n	800697a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006954:	687a      	ldr	r2, [r7, #4]
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	429a      	cmp	r2, r3
 800695a:	d206      	bcs.n	800696a <prvInsertTimerInActiveList+0x62>
 800695c:	68ba      	ldr	r2, [r7, #8]
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	429a      	cmp	r2, r3
 8006962:	d302      	bcc.n	800696a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006964:	2301      	movs	r3, #1
 8006966:	617b      	str	r3, [r7, #20]
 8006968:	e007      	b.n	800697a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800696a:	4b07      	ldr	r3, [pc, #28]	@ (8006988 <prvInsertTimerInActiveList+0x80>)
 800696c:	681a      	ldr	r2, [r3, #0]
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	3304      	adds	r3, #4
 8006972:	4619      	mov	r1, r3
 8006974:	4610      	mov	r0, r2
 8006976:	f7fd fdc1 	bl	80044fc <vListInsert>
		}
	}

	return xProcessTimerNow;
 800697a:	697b      	ldr	r3, [r7, #20]
}
 800697c:	4618      	mov	r0, r3
 800697e:	3718      	adds	r7, #24
 8006980:	46bd      	mov	sp, r7
 8006982:	bd80      	pop	{r7, pc}
 8006984:	20000eb4 	.word	0x20000eb4
 8006988:	20000eb0 	.word	0x20000eb0

0800698c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b08e      	sub	sp, #56	@ 0x38
 8006990:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006992:	e0ce      	b.n	8006b32 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2b00      	cmp	r3, #0
 8006998:	da19      	bge.n	80069ce <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800699a:	1d3b      	adds	r3, r7, #4
 800699c:	3304      	adds	r3, #4
 800699e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80069a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d10b      	bne.n	80069be <prvProcessReceivedCommands+0x32>
	__asm volatile
 80069a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069aa:	f383 8811 	msr	BASEPRI, r3
 80069ae:	f3bf 8f6f 	isb	sy
 80069b2:	f3bf 8f4f 	dsb	sy
 80069b6:	61fb      	str	r3, [r7, #28]
}
 80069b8:	bf00      	nop
 80069ba:	bf00      	nop
 80069bc:	e7fd      	b.n	80069ba <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80069be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80069c4:	6850      	ldr	r0, [r2, #4]
 80069c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80069c8:	6892      	ldr	r2, [r2, #8]
 80069ca:	4611      	mov	r1, r2
 80069cc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	f2c0 80ae 	blt.w	8006b32 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80069da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069dc:	695b      	ldr	r3, [r3, #20]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d004      	beq.n	80069ec <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80069e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069e4:	3304      	adds	r3, #4
 80069e6:	4618      	mov	r0, r3
 80069e8:	f7fd fdc0 	bl	800456c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80069ec:	463b      	mov	r3, r7
 80069ee:	4618      	mov	r0, r3
 80069f0:	f7ff ff6a 	bl	80068c8 <prvSampleTimeNow>
 80069f4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2b09      	cmp	r3, #9
 80069fa:	f200 8097 	bhi.w	8006b2c <prvProcessReceivedCommands+0x1a0>
 80069fe:	a201      	add	r2, pc, #4	@ (adr r2, 8006a04 <prvProcessReceivedCommands+0x78>)
 8006a00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a04:	08006a2d 	.word	0x08006a2d
 8006a08:	08006a2d 	.word	0x08006a2d
 8006a0c:	08006a2d 	.word	0x08006a2d
 8006a10:	08006aa3 	.word	0x08006aa3
 8006a14:	08006ab7 	.word	0x08006ab7
 8006a18:	08006b03 	.word	0x08006b03
 8006a1c:	08006a2d 	.word	0x08006a2d
 8006a20:	08006a2d 	.word	0x08006a2d
 8006a24:	08006aa3 	.word	0x08006aa3
 8006a28:	08006ab7 	.word	0x08006ab7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006a2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a2e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a32:	f043 0301 	orr.w	r3, r3, #1
 8006a36:	b2da      	uxtb	r2, r3
 8006a38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a3a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006a3e:	68ba      	ldr	r2, [r7, #8]
 8006a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a42:	699b      	ldr	r3, [r3, #24]
 8006a44:	18d1      	adds	r1, r2, r3
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a4c:	f7ff ff5c 	bl	8006908 <prvInsertTimerInActiveList>
 8006a50:	4603      	mov	r3, r0
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d06c      	beq.n	8006b30 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a58:	6a1b      	ldr	r3, [r3, #32]
 8006a5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a5c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006a5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a60:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a64:	f003 0304 	and.w	r3, r3, #4
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d061      	beq.n	8006b30 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006a6c:	68ba      	ldr	r2, [r7, #8]
 8006a6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a70:	699b      	ldr	r3, [r3, #24]
 8006a72:	441a      	add	r2, r3
 8006a74:	2300      	movs	r3, #0
 8006a76:	9300      	str	r3, [sp, #0]
 8006a78:	2300      	movs	r3, #0
 8006a7a:	2100      	movs	r1, #0
 8006a7c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a7e:	f7ff fe03 	bl	8006688 <xTimerGenericCommand>
 8006a82:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006a84:	6a3b      	ldr	r3, [r7, #32]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d152      	bne.n	8006b30 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a8e:	f383 8811 	msr	BASEPRI, r3
 8006a92:	f3bf 8f6f 	isb	sy
 8006a96:	f3bf 8f4f 	dsb	sy
 8006a9a:	61bb      	str	r3, [r7, #24]
}
 8006a9c:	bf00      	nop
 8006a9e:	bf00      	nop
 8006aa0:	e7fd      	b.n	8006a9e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aa4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006aa8:	f023 0301 	bic.w	r3, r3, #1
 8006aac:	b2da      	uxtb	r2, r3
 8006aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ab0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006ab4:	e03d      	b.n	8006b32 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ab8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006abc:	f043 0301 	orr.w	r3, r3, #1
 8006ac0:	b2da      	uxtb	r2, r3
 8006ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ac4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006ac8:	68ba      	ldr	r2, [r7, #8]
 8006aca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006acc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006ace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ad0:	699b      	ldr	r3, [r3, #24]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d10b      	bne.n	8006aee <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ada:	f383 8811 	msr	BASEPRI, r3
 8006ade:	f3bf 8f6f 	isb	sy
 8006ae2:	f3bf 8f4f 	dsb	sy
 8006ae6:	617b      	str	r3, [r7, #20]
}
 8006ae8:	bf00      	nop
 8006aea:	bf00      	nop
 8006aec:	e7fd      	b.n	8006aea <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006aee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006af0:	699a      	ldr	r2, [r3, #24]
 8006af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006af4:	18d1      	adds	r1, r2, r3
 8006af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006af8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006afa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006afc:	f7ff ff04 	bl	8006908 <prvInsertTimerInActiveList>
					break;
 8006b00:	e017      	b.n	8006b32 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b08:	f003 0302 	and.w	r3, r3, #2
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d103      	bne.n	8006b18 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006b10:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b12:	f000 fb8b 	bl	800722c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006b16:	e00c      	b.n	8006b32 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b1a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b1e:	f023 0301 	bic.w	r3, r3, #1
 8006b22:	b2da      	uxtb	r2, r3
 8006b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b26:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006b2a:	e002      	b.n	8006b32 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006b2c:	bf00      	nop
 8006b2e:	e000      	b.n	8006b32 <prvProcessReceivedCommands+0x1a6>
					break;
 8006b30:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006b32:	4b08      	ldr	r3, [pc, #32]	@ (8006b54 <prvProcessReceivedCommands+0x1c8>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	1d39      	adds	r1, r7, #4
 8006b38:	2200      	movs	r2, #0
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	f7fe f858 	bl	8004bf0 <xQueueReceive>
 8006b40:	4603      	mov	r3, r0
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	f47f af26 	bne.w	8006994 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006b48:	bf00      	nop
 8006b4a:	bf00      	nop
 8006b4c:	3730      	adds	r7, #48	@ 0x30
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd80      	pop	{r7, pc}
 8006b52:	bf00      	nop
 8006b54:	20000eb8 	.word	0x20000eb8

08006b58 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b088      	sub	sp, #32
 8006b5c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006b5e:	e049      	b.n	8006bf4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006b60:	4b2e      	ldr	r3, [pc, #184]	@ (8006c1c <prvSwitchTimerLists+0xc4>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	68db      	ldr	r3, [r3, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b6a:	4b2c      	ldr	r3, [pc, #176]	@ (8006c1c <prvSwitchTimerLists+0xc4>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	68db      	ldr	r3, [r3, #12]
 8006b70:	68db      	ldr	r3, [r3, #12]
 8006b72:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	3304      	adds	r3, #4
 8006b78:	4618      	mov	r0, r3
 8006b7a:	f7fd fcf7 	bl	800456c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	6a1b      	ldr	r3, [r3, #32]
 8006b82:	68f8      	ldr	r0, [r7, #12]
 8006b84:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b8c:	f003 0304 	and.w	r3, r3, #4
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d02f      	beq.n	8006bf4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	699b      	ldr	r3, [r3, #24]
 8006b98:	693a      	ldr	r2, [r7, #16]
 8006b9a:	4413      	add	r3, r2
 8006b9c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006b9e:	68ba      	ldr	r2, [r7, #8]
 8006ba0:	693b      	ldr	r3, [r7, #16]
 8006ba2:	429a      	cmp	r2, r3
 8006ba4:	d90e      	bls.n	8006bc4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	68ba      	ldr	r2, [r7, #8]
 8006baa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	68fa      	ldr	r2, [r7, #12]
 8006bb0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006bb2:	4b1a      	ldr	r3, [pc, #104]	@ (8006c1c <prvSwitchTimerLists+0xc4>)
 8006bb4:	681a      	ldr	r2, [r3, #0]
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	3304      	adds	r3, #4
 8006bba:	4619      	mov	r1, r3
 8006bbc:	4610      	mov	r0, r2
 8006bbe:	f7fd fc9d 	bl	80044fc <vListInsert>
 8006bc2:	e017      	b.n	8006bf4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	9300      	str	r3, [sp, #0]
 8006bc8:	2300      	movs	r3, #0
 8006bca:	693a      	ldr	r2, [r7, #16]
 8006bcc:	2100      	movs	r1, #0
 8006bce:	68f8      	ldr	r0, [r7, #12]
 8006bd0:	f7ff fd5a 	bl	8006688 <xTimerGenericCommand>
 8006bd4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d10b      	bne.n	8006bf4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006bdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006be0:	f383 8811 	msr	BASEPRI, r3
 8006be4:	f3bf 8f6f 	isb	sy
 8006be8:	f3bf 8f4f 	dsb	sy
 8006bec:	603b      	str	r3, [r7, #0]
}
 8006bee:	bf00      	nop
 8006bf0:	bf00      	nop
 8006bf2:	e7fd      	b.n	8006bf0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006bf4:	4b09      	ldr	r3, [pc, #36]	@ (8006c1c <prvSwitchTimerLists+0xc4>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d1b0      	bne.n	8006b60 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006bfe:	4b07      	ldr	r3, [pc, #28]	@ (8006c1c <prvSwitchTimerLists+0xc4>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006c04:	4b06      	ldr	r3, [pc, #24]	@ (8006c20 <prvSwitchTimerLists+0xc8>)
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a04      	ldr	r2, [pc, #16]	@ (8006c1c <prvSwitchTimerLists+0xc4>)
 8006c0a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006c0c:	4a04      	ldr	r2, [pc, #16]	@ (8006c20 <prvSwitchTimerLists+0xc8>)
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	6013      	str	r3, [r2, #0]
}
 8006c12:	bf00      	nop
 8006c14:	3718      	adds	r7, #24
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}
 8006c1a:	bf00      	nop
 8006c1c:	20000eb0 	.word	0x20000eb0
 8006c20:	20000eb4 	.word	0x20000eb4

08006c24 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b082      	sub	sp, #8
 8006c28:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006c2a:	f000 f92f 	bl	8006e8c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006c2e:	4b15      	ldr	r3, [pc, #84]	@ (8006c84 <prvCheckForValidListAndQueue+0x60>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d120      	bne.n	8006c78 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006c36:	4814      	ldr	r0, [pc, #80]	@ (8006c88 <prvCheckForValidListAndQueue+0x64>)
 8006c38:	f7fd fc12 	bl	8004460 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006c3c:	4813      	ldr	r0, [pc, #76]	@ (8006c8c <prvCheckForValidListAndQueue+0x68>)
 8006c3e:	f7fd fc0f 	bl	8004460 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006c42:	4b13      	ldr	r3, [pc, #76]	@ (8006c90 <prvCheckForValidListAndQueue+0x6c>)
 8006c44:	4a10      	ldr	r2, [pc, #64]	@ (8006c88 <prvCheckForValidListAndQueue+0x64>)
 8006c46:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006c48:	4b12      	ldr	r3, [pc, #72]	@ (8006c94 <prvCheckForValidListAndQueue+0x70>)
 8006c4a:	4a10      	ldr	r2, [pc, #64]	@ (8006c8c <prvCheckForValidListAndQueue+0x68>)
 8006c4c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006c4e:	2300      	movs	r3, #0
 8006c50:	9300      	str	r3, [sp, #0]
 8006c52:	4b11      	ldr	r3, [pc, #68]	@ (8006c98 <prvCheckForValidListAndQueue+0x74>)
 8006c54:	4a11      	ldr	r2, [pc, #68]	@ (8006c9c <prvCheckForValidListAndQueue+0x78>)
 8006c56:	2110      	movs	r1, #16
 8006c58:	200a      	movs	r0, #10
 8006c5a:	f7fd fd1b 	bl	8004694 <xQueueGenericCreateStatic>
 8006c5e:	4603      	mov	r3, r0
 8006c60:	4a08      	ldr	r2, [pc, #32]	@ (8006c84 <prvCheckForValidListAndQueue+0x60>)
 8006c62:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006c64:	4b07      	ldr	r3, [pc, #28]	@ (8006c84 <prvCheckForValidListAndQueue+0x60>)
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d005      	beq.n	8006c78 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006c6c:	4b05      	ldr	r3, [pc, #20]	@ (8006c84 <prvCheckForValidListAndQueue+0x60>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	490b      	ldr	r1, [pc, #44]	@ (8006ca0 <prvCheckForValidListAndQueue+0x7c>)
 8006c72:	4618      	mov	r0, r3
 8006c74:	f7fe fad6 	bl	8005224 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006c78:	f000 f938 	bl	8006eec <vPortExitCritical>
}
 8006c7c:	bf00      	nop
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bd80      	pop	{r7, pc}
 8006c82:	bf00      	nop
 8006c84:	20000eb8 	.word	0x20000eb8
 8006c88:	20000e88 	.word	0x20000e88
 8006c8c:	20000e9c 	.word	0x20000e9c
 8006c90:	20000eb0 	.word	0x20000eb0
 8006c94:	20000eb4 	.word	0x20000eb4
 8006c98:	20000f64 	.word	0x20000f64
 8006c9c:	20000ec4 	.word	0x20000ec4
 8006ca0:	080085e0 	.word	0x080085e0

08006ca4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b085      	sub	sp, #20
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	60f8      	str	r0, [r7, #12]
 8006cac:	60b9      	str	r1, [r7, #8]
 8006cae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	3b04      	subs	r3, #4
 8006cb4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006cbc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	3b04      	subs	r3, #4
 8006cc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	f023 0201 	bic.w	r2, r3, #1
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	3b04      	subs	r3, #4
 8006cd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006cd4:	4a08      	ldr	r2, [pc, #32]	@ (8006cf8 <pxPortInitialiseStack+0x54>)
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	3b14      	subs	r3, #20
 8006cde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006ce0:	687a      	ldr	r2, [r7, #4]
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	3b20      	subs	r3, #32
 8006cea:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006cec:	68fb      	ldr	r3, [r7, #12]
}
 8006cee:	4618      	mov	r0, r3
 8006cf0:	3714      	adds	r7, #20
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bc80      	pop	{r7}
 8006cf6:	4770      	bx	lr
 8006cf8:	08006cfd 	.word	0x08006cfd

08006cfc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b085      	sub	sp, #20
 8006d00:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006d02:	2300      	movs	r3, #0
 8006d04:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006d06:	4b12      	ldr	r3, [pc, #72]	@ (8006d50 <prvTaskExitError+0x54>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006d0e:	d00b      	beq.n	8006d28 <prvTaskExitError+0x2c>
	__asm volatile
 8006d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d14:	f383 8811 	msr	BASEPRI, r3
 8006d18:	f3bf 8f6f 	isb	sy
 8006d1c:	f3bf 8f4f 	dsb	sy
 8006d20:	60fb      	str	r3, [r7, #12]
}
 8006d22:	bf00      	nop
 8006d24:	bf00      	nop
 8006d26:	e7fd      	b.n	8006d24 <prvTaskExitError+0x28>
	__asm volatile
 8006d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d2c:	f383 8811 	msr	BASEPRI, r3
 8006d30:	f3bf 8f6f 	isb	sy
 8006d34:	f3bf 8f4f 	dsb	sy
 8006d38:	60bb      	str	r3, [r7, #8]
}
 8006d3a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006d3c:	bf00      	nop
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d0fc      	beq.n	8006d3e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006d44:	bf00      	nop
 8006d46:	bf00      	nop
 8006d48:	3714      	adds	r7, #20
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	bc80      	pop	{r7}
 8006d4e:	4770      	bx	lr
 8006d50:	2000000c 	.word	0x2000000c
	...

08006d60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006d60:	4b07      	ldr	r3, [pc, #28]	@ (8006d80 <pxCurrentTCBConst2>)
 8006d62:	6819      	ldr	r1, [r3, #0]
 8006d64:	6808      	ldr	r0, [r1, #0]
 8006d66:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006d6a:	f380 8809 	msr	PSP, r0
 8006d6e:	f3bf 8f6f 	isb	sy
 8006d72:	f04f 0000 	mov.w	r0, #0
 8006d76:	f380 8811 	msr	BASEPRI, r0
 8006d7a:	f04e 0e0d 	orr.w	lr, lr, #13
 8006d7e:	4770      	bx	lr

08006d80 <pxCurrentTCBConst2>:
 8006d80:	20000988 	.word	0x20000988
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006d84:	bf00      	nop
 8006d86:	bf00      	nop

08006d88 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006d88:	4806      	ldr	r0, [pc, #24]	@ (8006da4 <prvPortStartFirstTask+0x1c>)
 8006d8a:	6800      	ldr	r0, [r0, #0]
 8006d8c:	6800      	ldr	r0, [r0, #0]
 8006d8e:	f380 8808 	msr	MSP, r0
 8006d92:	b662      	cpsie	i
 8006d94:	b661      	cpsie	f
 8006d96:	f3bf 8f4f 	dsb	sy
 8006d9a:	f3bf 8f6f 	isb	sy
 8006d9e:	df00      	svc	0
 8006da0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006da2:	bf00      	nop
 8006da4:	e000ed08 	.word	0xe000ed08

08006da8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b084      	sub	sp, #16
 8006dac:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006dae:	4b32      	ldr	r3, [pc, #200]	@ (8006e78 <xPortStartScheduler+0xd0>)
 8006db0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	781b      	ldrb	r3, [r3, #0]
 8006db6:	b2db      	uxtb	r3, r3
 8006db8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	22ff      	movs	r2, #255	@ 0xff
 8006dbe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	781b      	ldrb	r3, [r3, #0]
 8006dc4:	b2db      	uxtb	r3, r3
 8006dc6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006dc8:	78fb      	ldrb	r3, [r7, #3]
 8006dca:	b2db      	uxtb	r3, r3
 8006dcc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006dd0:	b2da      	uxtb	r2, r3
 8006dd2:	4b2a      	ldr	r3, [pc, #168]	@ (8006e7c <xPortStartScheduler+0xd4>)
 8006dd4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006dd6:	4b2a      	ldr	r3, [pc, #168]	@ (8006e80 <xPortStartScheduler+0xd8>)
 8006dd8:	2207      	movs	r2, #7
 8006dda:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ddc:	e009      	b.n	8006df2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8006dde:	4b28      	ldr	r3, [pc, #160]	@ (8006e80 <xPortStartScheduler+0xd8>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	3b01      	subs	r3, #1
 8006de4:	4a26      	ldr	r2, [pc, #152]	@ (8006e80 <xPortStartScheduler+0xd8>)
 8006de6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006de8:	78fb      	ldrb	r3, [r7, #3]
 8006dea:	b2db      	uxtb	r3, r3
 8006dec:	005b      	lsls	r3, r3, #1
 8006dee:	b2db      	uxtb	r3, r3
 8006df0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006df2:	78fb      	ldrb	r3, [r7, #3]
 8006df4:	b2db      	uxtb	r3, r3
 8006df6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dfa:	2b80      	cmp	r3, #128	@ 0x80
 8006dfc:	d0ef      	beq.n	8006dde <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006dfe:	4b20      	ldr	r3, [pc, #128]	@ (8006e80 <xPortStartScheduler+0xd8>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f1c3 0307 	rsb	r3, r3, #7
 8006e06:	2b04      	cmp	r3, #4
 8006e08:	d00b      	beq.n	8006e22 <xPortStartScheduler+0x7a>
	__asm volatile
 8006e0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e0e:	f383 8811 	msr	BASEPRI, r3
 8006e12:	f3bf 8f6f 	isb	sy
 8006e16:	f3bf 8f4f 	dsb	sy
 8006e1a:	60bb      	str	r3, [r7, #8]
}
 8006e1c:	bf00      	nop
 8006e1e:	bf00      	nop
 8006e20:	e7fd      	b.n	8006e1e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006e22:	4b17      	ldr	r3, [pc, #92]	@ (8006e80 <xPortStartScheduler+0xd8>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	021b      	lsls	r3, r3, #8
 8006e28:	4a15      	ldr	r2, [pc, #84]	@ (8006e80 <xPortStartScheduler+0xd8>)
 8006e2a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006e2c:	4b14      	ldr	r3, [pc, #80]	@ (8006e80 <xPortStartScheduler+0xd8>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006e34:	4a12      	ldr	r2, [pc, #72]	@ (8006e80 <xPortStartScheduler+0xd8>)
 8006e36:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	b2da      	uxtb	r2, r3
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006e40:	4b10      	ldr	r3, [pc, #64]	@ (8006e84 <xPortStartScheduler+0xdc>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a0f      	ldr	r2, [pc, #60]	@ (8006e84 <xPortStartScheduler+0xdc>)
 8006e46:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006e4a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006e4c:	4b0d      	ldr	r3, [pc, #52]	@ (8006e84 <xPortStartScheduler+0xdc>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4a0c      	ldr	r2, [pc, #48]	@ (8006e84 <xPortStartScheduler+0xdc>)
 8006e52:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006e56:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006e58:	f000 f8b8 	bl	8006fcc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8006e88 <xPortStartScheduler+0xe0>)
 8006e5e:	2200      	movs	r2, #0
 8006e60:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006e62:	f7ff ff91 	bl	8006d88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006e66:	f7fe fe85 	bl	8005b74 <vTaskSwitchContext>
	prvTaskExitError();
 8006e6a:	f7ff ff47 	bl	8006cfc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006e6e:	2300      	movs	r3, #0
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	3710      	adds	r7, #16
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}
 8006e78:	e000e400 	.word	0xe000e400
 8006e7c:	20000fb4 	.word	0x20000fb4
 8006e80:	20000fb8 	.word	0x20000fb8
 8006e84:	e000ed20 	.word	0xe000ed20
 8006e88:	2000000c 	.word	0x2000000c

08006e8c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b083      	sub	sp, #12
 8006e90:	af00      	add	r7, sp, #0
	__asm volatile
 8006e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e96:	f383 8811 	msr	BASEPRI, r3
 8006e9a:	f3bf 8f6f 	isb	sy
 8006e9e:	f3bf 8f4f 	dsb	sy
 8006ea2:	607b      	str	r3, [r7, #4]
}
 8006ea4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006ea6:	4b0f      	ldr	r3, [pc, #60]	@ (8006ee4 <vPortEnterCritical+0x58>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	3301      	adds	r3, #1
 8006eac:	4a0d      	ldr	r2, [pc, #52]	@ (8006ee4 <vPortEnterCritical+0x58>)
 8006eae:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8006ee4 <vPortEnterCritical+0x58>)
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	2b01      	cmp	r3, #1
 8006eb6:	d110      	bne.n	8006eda <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8006ee8 <vPortEnterCritical+0x5c>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	b2db      	uxtb	r3, r3
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d00b      	beq.n	8006eda <vPortEnterCritical+0x4e>
	__asm volatile
 8006ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec6:	f383 8811 	msr	BASEPRI, r3
 8006eca:	f3bf 8f6f 	isb	sy
 8006ece:	f3bf 8f4f 	dsb	sy
 8006ed2:	603b      	str	r3, [r7, #0]
}
 8006ed4:	bf00      	nop
 8006ed6:	bf00      	nop
 8006ed8:	e7fd      	b.n	8006ed6 <vPortEnterCritical+0x4a>
	}
}
 8006eda:	bf00      	nop
 8006edc:	370c      	adds	r7, #12
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bc80      	pop	{r7}
 8006ee2:	4770      	bx	lr
 8006ee4:	2000000c 	.word	0x2000000c
 8006ee8:	e000ed04 	.word	0xe000ed04

08006eec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006eec:	b480      	push	{r7}
 8006eee:	b083      	sub	sp, #12
 8006ef0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006ef2:	4b12      	ldr	r3, [pc, #72]	@ (8006f3c <vPortExitCritical+0x50>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d10b      	bne.n	8006f12 <vPortExitCritical+0x26>
	__asm volatile
 8006efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006efe:	f383 8811 	msr	BASEPRI, r3
 8006f02:	f3bf 8f6f 	isb	sy
 8006f06:	f3bf 8f4f 	dsb	sy
 8006f0a:	607b      	str	r3, [r7, #4]
}
 8006f0c:	bf00      	nop
 8006f0e:	bf00      	nop
 8006f10:	e7fd      	b.n	8006f0e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006f12:	4b0a      	ldr	r3, [pc, #40]	@ (8006f3c <vPortExitCritical+0x50>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	3b01      	subs	r3, #1
 8006f18:	4a08      	ldr	r2, [pc, #32]	@ (8006f3c <vPortExitCritical+0x50>)
 8006f1a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006f1c:	4b07      	ldr	r3, [pc, #28]	@ (8006f3c <vPortExitCritical+0x50>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d105      	bne.n	8006f30 <vPortExitCritical+0x44>
 8006f24:	2300      	movs	r3, #0
 8006f26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	f383 8811 	msr	BASEPRI, r3
}
 8006f2e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006f30:	bf00      	nop
 8006f32:	370c      	adds	r7, #12
 8006f34:	46bd      	mov	sp, r7
 8006f36:	bc80      	pop	{r7}
 8006f38:	4770      	bx	lr
 8006f3a:	bf00      	nop
 8006f3c:	2000000c 	.word	0x2000000c

08006f40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006f40:	f3ef 8009 	mrs	r0, PSP
 8006f44:	f3bf 8f6f 	isb	sy
 8006f48:	4b0d      	ldr	r3, [pc, #52]	@ (8006f80 <pxCurrentTCBConst>)
 8006f4a:	681a      	ldr	r2, [r3, #0]
 8006f4c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006f50:	6010      	str	r0, [r2, #0]
 8006f52:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006f56:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006f5a:	f380 8811 	msr	BASEPRI, r0
 8006f5e:	f7fe fe09 	bl	8005b74 <vTaskSwitchContext>
 8006f62:	f04f 0000 	mov.w	r0, #0
 8006f66:	f380 8811 	msr	BASEPRI, r0
 8006f6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8006f6e:	6819      	ldr	r1, [r3, #0]
 8006f70:	6808      	ldr	r0, [r1, #0]
 8006f72:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006f76:	f380 8809 	msr	PSP, r0
 8006f7a:	f3bf 8f6f 	isb	sy
 8006f7e:	4770      	bx	lr

08006f80 <pxCurrentTCBConst>:
 8006f80:	20000988 	.word	0x20000988
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006f84:	bf00      	nop
 8006f86:	bf00      	nop

08006f88 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b082      	sub	sp, #8
 8006f8c:	af00      	add	r7, sp, #0
	__asm volatile
 8006f8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f92:	f383 8811 	msr	BASEPRI, r3
 8006f96:	f3bf 8f6f 	isb	sy
 8006f9a:	f3bf 8f4f 	dsb	sy
 8006f9e:	607b      	str	r3, [r7, #4]
}
 8006fa0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006fa2:	f7fe fd2d 	bl	8005a00 <xTaskIncrementTick>
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d003      	beq.n	8006fb4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006fac:	4b06      	ldr	r3, [pc, #24]	@ (8006fc8 <xPortSysTickHandler+0x40>)
 8006fae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fb2:	601a      	str	r2, [r3, #0]
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	f383 8811 	msr	BASEPRI, r3
}
 8006fbe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006fc0:	bf00      	nop
 8006fc2:	3708      	adds	r7, #8
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}
 8006fc8:	e000ed04 	.word	0xe000ed04

08006fcc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006fcc:	b480      	push	{r7}
 8006fce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006fd0:	4b0a      	ldr	r3, [pc, #40]	@ (8006ffc <vPortSetupTimerInterrupt+0x30>)
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006fd6:	4b0a      	ldr	r3, [pc, #40]	@ (8007000 <vPortSetupTimerInterrupt+0x34>)
 8006fd8:	2200      	movs	r2, #0
 8006fda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006fdc:	4b09      	ldr	r3, [pc, #36]	@ (8007004 <vPortSetupTimerInterrupt+0x38>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	4a09      	ldr	r2, [pc, #36]	@ (8007008 <vPortSetupTimerInterrupt+0x3c>)
 8006fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8006fe6:	099b      	lsrs	r3, r3, #6
 8006fe8:	4a08      	ldr	r2, [pc, #32]	@ (800700c <vPortSetupTimerInterrupt+0x40>)
 8006fea:	3b01      	subs	r3, #1
 8006fec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006fee:	4b03      	ldr	r3, [pc, #12]	@ (8006ffc <vPortSetupTimerInterrupt+0x30>)
 8006ff0:	2207      	movs	r2, #7
 8006ff2:	601a      	str	r2, [r3, #0]
}
 8006ff4:	bf00      	nop
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	bc80      	pop	{r7}
 8006ffa:	4770      	bx	lr
 8006ffc:	e000e010 	.word	0xe000e010
 8007000:	e000e018 	.word	0xe000e018
 8007004:	20000000 	.word	0x20000000
 8007008:	10624dd3 	.word	0x10624dd3
 800700c:	e000e014 	.word	0xe000e014

08007010 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007010:	b480      	push	{r7}
 8007012:	b085      	sub	sp, #20
 8007014:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007016:	f3ef 8305 	mrs	r3, IPSR
 800701a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	2b0f      	cmp	r3, #15
 8007020:	d915      	bls.n	800704e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007022:	4a17      	ldr	r2, [pc, #92]	@ (8007080 <vPortValidateInterruptPriority+0x70>)
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	4413      	add	r3, r2
 8007028:	781b      	ldrb	r3, [r3, #0]
 800702a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800702c:	4b15      	ldr	r3, [pc, #84]	@ (8007084 <vPortValidateInterruptPriority+0x74>)
 800702e:	781b      	ldrb	r3, [r3, #0]
 8007030:	7afa      	ldrb	r2, [r7, #11]
 8007032:	429a      	cmp	r2, r3
 8007034:	d20b      	bcs.n	800704e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800703a:	f383 8811 	msr	BASEPRI, r3
 800703e:	f3bf 8f6f 	isb	sy
 8007042:	f3bf 8f4f 	dsb	sy
 8007046:	607b      	str	r3, [r7, #4]
}
 8007048:	bf00      	nop
 800704a:	bf00      	nop
 800704c:	e7fd      	b.n	800704a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800704e:	4b0e      	ldr	r3, [pc, #56]	@ (8007088 <vPortValidateInterruptPriority+0x78>)
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007056:	4b0d      	ldr	r3, [pc, #52]	@ (800708c <vPortValidateInterruptPriority+0x7c>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	429a      	cmp	r2, r3
 800705c:	d90b      	bls.n	8007076 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800705e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007062:	f383 8811 	msr	BASEPRI, r3
 8007066:	f3bf 8f6f 	isb	sy
 800706a:	f3bf 8f4f 	dsb	sy
 800706e:	603b      	str	r3, [r7, #0]
}
 8007070:	bf00      	nop
 8007072:	bf00      	nop
 8007074:	e7fd      	b.n	8007072 <vPortValidateInterruptPriority+0x62>
	}
 8007076:	bf00      	nop
 8007078:	3714      	adds	r7, #20
 800707a:	46bd      	mov	sp, r7
 800707c:	bc80      	pop	{r7}
 800707e:	4770      	bx	lr
 8007080:	e000e3f0 	.word	0xe000e3f0
 8007084:	20000fb4 	.word	0x20000fb4
 8007088:	e000ed0c 	.word	0xe000ed0c
 800708c:	20000fb8 	.word	0x20000fb8

08007090 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b08a      	sub	sp, #40	@ 0x28
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007098:	2300      	movs	r3, #0
 800709a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800709c:	f7fe fbf6 	bl	800588c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80070a0:	4b5c      	ldr	r3, [pc, #368]	@ (8007214 <pvPortMalloc+0x184>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d101      	bne.n	80070ac <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80070a8:	f000 f924 	bl	80072f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80070ac:	4b5a      	ldr	r3, [pc, #360]	@ (8007218 <pvPortMalloc+0x188>)
 80070ae:	681a      	ldr	r2, [r3, #0]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	4013      	ands	r3, r2
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	f040 8095 	bne.w	80071e4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d01e      	beq.n	80070fe <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80070c0:	2208      	movs	r2, #8
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	4413      	add	r3, r2
 80070c6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	f003 0307 	and.w	r3, r3, #7
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d015      	beq.n	80070fe <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	f023 0307 	bic.w	r3, r3, #7
 80070d8:	3308      	adds	r3, #8
 80070da:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f003 0307 	and.w	r3, r3, #7
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d00b      	beq.n	80070fe <pvPortMalloc+0x6e>
	__asm volatile
 80070e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070ea:	f383 8811 	msr	BASEPRI, r3
 80070ee:	f3bf 8f6f 	isb	sy
 80070f2:	f3bf 8f4f 	dsb	sy
 80070f6:	617b      	str	r3, [r7, #20]
}
 80070f8:	bf00      	nop
 80070fa:	bf00      	nop
 80070fc:	e7fd      	b.n	80070fa <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d06f      	beq.n	80071e4 <pvPortMalloc+0x154>
 8007104:	4b45      	ldr	r3, [pc, #276]	@ (800721c <pvPortMalloc+0x18c>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	687a      	ldr	r2, [r7, #4]
 800710a:	429a      	cmp	r2, r3
 800710c:	d86a      	bhi.n	80071e4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800710e:	4b44      	ldr	r3, [pc, #272]	@ (8007220 <pvPortMalloc+0x190>)
 8007110:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007112:	4b43      	ldr	r3, [pc, #268]	@ (8007220 <pvPortMalloc+0x190>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007118:	e004      	b.n	8007124 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800711a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800711c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800711e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007126:	685b      	ldr	r3, [r3, #4]
 8007128:	687a      	ldr	r2, [r7, #4]
 800712a:	429a      	cmp	r2, r3
 800712c:	d903      	bls.n	8007136 <pvPortMalloc+0xa6>
 800712e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d1f1      	bne.n	800711a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007136:	4b37      	ldr	r3, [pc, #220]	@ (8007214 <pvPortMalloc+0x184>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800713c:	429a      	cmp	r2, r3
 800713e:	d051      	beq.n	80071e4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007140:	6a3b      	ldr	r3, [r7, #32]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	2208      	movs	r2, #8
 8007146:	4413      	add	r3, r2
 8007148:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800714a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800714c:	681a      	ldr	r2, [r3, #0]
 800714e:	6a3b      	ldr	r3, [r7, #32]
 8007150:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007154:	685a      	ldr	r2, [r3, #4]
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	1ad2      	subs	r2, r2, r3
 800715a:	2308      	movs	r3, #8
 800715c:	005b      	lsls	r3, r3, #1
 800715e:	429a      	cmp	r2, r3
 8007160:	d920      	bls.n	80071a4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007162:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	4413      	add	r3, r2
 8007168:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800716a:	69bb      	ldr	r3, [r7, #24]
 800716c:	f003 0307 	and.w	r3, r3, #7
 8007170:	2b00      	cmp	r3, #0
 8007172:	d00b      	beq.n	800718c <pvPortMalloc+0xfc>
	__asm volatile
 8007174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007178:	f383 8811 	msr	BASEPRI, r3
 800717c:	f3bf 8f6f 	isb	sy
 8007180:	f3bf 8f4f 	dsb	sy
 8007184:	613b      	str	r3, [r7, #16]
}
 8007186:	bf00      	nop
 8007188:	bf00      	nop
 800718a:	e7fd      	b.n	8007188 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800718c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800718e:	685a      	ldr	r2, [r3, #4]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	1ad2      	subs	r2, r2, r3
 8007194:	69bb      	ldr	r3, [r7, #24]
 8007196:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800719a:	687a      	ldr	r2, [r7, #4]
 800719c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800719e:	69b8      	ldr	r0, [r7, #24]
 80071a0:	f000 f90a 	bl	80073b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80071a4:	4b1d      	ldr	r3, [pc, #116]	@ (800721c <pvPortMalloc+0x18c>)
 80071a6:	681a      	ldr	r2, [r3, #0]
 80071a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071aa:	685b      	ldr	r3, [r3, #4]
 80071ac:	1ad3      	subs	r3, r2, r3
 80071ae:	4a1b      	ldr	r2, [pc, #108]	@ (800721c <pvPortMalloc+0x18c>)
 80071b0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80071b2:	4b1a      	ldr	r3, [pc, #104]	@ (800721c <pvPortMalloc+0x18c>)
 80071b4:	681a      	ldr	r2, [r3, #0]
 80071b6:	4b1b      	ldr	r3, [pc, #108]	@ (8007224 <pvPortMalloc+0x194>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	429a      	cmp	r2, r3
 80071bc:	d203      	bcs.n	80071c6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80071be:	4b17      	ldr	r3, [pc, #92]	@ (800721c <pvPortMalloc+0x18c>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	4a18      	ldr	r2, [pc, #96]	@ (8007224 <pvPortMalloc+0x194>)
 80071c4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80071c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071c8:	685a      	ldr	r2, [r3, #4]
 80071ca:	4b13      	ldr	r3, [pc, #76]	@ (8007218 <pvPortMalloc+0x188>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	431a      	orrs	r2, r3
 80071d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80071d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d6:	2200      	movs	r2, #0
 80071d8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80071da:	4b13      	ldr	r3, [pc, #76]	@ (8007228 <pvPortMalloc+0x198>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	3301      	adds	r3, #1
 80071e0:	4a11      	ldr	r2, [pc, #68]	@ (8007228 <pvPortMalloc+0x198>)
 80071e2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80071e4:	f7fe fb60 	bl	80058a8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80071e8:	69fb      	ldr	r3, [r7, #28]
 80071ea:	f003 0307 	and.w	r3, r3, #7
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d00b      	beq.n	800720a <pvPortMalloc+0x17a>
	__asm volatile
 80071f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071f6:	f383 8811 	msr	BASEPRI, r3
 80071fa:	f3bf 8f6f 	isb	sy
 80071fe:	f3bf 8f4f 	dsb	sy
 8007202:	60fb      	str	r3, [r7, #12]
}
 8007204:	bf00      	nop
 8007206:	bf00      	nop
 8007208:	e7fd      	b.n	8007206 <pvPortMalloc+0x176>
	return pvReturn;
 800720a:	69fb      	ldr	r3, [r7, #28]
}
 800720c:	4618      	mov	r0, r3
 800720e:	3728      	adds	r7, #40	@ 0x28
 8007210:	46bd      	mov	sp, r7
 8007212:	bd80      	pop	{r7, pc}
 8007214:	200037c4 	.word	0x200037c4
 8007218:	200037d8 	.word	0x200037d8
 800721c:	200037c8 	.word	0x200037c8
 8007220:	200037bc 	.word	0x200037bc
 8007224:	200037cc 	.word	0x200037cc
 8007228:	200037d0 	.word	0x200037d0

0800722c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b086      	sub	sp, #24
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d04f      	beq.n	80072de <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800723e:	2308      	movs	r3, #8
 8007240:	425b      	negs	r3, r3
 8007242:	697a      	ldr	r2, [r7, #20]
 8007244:	4413      	add	r3, r2
 8007246:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007248:	697b      	ldr	r3, [r7, #20]
 800724a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800724c:	693b      	ldr	r3, [r7, #16]
 800724e:	685a      	ldr	r2, [r3, #4]
 8007250:	4b25      	ldr	r3, [pc, #148]	@ (80072e8 <vPortFree+0xbc>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	4013      	ands	r3, r2
 8007256:	2b00      	cmp	r3, #0
 8007258:	d10b      	bne.n	8007272 <vPortFree+0x46>
	__asm volatile
 800725a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800725e:	f383 8811 	msr	BASEPRI, r3
 8007262:	f3bf 8f6f 	isb	sy
 8007266:	f3bf 8f4f 	dsb	sy
 800726a:	60fb      	str	r3, [r7, #12]
}
 800726c:	bf00      	nop
 800726e:	bf00      	nop
 8007270:	e7fd      	b.n	800726e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007272:	693b      	ldr	r3, [r7, #16]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d00b      	beq.n	8007292 <vPortFree+0x66>
	__asm volatile
 800727a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800727e:	f383 8811 	msr	BASEPRI, r3
 8007282:	f3bf 8f6f 	isb	sy
 8007286:	f3bf 8f4f 	dsb	sy
 800728a:	60bb      	str	r3, [r7, #8]
}
 800728c:	bf00      	nop
 800728e:	bf00      	nop
 8007290:	e7fd      	b.n	800728e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	685a      	ldr	r2, [r3, #4]
 8007296:	4b14      	ldr	r3, [pc, #80]	@ (80072e8 <vPortFree+0xbc>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4013      	ands	r3, r2
 800729c:	2b00      	cmp	r3, #0
 800729e:	d01e      	beq.n	80072de <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d11a      	bne.n	80072de <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80072a8:	693b      	ldr	r3, [r7, #16]
 80072aa:	685a      	ldr	r2, [r3, #4]
 80072ac:	4b0e      	ldr	r3, [pc, #56]	@ (80072e8 <vPortFree+0xbc>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	43db      	mvns	r3, r3
 80072b2:	401a      	ands	r2, r3
 80072b4:	693b      	ldr	r3, [r7, #16]
 80072b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80072b8:	f7fe fae8 	bl	800588c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80072bc:	693b      	ldr	r3, [r7, #16]
 80072be:	685a      	ldr	r2, [r3, #4]
 80072c0:	4b0a      	ldr	r3, [pc, #40]	@ (80072ec <vPortFree+0xc0>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4413      	add	r3, r2
 80072c6:	4a09      	ldr	r2, [pc, #36]	@ (80072ec <vPortFree+0xc0>)
 80072c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80072ca:	6938      	ldr	r0, [r7, #16]
 80072cc:	f000 f874 	bl	80073b8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80072d0:	4b07      	ldr	r3, [pc, #28]	@ (80072f0 <vPortFree+0xc4>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	3301      	adds	r3, #1
 80072d6:	4a06      	ldr	r2, [pc, #24]	@ (80072f0 <vPortFree+0xc4>)
 80072d8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80072da:	f7fe fae5 	bl	80058a8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80072de:	bf00      	nop
 80072e0:	3718      	adds	r7, #24
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}
 80072e6:	bf00      	nop
 80072e8:	200037d8 	.word	0x200037d8
 80072ec:	200037c8 	.word	0x200037c8
 80072f0:	200037d4 	.word	0x200037d4

080072f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80072f4:	b480      	push	{r7}
 80072f6:	b085      	sub	sp, #20
 80072f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80072fa:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80072fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007300:	4b27      	ldr	r3, [pc, #156]	@ (80073a0 <prvHeapInit+0xac>)
 8007302:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	f003 0307 	and.w	r3, r3, #7
 800730a:	2b00      	cmp	r3, #0
 800730c:	d00c      	beq.n	8007328 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	3307      	adds	r3, #7
 8007312:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	f023 0307 	bic.w	r3, r3, #7
 800731a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800731c:	68ba      	ldr	r2, [r7, #8]
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	1ad3      	subs	r3, r2, r3
 8007322:	4a1f      	ldr	r2, [pc, #124]	@ (80073a0 <prvHeapInit+0xac>)
 8007324:	4413      	add	r3, r2
 8007326:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800732c:	4a1d      	ldr	r2, [pc, #116]	@ (80073a4 <prvHeapInit+0xb0>)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007332:	4b1c      	ldr	r3, [pc, #112]	@ (80073a4 <prvHeapInit+0xb0>)
 8007334:	2200      	movs	r2, #0
 8007336:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	68ba      	ldr	r2, [r7, #8]
 800733c:	4413      	add	r3, r2
 800733e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007340:	2208      	movs	r2, #8
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	1a9b      	subs	r3, r3, r2
 8007346:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	f023 0307 	bic.w	r3, r3, #7
 800734e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	4a15      	ldr	r2, [pc, #84]	@ (80073a8 <prvHeapInit+0xb4>)
 8007354:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007356:	4b14      	ldr	r3, [pc, #80]	@ (80073a8 <prvHeapInit+0xb4>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	2200      	movs	r2, #0
 800735c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800735e:	4b12      	ldr	r3, [pc, #72]	@ (80073a8 <prvHeapInit+0xb4>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	2200      	movs	r2, #0
 8007364:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	68fa      	ldr	r2, [r7, #12]
 800736e:	1ad2      	subs	r2, r2, r3
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007374:	4b0c      	ldr	r3, [pc, #48]	@ (80073a8 <prvHeapInit+0xb4>)
 8007376:	681a      	ldr	r2, [r3, #0]
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800737c:	683b      	ldr	r3, [r7, #0]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	4a0a      	ldr	r2, [pc, #40]	@ (80073ac <prvHeapInit+0xb8>)
 8007382:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	4a09      	ldr	r2, [pc, #36]	@ (80073b0 <prvHeapInit+0xbc>)
 800738a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800738c:	4b09      	ldr	r3, [pc, #36]	@ (80073b4 <prvHeapInit+0xc0>)
 800738e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007392:	601a      	str	r2, [r3, #0]
}
 8007394:	bf00      	nop
 8007396:	3714      	adds	r7, #20
 8007398:	46bd      	mov	sp, r7
 800739a:	bc80      	pop	{r7}
 800739c:	4770      	bx	lr
 800739e:	bf00      	nop
 80073a0:	20000fbc 	.word	0x20000fbc
 80073a4:	200037bc 	.word	0x200037bc
 80073a8:	200037c4 	.word	0x200037c4
 80073ac:	200037cc 	.word	0x200037cc
 80073b0:	200037c8 	.word	0x200037c8
 80073b4:	200037d8 	.word	0x200037d8

080073b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80073b8:	b480      	push	{r7}
 80073ba:	b085      	sub	sp, #20
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80073c0:	4b27      	ldr	r3, [pc, #156]	@ (8007460 <prvInsertBlockIntoFreeList+0xa8>)
 80073c2:	60fb      	str	r3, [r7, #12]
 80073c4:	e002      	b.n	80073cc <prvInsertBlockIntoFreeList+0x14>
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	60fb      	str	r3, [r7, #12]
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	687a      	ldr	r2, [r7, #4]
 80073d2:	429a      	cmp	r2, r3
 80073d4:	d8f7      	bhi.n	80073c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	68ba      	ldr	r2, [r7, #8]
 80073e0:	4413      	add	r3, r2
 80073e2:	687a      	ldr	r2, [r7, #4]
 80073e4:	429a      	cmp	r2, r3
 80073e6:	d108      	bne.n	80073fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	685a      	ldr	r2, [r3, #4]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	441a      	add	r2, r3
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	68ba      	ldr	r2, [r7, #8]
 8007404:	441a      	add	r2, r3
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	429a      	cmp	r2, r3
 800740c:	d118      	bne.n	8007440 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681a      	ldr	r2, [r3, #0]
 8007412:	4b14      	ldr	r3, [pc, #80]	@ (8007464 <prvInsertBlockIntoFreeList+0xac>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	429a      	cmp	r2, r3
 8007418:	d00d      	beq.n	8007436 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	685a      	ldr	r2, [r3, #4]
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	441a      	add	r2, r3
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	681a      	ldr	r2, [r3, #0]
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	601a      	str	r2, [r3, #0]
 8007434:	e008      	b.n	8007448 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007436:	4b0b      	ldr	r3, [pc, #44]	@ (8007464 <prvInsertBlockIntoFreeList+0xac>)
 8007438:	681a      	ldr	r2, [r3, #0]
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	601a      	str	r2, [r3, #0]
 800743e:	e003      	b.n	8007448 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681a      	ldr	r2, [r3, #0]
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007448:	68fa      	ldr	r2, [r7, #12]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	429a      	cmp	r2, r3
 800744e:	d002      	beq.n	8007456 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	687a      	ldr	r2, [r7, #4]
 8007454:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007456:	bf00      	nop
 8007458:	3714      	adds	r7, #20
 800745a:	46bd      	mov	sp, r7
 800745c:	bc80      	pop	{r7}
 800745e:	4770      	bx	lr
 8007460:	200037bc 	.word	0x200037bc
 8007464:	200037c4 	.word	0x200037c4

08007468 <std>:
 8007468:	2300      	movs	r3, #0
 800746a:	b510      	push	{r4, lr}
 800746c:	4604      	mov	r4, r0
 800746e:	e9c0 3300 	strd	r3, r3, [r0]
 8007472:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007476:	6083      	str	r3, [r0, #8]
 8007478:	8181      	strh	r1, [r0, #12]
 800747a:	6643      	str	r3, [r0, #100]	@ 0x64
 800747c:	81c2      	strh	r2, [r0, #14]
 800747e:	6183      	str	r3, [r0, #24]
 8007480:	4619      	mov	r1, r3
 8007482:	2208      	movs	r2, #8
 8007484:	305c      	adds	r0, #92	@ 0x5c
 8007486:	f000 f9f9 	bl	800787c <memset>
 800748a:	4b0d      	ldr	r3, [pc, #52]	@ (80074c0 <std+0x58>)
 800748c:	6224      	str	r4, [r4, #32]
 800748e:	6263      	str	r3, [r4, #36]	@ 0x24
 8007490:	4b0c      	ldr	r3, [pc, #48]	@ (80074c4 <std+0x5c>)
 8007492:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007494:	4b0c      	ldr	r3, [pc, #48]	@ (80074c8 <std+0x60>)
 8007496:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007498:	4b0c      	ldr	r3, [pc, #48]	@ (80074cc <std+0x64>)
 800749a:	6323      	str	r3, [r4, #48]	@ 0x30
 800749c:	4b0c      	ldr	r3, [pc, #48]	@ (80074d0 <std+0x68>)
 800749e:	429c      	cmp	r4, r3
 80074a0:	d006      	beq.n	80074b0 <std+0x48>
 80074a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80074a6:	4294      	cmp	r4, r2
 80074a8:	d002      	beq.n	80074b0 <std+0x48>
 80074aa:	33d0      	adds	r3, #208	@ 0xd0
 80074ac:	429c      	cmp	r4, r3
 80074ae:	d105      	bne.n	80074bc <std+0x54>
 80074b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80074b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074b8:	f000 bab6 	b.w	8007a28 <__retarget_lock_init_recursive>
 80074bc:	bd10      	pop	{r4, pc}
 80074be:	bf00      	nop
 80074c0:	080076cd 	.word	0x080076cd
 80074c4:	080076ef 	.word	0x080076ef
 80074c8:	08007727 	.word	0x08007727
 80074cc:	0800774b 	.word	0x0800774b
 80074d0:	200037dc 	.word	0x200037dc

080074d4 <stdio_exit_handler>:
 80074d4:	4a02      	ldr	r2, [pc, #8]	@ (80074e0 <stdio_exit_handler+0xc>)
 80074d6:	4903      	ldr	r1, [pc, #12]	@ (80074e4 <stdio_exit_handler+0x10>)
 80074d8:	4803      	ldr	r0, [pc, #12]	@ (80074e8 <stdio_exit_handler+0x14>)
 80074da:	f000 b869 	b.w	80075b0 <_fwalk_sglue>
 80074de:	bf00      	nop
 80074e0:	20000010 	.word	0x20000010
 80074e4:	080082d9 	.word	0x080082d9
 80074e8:	20000020 	.word	0x20000020

080074ec <cleanup_stdio>:
 80074ec:	6841      	ldr	r1, [r0, #4]
 80074ee:	4b0c      	ldr	r3, [pc, #48]	@ (8007520 <cleanup_stdio+0x34>)
 80074f0:	b510      	push	{r4, lr}
 80074f2:	4299      	cmp	r1, r3
 80074f4:	4604      	mov	r4, r0
 80074f6:	d001      	beq.n	80074fc <cleanup_stdio+0x10>
 80074f8:	f000 feee 	bl	80082d8 <_fflush_r>
 80074fc:	68a1      	ldr	r1, [r4, #8]
 80074fe:	4b09      	ldr	r3, [pc, #36]	@ (8007524 <cleanup_stdio+0x38>)
 8007500:	4299      	cmp	r1, r3
 8007502:	d002      	beq.n	800750a <cleanup_stdio+0x1e>
 8007504:	4620      	mov	r0, r4
 8007506:	f000 fee7 	bl	80082d8 <_fflush_r>
 800750a:	68e1      	ldr	r1, [r4, #12]
 800750c:	4b06      	ldr	r3, [pc, #24]	@ (8007528 <cleanup_stdio+0x3c>)
 800750e:	4299      	cmp	r1, r3
 8007510:	d004      	beq.n	800751c <cleanup_stdio+0x30>
 8007512:	4620      	mov	r0, r4
 8007514:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007518:	f000 bede 	b.w	80082d8 <_fflush_r>
 800751c:	bd10      	pop	{r4, pc}
 800751e:	bf00      	nop
 8007520:	200037dc 	.word	0x200037dc
 8007524:	20003844 	.word	0x20003844
 8007528:	200038ac 	.word	0x200038ac

0800752c <global_stdio_init.part.0>:
 800752c:	b510      	push	{r4, lr}
 800752e:	4b0b      	ldr	r3, [pc, #44]	@ (800755c <global_stdio_init.part.0+0x30>)
 8007530:	4c0b      	ldr	r4, [pc, #44]	@ (8007560 <global_stdio_init.part.0+0x34>)
 8007532:	4a0c      	ldr	r2, [pc, #48]	@ (8007564 <global_stdio_init.part.0+0x38>)
 8007534:	4620      	mov	r0, r4
 8007536:	601a      	str	r2, [r3, #0]
 8007538:	2104      	movs	r1, #4
 800753a:	2200      	movs	r2, #0
 800753c:	f7ff ff94 	bl	8007468 <std>
 8007540:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007544:	2201      	movs	r2, #1
 8007546:	2109      	movs	r1, #9
 8007548:	f7ff ff8e 	bl	8007468 <std>
 800754c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007550:	2202      	movs	r2, #2
 8007552:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007556:	2112      	movs	r1, #18
 8007558:	f7ff bf86 	b.w	8007468 <std>
 800755c:	20003914 	.word	0x20003914
 8007560:	200037dc 	.word	0x200037dc
 8007564:	080074d5 	.word	0x080074d5

08007568 <__sfp_lock_acquire>:
 8007568:	4801      	ldr	r0, [pc, #4]	@ (8007570 <__sfp_lock_acquire+0x8>)
 800756a:	f000 ba5e 	b.w	8007a2a <__retarget_lock_acquire_recursive>
 800756e:	bf00      	nop
 8007570:	2000391d 	.word	0x2000391d

08007574 <__sfp_lock_release>:
 8007574:	4801      	ldr	r0, [pc, #4]	@ (800757c <__sfp_lock_release+0x8>)
 8007576:	f000 ba59 	b.w	8007a2c <__retarget_lock_release_recursive>
 800757a:	bf00      	nop
 800757c:	2000391d 	.word	0x2000391d

08007580 <__sinit>:
 8007580:	b510      	push	{r4, lr}
 8007582:	4604      	mov	r4, r0
 8007584:	f7ff fff0 	bl	8007568 <__sfp_lock_acquire>
 8007588:	6a23      	ldr	r3, [r4, #32]
 800758a:	b11b      	cbz	r3, 8007594 <__sinit+0x14>
 800758c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007590:	f7ff bff0 	b.w	8007574 <__sfp_lock_release>
 8007594:	4b04      	ldr	r3, [pc, #16]	@ (80075a8 <__sinit+0x28>)
 8007596:	6223      	str	r3, [r4, #32]
 8007598:	4b04      	ldr	r3, [pc, #16]	@ (80075ac <__sinit+0x2c>)
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d1f5      	bne.n	800758c <__sinit+0xc>
 80075a0:	f7ff ffc4 	bl	800752c <global_stdio_init.part.0>
 80075a4:	e7f2      	b.n	800758c <__sinit+0xc>
 80075a6:	bf00      	nop
 80075a8:	080074ed 	.word	0x080074ed
 80075ac:	20003914 	.word	0x20003914

080075b0 <_fwalk_sglue>:
 80075b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075b4:	4607      	mov	r7, r0
 80075b6:	4688      	mov	r8, r1
 80075b8:	4614      	mov	r4, r2
 80075ba:	2600      	movs	r6, #0
 80075bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80075c0:	f1b9 0901 	subs.w	r9, r9, #1
 80075c4:	d505      	bpl.n	80075d2 <_fwalk_sglue+0x22>
 80075c6:	6824      	ldr	r4, [r4, #0]
 80075c8:	2c00      	cmp	r4, #0
 80075ca:	d1f7      	bne.n	80075bc <_fwalk_sglue+0xc>
 80075cc:	4630      	mov	r0, r6
 80075ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075d2:	89ab      	ldrh	r3, [r5, #12]
 80075d4:	2b01      	cmp	r3, #1
 80075d6:	d907      	bls.n	80075e8 <_fwalk_sglue+0x38>
 80075d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80075dc:	3301      	adds	r3, #1
 80075de:	d003      	beq.n	80075e8 <_fwalk_sglue+0x38>
 80075e0:	4629      	mov	r1, r5
 80075e2:	4638      	mov	r0, r7
 80075e4:	47c0      	blx	r8
 80075e6:	4306      	orrs	r6, r0
 80075e8:	3568      	adds	r5, #104	@ 0x68
 80075ea:	e7e9      	b.n	80075c0 <_fwalk_sglue+0x10>

080075ec <iprintf>:
 80075ec:	b40f      	push	{r0, r1, r2, r3}
 80075ee:	b507      	push	{r0, r1, r2, lr}
 80075f0:	4906      	ldr	r1, [pc, #24]	@ (800760c <iprintf+0x20>)
 80075f2:	ab04      	add	r3, sp, #16
 80075f4:	6808      	ldr	r0, [r1, #0]
 80075f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80075fa:	6881      	ldr	r1, [r0, #8]
 80075fc:	9301      	str	r3, [sp, #4]
 80075fe:	f000 fb43 	bl	8007c88 <_vfiprintf_r>
 8007602:	b003      	add	sp, #12
 8007604:	f85d eb04 	ldr.w	lr, [sp], #4
 8007608:	b004      	add	sp, #16
 800760a:	4770      	bx	lr
 800760c:	2000001c 	.word	0x2000001c

08007610 <_puts_r>:
 8007610:	6a03      	ldr	r3, [r0, #32]
 8007612:	b570      	push	{r4, r5, r6, lr}
 8007614:	4605      	mov	r5, r0
 8007616:	460e      	mov	r6, r1
 8007618:	6884      	ldr	r4, [r0, #8]
 800761a:	b90b      	cbnz	r3, 8007620 <_puts_r+0x10>
 800761c:	f7ff ffb0 	bl	8007580 <__sinit>
 8007620:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007622:	07db      	lsls	r3, r3, #31
 8007624:	d405      	bmi.n	8007632 <_puts_r+0x22>
 8007626:	89a3      	ldrh	r3, [r4, #12]
 8007628:	0598      	lsls	r0, r3, #22
 800762a:	d402      	bmi.n	8007632 <_puts_r+0x22>
 800762c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800762e:	f000 f9fc 	bl	8007a2a <__retarget_lock_acquire_recursive>
 8007632:	89a3      	ldrh	r3, [r4, #12]
 8007634:	0719      	lsls	r1, r3, #28
 8007636:	d502      	bpl.n	800763e <_puts_r+0x2e>
 8007638:	6923      	ldr	r3, [r4, #16]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d135      	bne.n	80076aa <_puts_r+0x9a>
 800763e:	4621      	mov	r1, r4
 8007640:	4628      	mov	r0, r5
 8007642:	f000 f8c5 	bl	80077d0 <__swsetup_r>
 8007646:	b380      	cbz	r0, 80076aa <_puts_r+0x9a>
 8007648:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800764c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800764e:	07da      	lsls	r2, r3, #31
 8007650:	d405      	bmi.n	800765e <_puts_r+0x4e>
 8007652:	89a3      	ldrh	r3, [r4, #12]
 8007654:	059b      	lsls	r3, r3, #22
 8007656:	d402      	bmi.n	800765e <_puts_r+0x4e>
 8007658:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800765a:	f000 f9e7 	bl	8007a2c <__retarget_lock_release_recursive>
 800765e:	4628      	mov	r0, r5
 8007660:	bd70      	pop	{r4, r5, r6, pc}
 8007662:	2b00      	cmp	r3, #0
 8007664:	da04      	bge.n	8007670 <_puts_r+0x60>
 8007666:	69a2      	ldr	r2, [r4, #24]
 8007668:	429a      	cmp	r2, r3
 800766a:	dc17      	bgt.n	800769c <_puts_r+0x8c>
 800766c:	290a      	cmp	r1, #10
 800766e:	d015      	beq.n	800769c <_puts_r+0x8c>
 8007670:	6823      	ldr	r3, [r4, #0]
 8007672:	1c5a      	adds	r2, r3, #1
 8007674:	6022      	str	r2, [r4, #0]
 8007676:	7019      	strb	r1, [r3, #0]
 8007678:	68a3      	ldr	r3, [r4, #8]
 800767a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800767e:	3b01      	subs	r3, #1
 8007680:	60a3      	str	r3, [r4, #8]
 8007682:	2900      	cmp	r1, #0
 8007684:	d1ed      	bne.n	8007662 <_puts_r+0x52>
 8007686:	2b00      	cmp	r3, #0
 8007688:	da11      	bge.n	80076ae <_puts_r+0x9e>
 800768a:	4622      	mov	r2, r4
 800768c:	210a      	movs	r1, #10
 800768e:	4628      	mov	r0, r5
 8007690:	f000 f85f 	bl	8007752 <__swbuf_r>
 8007694:	3001      	adds	r0, #1
 8007696:	d0d7      	beq.n	8007648 <_puts_r+0x38>
 8007698:	250a      	movs	r5, #10
 800769a:	e7d7      	b.n	800764c <_puts_r+0x3c>
 800769c:	4622      	mov	r2, r4
 800769e:	4628      	mov	r0, r5
 80076a0:	f000 f857 	bl	8007752 <__swbuf_r>
 80076a4:	3001      	adds	r0, #1
 80076a6:	d1e7      	bne.n	8007678 <_puts_r+0x68>
 80076a8:	e7ce      	b.n	8007648 <_puts_r+0x38>
 80076aa:	3e01      	subs	r6, #1
 80076ac:	e7e4      	b.n	8007678 <_puts_r+0x68>
 80076ae:	6823      	ldr	r3, [r4, #0]
 80076b0:	1c5a      	adds	r2, r3, #1
 80076b2:	6022      	str	r2, [r4, #0]
 80076b4:	220a      	movs	r2, #10
 80076b6:	701a      	strb	r2, [r3, #0]
 80076b8:	e7ee      	b.n	8007698 <_puts_r+0x88>
	...

080076bc <puts>:
 80076bc:	4b02      	ldr	r3, [pc, #8]	@ (80076c8 <puts+0xc>)
 80076be:	4601      	mov	r1, r0
 80076c0:	6818      	ldr	r0, [r3, #0]
 80076c2:	f7ff bfa5 	b.w	8007610 <_puts_r>
 80076c6:	bf00      	nop
 80076c8:	2000001c 	.word	0x2000001c

080076cc <__sread>:
 80076cc:	b510      	push	{r4, lr}
 80076ce:	460c      	mov	r4, r1
 80076d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076d4:	f000 f95a 	bl	800798c <_read_r>
 80076d8:	2800      	cmp	r0, #0
 80076da:	bfab      	itete	ge
 80076dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80076de:	89a3      	ldrhlt	r3, [r4, #12]
 80076e0:	181b      	addge	r3, r3, r0
 80076e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80076e6:	bfac      	ite	ge
 80076e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80076ea:	81a3      	strhlt	r3, [r4, #12]
 80076ec:	bd10      	pop	{r4, pc}

080076ee <__swrite>:
 80076ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076f2:	461f      	mov	r7, r3
 80076f4:	898b      	ldrh	r3, [r1, #12]
 80076f6:	4605      	mov	r5, r0
 80076f8:	05db      	lsls	r3, r3, #23
 80076fa:	460c      	mov	r4, r1
 80076fc:	4616      	mov	r6, r2
 80076fe:	d505      	bpl.n	800770c <__swrite+0x1e>
 8007700:	2302      	movs	r3, #2
 8007702:	2200      	movs	r2, #0
 8007704:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007708:	f000 f92e 	bl	8007968 <_lseek_r>
 800770c:	89a3      	ldrh	r3, [r4, #12]
 800770e:	4632      	mov	r2, r6
 8007710:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007714:	81a3      	strh	r3, [r4, #12]
 8007716:	4628      	mov	r0, r5
 8007718:	463b      	mov	r3, r7
 800771a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800771e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007722:	f000 b945 	b.w	80079b0 <_write_r>

08007726 <__sseek>:
 8007726:	b510      	push	{r4, lr}
 8007728:	460c      	mov	r4, r1
 800772a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800772e:	f000 f91b 	bl	8007968 <_lseek_r>
 8007732:	1c43      	adds	r3, r0, #1
 8007734:	89a3      	ldrh	r3, [r4, #12]
 8007736:	bf15      	itete	ne
 8007738:	6560      	strne	r0, [r4, #84]	@ 0x54
 800773a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800773e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007742:	81a3      	strheq	r3, [r4, #12]
 8007744:	bf18      	it	ne
 8007746:	81a3      	strhne	r3, [r4, #12]
 8007748:	bd10      	pop	{r4, pc}

0800774a <__sclose>:
 800774a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800774e:	f000 b89d 	b.w	800788c <_close_r>

08007752 <__swbuf_r>:
 8007752:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007754:	460e      	mov	r6, r1
 8007756:	4614      	mov	r4, r2
 8007758:	4605      	mov	r5, r0
 800775a:	b118      	cbz	r0, 8007764 <__swbuf_r+0x12>
 800775c:	6a03      	ldr	r3, [r0, #32]
 800775e:	b90b      	cbnz	r3, 8007764 <__swbuf_r+0x12>
 8007760:	f7ff ff0e 	bl	8007580 <__sinit>
 8007764:	69a3      	ldr	r3, [r4, #24]
 8007766:	60a3      	str	r3, [r4, #8]
 8007768:	89a3      	ldrh	r3, [r4, #12]
 800776a:	071a      	lsls	r2, r3, #28
 800776c:	d501      	bpl.n	8007772 <__swbuf_r+0x20>
 800776e:	6923      	ldr	r3, [r4, #16]
 8007770:	b943      	cbnz	r3, 8007784 <__swbuf_r+0x32>
 8007772:	4621      	mov	r1, r4
 8007774:	4628      	mov	r0, r5
 8007776:	f000 f82b 	bl	80077d0 <__swsetup_r>
 800777a:	b118      	cbz	r0, 8007784 <__swbuf_r+0x32>
 800777c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007780:	4638      	mov	r0, r7
 8007782:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007784:	6823      	ldr	r3, [r4, #0]
 8007786:	6922      	ldr	r2, [r4, #16]
 8007788:	b2f6      	uxtb	r6, r6
 800778a:	1a98      	subs	r0, r3, r2
 800778c:	6963      	ldr	r3, [r4, #20]
 800778e:	4637      	mov	r7, r6
 8007790:	4283      	cmp	r3, r0
 8007792:	dc05      	bgt.n	80077a0 <__swbuf_r+0x4e>
 8007794:	4621      	mov	r1, r4
 8007796:	4628      	mov	r0, r5
 8007798:	f000 fd9e 	bl	80082d8 <_fflush_r>
 800779c:	2800      	cmp	r0, #0
 800779e:	d1ed      	bne.n	800777c <__swbuf_r+0x2a>
 80077a0:	68a3      	ldr	r3, [r4, #8]
 80077a2:	3b01      	subs	r3, #1
 80077a4:	60a3      	str	r3, [r4, #8]
 80077a6:	6823      	ldr	r3, [r4, #0]
 80077a8:	1c5a      	adds	r2, r3, #1
 80077aa:	6022      	str	r2, [r4, #0]
 80077ac:	701e      	strb	r6, [r3, #0]
 80077ae:	6962      	ldr	r2, [r4, #20]
 80077b0:	1c43      	adds	r3, r0, #1
 80077b2:	429a      	cmp	r2, r3
 80077b4:	d004      	beq.n	80077c0 <__swbuf_r+0x6e>
 80077b6:	89a3      	ldrh	r3, [r4, #12]
 80077b8:	07db      	lsls	r3, r3, #31
 80077ba:	d5e1      	bpl.n	8007780 <__swbuf_r+0x2e>
 80077bc:	2e0a      	cmp	r6, #10
 80077be:	d1df      	bne.n	8007780 <__swbuf_r+0x2e>
 80077c0:	4621      	mov	r1, r4
 80077c2:	4628      	mov	r0, r5
 80077c4:	f000 fd88 	bl	80082d8 <_fflush_r>
 80077c8:	2800      	cmp	r0, #0
 80077ca:	d0d9      	beq.n	8007780 <__swbuf_r+0x2e>
 80077cc:	e7d6      	b.n	800777c <__swbuf_r+0x2a>
	...

080077d0 <__swsetup_r>:
 80077d0:	b538      	push	{r3, r4, r5, lr}
 80077d2:	4b29      	ldr	r3, [pc, #164]	@ (8007878 <__swsetup_r+0xa8>)
 80077d4:	4605      	mov	r5, r0
 80077d6:	6818      	ldr	r0, [r3, #0]
 80077d8:	460c      	mov	r4, r1
 80077da:	b118      	cbz	r0, 80077e4 <__swsetup_r+0x14>
 80077dc:	6a03      	ldr	r3, [r0, #32]
 80077de:	b90b      	cbnz	r3, 80077e4 <__swsetup_r+0x14>
 80077e0:	f7ff fece 	bl	8007580 <__sinit>
 80077e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077e8:	0719      	lsls	r1, r3, #28
 80077ea:	d422      	bmi.n	8007832 <__swsetup_r+0x62>
 80077ec:	06da      	lsls	r2, r3, #27
 80077ee:	d407      	bmi.n	8007800 <__swsetup_r+0x30>
 80077f0:	2209      	movs	r2, #9
 80077f2:	602a      	str	r2, [r5, #0]
 80077f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80077fc:	81a3      	strh	r3, [r4, #12]
 80077fe:	e033      	b.n	8007868 <__swsetup_r+0x98>
 8007800:	0758      	lsls	r0, r3, #29
 8007802:	d512      	bpl.n	800782a <__swsetup_r+0x5a>
 8007804:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007806:	b141      	cbz	r1, 800781a <__swsetup_r+0x4a>
 8007808:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800780c:	4299      	cmp	r1, r3
 800780e:	d002      	beq.n	8007816 <__swsetup_r+0x46>
 8007810:	4628      	mov	r0, r5
 8007812:	f000 f91b 	bl	8007a4c <_free_r>
 8007816:	2300      	movs	r3, #0
 8007818:	6363      	str	r3, [r4, #52]	@ 0x34
 800781a:	89a3      	ldrh	r3, [r4, #12]
 800781c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007820:	81a3      	strh	r3, [r4, #12]
 8007822:	2300      	movs	r3, #0
 8007824:	6063      	str	r3, [r4, #4]
 8007826:	6923      	ldr	r3, [r4, #16]
 8007828:	6023      	str	r3, [r4, #0]
 800782a:	89a3      	ldrh	r3, [r4, #12]
 800782c:	f043 0308 	orr.w	r3, r3, #8
 8007830:	81a3      	strh	r3, [r4, #12]
 8007832:	6923      	ldr	r3, [r4, #16]
 8007834:	b94b      	cbnz	r3, 800784a <__swsetup_r+0x7a>
 8007836:	89a3      	ldrh	r3, [r4, #12]
 8007838:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800783c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007840:	d003      	beq.n	800784a <__swsetup_r+0x7a>
 8007842:	4621      	mov	r1, r4
 8007844:	4628      	mov	r0, r5
 8007846:	f000 fd94 	bl	8008372 <__smakebuf_r>
 800784a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800784e:	f013 0201 	ands.w	r2, r3, #1
 8007852:	d00a      	beq.n	800786a <__swsetup_r+0x9a>
 8007854:	2200      	movs	r2, #0
 8007856:	60a2      	str	r2, [r4, #8]
 8007858:	6962      	ldr	r2, [r4, #20]
 800785a:	4252      	negs	r2, r2
 800785c:	61a2      	str	r2, [r4, #24]
 800785e:	6922      	ldr	r2, [r4, #16]
 8007860:	b942      	cbnz	r2, 8007874 <__swsetup_r+0xa4>
 8007862:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007866:	d1c5      	bne.n	80077f4 <__swsetup_r+0x24>
 8007868:	bd38      	pop	{r3, r4, r5, pc}
 800786a:	0799      	lsls	r1, r3, #30
 800786c:	bf58      	it	pl
 800786e:	6962      	ldrpl	r2, [r4, #20]
 8007870:	60a2      	str	r2, [r4, #8]
 8007872:	e7f4      	b.n	800785e <__swsetup_r+0x8e>
 8007874:	2000      	movs	r0, #0
 8007876:	e7f7      	b.n	8007868 <__swsetup_r+0x98>
 8007878:	2000001c 	.word	0x2000001c

0800787c <memset>:
 800787c:	4603      	mov	r3, r0
 800787e:	4402      	add	r2, r0
 8007880:	4293      	cmp	r3, r2
 8007882:	d100      	bne.n	8007886 <memset+0xa>
 8007884:	4770      	bx	lr
 8007886:	f803 1b01 	strb.w	r1, [r3], #1
 800788a:	e7f9      	b.n	8007880 <memset+0x4>

0800788c <_close_r>:
 800788c:	b538      	push	{r3, r4, r5, lr}
 800788e:	2300      	movs	r3, #0
 8007890:	4d05      	ldr	r5, [pc, #20]	@ (80078a8 <_close_r+0x1c>)
 8007892:	4604      	mov	r4, r0
 8007894:	4608      	mov	r0, r1
 8007896:	602b      	str	r3, [r5, #0]
 8007898:	f7fa fa99 	bl	8001dce <_close>
 800789c:	1c43      	adds	r3, r0, #1
 800789e:	d102      	bne.n	80078a6 <_close_r+0x1a>
 80078a0:	682b      	ldr	r3, [r5, #0]
 80078a2:	b103      	cbz	r3, 80078a6 <_close_r+0x1a>
 80078a4:	6023      	str	r3, [r4, #0]
 80078a6:	bd38      	pop	{r3, r4, r5, pc}
 80078a8:	20003918 	.word	0x20003918

080078ac <_reclaim_reent>:
 80078ac:	4b2d      	ldr	r3, [pc, #180]	@ (8007964 <_reclaim_reent+0xb8>)
 80078ae:	b570      	push	{r4, r5, r6, lr}
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	4604      	mov	r4, r0
 80078b4:	4283      	cmp	r3, r0
 80078b6:	d053      	beq.n	8007960 <_reclaim_reent+0xb4>
 80078b8:	69c3      	ldr	r3, [r0, #28]
 80078ba:	b31b      	cbz	r3, 8007904 <_reclaim_reent+0x58>
 80078bc:	68db      	ldr	r3, [r3, #12]
 80078be:	b163      	cbz	r3, 80078da <_reclaim_reent+0x2e>
 80078c0:	2500      	movs	r5, #0
 80078c2:	69e3      	ldr	r3, [r4, #28]
 80078c4:	68db      	ldr	r3, [r3, #12]
 80078c6:	5959      	ldr	r1, [r3, r5]
 80078c8:	b9b1      	cbnz	r1, 80078f8 <_reclaim_reent+0x4c>
 80078ca:	3504      	adds	r5, #4
 80078cc:	2d80      	cmp	r5, #128	@ 0x80
 80078ce:	d1f8      	bne.n	80078c2 <_reclaim_reent+0x16>
 80078d0:	69e3      	ldr	r3, [r4, #28]
 80078d2:	4620      	mov	r0, r4
 80078d4:	68d9      	ldr	r1, [r3, #12]
 80078d6:	f000 f8b9 	bl	8007a4c <_free_r>
 80078da:	69e3      	ldr	r3, [r4, #28]
 80078dc:	6819      	ldr	r1, [r3, #0]
 80078de:	b111      	cbz	r1, 80078e6 <_reclaim_reent+0x3a>
 80078e0:	4620      	mov	r0, r4
 80078e2:	f000 f8b3 	bl	8007a4c <_free_r>
 80078e6:	69e3      	ldr	r3, [r4, #28]
 80078e8:	689d      	ldr	r5, [r3, #8]
 80078ea:	b15d      	cbz	r5, 8007904 <_reclaim_reent+0x58>
 80078ec:	4629      	mov	r1, r5
 80078ee:	4620      	mov	r0, r4
 80078f0:	682d      	ldr	r5, [r5, #0]
 80078f2:	f000 f8ab 	bl	8007a4c <_free_r>
 80078f6:	e7f8      	b.n	80078ea <_reclaim_reent+0x3e>
 80078f8:	680e      	ldr	r6, [r1, #0]
 80078fa:	4620      	mov	r0, r4
 80078fc:	f000 f8a6 	bl	8007a4c <_free_r>
 8007900:	4631      	mov	r1, r6
 8007902:	e7e1      	b.n	80078c8 <_reclaim_reent+0x1c>
 8007904:	6961      	ldr	r1, [r4, #20]
 8007906:	b111      	cbz	r1, 800790e <_reclaim_reent+0x62>
 8007908:	4620      	mov	r0, r4
 800790a:	f000 f89f 	bl	8007a4c <_free_r>
 800790e:	69e1      	ldr	r1, [r4, #28]
 8007910:	b111      	cbz	r1, 8007918 <_reclaim_reent+0x6c>
 8007912:	4620      	mov	r0, r4
 8007914:	f000 f89a 	bl	8007a4c <_free_r>
 8007918:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800791a:	b111      	cbz	r1, 8007922 <_reclaim_reent+0x76>
 800791c:	4620      	mov	r0, r4
 800791e:	f000 f895 	bl	8007a4c <_free_r>
 8007922:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007924:	b111      	cbz	r1, 800792c <_reclaim_reent+0x80>
 8007926:	4620      	mov	r0, r4
 8007928:	f000 f890 	bl	8007a4c <_free_r>
 800792c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800792e:	b111      	cbz	r1, 8007936 <_reclaim_reent+0x8a>
 8007930:	4620      	mov	r0, r4
 8007932:	f000 f88b 	bl	8007a4c <_free_r>
 8007936:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007938:	b111      	cbz	r1, 8007940 <_reclaim_reent+0x94>
 800793a:	4620      	mov	r0, r4
 800793c:	f000 f886 	bl	8007a4c <_free_r>
 8007940:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007942:	b111      	cbz	r1, 800794a <_reclaim_reent+0x9e>
 8007944:	4620      	mov	r0, r4
 8007946:	f000 f881 	bl	8007a4c <_free_r>
 800794a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800794c:	b111      	cbz	r1, 8007954 <_reclaim_reent+0xa8>
 800794e:	4620      	mov	r0, r4
 8007950:	f000 f87c 	bl	8007a4c <_free_r>
 8007954:	6a23      	ldr	r3, [r4, #32]
 8007956:	b11b      	cbz	r3, 8007960 <_reclaim_reent+0xb4>
 8007958:	4620      	mov	r0, r4
 800795a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800795e:	4718      	bx	r3
 8007960:	bd70      	pop	{r4, r5, r6, pc}
 8007962:	bf00      	nop
 8007964:	2000001c 	.word	0x2000001c

08007968 <_lseek_r>:
 8007968:	b538      	push	{r3, r4, r5, lr}
 800796a:	4604      	mov	r4, r0
 800796c:	4608      	mov	r0, r1
 800796e:	4611      	mov	r1, r2
 8007970:	2200      	movs	r2, #0
 8007972:	4d05      	ldr	r5, [pc, #20]	@ (8007988 <_lseek_r+0x20>)
 8007974:	602a      	str	r2, [r5, #0]
 8007976:	461a      	mov	r2, r3
 8007978:	f7fa fa4d 	bl	8001e16 <_lseek>
 800797c:	1c43      	adds	r3, r0, #1
 800797e:	d102      	bne.n	8007986 <_lseek_r+0x1e>
 8007980:	682b      	ldr	r3, [r5, #0]
 8007982:	b103      	cbz	r3, 8007986 <_lseek_r+0x1e>
 8007984:	6023      	str	r3, [r4, #0]
 8007986:	bd38      	pop	{r3, r4, r5, pc}
 8007988:	20003918 	.word	0x20003918

0800798c <_read_r>:
 800798c:	b538      	push	{r3, r4, r5, lr}
 800798e:	4604      	mov	r4, r0
 8007990:	4608      	mov	r0, r1
 8007992:	4611      	mov	r1, r2
 8007994:	2200      	movs	r2, #0
 8007996:	4d05      	ldr	r5, [pc, #20]	@ (80079ac <_read_r+0x20>)
 8007998:	602a      	str	r2, [r5, #0]
 800799a:	461a      	mov	r2, r3
 800799c:	f7fa f9fa 	bl	8001d94 <_read>
 80079a0:	1c43      	adds	r3, r0, #1
 80079a2:	d102      	bne.n	80079aa <_read_r+0x1e>
 80079a4:	682b      	ldr	r3, [r5, #0]
 80079a6:	b103      	cbz	r3, 80079aa <_read_r+0x1e>
 80079a8:	6023      	str	r3, [r4, #0]
 80079aa:	bd38      	pop	{r3, r4, r5, pc}
 80079ac:	20003918 	.word	0x20003918

080079b0 <_write_r>:
 80079b0:	b538      	push	{r3, r4, r5, lr}
 80079b2:	4604      	mov	r4, r0
 80079b4:	4608      	mov	r0, r1
 80079b6:	4611      	mov	r1, r2
 80079b8:	2200      	movs	r2, #0
 80079ba:	4d05      	ldr	r5, [pc, #20]	@ (80079d0 <_write_r+0x20>)
 80079bc:	602a      	str	r2, [r5, #0]
 80079be:	461a      	mov	r2, r3
 80079c0:	f7f9 fde2 	bl	8001588 <_write>
 80079c4:	1c43      	adds	r3, r0, #1
 80079c6:	d102      	bne.n	80079ce <_write_r+0x1e>
 80079c8:	682b      	ldr	r3, [r5, #0]
 80079ca:	b103      	cbz	r3, 80079ce <_write_r+0x1e>
 80079cc:	6023      	str	r3, [r4, #0]
 80079ce:	bd38      	pop	{r3, r4, r5, pc}
 80079d0:	20003918 	.word	0x20003918

080079d4 <__errno>:
 80079d4:	4b01      	ldr	r3, [pc, #4]	@ (80079dc <__errno+0x8>)
 80079d6:	6818      	ldr	r0, [r3, #0]
 80079d8:	4770      	bx	lr
 80079da:	bf00      	nop
 80079dc:	2000001c 	.word	0x2000001c

080079e0 <__libc_init_array>:
 80079e0:	b570      	push	{r4, r5, r6, lr}
 80079e2:	2600      	movs	r6, #0
 80079e4:	4d0c      	ldr	r5, [pc, #48]	@ (8007a18 <__libc_init_array+0x38>)
 80079e6:	4c0d      	ldr	r4, [pc, #52]	@ (8007a1c <__libc_init_array+0x3c>)
 80079e8:	1b64      	subs	r4, r4, r5
 80079ea:	10a4      	asrs	r4, r4, #2
 80079ec:	42a6      	cmp	r6, r4
 80079ee:	d109      	bne.n	8007a04 <__libc_init_array+0x24>
 80079f0:	f000 fd3c 	bl	800846c <_init>
 80079f4:	2600      	movs	r6, #0
 80079f6:	4d0a      	ldr	r5, [pc, #40]	@ (8007a20 <__libc_init_array+0x40>)
 80079f8:	4c0a      	ldr	r4, [pc, #40]	@ (8007a24 <__libc_init_array+0x44>)
 80079fa:	1b64      	subs	r4, r4, r5
 80079fc:	10a4      	asrs	r4, r4, #2
 80079fe:	42a6      	cmp	r6, r4
 8007a00:	d105      	bne.n	8007a0e <__libc_init_array+0x2e>
 8007a02:	bd70      	pop	{r4, r5, r6, pc}
 8007a04:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a08:	4798      	blx	r3
 8007a0a:	3601      	adds	r6, #1
 8007a0c:	e7ee      	b.n	80079ec <__libc_init_array+0xc>
 8007a0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a12:	4798      	blx	r3
 8007a14:	3601      	adds	r6, #1
 8007a16:	e7f2      	b.n	80079fe <__libc_init_array+0x1e>
 8007a18:	0800866c 	.word	0x0800866c
 8007a1c:	0800866c 	.word	0x0800866c
 8007a20:	0800866c 	.word	0x0800866c
 8007a24:	08008670 	.word	0x08008670

08007a28 <__retarget_lock_init_recursive>:
 8007a28:	4770      	bx	lr

08007a2a <__retarget_lock_acquire_recursive>:
 8007a2a:	4770      	bx	lr

08007a2c <__retarget_lock_release_recursive>:
 8007a2c:	4770      	bx	lr

08007a2e <memcpy>:
 8007a2e:	440a      	add	r2, r1
 8007a30:	4291      	cmp	r1, r2
 8007a32:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007a36:	d100      	bne.n	8007a3a <memcpy+0xc>
 8007a38:	4770      	bx	lr
 8007a3a:	b510      	push	{r4, lr}
 8007a3c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a40:	4291      	cmp	r1, r2
 8007a42:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a46:	d1f9      	bne.n	8007a3c <memcpy+0xe>
 8007a48:	bd10      	pop	{r4, pc}
	...

08007a4c <_free_r>:
 8007a4c:	b538      	push	{r3, r4, r5, lr}
 8007a4e:	4605      	mov	r5, r0
 8007a50:	2900      	cmp	r1, #0
 8007a52:	d040      	beq.n	8007ad6 <_free_r+0x8a>
 8007a54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a58:	1f0c      	subs	r4, r1, #4
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	bfb8      	it	lt
 8007a5e:	18e4      	addlt	r4, r4, r3
 8007a60:	f000 f8de 	bl	8007c20 <__malloc_lock>
 8007a64:	4a1c      	ldr	r2, [pc, #112]	@ (8007ad8 <_free_r+0x8c>)
 8007a66:	6813      	ldr	r3, [r2, #0]
 8007a68:	b933      	cbnz	r3, 8007a78 <_free_r+0x2c>
 8007a6a:	6063      	str	r3, [r4, #4]
 8007a6c:	6014      	str	r4, [r2, #0]
 8007a6e:	4628      	mov	r0, r5
 8007a70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a74:	f000 b8da 	b.w	8007c2c <__malloc_unlock>
 8007a78:	42a3      	cmp	r3, r4
 8007a7a:	d908      	bls.n	8007a8e <_free_r+0x42>
 8007a7c:	6820      	ldr	r0, [r4, #0]
 8007a7e:	1821      	adds	r1, r4, r0
 8007a80:	428b      	cmp	r3, r1
 8007a82:	bf01      	itttt	eq
 8007a84:	6819      	ldreq	r1, [r3, #0]
 8007a86:	685b      	ldreq	r3, [r3, #4]
 8007a88:	1809      	addeq	r1, r1, r0
 8007a8a:	6021      	streq	r1, [r4, #0]
 8007a8c:	e7ed      	b.n	8007a6a <_free_r+0x1e>
 8007a8e:	461a      	mov	r2, r3
 8007a90:	685b      	ldr	r3, [r3, #4]
 8007a92:	b10b      	cbz	r3, 8007a98 <_free_r+0x4c>
 8007a94:	42a3      	cmp	r3, r4
 8007a96:	d9fa      	bls.n	8007a8e <_free_r+0x42>
 8007a98:	6811      	ldr	r1, [r2, #0]
 8007a9a:	1850      	adds	r0, r2, r1
 8007a9c:	42a0      	cmp	r0, r4
 8007a9e:	d10b      	bne.n	8007ab8 <_free_r+0x6c>
 8007aa0:	6820      	ldr	r0, [r4, #0]
 8007aa2:	4401      	add	r1, r0
 8007aa4:	1850      	adds	r0, r2, r1
 8007aa6:	4283      	cmp	r3, r0
 8007aa8:	6011      	str	r1, [r2, #0]
 8007aaa:	d1e0      	bne.n	8007a6e <_free_r+0x22>
 8007aac:	6818      	ldr	r0, [r3, #0]
 8007aae:	685b      	ldr	r3, [r3, #4]
 8007ab0:	4408      	add	r0, r1
 8007ab2:	6010      	str	r0, [r2, #0]
 8007ab4:	6053      	str	r3, [r2, #4]
 8007ab6:	e7da      	b.n	8007a6e <_free_r+0x22>
 8007ab8:	d902      	bls.n	8007ac0 <_free_r+0x74>
 8007aba:	230c      	movs	r3, #12
 8007abc:	602b      	str	r3, [r5, #0]
 8007abe:	e7d6      	b.n	8007a6e <_free_r+0x22>
 8007ac0:	6820      	ldr	r0, [r4, #0]
 8007ac2:	1821      	adds	r1, r4, r0
 8007ac4:	428b      	cmp	r3, r1
 8007ac6:	bf01      	itttt	eq
 8007ac8:	6819      	ldreq	r1, [r3, #0]
 8007aca:	685b      	ldreq	r3, [r3, #4]
 8007acc:	1809      	addeq	r1, r1, r0
 8007ace:	6021      	streq	r1, [r4, #0]
 8007ad0:	6063      	str	r3, [r4, #4]
 8007ad2:	6054      	str	r4, [r2, #4]
 8007ad4:	e7cb      	b.n	8007a6e <_free_r+0x22>
 8007ad6:	bd38      	pop	{r3, r4, r5, pc}
 8007ad8:	20003924 	.word	0x20003924

08007adc <sbrk_aligned>:
 8007adc:	b570      	push	{r4, r5, r6, lr}
 8007ade:	4e0f      	ldr	r6, [pc, #60]	@ (8007b1c <sbrk_aligned+0x40>)
 8007ae0:	460c      	mov	r4, r1
 8007ae2:	6831      	ldr	r1, [r6, #0]
 8007ae4:	4605      	mov	r5, r0
 8007ae6:	b911      	cbnz	r1, 8007aee <sbrk_aligned+0x12>
 8007ae8:	f000 fca2 	bl	8008430 <_sbrk_r>
 8007aec:	6030      	str	r0, [r6, #0]
 8007aee:	4621      	mov	r1, r4
 8007af0:	4628      	mov	r0, r5
 8007af2:	f000 fc9d 	bl	8008430 <_sbrk_r>
 8007af6:	1c43      	adds	r3, r0, #1
 8007af8:	d103      	bne.n	8007b02 <sbrk_aligned+0x26>
 8007afa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007afe:	4620      	mov	r0, r4
 8007b00:	bd70      	pop	{r4, r5, r6, pc}
 8007b02:	1cc4      	adds	r4, r0, #3
 8007b04:	f024 0403 	bic.w	r4, r4, #3
 8007b08:	42a0      	cmp	r0, r4
 8007b0a:	d0f8      	beq.n	8007afe <sbrk_aligned+0x22>
 8007b0c:	1a21      	subs	r1, r4, r0
 8007b0e:	4628      	mov	r0, r5
 8007b10:	f000 fc8e 	bl	8008430 <_sbrk_r>
 8007b14:	3001      	adds	r0, #1
 8007b16:	d1f2      	bne.n	8007afe <sbrk_aligned+0x22>
 8007b18:	e7ef      	b.n	8007afa <sbrk_aligned+0x1e>
 8007b1a:	bf00      	nop
 8007b1c:	20003920 	.word	0x20003920

08007b20 <_malloc_r>:
 8007b20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b24:	1ccd      	adds	r5, r1, #3
 8007b26:	f025 0503 	bic.w	r5, r5, #3
 8007b2a:	3508      	adds	r5, #8
 8007b2c:	2d0c      	cmp	r5, #12
 8007b2e:	bf38      	it	cc
 8007b30:	250c      	movcc	r5, #12
 8007b32:	2d00      	cmp	r5, #0
 8007b34:	4606      	mov	r6, r0
 8007b36:	db01      	blt.n	8007b3c <_malloc_r+0x1c>
 8007b38:	42a9      	cmp	r1, r5
 8007b3a:	d904      	bls.n	8007b46 <_malloc_r+0x26>
 8007b3c:	230c      	movs	r3, #12
 8007b3e:	6033      	str	r3, [r6, #0]
 8007b40:	2000      	movs	r0, #0
 8007b42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b46:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007c1c <_malloc_r+0xfc>
 8007b4a:	f000 f869 	bl	8007c20 <__malloc_lock>
 8007b4e:	f8d8 3000 	ldr.w	r3, [r8]
 8007b52:	461c      	mov	r4, r3
 8007b54:	bb44      	cbnz	r4, 8007ba8 <_malloc_r+0x88>
 8007b56:	4629      	mov	r1, r5
 8007b58:	4630      	mov	r0, r6
 8007b5a:	f7ff ffbf 	bl	8007adc <sbrk_aligned>
 8007b5e:	1c43      	adds	r3, r0, #1
 8007b60:	4604      	mov	r4, r0
 8007b62:	d158      	bne.n	8007c16 <_malloc_r+0xf6>
 8007b64:	f8d8 4000 	ldr.w	r4, [r8]
 8007b68:	4627      	mov	r7, r4
 8007b6a:	2f00      	cmp	r7, #0
 8007b6c:	d143      	bne.n	8007bf6 <_malloc_r+0xd6>
 8007b6e:	2c00      	cmp	r4, #0
 8007b70:	d04b      	beq.n	8007c0a <_malloc_r+0xea>
 8007b72:	6823      	ldr	r3, [r4, #0]
 8007b74:	4639      	mov	r1, r7
 8007b76:	4630      	mov	r0, r6
 8007b78:	eb04 0903 	add.w	r9, r4, r3
 8007b7c:	f000 fc58 	bl	8008430 <_sbrk_r>
 8007b80:	4581      	cmp	r9, r0
 8007b82:	d142      	bne.n	8007c0a <_malloc_r+0xea>
 8007b84:	6821      	ldr	r1, [r4, #0]
 8007b86:	4630      	mov	r0, r6
 8007b88:	1a6d      	subs	r5, r5, r1
 8007b8a:	4629      	mov	r1, r5
 8007b8c:	f7ff ffa6 	bl	8007adc <sbrk_aligned>
 8007b90:	3001      	adds	r0, #1
 8007b92:	d03a      	beq.n	8007c0a <_malloc_r+0xea>
 8007b94:	6823      	ldr	r3, [r4, #0]
 8007b96:	442b      	add	r3, r5
 8007b98:	6023      	str	r3, [r4, #0]
 8007b9a:	f8d8 3000 	ldr.w	r3, [r8]
 8007b9e:	685a      	ldr	r2, [r3, #4]
 8007ba0:	bb62      	cbnz	r2, 8007bfc <_malloc_r+0xdc>
 8007ba2:	f8c8 7000 	str.w	r7, [r8]
 8007ba6:	e00f      	b.n	8007bc8 <_malloc_r+0xa8>
 8007ba8:	6822      	ldr	r2, [r4, #0]
 8007baa:	1b52      	subs	r2, r2, r5
 8007bac:	d420      	bmi.n	8007bf0 <_malloc_r+0xd0>
 8007bae:	2a0b      	cmp	r2, #11
 8007bb0:	d917      	bls.n	8007be2 <_malloc_r+0xc2>
 8007bb2:	1961      	adds	r1, r4, r5
 8007bb4:	42a3      	cmp	r3, r4
 8007bb6:	6025      	str	r5, [r4, #0]
 8007bb8:	bf18      	it	ne
 8007bba:	6059      	strne	r1, [r3, #4]
 8007bbc:	6863      	ldr	r3, [r4, #4]
 8007bbe:	bf08      	it	eq
 8007bc0:	f8c8 1000 	streq.w	r1, [r8]
 8007bc4:	5162      	str	r2, [r4, r5]
 8007bc6:	604b      	str	r3, [r1, #4]
 8007bc8:	4630      	mov	r0, r6
 8007bca:	f000 f82f 	bl	8007c2c <__malloc_unlock>
 8007bce:	f104 000b 	add.w	r0, r4, #11
 8007bd2:	1d23      	adds	r3, r4, #4
 8007bd4:	f020 0007 	bic.w	r0, r0, #7
 8007bd8:	1ac2      	subs	r2, r0, r3
 8007bda:	bf1c      	itt	ne
 8007bdc:	1a1b      	subne	r3, r3, r0
 8007bde:	50a3      	strne	r3, [r4, r2]
 8007be0:	e7af      	b.n	8007b42 <_malloc_r+0x22>
 8007be2:	6862      	ldr	r2, [r4, #4]
 8007be4:	42a3      	cmp	r3, r4
 8007be6:	bf0c      	ite	eq
 8007be8:	f8c8 2000 	streq.w	r2, [r8]
 8007bec:	605a      	strne	r2, [r3, #4]
 8007bee:	e7eb      	b.n	8007bc8 <_malloc_r+0xa8>
 8007bf0:	4623      	mov	r3, r4
 8007bf2:	6864      	ldr	r4, [r4, #4]
 8007bf4:	e7ae      	b.n	8007b54 <_malloc_r+0x34>
 8007bf6:	463c      	mov	r4, r7
 8007bf8:	687f      	ldr	r7, [r7, #4]
 8007bfa:	e7b6      	b.n	8007b6a <_malloc_r+0x4a>
 8007bfc:	461a      	mov	r2, r3
 8007bfe:	685b      	ldr	r3, [r3, #4]
 8007c00:	42a3      	cmp	r3, r4
 8007c02:	d1fb      	bne.n	8007bfc <_malloc_r+0xdc>
 8007c04:	2300      	movs	r3, #0
 8007c06:	6053      	str	r3, [r2, #4]
 8007c08:	e7de      	b.n	8007bc8 <_malloc_r+0xa8>
 8007c0a:	230c      	movs	r3, #12
 8007c0c:	4630      	mov	r0, r6
 8007c0e:	6033      	str	r3, [r6, #0]
 8007c10:	f000 f80c 	bl	8007c2c <__malloc_unlock>
 8007c14:	e794      	b.n	8007b40 <_malloc_r+0x20>
 8007c16:	6005      	str	r5, [r0, #0]
 8007c18:	e7d6      	b.n	8007bc8 <_malloc_r+0xa8>
 8007c1a:	bf00      	nop
 8007c1c:	20003924 	.word	0x20003924

08007c20 <__malloc_lock>:
 8007c20:	4801      	ldr	r0, [pc, #4]	@ (8007c28 <__malloc_lock+0x8>)
 8007c22:	f7ff bf02 	b.w	8007a2a <__retarget_lock_acquire_recursive>
 8007c26:	bf00      	nop
 8007c28:	2000391c 	.word	0x2000391c

08007c2c <__malloc_unlock>:
 8007c2c:	4801      	ldr	r0, [pc, #4]	@ (8007c34 <__malloc_unlock+0x8>)
 8007c2e:	f7ff befd 	b.w	8007a2c <__retarget_lock_release_recursive>
 8007c32:	bf00      	nop
 8007c34:	2000391c 	.word	0x2000391c

08007c38 <__sfputc_r>:
 8007c38:	6893      	ldr	r3, [r2, #8]
 8007c3a:	b410      	push	{r4}
 8007c3c:	3b01      	subs	r3, #1
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	6093      	str	r3, [r2, #8]
 8007c42:	da07      	bge.n	8007c54 <__sfputc_r+0x1c>
 8007c44:	6994      	ldr	r4, [r2, #24]
 8007c46:	42a3      	cmp	r3, r4
 8007c48:	db01      	blt.n	8007c4e <__sfputc_r+0x16>
 8007c4a:	290a      	cmp	r1, #10
 8007c4c:	d102      	bne.n	8007c54 <__sfputc_r+0x1c>
 8007c4e:	bc10      	pop	{r4}
 8007c50:	f7ff bd7f 	b.w	8007752 <__swbuf_r>
 8007c54:	6813      	ldr	r3, [r2, #0]
 8007c56:	1c58      	adds	r0, r3, #1
 8007c58:	6010      	str	r0, [r2, #0]
 8007c5a:	7019      	strb	r1, [r3, #0]
 8007c5c:	4608      	mov	r0, r1
 8007c5e:	bc10      	pop	{r4}
 8007c60:	4770      	bx	lr

08007c62 <__sfputs_r>:
 8007c62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c64:	4606      	mov	r6, r0
 8007c66:	460f      	mov	r7, r1
 8007c68:	4614      	mov	r4, r2
 8007c6a:	18d5      	adds	r5, r2, r3
 8007c6c:	42ac      	cmp	r4, r5
 8007c6e:	d101      	bne.n	8007c74 <__sfputs_r+0x12>
 8007c70:	2000      	movs	r0, #0
 8007c72:	e007      	b.n	8007c84 <__sfputs_r+0x22>
 8007c74:	463a      	mov	r2, r7
 8007c76:	4630      	mov	r0, r6
 8007c78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c7c:	f7ff ffdc 	bl	8007c38 <__sfputc_r>
 8007c80:	1c43      	adds	r3, r0, #1
 8007c82:	d1f3      	bne.n	8007c6c <__sfputs_r+0xa>
 8007c84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007c88 <_vfiprintf_r>:
 8007c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c8c:	460d      	mov	r5, r1
 8007c8e:	4614      	mov	r4, r2
 8007c90:	4698      	mov	r8, r3
 8007c92:	4606      	mov	r6, r0
 8007c94:	b09d      	sub	sp, #116	@ 0x74
 8007c96:	b118      	cbz	r0, 8007ca0 <_vfiprintf_r+0x18>
 8007c98:	6a03      	ldr	r3, [r0, #32]
 8007c9a:	b90b      	cbnz	r3, 8007ca0 <_vfiprintf_r+0x18>
 8007c9c:	f7ff fc70 	bl	8007580 <__sinit>
 8007ca0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007ca2:	07d9      	lsls	r1, r3, #31
 8007ca4:	d405      	bmi.n	8007cb2 <_vfiprintf_r+0x2a>
 8007ca6:	89ab      	ldrh	r3, [r5, #12]
 8007ca8:	059a      	lsls	r2, r3, #22
 8007caa:	d402      	bmi.n	8007cb2 <_vfiprintf_r+0x2a>
 8007cac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007cae:	f7ff febc 	bl	8007a2a <__retarget_lock_acquire_recursive>
 8007cb2:	89ab      	ldrh	r3, [r5, #12]
 8007cb4:	071b      	lsls	r3, r3, #28
 8007cb6:	d501      	bpl.n	8007cbc <_vfiprintf_r+0x34>
 8007cb8:	692b      	ldr	r3, [r5, #16]
 8007cba:	b99b      	cbnz	r3, 8007ce4 <_vfiprintf_r+0x5c>
 8007cbc:	4629      	mov	r1, r5
 8007cbe:	4630      	mov	r0, r6
 8007cc0:	f7ff fd86 	bl	80077d0 <__swsetup_r>
 8007cc4:	b170      	cbz	r0, 8007ce4 <_vfiprintf_r+0x5c>
 8007cc6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007cc8:	07dc      	lsls	r4, r3, #31
 8007cca:	d504      	bpl.n	8007cd6 <_vfiprintf_r+0x4e>
 8007ccc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007cd0:	b01d      	add	sp, #116	@ 0x74
 8007cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cd6:	89ab      	ldrh	r3, [r5, #12]
 8007cd8:	0598      	lsls	r0, r3, #22
 8007cda:	d4f7      	bmi.n	8007ccc <_vfiprintf_r+0x44>
 8007cdc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007cde:	f7ff fea5 	bl	8007a2c <__retarget_lock_release_recursive>
 8007ce2:	e7f3      	b.n	8007ccc <_vfiprintf_r+0x44>
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ce8:	2320      	movs	r3, #32
 8007cea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007cee:	2330      	movs	r3, #48	@ 0x30
 8007cf0:	f04f 0901 	mov.w	r9, #1
 8007cf4:	f8cd 800c 	str.w	r8, [sp, #12]
 8007cf8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007ea4 <_vfiprintf_r+0x21c>
 8007cfc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007d00:	4623      	mov	r3, r4
 8007d02:	469a      	mov	sl, r3
 8007d04:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d08:	b10a      	cbz	r2, 8007d0e <_vfiprintf_r+0x86>
 8007d0a:	2a25      	cmp	r2, #37	@ 0x25
 8007d0c:	d1f9      	bne.n	8007d02 <_vfiprintf_r+0x7a>
 8007d0e:	ebba 0b04 	subs.w	fp, sl, r4
 8007d12:	d00b      	beq.n	8007d2c <_vfiprintf_r+0xa4>
 8007d14:	465b      	mov	r3, fp
 8007d16:	4622      	mov	r2, r4
 8007d18:	4629      	mov	r1, r5
 8007d1a:	4630      	mov	r0, r6
 8007d1c:	f7ff ffa1 	bl	8007c62 <__sfputs_r>
 8007d20:	3001      	adds	r0, #1
 8007d22:	f000 80a7 	beq.w	8007e74 <_vfiprintf_r+0x1ec>
 8007d26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d28:	445a      	add	r2, fp
 8007d2a:	9209      	str	r2, [sp, #36]	@ 0x24
 8007d2c:	f89a 3000 	ldrb.w	r3, [sl]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	f000 809f 	beq.w	8007e74 <_vfiprintf_r+0x1ec>
 8007d36:	2300      	movs	r3, #0
 8007d38:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007d3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d40:	f10a 0a01 	add.w	sl, sl, #1
 8007d44:	9304      	str	r3, [sp, #16]
 8007d46:	9307      	str	r3, [sp, #28]
 8007d48:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007d4c:	931a      	str	r3, [sp, #104]	@ 0x68
 8007d4e:	4654      	mov	r4, sl
 8007d50:	2205      	movs	r2, #5
 8007d52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d56:	4853      	ldr	r0, [pc, #332]	@ (8007ea4 <_vfiprintf_r+0x21c>)
 8007d58:	f000 fb7a 	bl	8008450 <memchr>
 8007d5c:	9a04      	ldr	r2, [sp, #16]
 8007d5e:	b9d8      	cbnz	r0, 8007d98 <_vfiprintf_r+0x110>
 8007d60:	06d1      	lsls	r1, r2, #27
 8007d62:	bf44      	itt	mi
 8007d64:	2320      	movmi	r3, #32
 8007d66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d6a:	0713      	lsls	r3, r2, #28
 8007d6c:	bf44      	itt	mi
 8007d6e:	232b      	movmi	r3, #43	@ 0x2b
 8007d70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d74:	f89a 3000 	ldrb.w	r3, [sl]
 8007d78:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d7a:	d015      	beq.n	8007da8 <_vfiprintf_r+0x120>
 8007d7c:	4654      	mov	r4, sl
 8007d7e:	2000      	movs	r0, #0
 8007d80:	f04f 0c0a 	mov.w	ip, #10
 8007d84:	9a07      	ldr	r2, [sp, #28]
 8007d86:	4621      	mov	r1, r4
 8007d88:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d8c:	3b30      	subs	r3, #48	@ 0x30
 8007d8e:	2b09      	cmp	r3, #9
 8007d90:	d94b      	bls.n	8007e2a <_vfiprintf_r+0x1a2>
 8007d92:	b1b0      	cbz	r0, 8007dc2 <_vfiprintf_r+0x13a>
 8007d94:	9207      	str	r2, [sp, #28]
 8007d96:	e014      	b.n	8007dc2 <_vfiprintf_r+0x13a>
 8007d98:	eba0 0308 	sub.w	r3, r0, r8
 8007d9c:	fa09 f303 	lsl.w	r3, r9, r3
 8007da0:	4313      	orrs	r3, r2
 8007da2:	46a2      	mov	sl, r4
 8007da4:	9304      	str	r3, [sp, #16]
 8007da6:	e7d2      	b.n	8007d4e <_vfiprintf_r+0xc6>
 8007da8:	9b03      	ldr	r3, [sp, #12]
 8007daa:	1d19      	adds	r1, r3, #4
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	9103      	str	r1, [sp, #12]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	bfbb      	ittet	lt
 8007db4:	425b      	neglt	r3, r3
 8007db6:	f042 0202 	orrlt.w	r2, r2, #2
 8007dba:	9307      	strge	r3, [sp, #28]
 8007dbc:	9307      	strlt	r3, [sp, #28]
 8007dbe:	bfb8      	it	lt
 8007dc0:	9204      	strlt	r2, [sp, #16]
 8007dc2:	7823      	ldrb	r3, [r4, #0]
 8007dc4:	2b2e      	cmp	r3, #46	@ 0x2e
 8007dc6:	d10a      	bne.n	8007dde <_vfiprintf_r+0x156>
 8007dc8:	7863      	ldrb	r3, [r4, #1]
 8007dca:	2b2a      	cmp	r3, #42	@ 0x2a
 8007dcc:	d132      	bne.n	8007e34 <_vfiprintf_r+0x1ac>
 8007dce:	9b03      	ldr	r3, [sp, #12]
 8007dd0:	3402      	adds	r4, #2
 8007dd2:	1d1a      	adds	r2, r3, #4
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	9203      	str	r2, [sp, #12]
 8007dd8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007ddc:	9305      	str	r3, [sp, #20]
 8007dde:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007ea8 <_vfiprintf_r+0x220>
 8007de2:	2203      	movs	r2, #3
 8007de4:	4650      	mov	r0, sl
 8007de6:	7821      	ldrb	r1, [r4, #0]
 8007de8:	f000 fb32 	bl	8008450 <memchr>
 8007dec:	b138      	cbz	r0, 8007dfe <_vfiprintf_r+0x176>
 8007dee:	2240      	movs	r2, #64	@ 0x40
 8007df0:	9b04      	ldr	r3, [sp, #16]
 8007df2:	eba0 000a 	sub.w	r0, r0, sl
 8007df6:	4082      	lsls	r2, r0
 8007df8:	4313      	orrs	r3, r2
 8007dfa:	3401      	adds	r4, #1
 8007dfc:	9304      	str	r3, [sp, #16]
 8007dfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e02:	2206      	movs	r2, #6
 8007e04:	4829      	ldr	r0, [pc, #164]	@ (8007eac <_vfiprintf_r+0x224>)
 8007e06:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007e0a:	f000 fb21 	bl	8008450 <memchr>
 8007e0e:	2800      	cmp	r0, #0
 8007e10:	d03f      	beq.n	8007e92 <_vfiprintf_r+0x20a>
 8007e12:	4b27      	ldr	r3, [pc, #156]	@ (8007eb0 <_vfiprintf_r+0x228>)
 8007e14:	bb1b      	cbnz	r3, 8007e5e <_vfiprintf_r+0x1d6>
 8007e16:	9b03      	ldr	r3, [sp, #12]
 8007e18:	3307      	adds	r3, #7
 8007e1a:	f023 0307 	bic.w	r3, r3, #7
 8007e1e:	3308      	adds	r3, #8
 8007e20:	9303      	str	r3, [sp, #12]
 8007e22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e24:	443b      	add	r3, r7
 8007e26:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e28:	e76a      	b.n	8007d00 <_vfiprintf_r+0x78>
 8007e2a:	460c      	mov	r4, r1
 8007e2c:	2001      	movs	r0, #1
 8007e2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e32:	e7a8      	b.n	8007d86 <_vfiprintf_r+0xfe>
 8007e34:	2300      	movs	r3, #0
 8007e36:	f04f 0c0a 	mov.w	ip, #10
 8007e3a:	4619      	mov	r1, r3
 8007e3c:	3401      	adds	r4, #1
 8007e3e:	9305      	str	r3, [sp, #20]
 8007e40:	4620      	mov	r0, r4
 8007e42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e46:	3a30      	subs	r2, #48	@ 0x30
 8007e48:	2a09      	cmp	r2, #9
 8007e4a:	d903      	bls.n	8007e54 <_vfiprintf_r+0x1cc>
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d0c6      	beq.n	8007dde <_vfiprintf_r+0x156>
 8007e50:	9105      	str	r1, [sp, #20]
 8007e52:	e7c4      	b.n	8007dde <_vfiprintf_r+0x156>
 8007e54:	4604      	mov	r4, r0
 8007e56:	2301      	movs	r3, #1
 8007e58:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e5c:	e7f0      	b.n	8007e40 <_vfiprintf_r+0x1b8>
 8007e5e:	ab03      	add	r3, sp, #12
 8007e60:	9300      	str	r3, [sp, #0]
 8007e62:	462a      	mov	r2, r5
 8007e64:	4630      	mov	r0, r6
 8007e66:	4b13      	ldr	r3, [pc, #76]	@ (8007eb4 <_vfiprintf_r+0x22c>)
 8007e68:	a904      	add	r1, sp, #16
 8007e6a:	f3af 8000 	nop.w
 8007e6e:	4607      	mov	r7, r0
 8007e70:	1c78      	adds	r0, r7, #1
 8007e72:	d1d6      	bne.n	8007e22 <_vfiprintf_r+0x19a>
 8007e74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007e76:	07d9      	lsls	r1, r3, #31
 8007e78:	d405      	bmi.n	8007e86 <_vfiprintf_r+0x1fe>
 8007e7a:	89ab      	ldrh	r3, [r5, #12]
 8007e7c:	059a      	lsls	r2, r3, #22
 8007e7e:	d402      	bmi.n	8007e86 <_vfiprintf_r+0x1fe>
 8007e80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007e82:	f7ff fdd3 	bl	8007a2c <__retarget_lock_release_recursive>
 8007e86:	89ab      	ldrh	r3, [r5, #12]
 8007e88:	065b      	lsls	r3, r3, #25
 8007e8a:	f53f af1f 	bmi.w	8007ccc <_vfiprintf_r+0x44>
 8007e8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007e90:	e71e      	b.n	8007cd0 <_vfiprintf_r+0x48>
 8007e92:	ab03      	add	r3, sp, #12
 8007e94:	9300      	str	r3, [sp, #0]
 8007e96:	462a      	mov	r2, r5
 8007e98:	4630      	mov	r0, r6
 8007e9a:	4b06      	ldr	r3, [pc, #24]	@ (8007eb4 <_vfiprintf_r+0x22c>)
 8007e9c:	a904      	add	r1, sp, #16
 8007e9e:	f000 f87d 	bl	8007f9c <_printf_i>
 8007ea2:	e7e4      	b.n	8007e6e <_vfiprintf_r+0x1e6>
 8007ea4:	08008636 	.word	0x08008636
 8007ea8:	0800863c 	.word	0x0800863c
 8007eac:	08008640 	.word	0x08008640
 8007eb0:	00000000 	.word	0x00000000
 8007eb4:	08007c63 	.word	0x08007c63

08007eb8 <_printf_common>:
 8007eb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ebc:	4616      	mov	r6, r2
 8007ebe:	4698      	mov	r8, r3
 8007ec0:	688a      	ldr	r2, [r1, #8]
 8007ec2:	690b      	ldr	r3, [r1, #16]
 8007ec4:	4607      	mov	r7, r0
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	bfb8      	it	lt
 8007eca:	4613      	movlt	r3, r2
 8007ecc:	6033      	str	r3, [r6, #0]
 8007ece:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007ed2:	460c      	mov	r4, r1
 8007ed4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007ed8:	b10a      	cbz	r2, 8007ede <_printf_common+0x26>
 8007eda:	3301      	adds	r3, #1
 8007edc:	6033      	str	r3, [r6, #0]
 8007ede:	6823      	ldr	r3, [r4, #0]
 8007ee0:	0699      	lsls	r1, r3, #26
 8007ee2:	bf42      	ittt	mi
 8007ee4:	6833      	ldrmi	r3, [r6, #0]
 8007ee6:	3302      	addmi	r3, #2
 8007ee8:	6033      	strmi	r3, [r6, #0]
 8007eea:	6825      	ldr	r5, [r4, #0]
 8007eec:	f015 0506 	ands.w	r5, r5, #6
 8007ef0:	d106      	bne.n	8007f00 <_printf_common+0x48>
 8007ef2:	f104 0a19 	add.w	sl, r4, #25
 8007ef6:	68e3      	ldr	r3, [r4, #12]
 8007ef8:	6832      	ldr	r2, [r6, #0]
 8007efa:	1a9b      	subs	r3, r3, r2
 8007efc:	42ab      	cmp	r3, r5
 8007efe:	dc2b      	bgt.n	8007f58 <_printf_common+0xa0>
 8007f00:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007f04:	6822      	ldr	r2, [r4, #0]
 8007f06:	3b00      	subs	r3, #0
 8007f08:	bf18      	it	ne
 8007f0a:	2301      	movne	r3, #1
 8007f0c:	0692      	lsls	r2, r2, #26
 8007f0e:	d430      	bmi.n	8007f72 <_printf_common+0xba>
 8007f10:	4641      	mov	r1, r8
 8007f12:	4638      	mov	r0, r7
 8007f14:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007f18:	47c8      	blx	r9
 8007f1a:	3001      	adds	r0, #1
 8007f1c:	d023      	beq.n	8007f66 <_printf_common+0xae>
 8007f1e:	6823      	ldr	r3, [r4, #0]
 8007f20:	6922      	ldr	r2, [r4, #16]
 8007f22:	f003 0306 	and.w	r3, r3, #6
 8007f26:	2b04      	cmp	r3, #4
 8007f28:	bf14      	ite	ne
 8007f2a:	2500      	movne	r5, #0
 8007f2c:	6833      	ldreq	r3, [r6, #0]
 8007f2e:	f04f 0600 	mov.w	r6, #0
 8007f32:	bf08      	it	eq
 8007f34:	68e5      	ldreq	r5, [r4, #12]
 8007f36:	f104 041a 	add.w	r4, r4, #26
 8007f3a:	bf08      	it	eq
 8007f3c:	1aed      	subeq	r5, r5, r3
 8007f3e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007f42:	bf08      	it	eq
 8007f44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007f48:	4293      	cmp	r3, r2
 8007f4a:	bfc4      	itt	gt
 8007f4c:	1a9b      	subgt	r3, r3, r2
 8007f4e:	18ed      	addgt	r5, r5, r3
 8007f50:	42b5      	cmp	r5, r6
 8007f52:	d11a      	bne.n	8007f8a <_printf_common+0xd2>
 8007f54:	2000      	movs	r0, #0
 8007f56:	e008      	b.n	8007f6a <_printf_common+0xb2>
 8007f58:	2301      	movs	r3, #1
 8007f5a:	4652      	mov	r2, sl
 8007f5c:	4641      	mov	r1, r8
 8007f5e:	4638      	mov	r0, r7
 8007f60:	47c8      	blx	r9
 8007f62:	3001      	adds	r0, #1
 8007f64:	d103      	bne.n	8007f6e <_printf_common+0xb6>
 8007f66:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007f6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f6e:	3501      	adds	r5, #1
 8007f70:	e7c1      	b.n	8007ef6 <_printf_common+0x3e>
 8007f72:	2030      	movs	r0, #48	@ 0x30
 8007f74:	18e1      	adds	r1, r4, r3
 8007f76:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007f7a:	1c5a      	adds	r2, r3, #1
 8007f7c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007f80:	4422      	add	r2, r4
 8007f82:	3302      	adds	r3, #2
 8007f84:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007f88:	e7c2      	b.n	8007f10 <_printf_common+0x58>
 8007f8a:	2301      	movs	r3, #1
 8007f8c:	4622      	mov	r2, r4
 8007f8e:	4641      	mov	r1, r8
 8007f90:	4638      	mov	r0, r7
 8007f92:	47c8      	blx	r9
 8007f94:	3001      	adds	r0, #1
 8007f96:	d0e6      	beq.n	8007f66 <_printf_common+0xae>
 8007f98:	3601      	adds	r6, #1
 8007f9a:	e7d9      	b.n	8007f50 <_printf_common+0x98>

08007f9c <_printf_i>:
 8007f9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007fa0:	7e0f      	ldrb	r7, [r1, #24]
 8007fa2:	4691      	mov	r9, r2
 8007fa4:	2f78      	cmp	r7, #120	@ 0x78
 8007fa6:	4680      	mov	r8, r0
 8007fa8:	460c      	mov	r4, r1
 8007faa:	469a      	mov	sl, r3
 8007fac:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007fae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007fb2:	d807      	bhi.n	8007fc4 <_printf_i+0x28>
 8007fb4:	2f62      	cmp	r7, #98	@ 0x62
 8007fb6:	d80a      	bhi.n	8007fce <_printf_i+0x32>
 8007fb8:	2f00      	cmp	r7, #0
 8007fba:	f000 80d1 	beq.w	8008160 <_printf_i+0x1c4>
 8007fbe:	2f58      	cmp	r7, #88	@ 0x58
 8007fc0:	f000 80b8 	beq.w	8008134 <_printf_i+0x198>
 8007fc4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007fc8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007fcc:	e03a      	b.n	8008044 <_printf_i+0xa8>
 8007fce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007fd2:	2b15      	cmp	r3, #21
 8007fd4:	d8f6      	bhi.n	8007fc4 <_printf_i+0x28>
 8007fd6:	a101      	add	r1, pc, #4	@ (adr r1, 8007fdc <_printf_i+0x40>)
 8007fd8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007fdc:	08008035 	.word	0x08008035
 8007fe0:	08008049 	.word	0x08008049
 8007fe4:	08007fc5 	.word	0x08007fc5
 8007fe8:	08007fc5 	.word	0x08007fc5
 8007fec:	08007fc5 	.word	0x08007fc5
 8007ff0:	08007fc5 	.word	0x08007fc5
 8007ff4:	08008049 	.word	0x08008049
 8007ff8:	08007fc5 	.word	0x08007fc5
 8007ffc:	08007fc5 	.word	0x08007fc5
 8008000:	08007fc5 	.word	0x08007fc5
 8008004:	08007fc5 	.word	0x08007fc5
 8008008:	08008147 	.word	0x08008147
 800800c:	08008073 	.word	0x08008073
 8008010:	08008101 	.word	0x08008101
 8008014:	08007fc5 	.word	0x08007fc5
 8008018:	08007fc5 	.word	0x08007fc5
 800801c:	08008169 	.word	0x08008169
 8008020:	08007fc5 	.word	0x08007fc5
 8008024:	08008073 	.word	0x08008073
 8008028:	08007fc5 	.word	0x08007fc5
 800802c:	08007fc5 	.word	0x08007fc5
 8008030:	08008109 	.word	0x08008109
 8008034:	6833      	ldr	r3, [r6, #0]
 8008036:	1d1a      	adds	r2, r3, #4
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	6032      	str	r2, [r6, #0]
 800803c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008040:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008044:	2301      	movs	r3, #1
 8008046:	e09c      	b.n	8008182 <_printf_i+0x1e6>
 8008048:	6833      	ldr	r3, [r6, #0]
 800804a:	6820      	ldr	r0, [r4, #0]
 800804c:	1d19      	adds	r1, r3, #4
 800804e:	6031      	str	r1, [r6, #0]
 8008050:	0606      	lsls	r6, r0, #24
 8008052:	d501      	bpl.n	8008058 <_printf_i+0xbc>
 8008054:	681d      	ldr	r5, [r3, #0]
 8008056:	e003      	b.n	8008060 <_printf_i+0xc4>
 8008058:	0645      	lsls	r5, r0, #25
 800805a:	d5fb      	bpl.n	8008054 <_printf_i+0xb8>
 800805c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008060:	2d00      	cmp	r5, #0
 8008062:	da03      	bge.n	800806c <_printf_i+0xd0>
 8008064:	232d      	movs	r3, #45	@ 0x2d
 8008066:	426d      	negs	r5, r5
 8008068:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800806c:	230a      	movs	r3, #10
 800806e:	4858      	ldr	r0, [pc, #352]	@ (80081d0 <_printf_i+0x234>)
 8008070:	e011      	b.n	8008096 <_printf_i+0xfa>
 8008072:	6821      	ldr	r1, [r4, #0]
 8008074:	6833      	ldr	r3, [r6, #0]
 8008076:	0608      	lsls	r0, r1, #24
 8008078:	f853 5b04 	ldr.w	r5, [r3], #4
 800807c:	d402      	bmi.n	8008084 <_printf_i+0xe8>
 800807e:	0649      	lsls	r1, r1, #25
 8008080:	bf48      	it	mi
 8008082:	b2ad      	uxthmi	r5, r5
 8008084:	2f6f      	cmp	r7, #111	@ 0x6f
 8008086:	6033      	str	r3, [r6, #0]
 8008088:	bf14      	ite	ne
 800808a:	230a      	movne	r3, #10
 800808c:	2308      	moveq	r3, #8
 800808e:	4850      	ldr	r0, [pc, #320]	@ (80081d0 <_printf_i+0x234>)
 8008090:	2100      	movs	r1, #0
 8008092:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008096:	6866      	ldr	r6, [r4, #4]
 8008098:	2e00      	cmp	r6, #0
 800809a:	60a6      	str	r6, [r4, #8]
 800809c:	db05      	blt.n	80080aa <_printf_i+0x10e>
 800809e:	6821      	ldr	r1, [r4, #0]
 80080a0:	432e      	orrs	r6, r5
 80080a2:	f021 0104 	bic.w	r1, r1, #4
 80080a6:	6021      	str	r1, [r4, #0]
 80080a8:	d04b      	beq.n	8008142 <_printf_i+0x1a6>
 80080aa:	4616      	mov	r6, r2
 80080ac:	fbb5 f1f3 	udiv	r1, r5, r3
 80080b0:	fb03 5711 	mls	r7, r3, r1, r5
 80080b4:	5dc7      	ldrb	r7, [r0, r7]
 80080b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80080ba:	462f      	mov	r7, r5
 80080bc:	42bb      	cmp	r3, r7
 80080be:	460d      	mov	r5, r1
 80080c0:	d9f4      	bls.n	80080ac <_printf_i+0x110>
 80080c2:	2b08      	cmp	r3, #8
 80080c4:	d10b      	bne.n	80080de <_printf_i+0x142>
 80080c6:	6823      	ldr	r3, [r4, #0]
 80080c8:	07df      	lsls	r7, r3, #31
 80080ca:	d508      	bpl.n	80080de <_printf_i+0x142>
 80080cc:	6923      	ldr	r3, [r4, #16]
 80080ce:	6861      	ldr	r1, [r4, #4]
 80080d0:	4299      	cmp	r1, r3
 80080d2:	bfde      	ittt	le
 80080d4:	2330      	movle	r3, #48	@ 0x30
 80080d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80080da:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80080de:	1b92      	subs	r2, r2, r6
 80080e0:	6122      	str	r2, [r4, #16]
 80080e2:	464b      	mov	r3, r9
 80080e4:	4621      	mov	r1, r4
 80080e6:	4640      	mov	r0, r8
 80080e8:	f8cd a000 	str.w	sl, [sp]
 80080ec:	aa03      	add	r2, sp, #12
 80080ee:	f7ff fee3 	bl	8007eb8 <_printf_common>
 80080f2:	3001      	adds	r0, #1
 80080f4:	d14a      	bne.n	800818c <_printf_i+0x1f0>
 80080f6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80080fa:	b004      	add	sp, #16
 80080fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008100:	6823      	ldr	r3, [r4, #0]
 8008102:	f043 0320 	orr.w	r3, r3, #32
 8008106:	6023      	str	r3, [r4, #0]
 8008108:	2778      	movs	r7, #120	@ 0x78
 800810a:	4832      	ldr	r0, [pc, #200]	@ (80081d4 <_printf_i+0x238>)
 800810c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008110:	6823      	ldr	r3, [r4, #0]
 8008112:	6831      	ldr	r1, [r6, #0]
 8008114:	061f      	lsls	r7, r3, #24
 8008116:	f851 5b04 	ldr.w	r5, [r1], #4
 800811a:	d402      	bmi.n	8008122 <_printf_i+0x186>
 800811c:	065f      	lsls	r7, r3, #25
 800811e:	bf48      	it	mi
 8008120:	b2ad      	uxthmi	r5, r5
 8008122:	6031      	str	r1, [r6, #0]
 8008124:	07d9      	lsls	r1, r3, #31
 8008126:	bf44      	itt	mi
 8008128:	f043 0320 	orrmi.w	r3, r3, #32
 800812c:	6023      	strmi	r3, [r4, #0]
 800812e:	b11d      	cbz	r5, 8008138 <_printf_i+0x19c>
 8008130:	2310      	movs	r3, #16
 8008132:	e7ad      	b.n	8008090 <_printf_i+0xf4>
 8008134:	4826      	ldr	r0, [pc, #152]	@ (80081d0 <_printf_i+0x234>)
 8008136:	e7e9      	b.n	800810c <_printf_i+0x170>
 8008138:	6823      	ldr	r3, [r4, #0]
 800813a:	f023 0320 	bic.w	r3, r3, #32
 800813e:	6023      	str	r3, [r4, #0]
 8008140:	e7f6      	b.n	8008130 <_printf_i+0x194>
 8008142:	4616      	mov	r6, r2
 8008144:	e7bd      	b.n	80080c2 <_printf_i+0x126>
 8008146:	6833      	ldr	r3, [r6, #0]
 8008148:	6825      	ldr	r5, [r4, #0]
 800814a:	1d18      	adds	r0, r3, #4
 800814c:	6961      	ldr	r1, [r4, #20]
 800814e:	6030      	str	r0, [r6, #0]
 8008150:	062e      	lsls	r6, r5, #24
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	d501      	bpl.n	800815a <_printf_i+0x1be>
 8008156:	6019      	str	r1, [r3, #0]
 8008158:	e002      	b.n	8008160 <_printf_i+0x1c4>
 800815a:	0668      	lsls	r0, r5, #25
 800815c:	d5fb      	bpl.n	8008156 <_printf_i+0x1ba>
 800815e:	8019      	strh	r1, [r3, #0]
 8008160:	2300      	movs	r3, #0
 8008162:	4616      	mov	r6, r2
 8008164:	6123      	str	r3, [r4, #16]
 8008166:	e7bc      	b.n	80080e2 <_printf_i+0x146>
 8008168:	6833      	ldr	r3, [r6, #0]
 800816a:	2100      	movs	r1, #0
 800816c:	1d1a      	adds	r2, r3, #4
 800816e:	6032      	str	r2, [r6, #0]
 8008170:	681e      	ldr	r6, [r3, #0]
 8008172:	6862      	ldr	r2, [r4, #4]
 8008174:	4630      	mov	r0, r6
 8008176:	f000 f96b 	bl	8008450 <memchr>
 800817a:	b108      	cbz	r0, 8008180 <_printf_i+0x1e4>
 800817c:	1b80      	subs	r0, r0, r6
 800817e:	6060      	str	r0, [r4, #4]
 8008180:	6863      	ldr	r3, [r4, #4]
 8008182:	6123      	str	r3, [r4, #16]
 8008184:	2300      	movs	r3, #0
 8008186:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800818a:	e7aa      	b.n	80080e2 <_printf_i+0x146>
 800818c:	4632      	mov	r2, r6
 800818e:	4649      	mov	r1, r9
 8008190:	4640      	mov	r0, r8
 8008192:	6923      	ldr	r3, [r4, #16]
 8008194:	47d0      	blx	sl
 8008196:	3001      	adds	r0, #1
 8008198:	d0ad      	beq.n	80080f6 <_printf_i+0x15a>
 800819a:	6823      	ldr	r3, [r4, #0]
 800819c:	079b      	lsls	r3, r3, #30
 800819e:	d413      	bmi.n	80081c8 <_printf_i+0x22c>
 80081a0:	68e0      	ldr	r0, [r4, #12]
 80081a2:	9b03      	ldr	r3, [sp, #12]
 80081a4:	4298      	cmp	r0, r3
 80081a6:	bfb8      	it	lt
 80081a8:	4618      	movlt	r0, r3
 80081aa:	e7a6      	b.n	80080fa <_printf_i+0x15e>
 80081ac:	2301      	movs	r3, #1
 80081ae:	4632      	mov	r2, r6
 80081b0:	4649      	mov	r1, r9
 80081b2:	4640      	mov	r0, r8
 80081b4:	47d0      	blx	sl
 80081b6:	3001      	adds	r0, #1
 80081b8:	d09d      	beq.n	80080f6 <_printf_i+0x15a>
 80081ba:	3501      	adds	r5, #1
 80081bc:	68e3      	ldr	r3, [r4, #12]
 80081be:	9903      	ldr	r1, [sp, #12]
 80081c0:	1a5b      	subs	r3, r3, r1
 80081c2:	42ab      	cmp	r3, r5
 80081c4:	dcf2      	bgt.n	80081ac <_printf_i+0x210>
 80081c6:	e7eb      	b.n	80081a0 <_printf_i+0x204>
 80081c8:	2500      	movs	r5, #0
 80081ca:	f104 0619 	add.w	r6, r4, #25
 80081ce:	e7f5      	b.n	80081bc <_printf_i+0x220>
 80081d0:	08008647 	.word	0x08008647
 80081d4:	08008658 	.word	0x08008658

080081d8 <__sflush_r>:
 80081d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80081dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081de:	0716      	lsls	r6, r2, #28
 80081e0:	4605      	mov	r5, r0
 80081e2:	460c      	mov	r4, r1
 80081e4:	d454      	bmi.n	8008290 <__sflush_r+0xb8>
 80081e6:	684b      	ldr	r3, [r1, #4]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	dc02      	bgt.n	80081f2 <__sflush_r+0x1a>
 80081ec:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	dd48      	ble.n	8008284 <__sflush_r+0xac>
 80081f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80081f4:	2e00      	cmp	r6, #0
 80081f6:	d045      	beq.n	8008284 <__sflush_r+0xac>
 80081f8:	2300      	movs	r3, #0
 80081fa:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80081fe:	682f      	ldr	r7, [r5, #0]
 8008200:	6a21      	ldr	r1, [r4, #32]
 8008202:	602b      	str	r3, [r5, #0]
 8008204:	d030      	beq.n	8008268 <__sflush_r+0x90>
 8008206:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008208:	89a3      	ldrh	r3, [r4, #12]
 800820a:	0759      	lsls	r1, r3, #29
 800820c:	d505      	bpl.n	800821a <__sflush_r+0x42>
 800820e:	6863      	ldr	r3, [r4, #4]
 8008210:	1ad2      	subs	r2, r2, r3
 8008212:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008214:	b10b      	cbz	r3, 800821a <__sflush_r+0x42>
 8008216:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008218:	1ad2      	subs	r2, r2, r3
 800821a:	2300      	movs	r3, #0
 800821c:	4628      	mov	r0, r5
 800821e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008220:	6a21      	ldr	r1, [r4, #32]
 8008222:	47b0      	blx	r6
 8008224:	1c43      	adds	r3, r0, #1
 8008226:	89a3      	ldrh	r3, [r4, #12]
 8008228:	d106      	bne.n	8008238 <__sflush_r+0x60>
 800822a:	6829      	ldr	r1, [r5, #0]
 800822c:	291d      	cmp	r1, #29
 800822e:	d82b      	bhi.n	8008288 <__sflush_r+0xb0>
 8008230:	4a28      	ldr	r2, [pc, #160]	@ (80082d4 <__sflush_r+0xfc>)
 8008232:	40ca      	lsrs	r2, r1
 8008234:	07d6      	lsls	r6, r2, #31
 8008236:	d527      	bpl.n	8008288 <__sflush_r+0xb0>
 8008238:	2200      	movs	r2, #0
 800823a:	6062      	str	r2, [r4, #4]
 800823c:	6922      	ldr	r2, [r4, #16]
 800823e:	04d9      	lsls	r1, r3, #19
 8008240:	6022      	str	r2, [r4, #0]
 8008242:	d504      	bpl.n	800824e <__sflush_r+0x76>
 8008244:	1c42      	adds	r2, r0, #1
 8008246:	d101      	bne.n	800824c <__sflush_r+0x74>
 8008248:	682b      	ldr	r3, [r5, #0]
 800824a:	b903      	cbnz	r3, 800824e <__sflush_r+0x76>
 800824c:	6560      	str	r0, [r4, #84]	@ 0x54
 800824e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008250:	602f      	str	r7, [r5, #0]
 8008252:	b1b9      	cbz	r1, 8008284 <__sflush_r+0xac>
 8008254:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008258:	4299      	cmp	r1, r3
 800825a:	d002      	beq.n	8008262 <__sflush_r+0x8a>
 800825c:	4628      	mov	r0, r5
 800825e:	f7ff fbf5 	bl	8007a4c <_free_r>
 8008262:	2300      	movs	r3, #0
 8008264:	6363      	str	r3, [r4, #52]	@ 0x34
 8008266:	e00d      	b.n	8008284 <__sflush_r+0xac>
 8008268:	2301      	movs	r3, #1
 800826a:	4628      	mov	r0, r5
 800826c:	47b0      	blx	r6
 800826e:	4602      	mov	r2, r0
 8008270:	1c50      	adds	r0, r2, #1
 8008272:	d1c9      	bne.n	8008208 <__sflush_r+0x30>
 8008274:	682b      	ldr	r3, [r5, #0]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d0c6      	beq.n	8008208 <__sflush_r+0x30>
 800827a:	2b1d      	cmp	r3, #29
 800827c:	d001      	beq.n	8008282 <__sflush_r+0xaa>
 800827e:	2b16      	cmp	r3, #22
 8008280:	d11d      	bne.n	80082be <__sflush_r+0xe6>
 8008282:	602f      	str	r7, [r5, #0]
 8008284:	2000      	movs	r0, #0
 8008286:	e021      	b.n	80082cc <__sflush_r+0xf4>
 8008288:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800828c:	b21b      	sxth	r3, r3
 800828e:	e01a      	b.n	80082c6 <__sflush_r+0xee>
 8008290:	690f      	ldr	r7, [r1, #16]
 8008292:	2f00      	cmp	r7, #0
 8008294:	d0f6      	beq.n	8008284 <__sflush_r+0xac>
 8008296:	0793      	lsls	r3, r2, #30
 8008298:	bf18      	it	ne
 800829a:	2300      	movne	r3, #0
 800829c:	680e      	ldr	r6, [r1, #0]
 800829e:	bf08      	it	eq
 80082a0:	694b      	ldreq	r3, [r1, #20]
 80082a2:	1bf6      	subs	r6, r6, r7
 80082a4:	600f      	str	r7, [r1, #0]
 80082a6:	608b      	str	r3, [r1, #8]
 80082a8:	2e00      	cmp	r6, #0
 80082aa:	ddeb      	ble.n	8008284 <__sflush_r+0xac>
 80082ac:	4633      	mov	r3, r6
 80082ae:	463a      	mov	r2, r7
 80082b0:	4628      	mov	r0, r5
 80082b2:	6a21      	ldr	r1, [r4, #32]
 80082b4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80082b8:	47e0      	blx	ip
 80082ba:	2800      	cmp	r0, #0
 80082bc:	dc07      	bgt.n	80082ce <__sflush_r+0xf6>
 80082be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80082ca:	81a3      	strh	r3, [r4, #12]
 80082cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082ce:	4407      	add	r7, r0
 80082d0:	1a36      	subs	r6, r6, r0
 80082d2:	e7e9      	b.n	80082a8 <__sflush_r+0xd0>
 80082d4:	20400001 	.word	0x20400001

080082d8 <_fflush_r>:
 80082d8:	b538      	push	{r3, r4, r5, lr}
 80082da:	690b      	ldr	r3, [r1, #16]
 80082dc:	4605      	mov	r5, r0
 80082de:	460c      	mov	r4, r1
 80082e0:	b913      	cbnz	r3, 80082e8 <_fflush_r+0x10>
 80082e2:	2500      	movs	r5, #0
 80082e4:	4628      	mov	r0, r5
 80082e6:	bd38      	pop	{r3, r4, r5, pc}
 80082e8:	b118      	cbz	r0, 80082f2 <_fflush_r+0x1a>
 80082ea:	6a03      	ldr	r3, [r0, #32]
 80082ec:	b90b      	cbnz	r3, 80082f2 <_fflush_r+0x1a>
 80082ee:	f7ff f947 	bl	8007580 <__sinit>
 80082f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d0f3      	beq.n	80082e2 <_fflush_r+0xa>
 80082fa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80082fc:	07d0      	lsls	r0, r2, #31
 80082fe:	d404      	bmi.n	800830a <_fflush_r+0x32>
 8008300:	0599      	lsls	r1, r3, #22
 8008302:	d402      	bmi.n	800830a <_fflush_r+0x32>
 8008304:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008306:	f7ff fb90 	bl	8007a2a <__retarget_lock_acquire_recursive>
 800830a:	4628      	mov	r0, r5
 800830c:	4621      	mov	r1, r4
 800830e:	f7ff ff63 	bl	80081d8 <__sflush_r>
 8008312:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008314:	4605      	mov	r5, r0
 8008316:	07da      	lsls	r2, r3, #31
 8008318:	d4e4      	bmi.n	80082e4 <_fflush_r+0xc>
 800831a:	89a3      	ldrh	r3, [r4, #12]
 800831c:	059b      	lsls	r3, r3, #22
 800831e:	d4e1      	bmi.n	80082e4 <_fflush_r+0xc>
 8008320:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008322:	f7ff fb83 	bl	8007a2c <__retarget_lock_release_recursive>
 8008326:	e7dd      	b.n	80082e4 <_fflush_r+0xc>

08008328 <__swhatbuf_r>:
 8008328:	b570      	push	{r4, r5, r6, lr}
 800832a:	460c      	mov	r4, r1
 800832c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008330:	4615      	mov	r5, r2
 8008332:	2900      	cmp	r1, #0
 8008334:	461e      	mov	r6, r3
 8008336:	b096      	sub	sp, #88	@ 0x58
 8008338:	da0c      	bge.n	8008354 <__swhatbuf_r+0x2c>
 800833a:	89a3      	ldrh	r3, [r4, #12]
 800833c:	2100      	movs	r1, #0
 800833e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008342:	bf14      	ite	ne
 8008344:	2340      	movne	r3, #64	@ 0x40
 8008346:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800834a:	2000      	movs	r0, #0
 800834c:	6031      	str	r1, [r6, #0]
 800834e:	602b      	str	r3, [r5, #0]
 8008350:	b016      	add	sp, #88	@ 0x58
 8008352:	bd70      	pop	{r4, r5, r6, pc}
 8008354:	466a      	mov	r2, sp
 8008356:	f000 f849 	bl	80083ec <_fstat_r>
 800835a:	2800      	cmp	r0, #0
 800835c:	dbed      	blt.n	800833a <__swhatbuf_r+0x12>
 800835e:	9901      	ldr	r1, [sp, #4]
 8008360:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008364:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008368:	4259      	negs	r1, r3
 800836a:	4159      	adcs	r1, r3
 800836c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008370:	e7eb      	b.n	800834a <__swhatbuf_r+0x22>

08008372 <__smakebuf_r>:
 8008372:	898b      	ldrh	r3, [r1, #12]
 8008374:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008376:	079d      	lsls	r5, r3, #30
 8008378:	4606      	mov	r6, r0
 800837a:	460c      	mov	r4, r1
 800837c:	d507      	bpl.n	800838e <__smakebuf_r+0x1c>
 800837e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008382:	6023      	str	r3, [r4, #0]
 8008384:	6123      	str	r3, [r4, #16]
 8008386:	2301      	movs	r3, #1
 8008388:	6163      	str	r3, [r4, #20]
 800838a:	b003      	add	sp, #12
 800838c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800838e:	466a      	mov	r2, sp
 8008390:	ab01      	add	r3, sp, #4
 8008392:	f7ff ffc9 	bl	8008328 <__swhatbuf_r>
 8008396:	9f00      	ldr	r7, [sp, #0]
 8008398:	4605      	mov	r5, r0
 800839a:	4639      	mov	r1, r7
 800839c:	4630      	mov	r0, r6
 800839e:	f7ff fbbf 	bl	8007b20 <_malloc_r>
 80083a2:	b948      	cbnz	r0, 80083b8 <__smakebuf_r+0x46>
 80083a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083a8:	059a      	lsls	r2, r3, #22
 80083aa:	d4ee      	bmi.n	800838a <__smakebuf_r+0x18>
 80083ac:	f023 0303 	bic.w	r3, r3, #3
 80083b0:	f043 0302 	orr.w	r3, r3, #2
 80083b4:	81a3      	strh	r3, [r4, #12]
 80083b6:	e7e2      	b.n	800837e <__smakebuf_r+0xc>
 80083b8:	89a3      	ldrh	r3, [r4, #12]
 80083ba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80083be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083c2:	81a3      	strh	r3, [r4, #12]
 80083c4:	9b01      	ldr	r3, [sp, #4]
 80083c6:	6020      	str	r0, [r4, #0]
 80083c8:	b15b      	cbz	r3, 80083e2 <__smakebuf_r+0x70>
 80083ca:	4630      	mov	r0, r6
 80083cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80083d0:	f000 f81e 	bl	8008410 <_isatty_r>
 80083d4:	b128      	cbz	r0, 80083e2 <__smakebuf_r+0x70>
 80083d6:	89a3      	ldrh	r3, [r4, #12]
 80083d8:	f023 0303 	bic.w	r3, r3, #3
 80083dc:	f043 0301 	orr.w	r3, r3, #1
 80083e0:	81a3      	strh	r3, [r4, #12]
 80083e2:	89a3      	ldrh	r3, [r4, #12]
 80083e4:	431d      	orrs	r5, r3
 80083e6:	81a5      	strh	r5, [r4, #12]
 80083e8:	e7cf      	b.n	800838a <__smakebuf_r+0x18>
	...

080083ec <_fstat_r>:
 80083ec:	b538      	push	{r3, r4, r5, lr}
 80083ee:	2300      	movs	r3, #0
 80083f0:	4d06      	ldr	r5, [pc, #24]	@ (800840c <_fstat_r+0x20>)
 80083f2:	4604      	mov	r4, r0
 80083f4:	4608      	mov	r0, r1
 80083f6:	4611      	mov	r1, r2
 80083f8:	602b      	str	r3, [r5, #0]
 80083fa:	f7f9 fcf3 	bl	8001de4 <_fstat>
 80083fe:	1c43      	adds	r3, r0, #1
 8008400:	d102      	bne.n	8008408 <_fstat_r+0x1c>
 8008402:	682b      	ldr	r3, [r5, #0]
 8008404:	b103      	cbz	r3, 8008408 <_fstat_r+0x1c>
 8008406:	6023      	str	r3, [r4, #0]
 8008408:	bd38      	pop	{r3, r4, r5, pc}
 800840a:	bf00      	nop
 800840c:	20003918 	.word	0x20003918

08008410 <_isatty_r>:
 8008410:	b538      	push	{r3, r4, r5, lr}
 8008412:	2300      	movs	r3, #0
 8008414:	4d05      	ldr	r5, [pc, #20]	@ (800842c <_isatty_r+0x1c>)
 8008416:	4604      	mov	r4, r0
 8008418:	4608      	mov	r0, r1
 800841a:	602b      	str	r3, [r5, #0]
 800841c:	f7f9 fcf1 	bl	8001e02 <_isatty>
 8008420:	1c43      	adds	r3, r0, #1
 8008422:	d102      	bne.n	800842a <_isatty_r+0x1a>
 8008424:	682b      	ldr	r3, [r5, #0]
 8008426:	b103      	cbz	r3, 800842a <_isatty_r+0x1a>
 8008428:	6023      	str	r3, [r4, #0]
 800842a:	bd38      	pop	{r3, r4, r5, pc}
 800842c:	20003918 	.word	0x20003918

08008430 <_sbrk_r>:
 8008430:	b538      	push	{r3, r4, r5, lr}
 8008432:	2300      	movs	r3, #0
 8008434:	4d05      	ldr	r5, [pc, #20]	@ (800844c <_sbrk_r+0x1c>)
 8008436:	4604      	mov	r4, r0
 8008438:	4608      	mov	r0, r1
 800843a:	602b      	str	r3, [r5, #0]
 800843c:	f7f9 fcf8 	bl	8001e30 <_sbrk>
 8008440:	1c43      	adds	r3, r0, #1
 8008442:	d102      	bne.n	800844a <_sbrk_r+0x1a>
 8008444:	682b      	ldr	r3, [r5, #0]
 8008446:	b103      	cbz	r3, 800844a <_sbrk_r+0x1a>
 8008448:	6023      	str	r3, [r4, #0]
 800844a:	bd38      	pop	{r3, r4, r5, pc}
 800844c:	20003918 	.word	0x20003918

08008450 <memchr>:
 8008450:	4603      	mov	r3, r0
 8008452:	b510      	push	{r4, lr}
 8008454:	b2c9      	uxtb	r1, r1
 8008456:	4402      	add	r2, r0
 8008458:	4293      	cmp	r3, r2
 800845a:	4618      	mov	r0, r3
 800845c:	d101      	bne.n	8008462 <memchr+0x12>
 800845e:	2000      	movs	r0, #0
 8008460:	e003      	b.n	800846a <memchr+0x1a>
 8008462:	7804      	ldrb	r4, [r0, #0]
 8008464:	3301      	adds	r3, #1
 8008466:	428c      	cmp	r4, r1
 8008468:	d1f6      	bne.n	8008458 <memchr+0x8>
 800846a:	bd10      	pop	{r4, pc}

0800846c <_init>:
 800846c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800846e:	bf00      	nop
 8008470:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008472:	bc08      	pop	{r3}
 8008474:	469e      	mov	lr, r3
 8008476:	4770      	bx	lr

08008478 <_fini>:
 8008478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800847a:	bf00      	nop
 800847c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800847e:	bc08      	pop	{r3}
 8008480:	469e      	mov	lr, r3
 8008482:	4770      	bx	lr
