

================================================================
== Vivado HLS Report for 'counter_4bit'
================================================================
* Date:           Thu Apr 17 14:01:07 2025

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        counter_4bit
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.88|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    2|    2|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                   |                      |  Latency  |  Interval | Pipeline|
        |              Instance             |        Module        | min | max | min | max |   Type  |
        +-----------------------------------+----------------------+-----+-----+-----+-----+---------+
        |stg_14_counter_4bit_process_fu_68  |counter_4bit_process  |    0|    0|    0|    0|   none  |
        +-----------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     18|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      4|
|Register         |        -|      -|       8|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       8|     22|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------+----------------------+---------+-------+---+----+
    |              Instance             |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------------------+----------------------+---------+-------+---+----+
    |stg_14_counter_4bit_process_fu_68  |counter_4bit_process  |        0|      0|  0|  18|
    +-----------------------------------+----------------------+---------+-------+---+----+
    |Total                              |                      |        0|      0|  0|  18|
    +-----------------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------+----+-----------+-----+-----------+
    |  Name | LUT| Input Size| Bits| Total Bits|
    +-------+----+-----------+-----+-----------+
    |count  |   4|          2|    4|          8|
    +-------+----+-----------+-----+-----------+
    |Total  |   4|          2|    4|          8|
    +-------+----+-----------+-----+-----------+

    * Register: 
    +-------+---+----+-----+-----------+
    |  Name | FF| LUT| Bits| Const Bits|
    +-------+---+----+-----+-----------+
    |count  |  4|   0|    4|          0|
    |q      |  4|   0|    4|          0|
    +-------+---+----+-----+-----------+
    |Total  |  8|   0|    8|          0|
    +-------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+----------------------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------+-----+-----+------------+----------------------------+--------------+
|clk       |  in |    1| ap_ctrl_hs | counter_4bit::counter_4bit | return value |
|ap_rst    |  in |    1| ap_ctrl_hs | counter_4bit::counter_4bit | return value |
|pe        |  in |    1|   ap_none  |             pe             |    pointer   |
|ud        |  in |    1|   ap_none  |             ud             |    pointer   |
|bd        |  in |    1|   ap_none  |             bd             |    pointer   |
|p         |  in |    4|   ap_none  |              p             |    pointer   |
|q         | out |    4|   ap_vld   |              q             |    pointer   |
+----------+-----+-----+------------+----------------------------+--------------+

