
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg484-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32437
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2394.344 ; gain = 0.000 ; free physical = 85362 ; free virtual = 124780
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'fn1' [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/verilog/fn1.v:12]
	Parameter ap_ST_fsm_state1 bound to: 27'b000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 27'b000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 27'b000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 27'b000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 27'b000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 27'b000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 27'b000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 27'b000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 27'b000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 27'b000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 27'b000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 27'b000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 27'b000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 27'b000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 27'b000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 27'b000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 27'b000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 27'b000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 27'b000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 27'b000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 27'b000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 27'b000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 27'b000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 27'b000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 27'b001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 27'b010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 27'b100000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'fn1_fadd_32ns_32ns_32_5_full_dsp_1' [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/verilog/fn1_fadd_32ns_32ns_32_5_full_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_ap_fadd_3_full_dsp_32' [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/ip/fn1_ap_fadd_3_full_dsp_32.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (1#1) [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'fn1_ap_fadd_3_full_dsp_32' (20#1) [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/ip/fn1_ap_fadd_3_full_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_fadd_32ns_32ns_32_5_full_dsp_1' (21#1) [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/verilog/fn1_fadd_32ns_32ns_32_5_full_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'fn1_uitofp_64ns_32_6_no_dsp_1' [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/verilog/fn1_uitofp_64ns_32_6_no_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_ap_uitofp_4_no_dsp_64' [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/ip/fn1_ap_uitofp_4_no_dsp_64.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_ap_uitofp_4_no_dsp_64' (30#1) [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/ip/fn1_ap_uitofp_4_no_dsp_64.v:60]
INFO: [Synth 8-6155] done synthesizing module 'fn1_uitofp_64ns_32_6_no_dsp_1' (31#1) [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/verilog/fn1_uitofp_64ns_32_6_no_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_16ns_64ns_64_20_seq_1' [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/verilog/fn1_urem_16ns_64ns_64_20_seq_1.v:154]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 20 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_16ns_64ns_64_20_seq_1_div' [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/verilog/fn1_urem_16ns_64ns_64_20_seq_1.v:82]
	Parameter in0_WIDTH bound to: 16 - type: integer 
	Parameter in1_WIDTH bound to: 64 - type: integer 
	Parameter out_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_urem_16ns_64ns_64_20_seq_1_div_u' [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/verilog/fn1_urem_16ns_64ns_64_20_seq_1.v:7]
	Parameter in0_WIDTH bound to: 16 - type: integer 
	Parameter in1_WIDTH bound to: 64 - type: integer 
	Parameter out_WIDTH bound to: 64 - type: integer 
	Parameter cal_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_16ns_64ns_64_20_seq_1_div_u' (32#1) [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/verilog/fn1_urem_16ns_64ns_64_20_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_16ns_64ns_64_20_seq_1_div' (33#1) [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/verilog/fn1_urem_16ns_64ns_64_20_seq_1.v:82]
INFO: [Synth 8-6155] done synthesizing module 'fn1_urem_16ns_64ns_64_20_seq_1' (34#1) [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/verilog/fn1_urem_16ns_64ns_64_20_seq_1.v:154]
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_9s_9ns_9_1_1' [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/verilog/fn1_mul_9s_9ns_9_1_1.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_9s_9ns_9_1_1_Multiplier_0' [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/verilog/fn1_mul_9s_9ns_9_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_9s_9ns_9_1_1_Multiplier_0' (35#1) [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/verilog/fn1_mul_9s_9ns_9_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_9s_9ns_9_1_1' (36#1) [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/verilog/fn1_mul_9s_9ns_9_1_1.v:16]
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_64s_8ns_64_5_1' [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/verilog/fn1_mul_64s_8ns_64_5_1.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_mul_64s_8ns_64_5_1_Multiplier_1' [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/verilog/fn1_mul_64s_8ns_64_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_64s_8ns_64_5_1_Multiplier_1' (37#1) [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/verilog/fn1_mul_64s_8ns_64_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mul_64s_8ns_64_5_1' (38#1) [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/verilog/fn1_mul_64s_8ns_64_5_1.v:35]
INFO: [Synth 8-6157] synthesizing module 'fn1_mac_muladd_9s_9s_9ns_9_4_1' [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/verilog/fn1_mac_muladd_9s_9s_9ns_9_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fn1_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0' [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/verilog/fn1_mac_muladd_9s_9s_9ns_9_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0' (39#1) [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/verilog/fn1_mac_muladd_9s_9s_9ns_9_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fn1_mac_muladd_9s_9s_9ns_9_4_1' (40#1) [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/verilog/fn1_mac_muladd_9s_9s_9ns_9_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'fn1' (41#1) [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/d827/hdl/verilog/fn1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (42#1) [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2425.246 ; gain = 30.902 ; free physical = 85580 ; free virtual = 125003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2443.059 ; gain = 48.715 ; free physical = 85516 ; free virtual = 124939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2443.059 ; gain = 48.715 ; free physical = 85516 ; free virtual = 124939
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2446.027 ; gain = 0.000 ; free physical = 85471 ; free virtual = 124894
INFO: [Netlist 29-17] Analyzing 213 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fn1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fn1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.871 ; gain = 0.000 ; free physical = 85272 ; free virtual = 124694
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2536.871 ; gain = 0.000 ; free physical = 85254 ; free virtual = 124677
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2536.871 ; gain = 142.527 ; free physical = 85474 ; free virtual = 124903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2536.871 ; gain = 142.527 ; free physical = 85474 ; free virtual = 124903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2536.871 ; gain = 142.527 ; free physical = 85474 ; free virtual = 124903
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2536.871 ; gain = 142.527 ; free physical = 85450 ; free virtual = 124872
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/uitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/uitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/uitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/uitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/uitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/uitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/uitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/uitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/uitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/uitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/uitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/uitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/uitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/uitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/uitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/uitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/uitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/uitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2536.871 ; gain = 142.527 ; free physical = 85100 ; free virtual = 124527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2536.871 ; gain = 142.527 ; free physical = 85332 ; free virtual = 124769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2537.887 ; gain = 143.543 ; free physical = 86151 ; free virtual = 125587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2556.926 ; gain = 162.582 ; free physical = 86110 ; free virtual = 125547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2560.895 ; gain = 166.551 ; free physical = 85135 ; free virtual = 124571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2560.895 ; gain = 166.551 ; free physical = 85134 ; free virtual = 124570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2560.895 ; gain = 166.551 ; free physical = 85119 ; free virtual = 124555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2560.895 ; gain = 166.551 ; free physical = 85119 ; free virtual = 124555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2560.895 ; gain = 166.551 ; free physical = 85124 ; free virtual = 124560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2560.895 ; gain = 166.551 ; free physical = 85126 ; free virtual = 124562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    52|
|2     |DSP48E1 |     8|
|10    |LUT1    |   127|
|11    |LUT2    |   120|
|12    |LUT3    |   113|
|13    |LUT4    |    47|
|14    |LUT5    |    78|
|15    |LUT6    |   129|
|16    |MUXCY   |   164|
|17    |MUXF7   |    12|
|18    |MUXF8   |     6|
|19    |SRL16E  |     3|
|20    |XORCY   |    41|
|21    |FDE     |     3|
|22    |FDRE    |   693|
|23    |FDSE    |     9|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2560.895 ; gain = 166.551 ; free physical = 85126 ; free virtual = 124562
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2560.895 ; gain = 72.738 ; free physical = 85170 ; free virtual = 124606
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2560.902 ; gain = 166.551 ; free physical = 85170 ; free virtual = 124606
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2560.902 ; gain = 0.000 ; free physical = 85250 ; free virtual = 124686
INFO: [Netlist 29-17] Analyzing 286 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.879 ; gain = 0.000 ; free physical = 85853 ; free virtual = 125290
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 43 instances
  FDE => FDRE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2596.879 ; gain = 202.633 ; free physical = 86047 ; free virtual = 125483
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 1aec66d7c8931e72
INFO: [Coretcl 2-1174] Renamed 119 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_26/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 14 00:10:33 2021...
