Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Apr 21 23:37:07 2024
| Host         : LAPTOP-CTGPC8H5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file enco8x3_seq_timing_summary_routed.rpt -pb enco8x3_seq_timing_summary_routed.pb -rpx enco8x3_seq_timing_summary_routed.rpx -warn_on_violation
| Design       : enco8x3_seq
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i[7]
                            (input port)
  Destination:            o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.943ns  (logic 3.682ns (53.026%)  route 3.262ns (46.974%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  i[7] (IN)
                         net (fo=0)                   0.000     0.000    i[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_IBUF[7]_inst/O
                         net (fo=3, routed)           1.398     2.342    i_IBUF[7]
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.124     2.466 r  o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.863     4.329    o_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         2.614     6.943 r  o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.943    o[1]
    V15                                                               r  o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i[5]
                            (input port)
  Destination:            o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.808ns  (logic 3.665ns (53.833%)  route 3.143ns (46.167%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  i[5] (IN)
                         net (fo=0)                   0.000     0.000    i[5]
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  i_IBUF[5]_inst/O
                         net (fo=2, routed)           1.429     2.374    i_IBUF[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I3_O)        0.124     2.498 r  o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.714     4.212    o_OBUF[2]
    W17                  OBUF (Prop_obuf_I_O)         2.596     6.808 r  o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.808    o[2]
    W17                                                               r  o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i[7]
                            (input port)
  Destination:            o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.784ns  (logic 3.666ns (54.048%)  route 3.117ns (45.952%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  i[7] (IN)
                         net (fo=0)                   0.000     0.000    i[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_IBUF[7]_inst/O
                         net (fo=3, routed)           1.406     2.349    i_IBUF[7]
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.124     2.473 r  o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.712     4.185    o_OBUF[0]
    W15                  OBUF (Prop_obuf_I_O)         2.599     6.784 r  o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.784    o[0]
    W15                                                               r  o[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i[5]
                            (input port)
  Destination:            o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.334ns (65.471%)  route 0.704ns (34.529%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  i[5] (IN)
                         net (fo=0)                   0.000     0.000    i[5]
    U15                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  i_IBUF[5]_inst/O
                         net (fo=2, routed)           0.347     0.521    i_IBUF[5]
    SLICE_X0Y4           LUT4 (Prop_lut4_I1_O)        0.045     0.566 r  o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.357     0.922    o_OBUF[0]
    W15                  OBUF (Prop_obuf_I_O)         1.116     2.038 r  o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.038    o[0]
    W15                                                               r  o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i[6]
                            (input port)
  Destination:            o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.322ns (62.390%)  route 0.797ns (37.610%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  i[6] (IN)
                         net (fo=0)                   0.000     0.000    i[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  i_IBUF[6]_inst/O
                         net (fo=2, routed)           0.439     0.603    i_IBUF[6]
    SLICE_X0Y4           LUT4 (Prop_lut4_I1_O)        0.045     0.648 r  o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.358     1.006    o_OBUF[2]
    W17                  OBUF (Prop_obuf_I_O)         1.113     2.119 r  o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.119    o[2]
    W17                                                               r  o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i[2]
                            (input port)
  Destination:            o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.161ns  (logic 1.336ns (61.823%)  route 0.825ns (38.177%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  i[2] (IN)
                         net (fo=0)                   0.000     0.000    i[2]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.411     0.571    i_IBUF[2]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.045     0.616 r  o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.414     1.030    o_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         1.131     2.161 r  o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.161    o[1]
    V15                                                               r  o[1] (OUT)
  -------------------------------------------------------------------    -------------------





