
*** Running vivado
    with args -log threshold.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source threshold.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source threshold.tcl -notrace
Command: synth_design -top threshold -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16624 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 445.582 ; gain = 162.105
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'threshold' [C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/DSPFunctions/threshold/threshold_mostFunctionalityInFSM_lessInternalSignals.vhd:55]
INFO: [Synth 8-226] default block is never used [C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/DSPFunctions/threshold/threshold_mostFunctionalityInFSM_lessInternalSignals.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'threshold' (1#1) [C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/DSPFunctions/threshold/threshold_mostFunctionalityInFSM_lessInternalSignals.vhd:55]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][31]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][30]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][29]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][28]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][27]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][26]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][25]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][24]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][23]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][22]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][21]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][20]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][19]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][18]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][17]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][16]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][15]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][14]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][13]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][12]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][11]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][10]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][9]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][8]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][7]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][6]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][5]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][4]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][3]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][2]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][1]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][0]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][31]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][30]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][29]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][28]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][27]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][26]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][25]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][24]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][23]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][22]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][21]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][20]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][19]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][18]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][17]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][16]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][15]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][14]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][13]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][12]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][11]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][10]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][9]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][8]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][7]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][6]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][5]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][4]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][3]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][2]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][1]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[2][0]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][31]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][30]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][29]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][28]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][27]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][26]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][25]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][24]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][23]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][22]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][21]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][20]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][19]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][18]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][17]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][16]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][15]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][14]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][13]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][12]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][11]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][10]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][9]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][8]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][7]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][6]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][5]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][4]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][3]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][2]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][1]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[1][0]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[0][7]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[0][0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 509.555 ; gain = 226.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 509.555 ; gain = 226.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 509.555 ; gain = 226.078
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'threshold'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
chk_srcmembyte_ge_threshval |                               01 |                               01
wr_threshvec_to_resultmem |                               10 |                               10
    write_status_to_csr0 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'threshold'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 509.555 ; gain = 226.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module threshold 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design threshold has port memAdd[7] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port memAdd[5] driven by constant 0
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][31]
WARNING: [Synth 8-3331] design threshold has unconnected port CSR[3][30]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 698.156 ; gain = 414.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 702.684 ; gain = 419.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 702.684 ; gain = 419.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 702.691 ; gain = 419.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 702.691 ; gain = 419.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 702.691 ; gain = 419.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 702.691 ; gain = 419.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 702.691 ; gain = 419.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 702.691 ; gain = 419.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     1|
|3     |LUT2   |     7|
|4     |LUT3   |    17|
|5     |LUT4   |    41|
|6     |LUT5   |    38|
|7     |LUT6   |    77|
|8     |MUXF7  |    32|
|9     |FDCE   |    44|
|10    |IBUF   |   290|
|11    |OBUF   |    42|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   590|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 702.691 ; gain = 419.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 198 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 702.691 ; gain = 419.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 702.691 ; gain = 419.215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 797.324 ; gain = 513.848
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 797.324 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/DSPFunctions/threshold/xilinxprj/threshold.runs/synth_1/threshold.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file threshold_utilization_synth.rpt -pb threshold_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep  3 02:32:01 2021...
