// Seed: 3103365916
module module_0 (
    input uwire id_0,
    output wand id_1
    , id_17,
    input tri0 id_2,
    input wor id_3,
    input tri id_4,
    input supply0 id_5,
    input wand id_6,
    input uwire id_7,
    output wire id_8,
    input supply0 id_9,
    input wire id_10,
    input uwire id_11,
    input supply1 id_12,
    input supply1 id_13,
    output tri0 id_14,
    output wire id_15
);
  assign id_8 = id_13;
  wire id_18;
  ;
  always @(-1 or posedge id_0);
endmodule
module module_1 #(
    parameter id_0 = 32'd31,
    parameter id_1 = 32'd21,
    parameter id_2 = 32'd37
) (
    input  uwire _id_0,
    input  uwire _id_1,
    output wire  _id_2,
    input  uwire id_3,
    output uwire id_4
);
  wire [1 : id_2  (  id_0  ,  ~  id_1  )  ==  id_2] id_6;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_4,
      id_4
  );
  assign modCall_1.id_3 = 0;
  logic id_7;
endmodule
