<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Questions</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part94.htm">&lt; Назад</a><span> | </span><a href="../index.html">Содержимое</a><span> | </span><a href="part96.htm">Далее &gt;</a></p><p style="padding-left: 8pt;text-indent: 0pt;text-align: center;"><a href="#bookmark93" name="bookmark815">Questions</a><a name="bookmark913">&zwnj;</a></p><p style="padding-top: 10pt;padding-left: 23pt;text-indent: 0pt;text-align: left;">1. Explain the principle of duality in Boolean algebra. How it is useful?</p><p style="padding-top: 4pt;padding-left: 23pt;text-indent: 0pt;text-align: left;">2. Write the dual of the following Boolean expressions:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 145pt;text-indent: 0pt;text-align: left;"><span><img width="297" height="64" alt="image" src="Image_283.jpg"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="94" height="12" alt="image" src="Image_284.jpg"/></span></p><p style="padding-top: 8pt;padding-left: 23pt;text-indent: 0pt;text-align: left;">3. Write the dual of the rule        .</p><p style="padding-top: 4pt;padding-left: 23pt;text-indent: 0pt;text-align: left;">4. Prepare truth tables for the following Boolean expressions:</p><p style="padding-left: 119pt;text-indent: 0pt;text-align: left;"><span><img width="365" height="82" alt="image" src="Image_285.jpg"/></span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 4pt;padding-left: 23pt;text-indent: 0pt;text-align: left;">5. State and prove the two basic De Morgan&#39;s theorems.</p><p style="padding-top: 4pt;padding-left: 23pt;text-indent: 0pt;text-align: left;">6. Prove the following rules by the method of perfect induction:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 107pt;text-indent: 0pt;text-align: left;"><span><img width="397" height="62" alt="image" src="Image_286.jpg"/></span></p><p style="padding-top: 8pt;padding-left: 38pt;text-indent: -15pt;text-align: left;">7. Simplify the following Boolean expressions and draw logic circuit diagrams for your simplified expressions by using AND, OR, and NOT gates:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 75pt;text-indent: 0pt;text-align: left;"><span><img width="482" height="61" alt="image" src="Image_287.jpg"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="141" height="11" alt="image" src="Image_288.jpg"/></span></p><p style="padding-top: 8pt;padding-left: 23pt;text-indent: 0pt;text-align: left;">8. Let             be a Boolean function.</p><p style="padding-top: 8pt;padding-left: 53pt;text-indent: 0pt;text-align: left;">a. Prepare a truth table for F.</p><p style="padding-top: 4pt;padding-left: 53pt;text-indent: 0pt;text-align: left;">b. Draw a logic circuit diagram for original F by using AND, OR, and NOT gates.</p><p style="padding-top: 4pt;padding-left: 53pt;text-indent: 0pt;text-align: left;">c. Simplify F using K-map.</p><p style="padding-top: 3pt;padding-left: 68pt;text-indent: -15pt;text-align: justify;">d. Prepare a truth table for the simplified expression and prove that it is the same as the truth table of part (a).</p><p style="padding-top: 4pt;padding-left: 68pt;text-indent: -15pt;text-align: justify;">e. Draw a logic circuit diagram for the simplified expression by using AND, OR, and NOT gates. Compare the total number of gates of this logic diagram and that of part (b).</p><p style="padding-top: 9pt;padding-left: 23pt;text-indent: 0pt;text-align: left;">9. Find the complement of the following Boolean expressions:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 133pt;text-indent: 0pt;text-align: left;"><span><img width="329" height="89" alt="image" src="Image_289.jpg"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="87" height="10" alt="image" src="Image_290.jpg"/></span></p><p style="padding-top: 8pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">10. Let        be a Boolean function. Find F and prove that</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 232pt;text-indent: 0pt;text-align: left;"><span><img width="64" height="33" alt="image" src="Image_291.jpg"/></span></p><p style="padding-top: 8pt;padding-left: 38pt;text-indent: -21pt;text-align: left;">11. Express the following Boolean expressions in their sum-of-products form. Ensure that each term has all the literals.</p><p style="padding-left: 133pt;text-indent: 0pt;text-align: left;"><span><img width="327" height="66" alt="image" src="Image_292.jpg"/></span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 4pt;padding-left: 38pt;text-indent: -21pt;text-align: left;">12. Express the following Boolean expressions in their product-of-sums form. Ensure that each term has all the literals.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 159pt;text-indent: 0pt;text-align: left;"><span><img width="259" height="62" alt="image" src="Image_293.jpg"/></span></p><p style="padding-top: 8pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">13. Simplify the following Boolean functions using K-maps:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 94pt;text-indent: 0pt;text-align: left;"><span><img width="431" height="25" alt="image" src="Image_294.jpg"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="146" height="11" alt="image" src="Image_295.jpg"/></span></p><p style="padding-top: 8pt;padding-left: 39pt;text-indent: -21pt;text-align: left;">14. Let             be a Boolean expression. Find the simplified expression for F in (a) Sum-of-products form and (b) Product-of-sums form.</p><p style="padding-top: 4pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">15. Using K-map, simplify the Boolean function</p><p style="padding-top: 4pt;padding-left: 39pt;text-indent: 0pt;text-align: left;">F (w, x, y, z) = ∑ (0, 2, 4, 5, 6, 7, 8, 10, 13, 15)</p><p style="padding-top: 4pt;padding-left: 39pt;text-indent: 0pt;text-align: left;">and draw logic diagrams for the simplified expression by using</p><p style="padding-top: 9pt;padding-left: 54pt;text-indent: 0pt;text-align: left;">a. AND-OR-NOT gates</p><p style="padding-top: 3pt;padding-left: 53pt;text-indent: 0pt;text-align: left;">b. NAND gates only</p><p style="padding-top: 9pt;padding-left: 39pt;text-indent: -21pt;line-height: 130%;text-align: left;">16. Using K-map, simplify the Boolean function F (A, B, C, D) = π (0, 1, 8, 9, 10, 12, 13)</p><p style="padding-left: 39pt;text-indent: 0pt;text-align: left;">and draw logic diagrams for the simplified expression by using</p><p style="padding-top: 9pt;padding-left: 54pt;text-indent: 0pt;text-align: left;">a. AND-OR-NOT gates</p><p style="padding-top: 4pt;padding-left: 53pt;text-indent: 0pt;text-align: left;">b. NOR gates only</p><p style="padding-top: 8pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">17. Simplify the Boolean function</p><p style="padding-top: 4pt;padding-left: 39pt;text-indent: 0pt;text-align: left;">F (A, B, C, D) = ∑ (0, 1, 2, 3, 7, 8, 10)</p><p style="padding-top: 4pt;padding-left: 39pt;text-indent: 0pt;line-height: 130%;text-align: left;">together with the don&#39;t care conditions d (A, B, C, D) = π (5, 6, 11, 15)</p><p style="padding-left: 39pt;text-indent: 0pt;text-align: left;">and draw logic diagram for the simplified expression by using AND-OR-NOT gates.</p><p style="padding-top: 4pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">18. What will be the outputs of the following logic circuits?</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 93pt;text-indent: 0pt;text-align: left;"><span><img width="435" height="139" alt="image" src="Image_296.jpg"/></span></p><p style="padding-left: 163pt;text-indent: 0pt;text-align: left;"><span><img width="246" height="113" alt="image" src="Image_297.jpg"/></span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 4pt;padding-left: 38pt;text-indent: -21pt;text-align: left;">19. Construct logic circuit diagrams for the following Boolean expressions by using AND, OR, and NOT gates:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 189pt;text-indent: 0pt;text-align: left;"><span><img width="178" height="66" alt="image" src="Image_298.jpg"/></span></p><p style="padding-top: 8pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">20. “AND, OR, and NOT gates are logically complete”. Discuss.</p><p style="padding-top: 4pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">21. Why are NAND and NOR gates called universal gates?</p><p style="padding-top: 4pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">22. Draw the implementation of logical operations AND, OR, and NOT with</p><p style="padding-top: 9pt;padding-left: 53pt;text-indent: 0pt;text-align: left;">a. NAND gates only, and</p><p style="padding-top: 3pt;padding-left: 53pt;text-indent: 0pt;text-align: left;">b. NOR gates only.</p><p style="padding-top: 9pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">23. Construct logic circuit diagrams for Boolean expressions of Question 19 by using</p><p style="padding-top: 8pt;padding-left: 54pt;text-indent: 0pt;text-align: left;">a. NAND gates only, and</p><p style="padding-top: 4pt;padding-left: 53pt;text-indent: 0pt;text-align: left;">b. NOR gates only.</p><p style="padding-top: 8pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">24. Construct logic circuit diagram for a half-adder by using NAND gates only.</p><p style="padding-top: 4pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">25. Construct logic circuit diagram for a half-adder by using NOR gates only.</p><p style="padding-top: 4pt;padding-left: 39pt;text-indent: -21pt;text-align: left;">26. Why combinational circuits are constructed more frequently with NAND or NOR gates than with AND, OR, and NOT gates?</p><p style="padding-top: 4pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">27. Prove that</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 193pt;text-indent: 0pt;text-align: left;"><span><img width="169" height="34" alt="image" src="Image_299.jpg"/></span></p><p style="padding-top: 8pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">28. Using DeMorgen&#39;s theorem, prove that</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 211pt;text-indent: 0pt;text-align: left;"><span><img width="118" height="39" alt="image" src="Image_300.jpg"/></span></p><p style="padding-top: 8pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">29. Construct logic circuit diagrams for Exclusive-OR function by using</p><p style="padding-top: 9pt;padding-left: 53pt;text-indent: 0pt;text-align: left;">a. NAND gates only, and</p><p style="padding-top: 3pt;padding-left: 53pt;text-indent: 0pt;text-align: left;">b. NOR gates only.</p><p style="padding-top: 9pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">30. Construct logic circuit diagrams for Equivalence function by using</p><p style="padding-top: 8pt;padding-left: 54pt;text-indent: 0pt;text-align: left;">a. NAND gates only, and</p><p style="padding-top: 3pt;padding-left: 53pt;text-indent: 0pt;text-align: left;">b. NOR gates only.</p><p style="padding-top: 9pt;padding-left: 38pt;text-indent: -21pt;text-align: left;">31. A logic circuit has three inputs, A, B, and C. It generates an output of 1 only when A = 0, B = 1, C = 0, or when A = 1, B = 1, C = 0. Design a combinational circuit for this system.</p><p style="padding-top: 4pt;padding-left: 38pt;text-indent: -21pt;text-align: left;">32. A logic circuit has three inputs, A, B, and C. It generates an output of 1 only under the following conditions:</p><p style="padding-top: 4pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">A = 0, B = 0, C = 0</p><p style="padding-top: 4pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">A = 0, B = 1, C = 1</p><p style="padding-top: 4pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">A = 1, B = 0, C = 1</p><p style="padding-top: 4pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">A = 1, B = 1, C = 1</p><p style="padding-top: 4pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">Design a combinational circuit for this system.</p><p style="padding-top: 4pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">33. Design a gating network that will have outputs 0 only when A = 0, B = 0, C = 0; A = 1, B</p><p style="padding-left: 38pt;text-indent: 0pt;text-align: left;">= 0, C = 0; A = 1, B = 1, C = 0. The outputs are to be 1 for all other cases.</p><p style="padding-top: 4pt;padding-left: 38pt;text-indent: -21pt;text-align: justify;">34. A three-bit message is to be transmitted with an odd parity. An odd parity generator generates a parity bit (say P) to make the total number of 1s odd (including P). That is, P = 1, only when the number of 1s in the input string is even. Design a combinational logic circuit for such a parity generator.</p><p style="padding-top: 4pt;padding-left: 17pt;text-indent: 0pt;text-align: justify;">35. Design a combinational logic circuit to generate an even parity for hexadecimal digits.</p><p style="padding-top: 4pt;padding-left: 38pt;text-indent: -21pt;text-align: justify;">36. Design a combination circuit for a three-input majority function. A majority function generates on output of 1 if the input variables have more 1s than 0s, otherwise the output is 0.</p><p style="padding-top: 4pt;padding-left: 38pt;text-indent: -21pt;text-align: justify;">37. A sequential circuit has two D flip-flops ‘a’ and ‘b’, two inputs <i>x </i>and <i>y</i>, and one output <i>z</i>. The inputs to flip-flops ‘a’ and ‘b’ are designated as <i>Da </i>and<i>Db </i>respectively, and their outputs are designated as ( <i>A</i>, <i>A </i>) and (<i>B</i>, <i>B </i>) respectively. The flip-flop input equations are</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 220pt;text-indent: 0pt;text-align: left;"><span><img width="94" height="34" alt="image" src="Image_301.jpg"/></span></p><p style="padding-top: 8pt;padding-left: 39pt;text-indent: 0pt;text-align: left;">and the expression for output</p><p class="s16" style="padding-top: 4pt;padding-left: 39pt;text-indent: 0pt;text-align: left;">z <span class="p">is z = B</span></p><p style="padding-top: 4pt;padding-left: 39pt;text-indent: 0pt;text-align: left;">Draw the sequential circuit diagram and tabulate the state table.</p><p style="padding-top: 4pt;padding-left: 39pt;text-indent: -21pt;text-align: justify;">38. Design a sequential circuit for a 2-bit count down counter. Such a counter goes through a sequence of binary states 11, 10, 01, 00. After 00, the counter repeats counting from 11. The counter changes state only when an external input <i>x </i>is equal to 1. It remains in the same state when <i>x </i>= 0.</p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part94.htm">&lt; Назад</a><span> | </span><a href="../index.html">Содержимое</a><span> | </span><a href="part96.htm">Далее &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
