
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000230  00800100  000028dc  00002970  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000028dc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000100  00800330  00800330  00002ba0  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00002ba0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  0000326c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000002a0  00000000  00000000  000032f8  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00004b39  00000000  00000000  00003598  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001486  00000000  00000000  000080d1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001bef  00000000  00000000  00009557  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000ba8  00000000  00000000  0000b148  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000110b  00000000  00000000  0000bcf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000031c6  00000000  00000000  0000cdfb  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
       8:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
       c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      10:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      14:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      18:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      1c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      20:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      24:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      28:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      2c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      30:	0c 94 97 12 	jmp	0x252e	; 0x252e <__vector_12>
      34:	0c 94 c4 12 	jmp	0x2588	; 0x2588 <__vector_13>
      38:	0c 94 f1 12 	jmp	0x25e2	; 0x25e2 <__vector_14>
      3c:	0c 94 a5 13 	jmp	0x274a	; 0x274a <__vector_15>
      40:	0c 94 83 12 	jmp	0x2506	; 0x2506 <__vector_16>
      44:	0c 94 8d 12 	jmp	0x251a	; 0x251a <__vector_17>
      48:	0c 94 94 01 	jmp	0x328	; 0x328 <__vector_18>
      4c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      50:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      54:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      58:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      5c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      60:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      64:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      68:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      6c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      70:	0c 94 1e 13 	jmp	0x263c	; 0x263c <__vector_28>
      74:	0c 94 4b 13 	jmp	0x2696	; 0x2696 <__vector_29>
      78:	0c 94 78 13 	jmp	0x26f0	; 0x26f0 <__vector_30>
      7c:	0c 94 af 13 	jmp	0x275e	; 0x275e <__vector_31>
      80:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      84:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      88:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      8c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      90:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d8 e0       	ldi	r29, 0x08	; 8
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	13 e0       	ldi	r17, 0x03	; 3
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	ec ed       	ldi	r30, 0xDC	; 220
      a8:	f8 e2       	ldi	r31, 0x28	; 40
      aa:	02 c0       	rjmp	.+4      	; 0xb0 <__do_copy_data+0x10>
      ac:	05 90       	lpm	r0, Z+
      ae:	0d 92       	st	X+, r0
      b0:	a0 33       	cpi	r26, 0x30	; 48
      b2:	b1 07       	cpc	r27, r17
      b4:	d9 f7       	brne	.-10     	; 0xac <__do_copy_data+0xc>

000000b6 <__do_clear_bss>:
      b6:	14 e0       	ldi	r17, 0x04	; 4
      b8:	a0 e3       	ldi	r26, 0x30	; 48
      ba:	b3 e0       	ldi	r27, 0x03	; 3
      bc:	01 c0       	rjmp	.+2      	; 0xc0 <.do_clear_bss_start>

000000be <.do_clear_bss_loop>:
      be:	1d 92       	st	X+, r1

000000c0 <.do_clear_bss_start>:
      c0:	a0 33       	cpi	r26, 0x30	; 48
      c2:	b1 07       	cpc	r27, r17
      c4:	e1 f7       	brne	.-8      	; 0xbe <.do_clear_bss_loop>
      c6:	0e 94 69 00 	call	0xd2	; 0xd2 <main>
      ca:	0c 94 6c 14 	jmp	0x28d8	; 0x28d8 <_exit>

000000ce <__bad_interrupt>:
      ce:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d2 <main>:
#include "includes/Led.h"


int main(void){	

	main_init();
      d2:	0e 94 2f 12 	call	0x245e	; 0x245e <main_init>
	
	while(1){	
		wdt_reset();
      d6:	a8 95       	wdr
		EventHandleEvent();
      d8:	0e 94 c1 10 	call	0x2182	; 0x2182 <EventHandleEvent>
      dc:	fc cf       	rjmp	.-8      	; 0xd6 <main+0x4>

000000de <button_read_col>:
		uint8_t r4=0;
				
		/* ROW 1 READ */

		
		r1=PINE;
      de:	9c b1       	in	r25, 0x0c	; 12
		
		if(!((r1>>ROW_1_PIN)&1)){
      e0:	92 95       	swap	r25
      e2:	9f 70       	andi	r25, 0x0F	; 15
      e4:	90 fd       	sbrc	r25, 0
      e6:	11 c0       	rjmp	.+34     	; 0x10a <button_read_col+0x2c>
			button_state[0+col*BUTTON_ROW_NUMBER]=1;
      e8:	28 2f       	mov	r18, r24
      ea:	30 e0       	ldi	r19, 0x00	; 0
      ec:	22 0f       	add	r18, r18
      ee:	33 1f       	adc	r19, r19
      f0:	22 0f       	add	r18, r18
      f2:	33 1f       	adc	r19, r19
      f4:	f9 01       	movw	r30, r18
      f6:	e5 54       	subi	r30, 0x45	; 69
      f8:	fc 4f       	sbci	r31, 0xFC	; 252
      fa:	91 e0       	ldi	r25, 0x01	; 1
      fc:	90 83       	st	Z, r25
			button_counter[0+col*BUTTON_ROW_NUMBER]=BUTTON_COUNTER_VALUE;
      fe:	23 55       	subi	r18, 0x53	; 83
     100:	3c 4f       	sbci	r19, 0xFC	; 252
     102:	97 e0       	ldi	r25, 0x07	; 7
     104:	f9 01       	movw	r30, r18
     106:	90 83       	st	Z, r25
     108:	09 c0       	rjmp	.+18     	; 0x11c <button_read_col+0x3e>
		}else{
			button_state[0+col*BUTTON_ROW_NUMBER]=0;
     10a:	e8 2f       	mov	r30, r24
     10c:	f0 e0       	ldi	r31, 0x00	; 0
     10e:	ee 0f       	add	r30, r30
     110:	ff 1f       	adc	r31, r31
     112:	ee 0f       	add	r30, r30
     114:	ff 1f       	adc	r31, r31
     116:	e5 54       	subi	r30, 0x45	; 69
     118:	fc 4f       	sbci	r31, 0xFC	; 252
     11a:	10 82       	st	Z, r1
		}
	
		/* ROW 2 READ */
		
		r2=PINE;
     11c:	9c b1       	in	r25, 0x0c	; 12
		if(!((r2>>ROW_2_PIN)&1)){		
     11e:	92 95       	swap	r25
     120:	96 95       	lsr	r25
     122:	97 70       	andi	r25, 0x07	; 7
     124:	90 fd       	sbrc	r25, 0
     126:	13 c0       	rjmp	.+38     	; 0x14e <button_read_col+0x70>
			button_state[1+col*BUTTON_ROW_NUMBER]=1;
     128:	28 2f       	mov	r18, r24
     12a:	30 e0       	ldi	r19, 0x00	; 0
     12c:	22 0f       	add	r18, r18
     12e:	33 1f       	adc	r19, r19
     130:	22 0f       	add	r18, r18
     132:	33 1f       	adc	r19, r19
     134:	2f 5f       	subi	r18, 0xFF	; 255
     136:	3f 4f       	sbci	r19, 0xFF	; 255
     138:	f9 01       	movw	r30, r18
     13a:	e5 54       	subi	r30, 0x45	; 69
     13c:	fc 4f       	sbci	r31, 0xFC	; 252
     13e:	91 e0       	ldi	r25, 0x01	; 1
     140:	90 83       	st	Z, r25
			button_counter[1+col*BUTTON_ROW_NUMBER]=BUTTON_COUNTER_VALUE;
     142:	23 55       	subi	r18, 0x53	; 83
     144:	3c 4f       	sbci	r19, 0xFC	; 252
     146:	97 e0       	ldi	r25, 0x07	; 7
     148:	f9 01       	movw	r30, r18
     14a:	90 83       	st	Z, r25
     14c:	09 c0       	rjmp	.+18     	; 0x160 <button_read_col+0x82>
		}else{
			button_state[1+col*BUTTON_ROW_NUMBER]=0;
     14e:	e8 2f       	mov	r30, r24
     150:	f0 e0       	ldi	r31, 0x00	; 0
     152:	ee 0f       	add	r30, r30
     154:	ff 1f       	adc	r31, r31
     156:	ee 0f       	add	r30, r30
     158:	ff 1f       	adc	r31, r31
     15a:	e5 54       	subi	r30, 0x45	; 69
     15c:	fc 4f       	sbci	r31, 0xFC	; 252
     15e:	11 82       	std	Z+1, r1	; 0x01
		}
		
		/* ROW 3 READ */
		
		r3=PINC;
     160:	96 b1       	in	r25, 0x06	; 6
		if(!((r3>>ROW_3_PIN)&1)){	
     162:	92 95       	swap	r25
     164:	96 95       	lsr	r25
     166:	96 95       	lsr	r25
     168:	93 70       	andi	r25, 0x03	; 3
     16a:	90 fd       	sbrc	r25, 0
     16c:	13 c0       	rjmp	.+38     	; 0x194 <button_read_col+0xb6>
			button_state[2+col*BUTTON_ROW_NUMBER]=1;
     16e:	28 2f       	mov	r18, r24
     170:	30 e0       	ldi	r19, 0x00	; 0
     172:	22 0f       	add	r18, r18
     174:	33 1f       	adc	r19, r19
     176:	22 0f       	add	r18, r18
     178:	33 1f       	adc	r19, r19
     17a:	2e 5f       	subi	r18, 0xFE	; 254
     17c:	3f 4f       	sbci	r19, 0xFF	; 255
     17e:	f9 01       	movw	r30, r18
     180:	e5 54       	subi	r30, 0x45	; 69
     182:	fc 4f       	sbci	r31, 0xFC	; 252
     184:	91 e0       	ldi	r25, 0x01	; 1
     186:	90 83       	st	Z, r25
			button_counter[2+col*BUTTON_ROW_NUMBER]=BUTTON_COUNTER_VALUE;
     188:	23 55       	subi	r18, 0x53	; 83
     18a:	3c 4f       	sbci	r19, 0xFC	; 252
     18c:	97 e0       	ldi	r25, 0x07	; 7
     18e:	f9 01       	movw	r30, r18
     190:	90 83       	st	Z, r25
     192:	09 c0       	rjmp	.+18     	; 0x1a6 <button_read_col+0xc8>
		}else{
			button_state[2+col*BUTTON_ROW_NUMBER]=0;
     194:	e8 2f       	mov	r30, r24
     196:	f0 e0       	ldi	r31, 0x00	; 0
     198:	ee 0f       	add	r30, r30
     19a:	ff 1f       	adc	r31, r31
     19c:	ee 0f       	add	r30, r30
     19e:	ff 1f       	adc	r31, r31
     1a0:	e5 54       	subi	r30, 0x45	; 69
     1a2:	fc 4f       	sbci	r31, 0xFC	; 252
     1a4:	12 82       	std	Z+2, r1	; 0x02
		}
		
		/* ROW 3 READ */
				
		r4=PINC;
     1a6:	96 b1       	in	r25, 0x06	; 6
		if(!((r4>>ROW_4_PIN)&1)){
     1a8:	96 95       	lsr	r25
     1aa:	96 95       	lsr	r25
     1ac:	96 95       	lsr	r25
     1ae:	90 fd       	sbrc	r25, 0
     1b0:	11 c0       	rjmp	.+34     	; 0x1d4 <button_read_col+0xf6>
			button_state[3+col*BUTTON_ROW_NUMBER]=1;
     1b2:	90 e0       	ldi	r25, 0x00	; 0
     1b4:	88 0f       	add	r24, r24
     1b6:	99 1f       	adc	r25, r25
     1b8:	88 0f       	add	r24, r24
     1ba:	99 1f       	adc	r25, r25
     1bc:	03 96       	adiw	r24, 0x03	; 3
     1be:	fc 01       	movw	r30, r24
     1c0:	e5 54       	subi	r30, 0x45	; 69
     1c2:	fc 4f       	sbci	r31, 0xFC	; 252
     1c4:	21 e0       	ldi	r18, 0x01	; 1
     1c6:	20 83       	st	Z, r18
			button_counter[3+col*BUTTON_ROW_NUMBER]=BUTTON_COUNTER_VALUE;
     1c8:	83 55       	subi	r24, 0x53	; 83
     1ca:	9c 4f       	sbci	r25, 0xFC	; 252
     1cc:	27 e0       	ldi	r18, 0x07	; 7
     1ce:	fc 01       	movw	r30, r24
     1d0:	20 83       	st	Z, r18
     1d2:	08 95       	ret
		}else{
			button_state[3+col*BUTTON_ROW_NUMBER]=0;
     1d4:	e8 2f       	mov	r30, r24
     1d6:	f0 e0       	ldi	r31, 0x00	; 0
     1d8:	ee 0f       	add	r30, r30
     1da:	ff 1f       	adc	r31, r31
     1dc:	ee 0f       	add	r30, r30
     1de:	ff 1f       	adc	r31, r31
     1e0:	e5 54       	subi	r30, 0x45	; 69
     1e2:	fc 4f       	sbci	r31, 0xFC	; 252
     1e4:	13 82       	std	Z+3, r1	; 0x03
     1e6:	08 95       	ret

000001e8 <col1_input_high>:
}


void col1_input_high(void){
	/* COL 1 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_1_PIN);
     1e8:	6e 98       	cbi	0x0d, 6	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     1ea:	76 9a       	sbi	0x0e, 6	; 14
}
     1ec:	08 95       	ret

000001ee <col2_input_high>:

void col2_input_high(void){
	/* COL 2 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_2_PIN);
     1ee:	6f 98       	cbi	0x0d, 7	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     1f0:	77 9a       	sbi	0x0e, 7	; 14
}
     1f2:	08 95       	ret

000001f4 <col3_input_high>:

void col3_input_high(void){
	/* COL 3 HIGH */
	DDRB&=~(1<<COLOUMN_3_PIN);
     1f4:	24 98       	cbi	0x04, 4	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     1f6:	2c 9a       	sbi	0x05, 4	; 5
	
}	
     1f8:	08 95       	ret

000001fa <col1_low>:

void col1_low(void){
	/* COL 1 LOW */
	PORTE&=~(1<<COLOUMN_1_PIN);
     1fa:	76 98       	cbi	0x0e, 6	; 14
	DDRE|=(0x01)<<COLOUMN_1_PIN;
     1fc:	6e 9a       	sbi	0x0d, 6	; 13
}
     1fe:	08 95       	ret

00000200 <col2_low>:

void col2_low(void){
	/* COL 2 LOW */
	PORTE&=~(1<<COLOUMN_2_PIN);
     200:	77 98       	cbi	0x0e, 7	; 14
	DDRE|=(0x01)<<COLOUMN_2_PIN;
     202:	6f 9a       	sbi	0x0d, 7	; 13
}
     204:	08 95       	ret

00000206 <col3_low>:

void col3_low(void){
	/* COL 3 LOW  */
	PORTB&=~(1<<COLOUMN_3_PIN);
     206:	2c 98       	cbi	0x05, 4	; 5
	DDRB|=(0x01)<<COLOUMN_3_PIN;
     208:	24 9a       	sbi	0x04, 4	; 4

     20a:	08 95       	ret

0000020c <button_init>:
{

	
	/* enable pull-ups */
	
	MCUCR&=~(1<<PUD);
     20c:	85 b7       	in	r24, 0x35	; 53
     20e:	8f 7e       	andi	r24, 0xEF	; 239
     210:	85 bf       	out	0x35, r24	; 53
	
	
	/* COL 1 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_1_PIN);
     212:	8d b1       	in	r24, 0x0d	; 13
     214:	8f 6b       	ori	r24, 0xBF	; 191
     216:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     218:	76 9a       	sbi	0x0e, 6	; 14
	/* COL 2 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_2_PIN);
     21a:	8d b1       	in	r24, 0x0d	; 13
     21c:	8f 67       	ori	r24, 0x7F	; 127
     21e:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     220:	77 9a       	sbi	0x0e, 7	; 14
	/* COL 3 INPUT HIGH */
	DDRB|=~(1<<COLOUMN_3_PIN);
     222:	84 b1       	in	r24, 0x04	; 4
     224:	8f 6e       	ori	r24, 0xEF	; 239
     226:	84 b9       	out	0x04, r24	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     228:	2c 9a       	sbi	0x05, 4	; 5
	
	
	/* ROW 1 INPUT, PULLUP */
	DDRE&=~(1<<ROW_1_PIN);
     22a:	6c 98       	cbi	0x0d, 4	; 13
	PORTE|=1<<ROW_1_PIN;
     22c:	74 9a       	sbi	0x0e, 4	; 14
	/* ROW 2 INPUT, PULLUP */
	DDRE&=~(1<<ROW_2_PIN);
     22e:	6d 98       	cbi	0x0d, 5	; 13
	PORTE|=1<<ROW_2_PIN;
     230:	75 9a       	sbi	0x0e, 5	; 14
	/* ROW 3 INPUT, PULLUP */
	DDRC&=~(1<<ROW_3_PIN);
     232:	3e 98       	cbi	0x07, 6	; 7
	PORTC|=1<<ROW_3_PIN;
     234:	46 9a       	sbi	0x08, 6	; 8
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
     236:	3b 98       	cbi	0x07, 3	; 7
	PORTC|=1<<ROW_4_PIN;
     238:	43 9a       	sbi	0x08, 3	; 8
	
} /* end button_init */
     23a:	08 95       	ret

0000023c <button_multiplex_cycle>:

void button_multiplex_cycle(void){
     23c:	cf 92       	push	r12
     23e:	df 92       	push	r13
     240:	ef 92       	push	r14
     242:	ff 92       	push	r15
     244:	0f 93       	push	r16
     246:	1f 93       	push	r17
     248:	cf 93       	push	r28
     24a:	df 93       	push	r29
		
		
	col1_input_high();
     24c:	c4 ef       	ldi	r28, 0xF4	; 244
     24e:	d0 e0       	ldi	r29, 0x00	; 0
     250:	fe 01       	movw	r30, r28
     252:	09 95       	icall
	col2_input_high();
     254:	07 ef       	ldi	r16, 0xF7	; 247
     256:	10 e0       	ldi	r17, 0x00	; 0
     258:	f8 01       	movw	r30, r16
     25a:	09 95       	icall
	col3_input_high();
     25c:	0f 2e       	mov	r0, r31
     25e:	fa ef       	ldi	r31, 0xFA	; 250
     260:	ef 2e       	mov	r14, r31
     262:	f0 e0       	ldi	r31, 0x00	; 0
     264:	ff 2e       	mov	r15, r31
     266:	f0 2d       	mov	r31, r0
     268:	f7 01       	movw	r30, r14
     26a:	09 95       	icall
	
	/* Cycle 1 */

	col2_input_high();
     26c:	f8 01       	movw	r30, r16
     26e:	09 95       	icall
	col3_input_high();
     270:	f7 01       	movw	r30, r14
     272:	09 95       	icall
	col1_low();
     274:	0e 94 fd 00 	call	0x1fa	; 0x1fa <col1_low>
	
		
	button_read_col(0);
     278:	0f 2e       	mov	r0, r31
     27a:	ff e6       	ldi	r31, 0x6F	; 111
     27c:	cf 2e       	mov	r12, r31
     27e:	f0 e0       	ldi	r31, 0x00	; 0
     280:	df 2e       	mov	r13, r31
     282:	f0 2d       	mov	r31, r0
     284:	80 e0       	ldi	r24, 0x00	; 0
     286:	90 e0       	ldi	r25, 0x00	; 0
     288:	f6 01       	movw	r30, r12
     28a:	09 95       	icall

	/* Cycle 2 */

	
	col1_input_high();
     28c:	fe 01       	movw	r30, r28
     28e:	09 95       	icall
	col3_input_high();
     290:	f7 01       	movw	r30, r14
     292:	09 95       	icall
	col2_low();
     294:	0e 94 00 01 	call	0x200	; 0x200 <col2_low>
	
	button_read_col(1);
     298:	81 e0       	ldi	r24, 0x01	; 1
     29a:	90 e0       	ldi	r25, 0x00	; 0
     29c:	f6 01       	movw	r30, r12
     29e:	09 95       	icall
	
	
	/* Cycle 3 */
	
	col1_input_high();
     2a0:	fe 01       	movw	r30, r28
     2a2:	09 95       	icall
	col2_input_high();
     2a4:	f8 01       	movw	r30, r16
     2a6:	09 95       	icall
	col3_low();	
     2a8:	0e 94 03 01 	call	0x206	; 0x206 <col3_low>
	
	button_read_col(2);
     2ac:	82 e0       	ldi	r24, 0x02	; 2
     2ae:	90 e0       	ldi	r25, 0x00	; 0
     2b0:	f6 01       	movw	r30, r12
     2b2:	09 95       	icall
	
			
	col1_input_high();
     2b4:	fe 01       	movw	r30, r28
     2b6:	09 95       	icall
	col2_input_high();
     2b8:	f8 01       	movw	r30, r16
     2ba:	09 95       	icall
	col3_input_high();
     2bc:	f7 01       	movw	r30, r14
     2be:	09 95       	icall
			
	
	
} /* end button_multiplex_cycle */
     2c0:	df 91       	pop	r29
     2c2:	cf 91       	pop	r28
     2c4:	1f 91       	pop	r17
     2c6:	0f 91       	pop	r16
     2c8:	ff 90       	pop	r15
     2ca:	ef 90       	pop	r14
     2cc:	df 90       	pop	r13
     2ce:	cf 90       	pop	r12
     2d0:	08 95       	ret

000002d2 <button_get_button_state>:
	
}/*end button_read_rows */


uint8_t button_get_button_state(uint8_t button_id){
	return button_state[button_id];
     2d2:	2b eb       	ldi	r18, 0xBB	; 187
     2d4:	33 e0       	ldi	r19, 0x03	; 3
     2d6:	28 0f       	add	r18, r24
     2d8:	31 1d       	adc	r19, r1
}
     2da:	f9 01       	movw	r30, r18
     2dc:	80 81       	ld	r24, Z
     2de:	08 95       	ret

000002e0 <buzzer_init>:
#include <avr/io.h>
#include "../includes/Buzzer.h"

void buzzer_init( void )
{
	DDRA|=(1)<<BUZZER_PIN;
     2e0:	08 9a       	sbi	0x01, 0	; 1
	PORTA&=~((1)<<BUZZER_PIN);
     2e2:	10 98       	cbi	0x02, 0	; 2
}
     2e4:	08 95       	ret

000002e6 <buzzer_on>:

void buzzer_on( void )
{
	PORTA|=(0x01)<<BUZZER_PIN;
     2e6:	10 9a       	sbi	0x02, 0	; 2
}
     2e8:	08 95       	ret

000002ea <buzzer_off>:

void buzzer_off( void )
{
	PORTA&=~(1<<BUZZER_PIN);
     2ea:	10 98       	cbi	0x02, 0	; 2
}
     2ec:	08 95       	ret

000002ee <buzzer_buzz>:

void buzzer_buzz( uint8_t time_ms )
{
     2ee:	cf 93       	push	r28
     2f0:	c8 2f       	mov	r28, r24
	/* QUICK shitty implementation */
	/* ToDO use timer */
	
	buzzer_on();
     2f2:	0e 94 73 01 	call	0x2e6	; 0x2e6 <buzzer_on>
	int i;
	for(i=0;i<time_ms*100;i++){
     2f6:	8c 2f       	mov	r24, r28
     2f8:	90 e0       	ldi	r25, 0x00	; 0
     2fa:	44 e6       	ldi	r20, 0x64	; 100
     2fc:	50 e0       	ldi	r21, 0x00	; 0
     2fe:	84 9f       	mul	r24, r20
     300:	90 01       	movw	r18, r0
     302:	85 9f       	mul	r24, r21
     304:	30 0d       	add	r19, r0
     306:	94 9f       	mul	r25, r20
     308:	30 0d       	add	r19, r0
     30a:	11 24       	eor	r1, r1
     30c:	12 16       	cp	r1, r18
     30e:	13 06       	cpc	r1, r19
     310:	34 f4       	brge	.+12     	; 0x31e <buzzer_buzz+0x30>
     312:	80 e0       	ldi	r24, 0x00	; 0
     314:	90 e0       	ldi	r25, 0x00	; 0
     316:	01 96       	adiw	r24, 0x01	; 1
     318:	82 17       	cp	r24, r18
     31a:	93 07       	cpc	r25, r19
     31c:	e1 f7       	brne	.-8      	; 0x316 <buzzer_buzz+0x28>
		
	}
	
	buzzer_off();
     31e:	0e 94 75 01 	call	0x2ea	; 0x2ea <buzzer_off>
}
     322:	cf 91       	pop	r28
     324:	08 95       	ret

00000326 <buzzer_puls>:

void buzzer_puls( uint8_t freq_ms, uint8_t time_ms )
{
	
}
     326:	08 95       	ret

00000328 <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     328:	1f 92       	push	r1
     32a:	0f 92       	push	r0
     32c:	0f b6       	in	r0, 0x3f	; 63
     32e:	0f 92       	push	r0
     330:	11 24       	eor	r1, r1
     332:	2f 93       	push	r18
     334:	3f 93       	push	r19
     336:	4f 93       	push	r20
     338:	5f 93       	push	r21
     33a:	6f 93       	push	r22
     33c:	7f 93       	push	r23
     33e:	8f 93       	push	r24
     340:	9f 93       	push	r25
     342:	af 93       	push	r26
     344:	bf 93       	push	r27
     346:	cf 93       	push	r28
     348:	ef 93       	push	r30
     34a:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     34c:	c0 91 ee 00 	lds	r28, 0x00EE
	if(interrupts&(1<<AERR)){
     350:	c0 ff       	sbrs	r28, 0
     352:	08 c0       	rjmp	.+16     	; 0x364 <__vector_18+0x3c>
		EventAddEvent(EVENT_CANERROR);
     354:	87 e0       	ldi	r24, 0x07	; 7
     356:	0e 94 04 10 	call	0x2008	; 0x2008 <EventAddEvent>
		CANSTMOB&=~(1<<AERR);
     35a:	ee ee       	ldi	r30, 0xEE	; 238
     35c:	f0 e0       	ldi	r31, 0x00	; 0
     35e:	80 81       	ld	r24, Z
     360:	8e 7f       	andi	r24, 0xFE	; 254
     362:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<TXOK)){
     364:	c6 ff       	sbrs	r28, 6
     366:	08 c0       	rjmp	.+16     	; 0x378 <__vector_18+0x50>
		EventAddEvent(EVENT_CANTX);
     368:	88 e0       	ldi	r24, 0x08	; 8
     36a:	0e 94 04 10 	call	0x2008	; 0x2008 <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     36e:	ee ee       	ldi	r30, 0xEE	; 238
     370:	f0 e0       	ldi	r31, 0x00	; 0
     372:	80 81       	ld	r24, Z
     374:	8f 7b       	andi	r24, 0xBF	; 191
     376:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<RXOK)){
     378:	c5 ff       	sbrs	r28, 5
     37a:	08 c0       	rjmp	.+16     	; 0x38c <__vector_18+0x64>
		EventAddEvent(EVENT_CANRX);
     37c:	89 e0       	ldi	r24, 0x09	; 9
     37e:	0e 94 04 10 	call	0x2008	; 0x2008 <EventAddEvent>
		//can_get_status(RxT);
		//CANSTMOB&=~(1<<RXOK);
		CANGIE&=~(1<<ENIT);
     382:	eb ed       	ldi	r30, 0xDB	; 219
     384:	f0 e0       	ldi	r31, 0x00	; 0
     386:	80 81       	ld	r24, Z
     388:	8f 77       	andi	r24, 0x7F	; 127
     38a:	80 83       	st	Z, r24
	}
	return;
}
     38c:	ff 91       	pop	r31
     38e:	ef 91       	pop	r30
     390:	cf 91       	pop	r28
     392:	bf 91       	pop	r27
     394:	af 91       	pop	r26
     396:	9f 91       	pop	r25
     398:	8f 91       	pop	r24
     39a:	7f 91       	pop	r23
     39c:	6f 91       	pop	r22
     39e:	5f 91       	pop	r21
     3a0:	4f 91       	pop	r20
     3a2:	3f 91       	pop	r19
     3a4:	2f 91       	pop	r18
     3a6:	0f 90       	pop	r0
     3a8:	0f be       	out	0x3f, r0	; 63
     3aa:	0f 90       	pop	r0
     3ac:	1f 90       	pop	r1
     3ae:	18 95       	reti

000003b0 <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     3b0:	85 e0       	ldi	r24, 0x05	; 5
     3b2:	0e 94 8f 05 	call	0xb1e	; 0xb1e <can_init>
	CANSTMOB=0;
     3b6:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE|=((1<<ENRX)|(1<<ENTX)|(1<<ENERR)|(1<<ENIT));
     3ba:	eb ed       	ldi	r30, 0xDB	; 219
     3bc:	f0 e0       	ldi	r31, 0x00	; 0
     3be:	80 81       	ld	r24, Z
     3c0:	88 6b       	ori	r24, 0xB8	; 184
     3c2:	80 83       	st	Z, r24
	CANIE1=0x7F;
     3c4:	8f e7       	ldi	r24, 0x7F	; 127
     3c6:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     3ca:	8f ef       	ldi	r24, 0xFF	; 255
     3cc:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     3d0:	10 92 e0 03 	sts	0x03E0, r1
	can_queue_tail=0;
     3d4:	10 92 e2 03 	sts	0x03E2, r1
	can_Status=CAN_Ready;
     3d8:	10 92 e1 03 	sts	0x03E1, r1
	can_rx=0;
     3dc:	10 92 e4 03 	sts	0x03E4, r1
     3e0:	10 92 e3 03 	sts	0x03E3, r1
}
     3e4:	08 95       	ret

000003e6 <CANGetStruct>:

void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 length){
     3e6:	fc 01       	movw	r30, r24
	st->pt_data=datapt;
     3e8:	70 87       	std	Z+8, r23	; 0x08
     3ea:	67 83       	std	Z+7, r22	; 0x07
	st->ctrl.ide=0;
     3ec:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.rtr=0;
     3ee:	16 86       	std	Z+14, r1	; 0x0e
	st->id.std=ID;
     3f0:	53 83       	std	Z+3, r21	; 0x03
     3f2:	42 83       	std	Z+2, r20	; 0x02
	st->dlc=length;
     3f4:	26 83       	std	Z+6, r18	; 0x06
	st->id_mask=0x07FF;
     3f6:	8f ef       	ldi	r24, 0xFF	; 255
     3f8:	97 e0       	ldi	r25, 0x07	; 7
     3fa:	a0 e0       	ldi	r26, 0x00	; 0
     3fc:	b0 e0       	ldi	r27, 0x00	; 0
     3fe:	82 87       	std	Z+10, r24	; 0x0a
     400:	93 87       	std	Z+11, r25	; 0x0b
     402:	a4 87       	std	Z+12, r26	; 0x0c
     404:	b5 87       	std	Z+13, r27	; 0x0d
}
     406:	08 95       	ret

00000408 <CANStartRx>:

void CANStartRx(st_cmd_t* Rx){
	can_rx=Rx;
     408:	90 93 e4 03 	sts	0x03E4, r25
     40c:	80 93 e3 03 	sts	0x03E3, r24
	can_rx->cmd=CMD_RX_DATA;
     410:	25 e0       	ldi	r18, 0x05	; 5
     412:	fc 01       	movw	r30, r24
     414:	21 83       	std	Z+1, r18	; 0x01
	can_cmd(can_rx);
     416:	80 91 e3 03 	lds	r24, 0x03E3
     41a:	90 91 e4 03 	lds	r25, 0x03E4
     41e:	0e 94 a4 05 	call	0xb48	; 0xb48 <can_cmd>
}
     422:	08 95       	ret

00000424 <CANGetData>:

void CANGetData(st_cmd_t* Rx){
	can_get_status(Rx);
     424:	0e 94 7e 0b 	call	0x16fc	; 0x16fc <can_get_status>
	CANGIE|=(1<<ENIT);
     428:	eb ed       	ldi	r30, 0xDB	; 219
     42a:	f0 e0       	ldi	r31, 0x00	; 0
     42c:	80 81       	ld	r24, Z
     42e:	80 68       	ori	r24, 0x80	; 128
     430:	80 83       	st	Z, r24
}
     432:	08 95       	ret

00000434 <CANSendData>:

void CANSendData(void){
	if(can_queue_head!=can_queue_tail){
     434:	90 91 e0 03 	lds	r25, 0x03E0
     438:	80 91 e2 03 	lds	r24, 0x03E2
     43c:	98 17       	cp	r25, r24
     43e:	41 f1       	breq	.+80     	; 0x490 <CANSendData+0x5c>
		if(can_rx!=0){
     440:	e0 91 e3 03 	lds	r30, 0x03E3
     444:	f0 91 e4 03 	lds	r31, 0x03E4
     448:	30 97       	sbiw	r30, 0x00	; 0
     44a:	41 f0       	breq	.+16     	; 0x45c <CANSendData+0x28>
			can_rx->cmd=CMD_ABORT;
     44c:	8c e0       	ldi	r24, 0x0C	; 12
     44e:	81 83       	std	Z+1, r24	; 0x01
			can_cmd(can_rx);
     450:	80 91 e3 03 	lds	r24, 0x03E3
     454:	90 91 e4 03 	lds	r25, 0x03E4
     458:	0e 94 a4 05 	call	0xb48	; 0xb48 <can_cmd>
		}
		can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
     45c:	e0 91 e2 03 	lds	r30, 0x03E2
     460:	f0 e0       	ldi	r31, 0x00	; 0
     462:	ee 0f       	add	r30, r30
     464:	ff 1f       	adc	r31, r31
     466:	ea 52       	subi	r30, 0x2A	; 42
     468:	fc 4f       	sbci	r31, 0xFC	; 252
     46a:	a0 81       	ld	r26, Z
     46c:	b1 81       	ldd	r27, Z+1	; 0x01
     46e:	82 e0       	ldi	r24, 0x02	; 2
     470:	11 96       	adiw	r26, 0x01	; 1
     472:	8c 93       	st	X, r24
		if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     474:	80 81       	ld	r24, Z
     476:	91 81       	ldd	r25, Z+1	; 0x01
     478:	0e 94 a4 05 	call	0xb48	; 0xb48 <can_cmd>
     47c:	88 23       	and	r24, r24
     47e:	21 f0       	breq	.+8      	; 0x488 <CANSendData+0x54>
			AddError(ERROR_CAN_ACCEPTED);
     480:	81 e0       	ldi	r24, 0x01	; 1
     482:	0e 94 f1 0f 	call	0x1fe2	; 0x1fe2 <AddError>
     486:	08 95       	ret
		}else{
			can_Status=CAN_Send;
     488:	81 e0       	ldi	r24, 0x01	; 1
     48a:	80 93 e1 03 	sts	0x03E1, r24
     48e:	08 95       	ret
		}		
	}else if(can_rx!=0){
     490:	e0 91 e3 03 	lds	r30, 0x03E3
     494:	f0 91 e4 03 	lds	r31, 0x03E4
     498:	30 97       	sbiw	r30, 0x00	; 0
     49a:	41 f0       	breq	.+16     	; 0x4ac <CANSendData+0x78>
		can_rx->cmd=CMD_RX_DATA;
     49c:	85 e0       	ldi	r24, 0x05	; 5
     49e:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     4a0:	80 91 e3 03 	lds	r24, 0x03E3
     4a4:	90 91 e4 03 	lds	r25, 0x03E4
     4a8:	0e 94 a4 05 	call	0xb48	; 0xb48 <can_cmd>
     4ac:	08 95       	ret

000004ae <CANAddSendData>:
	}
}

void CANAddSendData(st_cmd_t* Tx){
     4ae:	cf 93       	push	r28
     4b0:	df 93       	push	r29
     4b2:	ec 01       	movw	r28, r24
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
     4b4:	e0 91 e0 03 	lds	r30, 0x03E0
     4b8:	f0 e0       	ldi	r31, 0x00	; 0
     4ba:	cf 01       	movw	r24, r30
     4bc:	01 96       	adiw	r24, 0x01	; 1
     4be:	65 e0       	ldi	r22, 0x05	; 5
     4c0:	70 e0       	ldi	r23, 0x00	; 0
     4c2:	0e 94 45 14 	call	0x288a	; 0x288a <__divmodhi4>
     4c6:	20 91 e2 03 	lds	r18, 0x03E2
     4ca:	30 e0       	ldi	r19, 0x00	; 0
     4cc:	82 17       	cp	r24, r18
     4ce:	93 07       	cpc	r25, r19
     4d0:	49 f0       	breq	.+18     	; 0x4e4 <CANAddSendData+0x36>
		can_queue[can_queue_head]=Tx;
     4d2:	ee 0f       	add	r30, r30
     4d4:	ff 1f       	adc	r31, r31
     4d6:	ea 52       	subi	r30, 0x2A	; 42
     4d8:	fc 4f       	sbci	r31, 0xFC	; 252
     4da:	d1 83       	std	Z+1, r29	; 0x01
     4dc:	c0 83       	st	Z, r28
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
     4de:	80 93 e0 03 	sts	0x03E0, r24
     4e2:	03 c0       	rjmp	.+6      	; 0x4ea <CANAddSendData+0x3c>
	}else{
		AddError(ERROR_CANQUEUE_FULL);
     4e4:	84 e0       	ldi	r24, 0x04	; 4
     4e6:	0e 94 f1 0f 	call	0x1fe2	; 0x1fe2 <AddError>
	}
	if(can_Status==CAN_Ready){
     4ea:	80 91 e1 03 	lds	r24, 0x03E1
     4ee:	88 23       	and	r24, r24
     4f0:	11 f4       	brne	.+4      	; 0x4f6 <CANAddSendData+0x48>
		CANSendData();
     4f2:	0e 94 1a 02 	call	0x434	; 0x434 <CANSendData>
	}
}
     4f6:	df 91       	pop	r29
     4f8:	cf 91       	pop	r28
     4fa:	08 95       	ret

000004fc <CANGetCurrentTx>:

st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
     4fc:	e0 91 e2 03 	lds	r30, 0x03E2
     500:	f0 e0       	ldi	r31, 0x00	; 0
     502:	ee 0f       	add	r30, r30
     504:	ff 1f       	adc	r31, r31
     506:	ea 52       	subi	r30, 0x2A	; 42
     508:	fc 4f       	sbci	r31, 0xFC	; 252
}
     50a:	80 81       	ld	r24, Z
     50c:	91 81       	ldd	r25, Z+1	; 0x01
     50e:	08 95       	ret

00000510 <CANSendNext>:

void CANSendNext(void){
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     510:	e0 91 e2 03 	lds	r30, 0x03E2
     514:	f0 e0       	ldi	r31, 0x00	; 0
     516:	ee 0f       	add	r30, r30
     518:	ff 1f       	adc	r31, r31
     51a:	ea 52       	subi	r30, 0x2A	; 42
     51c:	fc 4f       	sbci	r31, 0xFC	; 252
     51e:	a0 81       	ld	r26, Z
     520:	b1 81       	ldd	r27, Z+1	; 0x01
     522:	8c e0       	ldi	r24, 0x0C	; 12
     524:	11 96       	adiw	r26, 0x01	; 1
     526:	8c 93       	st	X, r24
	can_cmd(can_queue[can_queue_tail]);
     528:	80 81       	ld	r24, Z
     52a:	91 81       	ldd	r25, Z+1	; 0x01
     52c:	0e 94 a4 05 	call	0xb48	; 0xb48 <can_cmd>
	can_Status=CAN_Ready;
     530:	10 92 e1 03 	sts	0x03E1, r1
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     534:	80 91 e2 03 	lds	r24, 0x03E2
     538:	90 e0       	ldi	r25, 0x00	; 0
     53a:	01 96       	adiw	r24, 0x01	; 1
     53c:	65 e0       	ldi	r22, 0x05	; 5
     53e:	70 e0       	ldi	r23, 0x00	; 0
     540:	0e 94 45 14 	call	0x288a	; 0x288a <__divmodhi4>
     544:	80 93 e2 03 	sts	0x03E2, r24
	CANSendData();
     548:	0e 94 1a 02 	call	0x434	; 0x434 <CANSendData>
}
     54c:	08 95       	ret

0000054e <CANAbortCMD>:

void CANAbortCMD(void){
	if(can_Status==CAN_Send){
     54e:	80 91 e1 03 	lds	r24, 0x03E1
     552:	81 30       	cpi	r24, 0x01	; 1
     554:	f9 f4       	brne	.+62     	; 0x594 <CANAbortCMD+0x46>
		can_queue[can_queue_tail]->cmd = CMD_ABORT;
     556:	e0 91 e2 03 	lds	r30, 0x03E2
     55a:	f0 e0       	ldi	r31, 0x00	; 0
     55c:	ee 0f       	add	r30, r30
     55e:	ff 1f       	adc	r31, r31
     560:	ea 52       	subi	r30, 0x2A	; 42
     562:	fc 4f       	sbci	r31, 0xFC	; 252
     564:	a0 81       	ld	r26, Z
     566:	b1 81       	ldd	r27, Z+1	; 0x01
     568:	8c e0       	ldi	r24, 0x0C	; 12
     56a:	11 96       	adiw	r26, 0x01	; 1
     56c:	8c 93       	st	X, r24
		can_cmd(can_queue[can_queue_tail]);
     56e:	80 81       	ld	r24, Z
     570:	91 81       	ldd	r25, Z+1	; 0x01
     572:	0e 94 a4 05 	call	0xb48	; 0xb48 <can_cmd>
		AddError(ERROR_CAN_SEND);
     576:	82 e0       	ldi	r24, 0x02	; 2
     578:	0e 94 f1 0f 	call	0x1fe2	; 0x1fe2 <AddError>
		can_Status=CAN_Ready;
     57c:	10 92 e1 03 	sts	0x03E1, r1
		can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     580:	80 91 e2 03 	lds	r24, 0x03E2
     584:	90 e0       	ldi	r25, 0x00	; 0
     586:	01 96       	adiw	r24, 0x01	; 1
     588:	65 e0       	ldi	r22, 0x05	; 5
     58a:	70 e0       	ldi	r23, 0x00	; 0
     58c:	0e 94 45 14 	call	0x288a	; 0x288a <__divmodhi4>
     590:	80 93 e2 03 	sts	0x03E2, r24
     594:	08 95       	ret

00000596 <CANRestartReceive>:
	if(canstate == CAN_STATUS_ERROR)
	{
	}
}*/

void CANRestartReceive(st_cmd_t* Rx){// Braucht es fieleicht nicht
     596:	cf 93       	push	r28
     598:	df 93       	push	r29
     59a:	ec 01       	movw	r28, r24
	Rx->cmd = CMD_ABORT;
     59c:	8c e0       	ldi	r24, 0x0C	; 12
     59e:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     5a0:	ce 01       	movw	r24, r28
     5a2:	0e 94 a4 05 	call	0xb48	; 0xb48 <can_cmd>
	while(can_get_status(Rx) == CAN_STATUS_NOT_COMPLETED);
     5a6:	ce 01       	movw	r24, r28
     5a8:	0e 94 7e 0b 	call	0x16fc	; 0x16fc <can_get_status>
     5ac:	81 30       	cpi	r24, 0x01	; 1
     5ae:	d9 f3       	breq	.-10     	; 0x5a6 <CANRestartReceive+0x10>
	Rx->cmd = CMD_RX_DATA;
     5b0:	85 e0       	ldi	r24, 0x05	; 5
     5b2:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     5b4:	ce 01       	movw	r24, r28
     5b6:	0e 94 a4 05 	call	0xb48	; 0xb48 <can_cmd>
}
     5ba:	df 91       	pop	r29
     5bc:	cf 91       	pop	r28
     5be:	08 95       	ret

000005c0 <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     5c0:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     5c2:	ad ee       	ldi	r26, 0xED	; 237
     5c4:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     5c6:	8e ee       	ldi	r24, 0xEE	; 238
     5c8:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     5ca:	32 2f       	mov	r19, r18
     5cc:	32 95       	swap	r19
     5ce:	30 7f       	andi	r19, 0xF0	; 240
     5d0:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     5d2:	fc 01       	movw	r30, r24
     5d4:	11 92       	st	Z+, r1
     5d6:	e8 3f       	cpi	r30, 0xF8	; 248
     5d8:	f1 05       	cpc	r31, r1
     5da:	e1 f7       	brne	.-8      	; 0x5d4 <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     5dc:	2f 5f       	subi	r18, 0xFF	; 255
     5de:	2f 30       	cpi	r18, 0x0F	; 15
     5e0:	a1 f7       	brne	.-24     	; 0x5ca <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     5e2:	08 95       	ret

000005e4 <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     5e4:	ed ee       	ldi	r30, 0xED	; 237
     5e6:	f0 e0       	ldi	r31, 0x00	; 0
     5e8:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     5ea:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     5ec:	80 91 ef 00 	lds	r24, 0x00EF
     5f0:	80 7c       	andi	r24, 0xC0	; 192
     5f2:	69 f0       	breq	.+26     	; 0x60e <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     5f4:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     5f6:	ad ee       	ldi	r26, 0xED	; 237
     5f8:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     5fa:	ef ee       	ldi	r30, 0xEF	; 239
     5fc:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     5fe:	98 2f       	mov	r25, r24
     600:	92 95       	swap	r25
     602:	90 7f       	andi	r25, 0xF0	; 240
     604:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     606:	90 81       	ld	r25, Z
     608:	90 7c       	andi	r25, 0xC0	; 192
     60a:	29 f4       	brne	.+10     	; 0x616 <can_get_mob_free+0x32>
     60c:	01 c0       	rjmp	.+2      	; 0x610 <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     60e:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     610:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     614:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     616:	8f 5f       	subi	r24, 0xFF	; 255
     618:	8f 30       	cpi	r24, 0x0F	; 15
     61a:	89 f7       	brne	.-30     	; 0x5fe <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     61c:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     620:	8f ef       	ldi	r24, 0xFF	; 255
}
     622:	08 95       	ret

00000624 <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     624:	80 91 ef 00 	lds	r24, 0x00EF
     628:	80 7c       	andi	r24, 0xC0	; 192
     62a:	69 f0       	breq	.+26     	; 0x646 <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     62c:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     630:	89 2f       	mov	r24, r25
     632:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     634:	80 32       	cpi	r24, 0x20	; 32
     636:	41 f0       	breq	.+16     	; 0x648 <can_get_mob_status+0x24>
     638:	80 34       	cpi	r24, 0x40	; 64
     63a:	31 f0       	breq	.+12     	; 0x648 <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     63c:	80 3a       	cpi	r24, 0xA0	; 160
     63e:	21 f0       	breq	.+8      	; 0x648 <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     640:	89 2f       	mov	r24, r25
     642:	8f 71       	andi	r24, 0x1F	; 31
     644:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     646:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     648:	08 95       	ret

0000064a <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     64a:	cf 93       	push	r28
     64c:	df 93       	push	r29
     64e:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     650:	80 91 ef 00 	lds	r24, 0x00EF
     654:	90 e0       	ldi	r25, 0x00	; 0
     656:	8f 70       	andi	r24, 0x0F	; 15
     658:	90 70       	andi	r25, 0x00	; 0
     65a:	18 16       	cp	r1, r24
     65c:	19 06       	cpc	r1, r25
     65e:	a4 f4       	brge	.+40     	; 0x688 <can_get_data+0x3e>
     660:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     662:	ea ef       	ldi	r30, 0xFA	; 250
     664:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     666:	cf ee       	ldi	r28, 0xEF	; 239
     668:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     66a:	80 81       	ld	r24, Z
     66c:	da 01       	movw	r26, r20
     66e:	a6 0f       	add	r26, r22
     670:	b1 1d       	adc	r27, r1
     672:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     674:	6f 5f       	subi	r22, 0xFF	; 255
     676:	88 81       	ld	r24, Y
     678:	26 2f       	mov	r18, r22
     67a:	30 e0       	ldi	r19, 0x00	; 0
     67c:	90 e0       	ldi	r25, 0x00	; 0
     67e:	8f 70       	andi	r24, 0x0F	; 15
     680:	90 70       	andi	r25, 0x00	; 0
     682:	28 17       	cp	r18, r24
     684:	39 07       	cpc	r19, r25
     686:	8c f3       	brlt	.-30     	; 0x66a <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     688:	df 91       	pop	r29
     68a:	cf 91       	pop	r28
     68c:	08 95       	ret

0000068e <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     68e:	2f 92       	push	r2
     690:	3f 92       	push	r3
     692:	4f 92       	push	r4
     694:	5f 92       	push	r5
     696:	6f 92       	push	r6
     698:	7f 92       	push	r7
     69a:	8f 92       	push	r8
     69c:	9f 92       	push	r9
     69e:	af 92       	push	r10
     6a0:	bf 92       	push	r11
     6a2:	cf 92       	push	r12
     6a4:	df 92       	push	r13
     6a6:	ef 92       	push	r14
     6a8:	ff 92       	push	r15
     6aa:	0f 93       	push	r16
     6ac:	1f 93       	push	r17
     6ae:	cf 93       	push	r28
     6b0:	df 93       	push	r29
     6b2:	00 d0       	rcall	.+0      	; 0x6b4 <can_auto_baudrate+0x26>
     6b4:	00 d0       	rcall	.+0      	; 0x6b6 <can_auto_baudrate+0x28>
     6b6:	00 d0       	rcall	.+0      	; 0x6b8 <can_auto_baudrate+0x2a>
     6b8:	cd b7       	in	r28, 0x3d	; 61
     6ba:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     6bc:	88 23       	and	r24, r24
     6be:	09 f4       	brne	.+2      	; 0x6c2 <can_auto_baudrate+0x34>
     6c0:	7c c0       	rjmp	.+248    	; 0x7ba <can_auto_baudrate+0x12c>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     6c2:	80 91 e2 00 	lds	r24, 0x00E2
     6c6:	90 e0       	ldi	r25, 0x00	; 0
     6c8:	8e 77       	andi	r24, 0x7E	; 126
     6ca:	90 70       	andi	r25, 0x00	; 0
     6cc:	95 95       	asr	r25
     6ce:	87 95       	ror	r24
     6d0:	01 96       	adiw	r24, 0x01	; 1
     6d2:	82 30       	cpi	r24, 0x02	; 2
     6d4:	91 05       	cpc	r25, r1
     6d6:	5c f0       	brlt	.+22     	; 0x6ee <can_auto_baudrate+0x60>
     6d8:	80 91 e2 00 	lds	r24, 0x00E2
     6dc:	90 e0       	ldi	r25, 0x00	; 0
     6de:	8e 77       	andi	r24, 0x7E	; 126
     6e0:	90 70       	andi	r25, 0x00	; 0
     6e2:	95 95       	asr	r25
     6e4:	87 95       	ror	r24
     6e6:	28 2f       	mov	r18, r24
     6e8:	2f 5f       	subi	r18, 0xFF	; 255
     6ea:	29 83       	std	Y+1, r18	; 0x01
     6ec:	02 c0       	rjmp	.+4      	; 0x6f2 <can_auto_baudrate+0x64>
     6ee:	81 e0       	ldi	r24, 0x01	; 1
     6f0:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     6f2:	80 91 e3 00 	lds	r24, 0x00E3
     6f6:	90 e0       	ldi	r25, 0x00	; 0
     6f8:	8e 70       	andi	r24, 0x0E	; 14
     6fa:	90 70       	andi	r25, 0x00	; 0
     6fc:	95 95       	asr	r25
     6fe:	87 95       	ror	r24
     700:	01 96       	adiw	r24, 0x01	; 1
     702:	82 30       	cpi	r24, 0x02	; 2
     704:	91 05       	cpc	r25, r1
     706:	54 f0       	brlt	.+20     	; 0x71c <can_auto_baudrate+0x8e>
     708:	80 91 e3 00 	lds	r24, 0x00E3
     70c:	90 e0       	ldi	r25, 0x00	; 0
     70e:	8e 70       	andi	r24, 0x0E	; 14
     710:	90 70       	andi	r25, 0x00	; 0
     712:	95 95       	asr	r25
     714:	87 95       	ror	r24
     716:	38 2e       	mov	r3, r24
     718:	33 94       	inc	r3
     71a:	02 c0       	rjmp	.+4      	; 0x720 <can_auto_baudrate+0x92>
     71c:	33 24       	eor	r3, r3
     71e:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     720:	80 91 e4 00 	lds	r24, 0x00E4
     724:	90 e0       	ldi	r25, 0x00	; 0
     726:	8e 70       	andi	r24, 0x0E	; 14
     728:	90 70       	andi	r25, 0x00	; 0
     72a:	95 95       	asr	r25
     72c:	87 95       	ror	r24
     72e:	01 96       	adiw	r24, 0x01	; 1
     730:	83 30       	cpi	r24, 0x03	; 3
     732:	91 05       	cpc	r25, r1
     734:	54 f0       	brlt	.+20     	; 0x74a <can_auto_baudrate+0xbc>
     736:	80 91 e4 00 	lds	r24, 0x00E4
     73a:	90 e0       	ldi	r25, 0x00	; 0
     73c:	8e 70       	andi	r24, 0x0E	; 14
     73e:	90 70       	andi	r25, 0x00	; 0
     740:	95 95       	asr	r25
     742:	87 95       	ror	r24
     744:	78 2e       	mov	r7, r24
     746:	73 94       	inc	r7
     748:	03 c0       	rjmp	.+6      	; 0x750 <can_auto_baudrate+0xc2>
     74a:	77 24       	eor	r7, r7
     74c:	68 94       	set
     74e:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     750:	80 91 e4 00 	lds	r24, 0x00E4
     754:	90 e0       	ldi	r25, 0x00	; 0
     756:	80 77       	andi	r24, 0x70	; 112
     758:	90 70       	andi	r25, 0x00	; 0
     75a:	95 95       	asr	r25
     75c:	87 95       	ror	r24
     75e:	95 95       	asr	r25
     760:	87 95       	ror	r24
     762:	95 95       	asr	r25
     764:	87 95       	ror	r24
     766:	95 95       	asr	r25
     768:	87 95       	ror	r24
     76a:	01 96       	adiw	r24, 0x01	; 1
     76c:	83 30       	cpi	r24, 0x03	; 3
     76e:	91 05       	cpc	r25, r1
     770:	84 f0       	brlt	.+32     	; 0x792 <can_auto_baudrate+0x104>
     772:	80 91 e4 00 	lds	r24, 0x00E4
     776:	90 e0       	ldi	r25, 0x00	; 0
     778:	80 77       	andi	r24, 0x70	; 112
     77a:	90 70       	andi	r25, 0x00	; 0
     77c:	95 95       	asr	r25
     77e:	87 95       	ror	r24
     780:	95 95       	asr	r25
     782:	87 95       	ror	r24
     784:	95 95       	asr	r25
     786:	87 95       	ror	r24
     788:	95 95       	asr	r25
     78a:	87 95       	ror	r24
     78c:	68 2e       	mov	r6, r24
     78e:	63 94       	inc	r6
     790:	03 c0       	rjmp	.+6      	; 0x798 <can_auto_baudrate+0x10a>
     792:	66 24       	eor	r6, r6
     794:	68 94       	set
     796:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     798:	87 2d       	mov	r24, r7
     79a:	90 e0       	ldi	r25, 0x00	; 0
     79c:	83 0d       	add	r24, r3
     79e:	91 1d       	adc	r25, r1
     7a0:	86 0d       	add	r24, r6
     7a2:	91 1d       	adc	r25, r1
     7a4:	01 96       	adiw	r24, 0x01	; 1
     7a6:	88 30       	cpi	r24, 0x08	; 8
     7a8:	91 05       	cpc	r25, r1
     7aa:	14 f4       	brge	.+4      	; 0x7b0 <can_auto_baudrate+0x122>
     7ac:	88 e0       	ldi	r24, 0x08	; 8
     7ae:	90 e0       	ldi	r25, 0x00	; 0
     7b0:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     7b2:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     7b4:	22 24       	eor	r2, r2
     7b6:	23 94       	inc	r2
     7b8:	10 c0       	rjmp	.+32     	; 0x7da <can_auto_baudrate+0x14c>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     7ba:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     7bc:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     7be:	66 24       	eor	r6, r6
     7c0:	68 94       	set
     7c2:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     7c4:	77 24       	eor	r7, r7
     7c6:	68 94       	set
     7c8:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     7ca:	98 e0       	ldi	r25, 0x08	; 8
     7cc:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     7ce:	0f 2e       	mov	r0, r31
     7d0:	f3 e0       	ldi	r31, 0x03	; 3
     7d2:	3f 2e       	mov	r3, r31
     7d4:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     7d6:	a1 e0       	ldi	r26, 0x01	; 1
     7d8:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     7da:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     7dc:	ad ee       	ldi	r26, 0xED	; 237
     7de:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     7e0:	8e ee       	ldi	r24, 0xEE	; 238
     7e2:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     7e4:	32 2f       	mov	r19, r18
     7e6:	32 95       	swap	r19
     7e8:	30 7f       	andi	r19, 0xF0	; 240
     7ea:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     7ec:	fc 01       	movw	r30, r24
     7ee:	11 92       	st	Z+, r1
     7f0:	e8 3f       	cpi	r30, 0xF8	; 248
     7f2:	f1 05       	cpc	r31, r1
     7f4:	e1 f7       	brne	.-8      	; 0x7ee <can_auto_baudrate+0x160>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     7f6:	2f 5f       	subi	r18, 0xFF	; 255
     7f8:	2f 30       	cpi	r18, 0x0F	; 15
     7fa:	a1 f7       	brne	.-24     	; 0x7e4 <can_auto_baudrate+0x156>
     7fc:	a4 2e       	mov	r10, r20
     7fe:	62 2d       	mov	r22, r2
     800:	dd 24       	eor	r13, r13
     802:	88 24       	eor	r8, r8
     804:	99 24       	eor	r9, r9
     806:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     808:	0f 2e       	mov	r0, r31
     80a:	f8 ed       	ldi	r31, 0xD8	; 216
     80c:	ef 2e       	mov	r14, r31
     80e:	ff 24       	eor	r15, r15
     810:	f0 2d       	mov	r31, r0
     812:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     814:	e9 ed       	ldi	r30, 0xD9	; 217
     816:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     818:	0a ed       	ldi	r16, 0xDA	; 218
     81a:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     81c:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     81e:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     820:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     822:	b2 e0       	ldi	r27, 0x02	; 2
     824:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     826:	88 e0       	ldi	r24, 0x08	; 8
     828:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     82a:	91 e0       	ldi	r25, 0x01	; 1
     82c:	a9 16       	cp	r10, r25
     82e:	09 f0       	breq	.+2      	; 0x832 <can_auto_baudrate+0x1a4>
     830:	57 c0       	rjmp	.+174    	; 0x8e0 <can_auto_baudrate+0x252>
        {
            Can_reset();
     832:	d7 01       	movw	r26, r14
     834:	5c 93       	st	X, r21
            conf_index++;
     836:	08 94       	sec
     838:	81 1c       	adc	r8, r1
     83a:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     83c:	89 81       	ldd	r24, Y+1	; 0x01
     83e:	81 50       	subi	r24, 0x01	; 1
     840:	88 0f       	add	r24, r24
     842:	a2 ee       	ldi	r26, 0xE2	; 226
     844:	b0 e0       	ldi	r27, 0x00	; 0
     846:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     848:	86 2d       	mov	r24, r6
     84a:	86 95       	lsr	r24
     84c:	90 e0       	ldi	r25, 0x00	; 0
     84e:	01 97       	sbiw	r24, 0x01	; 1
     850:	2c 01       	movw	r4, r24
     852:	44 0c       	add	r4, r4
     854:	55 1c       	adc	r5, r5
     856:	44 0c       	add	r4, r4
     858:	55 1c       	adc	r5, r5
     85a:	44 0c       	add	r4, r4
     85c:	55 1c       	adc	r5, r5
     85e:	44 0c       	add	r4, r4
     860:	55 1c       	adc	r5, r5
     862:	44 0c       	add	r4, r4
     864:	55 1c       	adc	r5, r5
     866:	83 2d       	mov	r24, r3
     868:	90 e0       	ldi	r25, 0x00	; 0
     86a:	01 97       	sbiw	r24, 0x01	; 1
     86c:	88 0f       	add	r24, r24
     86e:	99 1f       	adc	r25, r25
     870:	84 29       	or	r24, r4
     872:	a3 ee       	ldi	r26, 0xE3	; 227
     874:	b0 e0       	ldi	r27, 0x00	; 0
     876:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     878:	86 2d       	mov	r24, r6
     87a:	90 e0       	ldi	r25, 0x00	; 0
     87c:	01 97       	sbiw	r24, 0x01	; 1
     87e:	2c 01       	movw	r4, r24
     880:	44 0c       	add	r4, r4
     882:	55 1c       	adc	r5, r5
     884:	44 0c       	add	r4, r4
     886:	55 1c       	adc	r5, r5
     888:	44 0c       	add	r4, r4
     88a:	55 1c       	adc	r5, r5
     88c:	44 0c       	add	r4, r4
     88e:	55 1c       	adc	r5, r5
     890:	87 2d       	mov	r24, r7
     892:	90 e0       	ldi	r25, 0x00	; 0
     894:	01 97       	sbiw	r24, 0x01	; 1
     896:	88 0f       	add	r24, r24
     898:	99 1f       	adc	r25, r25
     89a:	84 29       	or	r24, r4
     89c:	81 60       	ori	r24, 0x01	; 1
     89e:	a4 ee       	ldi	r26, 0xE4	; 228
     8a0:	b0 e0       	ldi	r27, 0x00	; 0
     8a2:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     8a4:	c4 01       	movw	r24, r8
     8a6:	96 95       	lsr	r25
     8a8:	87 95       	ror	r24
     8aa:	96 95       	lsr	r25
     8ac:	87 95       	ror	r24
     8ae:	96 95       	lsr	r25
     8b0:	87 95       	ror	r24
     8b2:	a5 ee       	ldi	r26, 0xE5	; 229
     8b4:	b0 e0       	ldi	r27, 0x00	; 0
     8b6:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     8b8:	ad ee       	ldi	r26, 0xED	; 237
     8ba:	b0 e0       	ldi	r27, 0x00	; 0
     8bc:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     8be:	ae ee       	ldi	r26, 0xEE	; 238
     8c0:	b0 e0       	ldi	r27, 0x00	; 0
     8c2:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     8c4:	80 e8       	ldi	r24, 0x80	; 128
     8c6:	af ee       	ldi	r26, 0xEF	; 239
     8c8:	b0 e0       	ldi	r27, 0x00	; 0
     8ca:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     8cc:	8a e0       	ldi	r24, 0x0A	; 10
     8ce:	d7 01       	movw	r26, r14
     8d0:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     8d2:	80 81       	ld	r24, Z
     8d4:	82 ff       	sbrs	r24, 2
     8d6:	fd cf       	rjmp	.-6      	; 0x8d2 <can_auto_baudrate+0x244>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     8d8:	8f ef       	ldi	r24, 0xFF	; 255
     8da:	d8 01       	movw	r26, r16
     8dc:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     8de:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     8e0:	41 30       	cpi	r20, 0x01	; 1
     8e2:	b1 f5       	brne	.+108    	; 0x950 <__stack+0x51>
        {
            u8_temp0 = CANSTMOB;
     8e4:	ae ee       	ldi	r26, 0xEE	; 238
     8e6:	b0 e0       	ldi	r27, 0x00	; 0
     8e8:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     8ea:	90 e0       	ldi	r25, 0x00	; 0
     8ec:	85 ff       	sbrs	r24, 5
     8ee:	0e c0       	rjmp	.+28     	; 0x90c <__stack+0xd>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     8f0:	af ee       	ldi	r26, 0xEF	; 239
     8f2:	b0 e0       	ldi	r27, 0x00	; 0
     8f4:	8c 91       	ld	r24, X
     8f6:	8f 73       	andi	r24, 0x3F	; 63
     8f8:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     8fa:	d7 01       	movw	r26, r14
     8fc:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     8fe:	80 81       	ld	r24, Z
     900:	82 fd       	sbrc	r24, 2
     902:	fd cf       	rjmp	.-6      	; 0x8fe <can_auto_baudrate+0x270>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     904:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     906:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     908:	32 2f       	mov	r19, r18
     90a:	be c0       	rjmp	.+380    	; 0xa88 <__stack+0x189>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     90c:	8f 71       	andi	r24, 0x1F	; 31
     90e:	90 70       	andi	r25, 0x00	; 0
     910:	00 97       	sbiw	r24, 0x00	; 0
     912:	11 f0       	breq	.+4      	; 0x918 <__stack+0x19>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     914:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     916:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     918:	d8 01       	movw	r26, r16
     91a:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     91c:	55 24       	eor	r5, r5
     91e:	45 fe       	sbrs	r4, 5
     920:	0d c0       	rjmp	.+26     	; 0x93c <__stack+0x3d>
                {
                    if (ovrtim_flag==0)
     922:	77 23       	and	r23, r23
     924:	29 f4       	brne	.+10     	; 0x930 <__stack+0x31>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     926:	8c 91       	ld	r24, X
     928:	80 62       	ori	r24, 0x20	; 32
     92a:	8c 93       	st	X, r24
                        ovrtim_flag++;
     92c:	7c 2d       	mov	r23, r12
     92e:	06 c0       	rjmp	.+12     	; 0x93c <__stack+0x3d>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     930:	d8 01       	movw	r26, r16
     932:	8c 91       	ld	r24, X
     934:	80 62       	ori	r24, 0x20	; 32
     936:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     938:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     93a:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     93c:	c2 01       	movw	r24, r4
     93e:	8f 70       	andi	r24, 0x0F	; 15
     940:	90 70       	andi	r25, 0x00	; 0
     942:	00 97       	sbiw	r24, 0x00	; 0
     944:	09 f0       	breq	.+2      	; 0x948 <__stack+0x49>
     946:	9d c0       	rjmp	.+314    	; 0xa82 <__stack+0x183>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     948:	41 30       	cpi	r20, 0x01	; 1
     94a:	61 f2       	breq	.-104    	; 0x8e4 <can_auto_baudrate+0x256>
     94c:	35 2f       	mov	r19, r21
     94e:	01 c0       	rjmp	.+2      	; 0x952 <__stack+0x53>
     950:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     952:	61 30       	cpi	r22, 0x01	; 1
     954:	09 f0       	breq	.+2      	; 0x958 <__stack+0x59>
     956:	78 c0       	rjmp	.+240    	; 0xa48 <__stack+0x149>
     958:	83 2f       	mov	r24, r19
     95a:	37 2d       	mov	r19, r7
     95c:	7a 2c       	mov	r7, r10
     95e:	ad 2c       	mov	r10, r13
     960:	d7 2e       	mov	r13, r23
     962:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     964:	21 10       	cpse	r2, r1
     966:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     968:	39 30       	cpi	r19, 0x09	; 9
     96a:	78 f1       	brcs	.+94     	; 0x9ca <__stack+0xcb>
     96c:	b7 e0       	ldi	r27, 0x07	; 7
     96e:	b6 15       	cp	r27, r6
     970:	60 f5       	brcc	.+88     	; 0x9ca <__stack+0xcb>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     972:	8a 81       	ldd	r24, Y+2	; 0x02
     974:	89 31       	cpi	r24, 0x19	; 25
     976:	31 f0       	breq	.+12     	; 0x984 <__stack+0x85>
     978:	8f 5f       	subi	r24, 0xFF	; 255
     97a:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     97c:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     97e:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     980:	36 2d       	mov	r19, r6
     982:	59 c0       	rjmp	.+178    	; 0xa36 <__stack+0x137>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     984:	99 81       	ldd	r25, Y+1	; 0x01
     986:	90 34       	cpi	r25, 0x40	; 64
     988:	41 f0       	breq	.+16     	; 0x99a <__stack+0x9b>
     98a:	9f 5f       	subi	r25, 0xFF	; 255
     98c:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     98e:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     990:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     992:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     994:	ae 81       	ldd	r26, Y+6	; 0x06
     996:	aa 83       	std	Y+2, r26	; 0x02
     998:	4e c0       	rjmp	.+156    	; 0xa36 <__stack+0x137>
     99a:	a7 2c       	mov	r10, r7
     99c:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     99e:	af ee       	ldi	r26, 0xEF	; 239
     9a0:	b0 e0       	ldi	r27, 0x00	; 0
     9a2:	8c 91       	ld	r24, X
     9a4:	8f 73       	andi	r24, 0x3F	; 63
     9a6:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     9a8:	d7 01       	movw	r26, r14
     9aa:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     9ac:	80 81       	ld	r24, Z
     9ae:	82 fd       	sbrc	r24, 2
     9b0:	fd cf       	rjmp	.-6      	; 0x9ac <__stack+0xad>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     9b2:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     9b4:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     9b6:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     9b8:	66 24       	eor	r6, r6
     9ba:	68 94       	set
     9bc:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     9be:	77 24       	eor	r7, r7
     9c0:	68 94       	set
     9c2:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     9c4:	b8 e0       	ldi	r27, 0x08	; 8
     9c6:	ba 83       	std	Y+2, r27	; 0x02
     9c8:	69 c0       	rjmp	.+210    	; 0xa9c <__stack+0x19d>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     9ca:	36 30       	cpi	r19, 0x06	; 6
     9cc:	58 f0       	brcs	.+22     	; 0x9e4 <__stack+0xe5>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     9ce:	43 2e       	mov	r4, r19
     9d0:	55 24       	eor	r5, r5
     9d2:	86 2d       	mov	r24, r6
     9d4:	90 e0       	ldi	r25, 0x00	; 0
     9d6:	01 96       	adiw	r24, 0x01	; 1
     9d8:	84 15       	cp	r24, r4
     9da:	95 05       	cpc	r25, r5
     9dc:	24 f4       	brge	.+8      	; 0x9e6 <__stack+0xe7>
     9de:	63 94       	inc	r6
     9e0:	36 2d       	mov	r19, r6
     9e2:	01 c0       	rjmp	.+2      	; 0x9e6 <__stack+0xe7>
                }
                else
                {
                phs2=phs1;
     9e4:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     9e6:	36 2c       	mov	r3, r6
     9e8:	33 0e       	add	r3, r19
     9ea:	30 94       	com	r3
     9ec:	8a 81       	ldd	r24, Y+2	; 0x02
     9ee:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     9f0:	83 2d       	mov	r24, r3
     9f2:	81 50       	subi	r24, 0x01	; 1
     9f4:	88 30       	cpi	r24, 0x08	; 8
     9f6:	e0 f4       	brcc	.+56     	; 0xa30 <__stack+0x131>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     9f8:	46 2c       	mov	r4, r6
     9fa:	55 24       	eor	r5, r5
     9fc:	83 2d       	mov	r24, r3
     9fe:	90 e0       	ldi	r25, 0x00	; 0
     a00:	dc 01       	movw	r26, r24
     a02:	11 96       	adiw	r26, 0x01	; 1
     a04:	a3 0f       	add	r26, r19
     a06:	b1 1d       	adc	r27, r1
     a08:	bd 83       	std	Y+5, r27	; 0x05
     a0a:	ac 83       	std	Y+4, r26	; 0x04
     a0c:	c2 01       	movw	r24, r4
     a0e:	88 0f       	add	r24, r24
     a10:	99 1f       	adc	r25, r25
     a12:	88 0f       	add	r24, r24
     a14:	99 1f       	adc	r25, r25
     a16:	8a 17       	cp	r24, r26
     a18:	9b 07       	cpc	r25, r27
     a1a:	64 f0       	brlt	.+24     	; 0xa34 <__stack+0x135>
     a1c:	c2 01       	movw	r24, r4
     a1e:	88 0f       	add	r24, r24
     a20:	99 1f       	adc	r25, r25
     a22:	84 0d       	add	r24, r4
     a24:	95 1d       	adc	r25, r5
     a26:	a8 17       	cp	r26, r24
     a28:	b9 07       	cpc	r27, r25
     a2a:	84 f5       	brge	.+96     	; 0xa8c <__stack+0x18d>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     a2c:	2c 2c       	mov	r2, r12
     a2e:	03 c0       	rjmp	.+6      	; 0xa36 <__stack+0x137>
     a30:	2c 2c       	mov	r2, r12
     a32:	01 c0       	rjmp	.+2      	; 0xa36 <__stack+0x137>
     a34:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     a36:	61 30       	cpi	r22, 0x01	; 1
     a38:	09 f4       	brne	.+2      	; 0xa3c <__stack+0x13d>
     a3a:	94 cf       	rjmp	.-216    	; 0x964 <__stack+0x65>
     a3c:	87 2f       	mov	r24, r23
     a3e:	7d 2d       	mov	r23, r13
     a40:	da 2c       	mov	r13, r10
     a42:	a7 2c       	mov	r10, r7
     a44:	73 2e       	mov	r7, r19
     a46:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     a48:	31 30       	cpi	r19, 0x01	; 1
     a4a:	09 f4       	brne	.+2      	; 0xa4e <__stack+0x14f>
     a4c:	ee ce       	rjmp	.-548    	; 0x82a <can_auto_baudrate+0x19c>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     a4e:	8d 2d       	mov	r24, r13
     a50:	26 96       	adiw	r28, 0x06	; 6
     a52:	0f b6       	in	r0, 0x3f	; 63
     a54:	f8 94       	cli
     a56:	de bf       	out	0x3e, r29	; 62
     a58:	0f be       	out	0x3f, r0	; 63
     a5a:	cd bf       	out	0x3d, r28	; 61
     a5c:	df 91       	pop	r29
     a5e:	cf 91       	pop	r28
     a60:	1f 91       	pop	r17
     a62:	0f 91       	pop	r16
     a64:	ff 90       	pop	r15
     a66:	ef 90       	pop	r14
     a68:	df 90       	pop	r13
     a6a:	cf 90       	pop	r12
     a6c:	bf 90       	pop	r11
     a6e:	af 90       	pop	r10
     a70:	9f 90       	pop	r9
     a72:	8f 90       	pop	r8
     a74:	7f 90       	pop	r7
     a76:	6f 90       	pop	r6
     a78:	5f 90       	pop	r5
     a7a:	4f 90       	pop	r4
     a7c:	3f 90       	pop	r3
     a7e:	2f 90       	pop	r2
     a80:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     a82:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     a84:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     a86:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     a88:	42 2f       	mov	r20, r18
     a8a:	63 cf       	rjmp	.-314    	; 0x952 <__stack+0x53>
     a8c:	87 2f       	mov	r24, r23
     a8e:	7d 2d       	mov	r23, r13
     a90:	da 2c       	mov	r13, r10
     a92:	a7 2c       	mov	r10, r7
     a94:	73 2e       	mov	r7, r19
     a96:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     a98:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     a9a:	25 2e       	mov	r2, r21
     a9c:	62 2f       	mov	r22, r18
     a9e:	d4 cf       	rjmp	.-88     	; 0xa48 <__stack+0x149>

00000aa0 <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     aa0:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     aa4:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     aa8:	40 93 e4 00 	sts	0x00E4, r20
	
	
    return 1;
}
     aac:	81 e0       	ldi	r24, 0x01	; 1
     aae:	08 95       	ret

00000ab0 <can_fixed_baudrate>:
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
		else Can_conf_bt();
		return 1;
	#endif
	#if FOSC == 12000
		Can_reset();
     ab0:	91 e0       	ldi	r25, 0x01	; 1
     ab2:	90 93 d8 00 	sts	0x00D8, r25
		if(baudrate == CAN_500) Can_conf_bt_flex(0x02, 0x08, 0x25); //!< -- 500Kb/s, 8x 2Tscl, sampling at 75%
     ab6:	85 30       	cpi	r24, 0x05	; 5
     ab8:	31 f4       	brne	.+12     	; 0xac6 <can_fixed_baudrate+0x16>
     aba:	82 e0       	ldi	r24, 0x02	; 2
     abc:	68 e0       	ldi	r22, 0x08	; 8
     abe:	45 e2       	ldi	r20, 0x25	; 37
     ac0:	0e 94 50 05 	call	0xaa0	; 0xaa0 <Can_conf_bt_flex>
     ac4:	06 c0       	rjmp	.+12     	; 0xad2 <can_fixed_baudrate+0x22>
		else(Can_conf_bt());
     ac6:	10 92 e2 00 	sts	0x00E2, r1
     aca:	10 92 e3 00 	sts	0x00E3, r1
     ace:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     ad2:	81 e0       	ldi	r24, 0x01	; 1
     ad4:	08 95       	ret

00000ad6 <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     ad6:	0f 93       	push	r16
     ad8:	1f 93       	push	r17
     ada:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     adc:	87 85       	ldd	r24, Z+15	; 0x0f
     ade:	88 23       	and	r24, r24
     ae0:	91 f4       	brne	.+36     	; 0xb06 <get_idmask+0x30>
		mask = cmd->id_mask;
     ae2:	02 85       	ldd	r16, Z+10	; 0x0a
     ae4:	13 85       	ldd	r17, Z+11	; 0x0b
     ae6:	24 85       	ldd	r18, Z+12	; 0x0c
     ae8:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     aea:	0f 2e       	mov	r0, r31
     aec:	f2 e1       	ldi	r31, 0x12	; 18
     aee:	00 0f       	add	r16, r16
     af0:	11 1f       	adc	r17, r17
     af2:	22 1f       	adc	r18, r18
     af4:	33 1f       	adc	r19, r19
     af6:	fa 95       	dec	r31
     af8:	d1 f7       	brne	.-12     	; 0xaee <get_idmask+0x18>
     afa:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     afc:	0f 6f       	ori	r16, 0xFF	; 255
     afe:	1f 6f       	ori	r17, 0xFF	; 255
     b00:	23 60       	ori	r18, 0x03	; 3
     b02:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     b04:	05 c0       	rjmp	.+10     	; 0xb10 <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     b06:	02 85       	ldd	r16, Z+10	; 0x0a
     b08:	13 85       	ldd	r17, Z+11	; 0x0b
     b0a:	24 85       	ldd	r18, Z+12	; 0x0c
     b0c:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     b0e:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     b10:	60 2f       	mov	r22, r16
     b12:	71 2f       	mov	r23, r17
     b14:	82 2f       	mov	r24, r18
     b16:	93 2f       	mov	r25, r19
     b18:	1f 91       	pop	r17
     b1a:	0f 91       	pop	r16
     b1c:	08 95       	ret

00000b1e <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     b1e:	0e 94 58 05 	call	0xab0	; 0xab0 <can_fixed_baudrate>
     b22:	88 23       	and	r24, r24
     b24:	49 f0       	breq	.+18     	; 0xb38 <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     b26:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     b2a:	e8 ed       	ldi	r30, 0xD8	; 216
     b2c:	f0 e0       	ldi	r31, 0x00	; 0
     b2e:	80 81       	ld	r24, Z
     b30:	82 60       	ori	r24, 0x02	; 2
     b32:	80 83       	st	Z, r24
    return (1);
     b34:	81 e0       	ldi	r24, 0x01	; 1
     b36:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     b38:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     b3a:	08 95       	ret

00000b3c <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     b3c:	e8 ed       	ldi	r30, 0xD8	; 216
     b3e:	f0 e0       	ldi	r31, 0x00	; 0
     b40:	80 81       	ld	r24, Z
     b42:	8d 7f       	andi	r24, 0xFD	; 253
     b44:	80 83       	st	Z, r24
}
     b46:	08 95       	ret

00000b48 <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     b48:	0f 93       	push	r16
     b4a:	1f 93       	push	r17
     b4c:	cf 93       	push	r28
     b4e:	df 93       	push	r29
     b50:	00 d0       	rcall	.+0      	; 0xb52 <can_cmd+0xa>
     b52:	00 d0       	rcall	.+0      	; 0xb54 <can_cmd+0xc>
     b54:	cd b7       	in	r28, 0x3d	; 61
     b56:	de b7       	in	r29, 0x3e	; 62
     b58:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     b5a:	dc 01       	movw	r26, r24
     b5c:	11 96       	adiw	r26, 0x01	; 1
     b5e:	8c 91       	ld	r24, X
     b60:	11 97       	sbiw	r26, 0x01	; 1
     b62:	8c 30       	cpi	r24, 0x0C	; 12
     b64:	b1 f4       	brne	.+44     	; 0xb92 <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     b66:	19 96       	adiw	r26, 0x09	; 9
     b68:	8c 91       	ld	r24, X
     b6a:	19 97       	sbiw	r26, 0x09	; 9
     b6c:	80 36       	cpi	r24, 0x60	; 96
     b6e:	69 f4       	brne	.+26     	; 0xb8a <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     b70:	8c 91       	ld	r24, X
     b72:	82 95       	swap	r24
     b74:	80 7f       	andi	r24, 0xF0	; 240
     b76:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     b7a:	ef ee       	ldi	r30, 0xEF	; 239
     b7c:	f0 e0       	ldi	r31, 0x00	; 0
     b7e:	80 81       	ld	r24, Z
     b80:	8f 73       	andi	r24, 0x3F	; 63
     b82:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     b84:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     b88:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     b8a:	f8 01       	movw	r30, r16
     b8c:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     b8e:	80 e0       	ldi	r24, 0x00	; 0
     b90:	ac c5       	rjmp	.+2904   	; 0x16ea <can_cmd+0xba2>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     b92:	0e 94 f2 02 	call	0x5e4	; 0x5e4 <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     b96:	8f 3f       	cpi	r24, 0xFF	; 255
     b98:	09 f4       	brne	.+2      	; 0xb9c <can_cmd+0x54>
     b9a:	a1 c5       	rjmp	.+2882   	; 0x16de <can_cmd+0xb96>
    {
      cmd->status = MOB_PENDING; 
     b9c:	90 e6       	ldi	r25, 0x60	; 96
     b9e:	d8 01       	movw	r26, r16
     ba0:	19 96       	adiw	r26, 0x09	; 9
     ba2:	9c 93       	st	X, r25
     ba4:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
     ba6:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
     ba8:	82 95       	swap	r24
     baa:	80 7f       	andi	r24, 0xF0	; 240
     bac:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
     bb0:	ee ee       	ldi	r30, 0xEE	; 238
     bb2:	f0 e0       	ldi	r31, 0x00	; 0
     bb4:	11 92       	st	Z+, r1
     bb6:	e8 3f       	cpi	r30, 0xF8	; 248
     bb8:	f1 05       	cpc	r31, r1
     bba:	e1 f7       	brne	.-8      	; 0xbb4 <can_cmd+0x6c>
          
      switch (cmd->cmd)
     bbc:	f8 01       	movw	r30, r16
     bbe:	81 81       	ldd	r24, Z+1	; 0x01
     bc0:	86 30       	cpi	r24, 0x06	; 6
     bc2:	09 f4       	brne	.+2      	; 0xbc6 <can_cmd+0x7e>
     bc4:	56 c2       	rjmp	.+1196   	; 0x1072 <can_cmd+0x52a>
     bc6:	87 30       	cpi	r24, 0x07	; 7
     bc8:	90 f4       	brcc	.+36     	; 0xbee <can_cmd+0xa6>
     bca:	83 30       	cpi	r24, 0x03	; 3
     bcc:	09 f4       	brne	.+2      	; 0xbd0 <can_cmd+0x88>
     bce:	12 c1       	rjmp	.+548    	; 0xdf4 <can_cmd+0x2ac>
     bd0:	84 30       	cpi	r24, 0x04	; 4
     bd2:	30 f4       	brcc	.+12     	; 0xbe0 <can_cmd+0x98>
     bd4:	81 30       	cpi	r24, 0x01	; 1
     bd6:	11 f1       	breq	.+68     	; 0xc1c <can_cmd+0xd4>
     bd8:	82 30       	cpi	r24, 0x02	; 2
     bda:	09 f0       	breq	.+2      	; 0xbde <can_cmd+0x96>
     bdc:	7c c5       	rjmp	.+2808   	; 0x16d6 <can_cmd+0xb8e>
     bde:	98 c0       	rjmp	.+304    	; 0xd10 <can_cmd+0x1c8>
     be0:	84 30       	cpi	r24, 0x04	; 4
     be2:	09 f4       	brne	.+2      	; 0xbe6 <can_cmd+0x9e>
     be4:	67 c1       	rjmp	.+718    	; 0xeb4 <can_cmd+0x36c>
     be6:	85 30       	cpi	r24, 0x05	; 5
     be8:	09 f0       	breq	.+2      	; 0xbec <can_cmd+0xa4>
     bea:	75 c5       	rjmp	.+2794   	; 0x16d6 <can_cmd+0xb8e>
     bec:	aa c1       	rjmp	.+852    	; 0xf42 <can_cmd+0x3fa>
     bee:	89 30       	cpi	r24, 0x09	; 9
     bf0:	09 f4       	brne	.+2      	; 0xbf4 <can_cmd+0xac>
     bf2:	be c3       	rjmp	.+1916   	; 0x1370 <can_cmd+0x828>
     bf4:	8a 30       	cpi	r24, 0x0A	; 10
     bf6:	38 f4       	brcc	.+14     	; 0xc06 <can_cmd+0xbe>
     bf8:	87 30       	cpi	r24, 0x07	; 7
     bfa:	09 f4       	brne	.+2      	; 0xbfe <can_cmd+0xb6>
     bfc:	8f c2       	rjmp	.+1310   	; 0x111c <can_cmd+0x5d4>
     bfe:	88 30       	cpi	r24, 0x08	; 8
     c00:	09 f0       	breq	.+2      	; 0xc04 <can_cmd+0xbc>
     c02:	69 c5       	rjmp	.+2770   	; 0x16d6 <can_cmd+0xb8e>
     c04:	1b c3       	rjmp	.+1590   	; 0x123c <can_cmd+0x6f4>
     c06:	8a 30       	cpi	r24, 0x0A	; 10
     c08:	21 f0       	breq	.+8      	; 0xc12 <can_cmd+0xca>
     c0a:	8b 30       	cpi	r24, 0x0B	; 11
     c0c:	09 f0       	breq	.+2      	; 0xc10 <can_cmd+0xc8>
     c0e:	63 c5       	rjmp	.+2758   	; 0x16d6 <can_cmd+0xb8e>
     c10:	b1 c4       	rjmp	.+2402   	; 0x1574 <can_cmd+0xa2c>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     c12:	86 81       	ldd	r24, Z+6	; 0x06
     c14:	88 23       	and	r24, r24
     c16:	09 f0       	breq	.+2      	; 0xc1a <can_cmd+0xd2>
     c18:	49 c4       	rjmp	.+2194   	; 0x14ac <can_cmd+0x964>
     c1a:	57 c4       	rjmp	.+2222   	; 0x14ca <can_cmd+0x982>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     c1c:	f8 01       	movw	r30, r16
     c1e:	87 85       	ldd	r24, Z+15	; 0x0f
     c20:	88 23       	and	r24, r24
     c22:	69 f1       	breq	.+90     	; 0xc7e <can_cmd+0x136>
     c24:	94 81       	ldd	r25, Z+4	; 0x04
     c26:	92 95       	swap	r25
     c28:	96 95       	lsr	r25
     c2a:	97 70       	andi	r25, 0x07	; 7
     c2c:	85 81       	ldd	r24, Z+5	; 0x05
     c2e:	88 0f       	add	r24, r24
     c30:	88 0f       	add	r24, r24
     c32:	88 0f       	add	r24, r24
     c34:	89 0f       	add	r24, r25
     c36:	80 93 f3 00 	sts	0x00F3, r24
     c3a:	93 81       	ldd	r25, Z+3	; 0x03
     c3c:	92 95       	swap	r25
     c3e:	96 95       	lsr	r25
     c40:	97 70       	andi	r25, 0x07	; 7
     c42:	84 81       	ldd	r24, Z+4	; 0x04
     c44:	88 0f       	add	r24, r24
     c46:	88 0f       	add	r24, r24
     c48:	88 0f       	add	r24, r24
     c4a:	89 0f       	add	r24, r25
     c4c:	80 93 f2 00 	sts	0x00F2, r24
     c50:	92 81       	ldd	r25, Z+2	; 0x02
     c52:	92 95       	swap	r25
     c54:	96 95       	lsr	r25
     c56:	97 70       	andi	r25, 0x07	; 7
     c58:	83 81       	ldd	r24, Z+3	; 0x03
     c5a:	88 0f       	add	r24, r24
     c5c:	88 0f       	add	r24, r24
     c5e:	88 0f       	add	r24, r24
     c60:	89 0f       	add	r24, r25
     c62:	80 93 f1 00 	sts	0x00F1, r24
     c66:	82 81       	ldd	r24, Z+2	; 0x02
     c68:	88 0f       	add	r24, r24
     c6a:	88 0f       	add	r24, r24
     c6c:	88 0f       	add	r24, r24
     c6e:	80 93 f0 00 	sts	0x00F0, r24
     c72:	ef ee       	ldi	r30, 0xEF	; 239
     c74:	f0 e0       	ldi	r31, 0x00	; 0
     c76:	80 81       	ld	r24, Z
     c78:	80 61       	ori	r24, 0x10	; 16
     c7a:	80 83       	st	Z, r24
     c7c:	16 c0       	rjmp	.+44     	; 0xcaa <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
     c7e:	92 81       	ldd	r25, Z+2	; 0x02
     c80:	96 95       	lsr	r25
     c82:	96 95       	lsr	r25
     c84:	96 95       	lsr	r25
     c86:	83 81       	ldd	r24, Z+3	; 0x03
     c88:	82 95       	swap	r24
     c8a:	88 0f       	add	r24, r24
     c8c:	80 7e       	andi	r24, 0xE0	; 224
     c8e:	89 0f       	add	r24, r25
     c90:	80 93 f3 00 	sts	0x00F3, r24
     c94:	82 81       	ldd	r24, Z+2	; 0x02
     c96:	82 95       	swap	r24
     c98:	88 0f       	add	r24, r24
     c9a:	80 7e       	andi	r24, 0xE0	; 224
     c9c:	80 93 f2 00 	sts	0x00F2, r24
     ca0:	ef ee       	ldi	r30, 0xEF	; 239
     ca2:	f0 e0       	ldi	r31, 0x00	; 0
     ca4:	80 81       	ld	r24, Z
     ca6:	8f 7e       	andi	r24, 0xEF	; 239
     ca8:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     caa:	f8 01       	movw	r30, r16
     cac:	86 81       	ldd	r24, Z+6	; 0x06
     cae:	88 23       	and	r24, r24
     cb0:	79 f0       	breq	.+30     	; 0xcd0 <can_cmd+0x188>
     cb2:	80 e0       	ldi	r24, 0x00	; 0
     cb4:	2a ef       	ldi	r18, 0xFA	; 250
     cb6:	30 e0       	ldi	r19, 0x00	; 0
     cb8:	f8 01       	movw	r30, r16
     cba:	a7 81       	ldd	r26, Z+7	; 0x07
     cbc:	b0 85       	ldd	r27, Z+8	; 0x08
     cbe:	a8 0f       	add	r26, r24
     cc0:	b1 1d       	adc	r27, r1
     cc2:	9c 91       	ld	r25, X
     cc4:	d9 01       	movw	r26, r18
     cc6:	9c 93       	st	X, r25
     cc8:	8f 5f       	subi	r24, 0xFF	; 255
     cca:	96 81       	ldd	r25, Z+6	; 0x06
     ccc:	89 17       	cp	r24, r25
     cce:	a0 f3       	brcs	.-24     	; 0xcb8 <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
     cd0:	f8 01       	movw	r30, r16
     cd2:	86 85       	ldd	r24, Z+14	; 0x0e
     cd4:	88 23       	and	r24, r24
     cd6:	31 f0       	breq	.+12     	; 0xce4 <can_cmd+0x19c>
     cd8:	e0 ef       	ldi	r30, 0xF0	; 240
     cda:	f0 e0       	ldi	r31, 0x00	; 0
     cdc:	80 81       	ld	r24, Z
     cde:	84 60       	ori	r24, 0x04	; 4
     ce0:	80 83       	st	Z, r24
     ce2:	05 c0       	rjmp	.+10     	; 0xcee <can_cmd+0x1a6>
            else Can_clear_rtr();    
     ce4:	e0 ef       	ldi	r30, 0xF0	; 240
     ce6:	f0 e0       	ldi	r31, 0x00	; 0
     ce8:	80 81       	ld	r24, Z
     cea:	8b 7f       	andi	r24, 0xFB	; 251
     cec:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     cee:	ef ee       	ldi	r30, 0xEF	; 239
     cf0:	f0 e0       	ldi	r31, 0x00	; 0
     cf2:	90 81       	ld	r25, Z
     cf4:	d8 01       	movw	r26, r16
     cf6:	16 96       	adiw	r26, 0x06	; 6
     cf8:	8c 91       	ld	r24, X
     cfa:	16 97       	sbiw	r26, 0x06	; 6
     cfc:	89 2b       	or	r24, r25
     cfe:	80 83       	st	Z, r24
          Can_config_tx();
     d00:	80 81       	ld	r24, Z
     d02:	8f 73       	andi	r24, 0x3F	; 63
     d04:	80 83       	st	Z, r24
     d06:	80 81       	ld	r24, Z
     d08:	80 64       	ori	r24, 0x40	; 64
     d0a:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     d0c:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     d0e:	ed c4       	rjmp	.+2522   	; 0x16ea <can_cmd+0xba2>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     d10:	f8 01       	movw	r30, r16
     d12:	87 85       	ldd	r24, Z+15	; 0x0f
     d14:	88 23       	and	r24, r24
     d16:	69 f1       	breq	.+90     	; 0xd72 <can_cmd+0x22a>
     d18:	94 81       	ldd	r25, Z+4	; 0x04
     d1a:	92 95       	swap	r25
     d1c:	96 95       	lsr	r25
     d1e:	97 70       	andi	r25, 0x07	; 7
     d20:	85 81       	ldd	r24, Z+5	; 0x05
     d22:	88 0f       	add	r24, r24
     d24:	88 0f       	add	r24, r24
     d26:	88 0f       	add	r24, r24
     d28:	89 0f       	add	r24, r25
     d2a:	80 93 f3 00 	sts	0x00F3, r24
     d2e:	93 81       	ldd	r25, Z+3	; 0x03
     d30:	92 95       	swap	r25
     d32:	96 95       	lsr	r25
     d34:	97 70       	andi	r25, 0x07	; 7
     d36:	84 81       	ldd	r24, Z+4	; 0x04
     d38:	88 0f       	add	r24, r24
     d3a:	88 0f       	add	r24, r24
     d3c:	88 0f       	add	r24, r24
     d3e:	89 0f       	add	r24, r25
     d40:	80 93 f2 00 	sts	0x00F2, r24
     d44:	92 81       	ldd	r25, Z+2	; 0x02
     d46:	92 95       	swap	r25
     d48:	96 95       	lsr	r25
     d4a:	97 70       	andi	r25, 0x07	; 7
     d4c:	83 81       	ldd	r24, Z+3	; 0x03
     d4e:	88 0f       	add	r24, r24
     d50:	88 0f       	add	r24, r24
     d52:	88 0f       	add	r24, r24
     d54:	89 0f       	add	r24, r25
     d56:	80 93 f1 00 	sts	0x00F1, r24
     d5a:	82 81       	ldd	r24, Z+2	; 0x02
     d5c:	88 0f       	add	r24, r24
     d5e:	88 0f       	add	r24, r24
     d60:	88 0f       	add	r24, r24
     d62:	80 93 f0 00 	sts	0x00F0, r24
     d66:	ef ee       	ldi	r30, 0xEF	; 239
     d68:	f0 e0       	ldi	r31, 0x00	; 0
     d6a:	80 81       	ld	r24, Z
     d6c:	80 61       	ori	r24, 0x10	; 16
     d6e:	80 83       	st	Z, r24
     d70:	16 c0       	rjmp	.+44     	; 0xd9e <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
     d72:	92 81       	ldd	r25, Z+2	; 0x02
     d74:	96 95       	lsr	r25
     d76:	96 95       	lsr	r25
     d78:	96 95       	lsr	r25
     d7a:	83 81       	ldd	r24, Z+3	; 0x03
     d7c:	82 95       	swap	r24
     d7e:	88 0f       	add	r24, r24
     d80:	80 7e       	andi	r24, 0xE0	; 224
     d82:	89 0f       	add	r24, r25
     d84:	80 93 f3 00 	sts	0x00F3, r24
     d88:	82 81       	ldd	r24, Z+2	; 0x02
     d8a:	82 95       	swap	r24
     d8c:	88 0f       	add	r24, r24
     d8e:	80 7e       	andi	r24, 0xE0	; 224
     d90:	80 93 f2 00 	sts	0x00F2, r24
     d94:	ef ee       	ldi	r30, 0xEF	; 239
     d96:	f0 e0       	ldi	r31, 0x00	; 0
     d98:	80 81       	ld	r24, Z
     d9a:	8f 7e       	andi	r24, 0xEF	; 239
     d9c:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     d9e:	f8 01       	movw	r30, r16
     da0:	86 81       	ldd	r24, Z+6	; 0x06
     da2:	88 23       	and	r24, r24
     da4:	79 f0       	breq	.+30     	; 0xdc4 <can_cmd+0x27c>
     da6:	80 e0       	ldi	r24, 0x00	; 0
     da8:	2a ef       	ldi	r18, 0xFA	; 250
     daa:	30 e0       	ldi	r19, 0x00	; 0
     dac:	f8 01       	movw	r30, r16
     dae:	a7 81       	ldd	r26, Z+7	; 0x07
     db0:	b0 85       	ldd	r27, Z+8	; 0x08
     db2:	a8 0f       	add	r26, r24
     db4:	b1 1d       	adc	r27, r1
     db6:	9c 91       	ld	r25, X
     db8:	d9 01       	movw	r26, r18
     dba:	9c 93       	st	X, r25
     dbc:	8f 5f       	subi	r24, 0xFF	; 255
     dbe:	96 81       	ldd	r25, Z+6	; 0x06
     dc0:	89 17       	cp	r24, r25
     dc2:	a0 f3       	brcs	.-24     	; 0xdac <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
     dc4:	f8 01       	movw	r30, r16
     dc6:	16 86       	std	Z+14, r1	; 0x0e
     dc8:	e0 ef       	ldi	r30, 0xF0	; 240
     dca:	f0 e0       	ldi	r31, 0x00	; 0
     dcc:	80 81       	ld	r24, Z
     dce:	8b 7f       	andi	r24, 0xFB	; 251
     dd0:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     dd2:	ef ee       	ldi	r30, 0xEF	; 239
     dd4:	f0 e0       	ldi	r31, 0x00	; 0
     dd6:	90 81       	ld	r25, Z
     dd8:	d8 01       	movw	r26, r16
     dda:	16 96       	adiw	r26, 0x06	; 6
     ddc:	8c 91       	ld	r24, X
     dde:	16 97       	sbiw	r26, 0x06	; 6
     de0:	89 2b       	or	r24, r25
     de2:	80 83       	st	Z, r24
          Can_config_tx();
     de4:	80 81       	ld	r24, Z
     de6:	8f 73       	andi	r24, 0x3F	; 63
     de8:	80 83       	st	Z, r24
     dea:	80 81       	ld	r24, Z
     dec:	80 64       	ori	r24, 0x40	; 64
     dee:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     df0:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     df2:	7b c4       	rjmp	.+2294   	; 0x16ea <can_cmd+0xba2>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     df4:	f8 01       	movw	r30, r16
     df6:	87 85       	ldd	r24, Z+15	; 0x0f
     df8:	88 23       	and	r24, r24
     dfa:	69 f1       	breq	.+90     	; 0xe56 <can_cmd+0x30e>
     dfc:	94 81       	ldd	r25, Z+4	; 0x04
     dfe:	92 95       	swap	r25
     e00:	96 95       	lsr	r25
     e02:	97 70       	andi	r25, 0x07	; 7
     e04:	85 81       	ldd	r24, Z+5	; 0x05
     e06:	88 0f       	add	r24, r24
     e08:	88 0f       	add	r24, r24
     e0a:	88 0f       	add	r24, r24
     e0c:	89 0f       	add	r24, r25
     e0e:	80 93 f3 00 	sts	0x00F3, r24
     e12:	93 81       	ldd	r25, Z+3	; 0x03
     e14:	92 95       	swap	r25
     e16:	96 95       	lsr	r25
     e18:	97 70       	andi	r25, 0x07	; 7
     e1a:	84 81       	ldd	r24, Z+4	; 0x04
     e1c:	88 0f       	add	r24, r24
     e1e:	88 0f       	add	r24, r24
     e20:	88 0f       	add	r24, r24
     e22:	89 0f       	add	r24, r25
     e24:	80 93 f2 00 	sts	0x00F2, r24
     e28:	92 81       	ldd	r25, Z+2	; 0x02
     e2a:	92 95       	swap	r25
     e2c:	96 95       	lsr	r25
     e2e:	97 70       	andi	r25, 0x07	; 7
     e30:	83 81       	ldd	r24, Z+3	; 0x03
     e32:	88 0f       	add	r24, r24
     e34:	88 0f       	add	r24, r24
     e36:	88 0f       	add	r24, r24
     e38:	89 0f       	add	r24, r25
     e3a:	80 93 f1 00 	sts	0x00F1, r24
     e3e:	82 81       	ldd	r24, Z+2	; 0x02
     e40:	88 0f       	add	r24, r24
     e42:	88 0f       	add	r24, r24
     e44:	88 0f       	add	r24, r24
     e46:	80 93 f0 00 	sts	0x00F0, r24
     e4a:	ef ee       	ldi	r30, 0xEF	; 239
     e4c:	f0 e0       	ldi	r31, 0x00	; 0
     e4e:	80 81       	ld	r24, Z
     e50:	80 61       	ori	r24, 0x10	; 16
     e52:	80 83       	st	Z, r24
     e54:	16 c0       	rjmp	.+44     	; 0xe82 <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
     e56:	92 81       	ldd	r25, Z+2	; 0x02
     e58:	96 95       	lsr	r25
     e5a:	96 95       	lsr	r25
     e5c:	96 95       	lsr	r25
     e5e:	83 81       	ldd	r24, Z+3	; 0x03
     e60:	82 95       	swap	r24
     e62:	88 0f       	add	r24, r24
     e64:	80 7e       	andi	r24, 0xE0	; 224
     e66:	89 0f       	add	r24, r25
     e68:	80 93 f3 00 	sts	0x00F3, r24
     e6c:	82 81       	ldd	r24, Z+2	; 0x02
     e6e:	82 95       	swap	r24
     e70:	88 0f       	add	r24, r24
     e72:	80 7e       	andi	r24, 0xE0	; 224
     e74:	80 93 f2 00 	sts	0x00F2, r24
     e78:	ef ee       	ldi	r30, 0xEF	; 239
     e7a:	f0 e0       	ldi	r31, 0x00	; 0
     e7c:	80 81       	ld	r24, Z
     e7e:	8f 7e       	andi	r24, 0xEF	; 239
     e80:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
     e82:	81 e0       	ldi	r24, 0x01	; 1
     e84:	f8 01       	movw	r30, r16
     e86:	86 87       	std	Z+14, r24	; 0x0e
     e88:	e0 ef       	ldi	r30, 0xF0	; 240
     e8a:	f0 e0       	ldi	r31, 0x00	; 0
     e8c:	80 81       	ld	r24, Z
     e8e:	84 60       	ori	r24, 0x04	; 4
     e90:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     e92:	ef ee       	ldi	r30, 0xEF	; 239
     e94:	f0 e0       	ldi	r31, 0x00	; 0
     e96:	90 81       	ld	r25, Z
     e98:	d8 01       	movw	r26, r16
     e9a:	16 96       	adiw	r26, 0x06	; 6
     e9c:	8c 91       	ld	r24, X
     e9e:	16 97       	sbiw	r26, 0x06	; 6
     ea0:	89 2b       	or	r24, r25
     ea2:	80 83       	st	Z, r24
          Can_config_tx();
     ea4:	80 81       	ld	r24, Z
     ea6:	8f 73       	andi	r24, 0x3F	; 63
     ea8:	80 83       	st	Z, r24
     eaa:	80 81       	ld	r24, Z
     eac:	80 64       	ori	r24, 0x40	; 64
     eae:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     eb0:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     eb2:	1b c4       	rjmp	.+2102   	; 0x16ea <can_cmd+0xba2>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     eb4:	8f ef       	ldi	r24, 0xFF	; 255
     eb6:	9f ef       	ldi	r25, 0xFF	; 255
     eb8:	dc 01       	movw	r26, r24
     eba:	89 83       	std	Y+1, r24	; 0x01
     ebc:	9a 83       	std	Y+2, r25	; 0x02
     ebe:	ab 83       	std	Y+3, r26	; 0x03
     ec0:	bc 83       	std	Y+4, r27	; 0x04
     ec2:	9b 81       	ldd	r25, Y+3	; 0x03
     ec4:	92 95       	swap	r25
     ec6:	96 95       	lsr	r25
     ec8:	97 70       	andi	r25, 0x07	; 7
     eca:	8c 81       	ldd	r24, Y+4	; 0x04
     ecc:	88 0f       	add	r24, r24
     ece:	88 0f       	add	r24, r24
     ed0:	88 0f       	add	r24, r24
     ed2:	89 0f       	add	r24, r25
     ed4:	80 93 f7 00 	sts	0x00F7, r24
     ed8:	9a 81       	ldd	r25, Y+2	; 0x02
     eda:	92 95       	swap	r25
     edc:	96 95       	lsr	r25
     ede:	97 70       	andi	r25, 0x07	; 7
     ee0:	8b 81       	ldd	r24, Y+3	; 0x03
     ee2:	88 0f       	add	r24, r24
     ee4:	88 0f       	add	r24, r24
     ee6:	88 0f       	add	r24, r24
     ee8:	89 0f       	add	r24, r25
     eea:	80 93 f6 00 	sts	0x00F6, r24
     eee:	99 81       	ldd	r25, Y+1	; 0x01
     ef0:	92 95       	swap	r25
     ef2:	96 95       	lsr	r25
     ef4:	97 70       	andi	r25, 0x07	; 7
     ef6:	8a 81       	ldd	r24, Y+2	; 0x02
     ef8:	88 0f       	add	r24, r24
     efa:	88 0f       	add	r24, r24
     efc:	88 0f       	add	r24, r24
     efe:	89 0f       	add	r24, r25
     f00:	80 93 f5 00 	sts	0x00F5, r24
     f04:	89 81       	ldd	r24, Y+1	; 0x01
     f06:	88 0f       	add	r24, r24
     f08:	88 0f       	add	r24, r24
     f0a:	88 0f       	add	r24, r24
     f0c:	24 ef       	ldi	r18, 0xF4	; 244
     f0e:	30 e0       	ldi	r19, 0x00	; 0
     f10:	f9 01       	movw	r30, r18
     f12:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
     f14:	ef ee       	ldi	r30, 0xEF	; 239
     f16:	f0 e0       	ldi	r31, 0x00	; 0
     f18:	90 81       	ld	r25, Z
     f1a:	d8 01       	movw	r26, r16
     f1c:	16 96       	adiw	r26, 0x06	; 6
     f1e:	8c 91       	ld	r24, X
     f20:	89 2b       	or	r24, r25
     f22:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
     f24:	d9 01       	movw	r26, r18
     f26:	8c 91       	ld	r24, X
     f28:	8b 7f       	andi	r24, 0xFB	; 251
     f2a:	8c 93       	st	X, r24
          Can_clear_idemsk();
     f2c:	8c 91       	ld	r24, X
     f2e:	8e 7f       	andi	r24, 0xFE	; 254
     f30:	8c 93       	st	X, r24
          Can_config_rx();       
     f32:	80 81       	ld	r24, Z
     f34:	8f 73       	andi	r24, 0x3F	; 63
     f36:	80 83       	st	Z, r24
     f38:	80 81       	ld	r24, Z
     f3a:	80 68       	ori	r24, 0x80	; 128
     f3c:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     f3e:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
     f40:	d4 c3       	rjmp	.+1960   	; 0x16ea <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     f42:	f8 01       	movw	r30, r16
     f44:	87 85       	ldd	r24, Z+15	; 0x0f
     f46:	88 23       	and	r24, r24
     f48:	69 f1       	breq	.+90     	; 0xfa4 <can_cmd+0x45c>
     f4a:	94 81       	ldd	r25, Z+4	; 0x04
     f4c:	92 95       	swap	r25
     f4e:	96 95       	lsr	r25
     f50:	97 70       	andi	r25, 0x07	; 7
     f52:	85 81       	ldd	r24, Z+5	; 0x05
     f54:	88 0f       	add	r24, r24
     f56:	88 0f       	add	r24, r24
     f58:	88 0f       	add	r24, r24
     f5a:	89 0f       	add	r24, r25
     f5c:	80 93 f3 00 	sts	0x00F3, r24
     f60:	93 81       	ldd	r25, Z+3	; 0x03
     f62:	92 95       	swap	r25
     f64:	96 95       	lsr	r25
     f66:	97 70       	andi	r25, 0x07	; 7
     f68:	84 81       	ldd	r24, Z+4	; 0x04
     f6a:	88 0f       	add	r24, r24
     f6c:	88 0f       	add	r24, r24
     f6e:	88 0f       	add	r24, r24
     f70:	89 0f       	add	r24, r25
     f72:	80 93 f2 00 	sts	0x00F2, r24
     f76:	92 81       	ldd	r25, Z+2	; 0x02
     f78:	92 95       	swap	r25
     f7a:	96 95       	lsr	r25
     f7c:	97 70       	andi	r25, 0x07	; 7
     f7e:	83 81       	ldd	r24, Z+3	; 0x03
     f80:	88 0f       	add	r24, r24
     f82:	88 0f       	add	r24, r24
     f84:	88 0f       	add	r24, r24
     f86:	89 0f       	add	r24, r25
     f88:	80 93 f1 00 	sts	0x00F1, r24
     f8c:	82 81       	ldd	r24, Z+2	; 0x02
     f8e:	88 0f       	add	r24, r24
     f90:	88 0f       	add	r24, r24
     f92:	88 0f       	add	r24, r24
     f94:	80 93 f0 00 	sts	0x00F0, r24
     f98:	ef ee       	ldi	r30, 0xEF	; 239
     f9a:	f0 e0       	ldi	r31, 0x00	; 0
     f9c:	80 81       	ld	r24, Z
     f9e:	80 61       	ori	r24, 0x10	; 16
     fa0:	80 83       	st	Z, r24
     fa2:	16 c0       	rjmp	.+44     	; 0xfd0 <can_cmd+0x488>
          else              { Can_set_std_id(cmd->id.std);}
     fa4:	92 81       	ldd	r25, Z+2	; 0x02
     fa6:	96 95       	lsr	r25
     fa8:	96 95       	lsr	r25
     faa:	96 95       	lsr	r25
     fac:	83 81       	ldd	r24, Z+3	; 0x03
     fae:	82 95       	swap	r24
     fb0:	88 0f       	add	r24, r24
     fb2:	80 7e       	andi	r24, 0xE0	; 224
     fb4:	89 0f       	add	r24, r25
     fb6:	80 93 f3 00 	sts	0x00F3, r24
     fba:	82 81       	ldd	r24, Z+2	; 0x02
     fbc:	82 95       	swap	r24
     fbe:	88 0f       	add	r24, r24
     fc0:	80 7e       	andi	r24, 0xE0	; 224
     fc2:	80 93 f2 00 	sts	0x00F2, r24
     fc6:	ef ee       	ldi	r30, 0xEF	; 239
     fc8:	f0 e0       	ldi	r31, 0x00	; 0
     fca:	80 81       	ld	r24, Z
     fcc:	8f 7e       	andi	r24, 0xEF	; 239
     fce:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
     fd0:	8f ef       	ldi	r24, 0xFF	; 255
     fd2:	9f ef       	ldi	r25, 0xFF	; 255
     fd4:	dc 01       	movw	r26, r24
     fd6:	89 83       	std	Y+1, r24	; 0x01
     fd8:	9a 83       	std	Y+2, r25	; 0x02
     fda:	ab 83       	std	Y+3, r26	; 0x03
     fdc:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
     fde:	9b 81       	ldd	r25, Y+3	; 0x03
     fe0:	92 95       	swap	r25
     fe2:	96 95       	lsr	r25
     fe4:	97 70       	andi	r25, 0x07	; 7
     fe6:	8c 81       	ldd	r24, Y+4	; 0x04
     fe8:	88 0f       	add	r24, r24
     fea:	88 0f       	add	r24, r24
     fec:	88 0f       	add	r24, r24
     fee:	89 0f       	add	r24, r25
     ff0:	80 93 f7 00 	sts	0x00F7, r24
     ff4:	9a 81       	ldd	r25, Y+2	; 0x02
     ff6:	92 95       	swap	r25
     ff8:	96 95       	lsr	r25
     ffa:	97 70       	andi	r25, 0x07	; 7
     ffc:	8b 81       	ldd	r24, Y+3	; 0x03
     ffe:	88 0f       	add	r24, r24
    1000:	88 0f       	add	r24, r24
    1002:	88 0f       	add	r24, r24
    1004:	89 0f       	add	r24, r25
    1006:	80 93 f6 00 	sts	0x00F6, r24
    100a:	99 81       	ldd	r25, Y+1	; 0x01
    100c:	92 95       	swap	r25
    100e:	96 95       	lsr	r25
    1010:	97 70       	andi	r25, 0x07	; 7
    1012:	8a 81       	ldd	r24, Y+2	; 0x02
    1014:	88 0f       	add	r24, r24
    1016:	88 0f       	add	r24, r24
    1018:	88 0f       	add	r24, r24
    101a:	89 0f       	add	r24, r25
    101c:	80 93 f5 00 	sts	0x00F5, r24
    1020:	89 81       	ldd	r24, Y+1	; 0x01
    1022:	88 0f       	add	r24, r24
    1024:	88 0f       	add	r24, r24
    1026:	88 0f       	add	r24, r24
    1028:	44 ef       	ldi	r20, 0xF4	; 244
    102a:	50 e0       	ldi	r21, 0x00	; 0
    102c:	fa 01       	movw	r30, r20
    102e:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1030:	ef ee       	ldi	r30, 0xEF	; 239
    1032:	f0 e0       	ldi	r31, 0x00	; 0
    1034:	90 81       	ld	r25, Z
    1036:	d8 01       	movw	r26, r16
    1038:	16 96       	adiw	r26, 0x06	; 6
    103a:	8c 91       	ld	r24, X
    103c:	16 97       	sbiw	r26, 0x06	; 6
    103e:	89 2b       	or	r24, r25
    1040:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    1042:	1e 96       	adiw	r26, 0x0e	; 14
    1044:	1c 92       	st	X, r1
    1046:	da 01       	movw	r26, r20
    1048:	8c 91       	ld	r24, X
    104a:	84 60       	ori	r24, 0x04	; 4
    104c:	8c 93       	st	X, r24
    104e:	80 ef       	ldi	r24, 0xF0	; 240
    1050:	90 e0       	ldi	r25, 0x00	; 0
    1052:	dc 01       	movw	r26, r24
    1054:	2c 91       	ld	r18, X
    1056:	2b 7f       	andi	r18, 0xFB	; 251
    1058:	2c 93       	st	X, r18
          Can_set_idemsk();
    105a:	da 01       	movw	r26, r20
    105c:	8c 91       	ld	r24, X
    105e:	81 60       	ori	r24, 0x01	; 1
    1060:	8c 93       	st	X, r24
          Can_config_rx()    
    1062:	80 81       	ld	r24, Z
    1064:	8f 73       	andi	r24, 0x3F	; 63
    1066:	80 83       	st	Z, r24
    1068:	80 81       	ld	r24, Z
    106a:	80 68       	ori	r24, 0x80	; 128
    106c:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    106e:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
    1070:	3c c3       	rjmp	.+1656   	; 0x16ea <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
    1072:	8f ef       	ldi	r24, 0xFF	; 255
    1074:	9f ef       	ldi	r25, 0xFF	; 255
    1076:	dc 01       	movw	r26, r24
    1078:	89 83       	std	Y+1, r24	; 0x01
    107a:	9a 83       	std	Y+2, r25	; 0x02
    107c:	ab 83       	std	Y+3, r26	; 0x03
    107e:	bc 83       	std	Y+4, r27	; 0x04
    1080:	9b 81       	ldd	r25, Y+3	; 0x03
    1082:	92 95       	swap	r25
    1084:	96 95       	lsr	r25
    1086:	97 70       	andi	r25, 0x07	; 7
    1088:	8c 81       	ldd	r24, Y+4	; 0x04
    108a:	88 0f       	add	r24, r24
    108c:	88 0f       	add	r24, r24
    108e:	88 0f       	add	r24, r24
    1090:	89 0f       	add	r24, r25
    1092:	80 93 f7 00 	sts	0x00F7, r24
    1096:	9a 81       	ldd	r25, Y+2	; 0x02
    1098:	92 95       	swap	r25
    109a:	96 95       	lsr	r25
    109c:	97 70       	andi	r25, 0x07	; 7
    109e:	8b 81       	ldd	r24, Y+3	; 0x03
    10a0:	88 0f       	add	r24, r24
    10a2:	88 0f       	add	r24, r24
    10a4:	88 0f       	add	r24, r24
    10a6:	89 0f       	add	r24, r25
    10a8:	80 93 f6 00 	sts	0x00F6, r24
    10ac:	99 81       	ldd	r25, Y+1	; 0x01
    10ae:	92 95       	swap	r25
    10b0:	96 95       	lsr	r25
    10b2:	97 70       	andi	r25, 0x07	; 7
    10b4:	8a 81       	ldd	r24, Y+2	; 0x02
    10b6:	88 0f       	add	r24, r24
    10b8:	88 0f       	add	r24, r24
    10ba:	88 0f       	add	r24, r24
    10bc:	89 0f       	add	r24, r25
    10be:	80 93 f5 00 	sts	0x00F5, r24
    10c2:	89 81       	ldd	r24, Y+1	; 0x01
    10c4:	88 0f       	add	r24, r24
    10c6:	88 0f       	add	r24, r24
    10c8:	88 0f       	add	r24, r24
    10ca:	44 ef       	ldi	r20, 0xF4	; 244
    10cc:	50 e0       	ldi	r21, 0x00	; 0
    10ce:	fa 01       	movw	r30, r20
    10d0:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
    10d2:	ef ee       	ldi	r30, 0xEF	; 239
    10d4:	f0 e0       	ldi	r31, 0x00	; 0
    10d6:	90 81       	ld	r25, Z
    10d8:	d8 01       	movw	r26, r16
    10da:	16 96       	adiw	r26, 0x06	; 6
    10dc:	8c 91       	ld	r24, X
    10de:	16 97       	sbiw	r26, 0x06	; 6
    10e0:	89 2b       	or	r24, r25
    10e2:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    10e4:	81 e0       	ldi	r24, 0x01	; 1
    10e6:	1e 96       	adiw	r26, 0x0e	; 14
    10e8:	8c 93       	st	X, r24
    10ea:	da 01       	movw	r26, r20
    10ec:	8c 91       	ld	r24, X
    10ee:	84 60       	ori	r24, 0x04	; 4
    10f0:	8c 93       	st	X, r24
    10f2:	80 ef       	ldi	r24, 0xF0	; 240
    10f4:	90 e0       	ldi	r25, 0x00	; 0
    10f6:	dc 01       	movw	r26, r24
    10f8:	2c 91       	ld	r18, X
    10fa:	24 60       	ori	r18, 0x04	; 4
    10fc:	2c 93       	st	X, r18
          Can_clear_rplv();
    10fe:	80 81       	ld	r24, Z
    1100:	8f 7d       	andi	r24, 0xDF	; 223
    1102:	80 83       	st	Z, r24
          Can_clear_idemsk();
    1104:	da 01       	movw	r26, r20
    1106:	8c 91       	ld	r24, X
    1108:	8e 7f       	andi	r24, 0xFE	; 254
    110a:	8c 93       	st	X, r24
          Can_config_rx();       
    110c:	80 81       	ld	r24, Z
    110e:	8f 73       	andi	r24, 0x3F	; 63
    1110:	80 83       	st	Z, r24
    1112:	80 81       	ld	r24, Z
    1114:	80 68       	ori	r24, 0x80	; 128
    1116:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1118:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    111a:	e7 c2       	rjmp	.+1486   	; 0x16ea <can_cmd+0xba2>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    111c:	f8 01       	movw	r30, r16
    111e:	87 85       	ldd	r24, Z+15	; 0x0f
    1120:	88 23       	and	r24, r24
    1122:	69 f1       	breq	.+90     	; 0x117e <can_cmd+0x636>
    1124:	94 81       	ldd	r25, Z+4	; 0x04
    1126:	92 95       	swap	r25
    1128:	96 95       	lsr	r25
    112a:	97 70       	andi	r25, 0x07	; 7
    112c:	85 81       	ldd	r24, Z+5	; 0x05
    112e:	88 0f       	add	r24, r24
    1130:	88 0f       	add	r24, r24
    1132:	88 0f       	add	r24, r24
    1134:	89 0f       	add	r24, r25
    1136:	80 93 f3 00 	sts	0x00F3, r24
    113a:	93 81       	ldd	r25, Z+3	; 0x03
    113c:	92 95       	swap	r25
    113e:	96 95       	lsr	r25
    1140:	97 70       	andi	r25, 0x07	; 7
    1142:	84 81       	ldd	r24, Z+4	; 0x04
    1144:	88 0f       	add	r24, r24
    1146:	88 0f       	add	r24, r24
    1148:	88 0f       	add	r24, r24
    114a:	89 0f       	add	r24, r25
    114c:	80 93 f2 00 	sts	0x00F2, r24
    1150:	92 81       	ldd	r25, Z+2	; 0x02
    1152:	92 95       	swap	r25
    1154:	96 95       	lsr	r25
    1156:	97 70       	andi	r25, 0x07	; 7
    1158:	83 81       	ldd	r24, Z+3	; 0x03
    115a:	88 0f       	add	r24, r24
    115c:	88 0f       	add	r24, r24
    115e:	88 0f       	add	r24, r24
    1160:	89 0f       	add	r24, r25
    1162:	80 93 f1 00 	sts	0x00F1, r24
    1166:	82 81       	ldd	r24, Z+2	; 0x02
    1168:	88 0f       	add	r24, r24
    116a:	88 0f       	add	r24, r24
    116c:	88 0f       	add	r24, r24
    116e:	80 93 f0 00 	sts	0x00F0, r24
    1172:	ef ee       	ldi	r30, 0xEF	; 239
    1174:	f0 e0       	ldi	r31, 0x00	; 0
    1176:	80 81       	ld	r24, Z
    1178:	80 61       	ori	r24, 0x10	; 16
    117a:	80 83       	st	Z, r24
    117c:	16 c0       	rjmp	.+44     	; 0x11aa <can_cmd+0x662>
          else              { Can_set_std_id(cmd->id.std);}
    117e:	92 81       	ldd	r25, Z+2	; 0x02
    1180:	96 95       	lsr	r25
    1182:	96 95       	lsr	r25
    1184:	96 95       	lsr	r25
    1186:	83 81       	ldd	r24, Z+3	; 0x03
    1188:	82 95       	swap	r24
    118a:	88 0f       	add	r24, r24
    118c:	80 7e       	andi	r24, 0xE0	; 224
    118e:	89 0f       	add	r24, r25
    1190:	80 93 f3 00 	sts	0x00F3, r24
    1194:	82 81       	ldd	r24, Z+2	; 0x02
    1196:	82 95       	swap	r24
    1198:	88 0f       	add	r24, r24
    119a:	80 7e       	andi	r24, 0xE0	; 224
    119c:	80 93 f2 00 	sts	0x00F2, r24
    11a0:	ef ee       	ldi	r30, 0xEF	; 239
    11a2:	f0 e0       	ldi	r31, 0x00	; 0
    11a4:	80 81       	ld	r24, Z
    11a6:	8f 7e       	andi	r24, 0xEF	; 239
    11a8:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    11aa:	c8 01       	movw	r24, r16
    11ac:	0e 94 6b 05 	call	0xad6	; 0xad6 <get_idmask>
    11b0:	dc 01       	movw	r26, r24
    11b2:	cb 01       	movw	r24, r22
    11b4:	89 83       	std	Y+1, r24	; 0x01
    11b6:	9a 83       	std	Y+2, r25	; 0x02
    11b8:	ab 83       	std	Y+3, r26	; 0x03
    11ba:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    11bc:	9b 81       	ldd	r25, Y+3	; 0x03
    11be:	92 95       	swap	r25
    11c0:	96 95       	lsr	r25
    11c2:	97 70       	andi	r25, 0x07	; 7
    11c4:	8c 81       	ldd	r24, Y+4	; 0x04
    11c6:	88 0f       	add	r24, r24
    11c8:	88 0f       	add	r24, r24
    11ca:	88 0f       	add	r24, r24
    11cc:	89 0f       	add	r24, r25
    11ce:	80 93 f7 00 	sts	0x00F7, r24
    11d2:	9a 81       	ldd	r25, Y+2	; 0x02
    11d4:	92 95       	swap	r25
    11d6:	96 95       	lsr	r25
    11d8:	97 70       	andi	r25, 0x07	; 7
    11da:	8b 81       	ldd	r24, Y+3	; 0x03
    11dc:	88 0f       	add	r24, r24
    11de:	88 0f       	add	r24, r24
    11e0:	88 0f       	add	r24, r24
    11e2:	89 0f       	add	r24, r25
    11e4:	80 93 f6 00 	sts	0x00F6, r24
    11e8:	99 81       	ldd	r25, Y+1	; 0x01
    11ea:	92 95       	swap	r25
    11ec:	96 95       	lsr	r25
    11ee:	97 70       	andi	r25, 0x07	; 7
    11f0:	8a 81       	ldd	r24, Y+2	; 0x02
    11f2:	88 0f       	add	r24, r24
    11f4:	88 0f       	add	r24, r24
    11f6:	88 0f       	add	r24, r24
    11f8:	89 0f       	add	r24, r25
    11fa:	80 93 f5 00 	sts	0x00F5, r24
    11fe:	89 81       	ldd	r24, Y+1	; 0x01
    1200:	88 0f       	add	r24, r24
    1202:	88 0f       	add	r24, r24
    1204:	88 0f       	add	r24, r24
    1206:	24 ef       	ldi	r18, 0xF4	; 244
    1208:	30 e0       	ldi	r19, 0x00	; 0
    120a:	f9 01       	movw	r30, r18
    120c:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    120e:	ef ee       	ldi	r30, 0xEF	; 239
    1210:	f0 e0       	ldi	r31, 0x00	; 0
    1212:	90 81       	ld	r25, Z
    1214:	d8 01       	movw	r26, r16
    1216:	16 96       	adiw	r26, 0x06	; 6
    1218:	8c 91       	ld	r24, X
    121a:	89 2b       	or	r24, r25
    121c:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    121e:	d9 01       	movw	r26, r18
    1220:	8c 91       	ld	r24, X
    1222:	8b 7f       	andi	r24, 0xFB	; 251
    1224:	8c 93       	st	X, r24
          Can_set_idemsk();
    1226:	8c 91       	ld	r24, X
    1228:	81 60       	ori	r24, 0x01	; 1
    122a:	8c 93       	st	X, r24
          Can_config_rx();       
    122c:	80 81       	ld	r24, Z
    122e:	8f 73       	andi	r24, 0x3F	; 63
    1230:	80 83       	st	Z, r24
    1232:	80 81       	ld	r24, Z
    1234:	80 68       	ori	r24, 0x80	; 128
    1236:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1238:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    123a:	57 c2       	rjmp	.+1198   	; 0x16ea <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    123c:	f8 01       	movw	r30, r16
    123e:	87 85       	ldd	r24, Z+15	; 0x0f
    1240:	88 23       	and	r24, r24
    1242:	69 f1       	breq	.+90     	; 0x129e <can_cmd+0x756>
    1244:	94 81       	ldd	r25, Z+4	; 0x04
    1246:	92 95       	swap	r25
    1248:	96 95       	lsr	r25
    124a:	97 70       	andi	r25, 0x07	; 7
    124c:	85 81       	ldd	r24, Z+5	; 0x05
    124e:	88 0f       	add	r24, r24
    1250:	88 0f       	add	r24, r24
    1252:	88 0f       	add	r24, r24
    1254:	89 0f       	add	r24, r25
    1256:	80 93 f3 00 	sts	0x00F3, r24
    125a:	93 81       	ldd	r25, Z+3	; 0x03
    125c:	92 95       	swap	r25
    125e:	96 95       	lsr	r25
    1260:	97 70       	andi	r25, 0x07	; 7
    1262:	84 81       	ldd	r24, Z+4	; 0x04
    1264:	88 0f       	add	r24, r24
    1266:	88 0f       	add	r24, r24
    1268:	88 0f       	add	r24, r24
    126a:	89 0f       	add	r24, r25
    126c:	80 93 f2 00 	sts	0x00F2, r24
    1270:	92 81       	ldd	r25, Z+2	; 0x02
    1272:	92 95       	swap	r25
    1274:	96 95       	lsr	r25
    1276:	97 70       	andi	r25, 0x07	; 7
    1278:	83 81       	ldd	r24, Z+3	; 0x03
    127a:	88 0f       	add	r24, r24
    127c:	88 0f       	add	r24, r24
    127e:	88 0f       	add	r24, r24
    1280:	89 0f       	add	r24, r25
    1282:	80 93 f1 00 	sts	0x00F1, r24
    1286:	82 81       	ldd	r24, Z+2	; 0x02
    1288:	88 0f       	add	r24, r24
    128a:	88 0f       	add	r24, r24
    128c:	88 0f       	add	r24, r24
    128e:	80 93 f0 00 	sts	0x00F0, r24
    1292:	ef ee       	ldi	r30, 0xEF	; 239
    1294:	f0 e0       	ldi	r31, 0x00	; 0
    1296:	80 81       	ld	r24, Z
    1298:	80 61       	ori	r24, 0x10	; 16
    129a:	80 83       	st	Z, r24
    129c:	16 c0       	rjmp	.+44     	; 0x12ca <can_cmd+0x782>
          else              { Can_set_std_id(cmd->id.std);}
    129e:	92 81       	ldd	r25, Z+2	; 0x02
    12a0:	96 95       	lsr	r25
    12a2:	96 95       	lsr	r25
    12a4:	96 95       	lsr	r25
    12a6:	83 81       	ldd	r24, Z+3	; 0x03
    12a8:	82 95       	swap	r24
    12aa:	88 0f       	add	r24, r24
    12ac:	80 7e       	andi	r24, 0xE0	; 224
    12ae:	89 0f       	add	r24, r25
    12b0:	80 93 f3 00 	sts	0x00F3, r24
    12b4:	82 81       	ldd	r24, Z+2	; 0x02
    12b6:	82 95       	swap	r24
    12b8:	88 0f       	add	r24, r24
    12ba:	80 7e       	andi	r24, 0xE0	; 224
    12bc:	80 93 f2 00 	sts	0x00F2, r24
    12c0:	ef ee       	ldi	r30, 0xEF	; 239
    12c2:	f0 e0       	ldi	r31, 0x00	; 0
    12c4:	80 81       	ld	r24, Z
    12c6:	8f 7e       	andi	r24, 0xEF	; 239
    12c8:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    12ca:	c8 01       	movw	r24, r16
    12cc:	0e 94 6b 05 	call	0xad6	; 0xad6 <get_idmask>
    12d0:	dc 01       	movw	r26, r24
    12d2:	cb 01       	movw	r24, r22
    12d4:	89 83       	std	Y+1, r24	; 0x01
    12d6:	9a 83       	std	Y+2, r25	; 0x02
    12d8:	ab 83       	std	Y+3, r26	; 0x03
    12da:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    12dc:	9b 81       	ldd	r25, Y+3	; 0x03
    12de:	92 95       	swap	r25
    12e0:	96 95       	lsr	r25
    12e2:	97 70       	andi	r25, 0x07	; 7
    12e4:	8c 81       	ldd	r24, Y+4	; 0x04
    12e6:	88 0f       	add	r24, r24
    12e8:	88 0f       	add	r24, r24
    12ea:	88 0f       	add	r24, r24
    12ec:	89 0f       	add	r24, r25
    12ee:	80 93 f7 00 	sts	0x00F7, r24
    12f2:	9a 81       	ldd	r25, Y+2	; 0x02
    12f4:	92 95       	swap	r25
    12f6:	96 95       	lsr	r25
    12f8:	97 70       	andi	r25, 0x07	; 7
    12fa:	8b 81       	ldd	r24, Y+3	; 0x03
    12fc:	88 0f       	add	r24, r24
    12fe:	88 0f       	add	r24, r24
    1300:	88 0f       	add	r24, r24
    1302:	89 0f       	add	r24, r25
    1304:	80 93 f6 00 	sts	0x00F6, r24
    1308:	99 81       	ldd	r25, Y+1	; 0x01
    130a:	92 95       	swap	r25
    130c:	96 95       	lsr	r25
    130e:	97 70       	andi	r25, 0x07	; 7
    1310:	8a 81       	ldd	r24, Y+2	; 0x02
    1312:	88 0f       	add	r24, r24
    1314:	88 0f       	add	r24, r24
    1316:	88 0f       	add	r24, r24
    1318:	89 0f       	add	r24, r25
    131a:	80 93 f5 00 	sts	0x00F5, r24
    131e:	89 81       	ldd	r24, Y+1	; 0x01
    1320:	88 0f       	add	r24, r24
    1322:	88 0f       	add	r24, r24
    1324:	88 0f       	add	r24, r24
    1326:	44 ef       	ldi	r20, 0xF4	; 244
    1328:	50 e0       	ldi	r21, 0x00	; 0
    132a:	fa 01       	movw	r30, r20
    132c:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    132e:	ef ee       	ldi	r30, 0xEF	; 239
    1330:	f0 e0       	ldi	r31, 0x00	; 0
    1332:	90 81       	ld	r25, Z
    1334:	d8 01       	movw	r26, r16
    1336:	16 96       	adiw	r26, 0x06	; 6
    1338:	8c 91       	ld	r24, X
    133a:	16 97       	sbiw	r26, 0x06	; 6
    133c:	89 2b       	or	r24, r25
    133e:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    1340:	1e 96       	adiw	r26, 0x0e	; 14
    1342:	1c 92       	st	X, r1
    1344:	da 01       	movw	r26, r20
    1346:	8c 91       	ld	r24, X
    1348:	84 60       	ori	r24, 0x04	; 4
    134a:	8c 93       	st	X, r24
    134c:	80 ef       	ldi	r24, 0xF0	; 240
    134e:	90 e0       	ldi	r25, 0x00	; 0
    1350:	dc 01       	movw	r26, r24
    1352:	2c 91       	ld	r18, X
    1354:	2b 7f       	andi	r18, 0xFB	; 251
    1356:	2c 93       	st	X, r18
          Can_set_idemsk();
    1358:	da 01       	movw	r26, r20
    135a:	8c 91       	ld	r24, X
    135c:	81 60       	ori	r24, 0x01	; 1
    135e:	8c 93       	st	X, r24
          Can_config_rx();       
    1360:	80 81       	ld	r24, Z
    1362:	8f 73       	andi	r24, 0x3F	; 63
    1364:	80 83       	st	Z, r24
    1366:	80 81       	ld	r24, Z
    1368:	80 68       	ori	r24, 0x80	; 128
    136a:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    136c:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    136e:	bd c1       	rjmp	.+890    	; 0x16ea <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1370:	f8 01       	movw	r30, r16
    1372:	87 85       	ldd	r24, Z+15	; 0x0f
    1374:	88 23       	and	r24, r24
    1376:	69 f1       	breq	.+90     	; 0x13d2 <can_cmd+0x88a>
    1378:	94 81       	ldd	r25, Z+4	; 0x04
    137a:	92 95       	swap	r25
    137c:	96 95       	lsr	r25
    137e:	97 70       	andi	r25, 0x07	; 7
    1380:	85 81       	ldd	r24, Z+5	; 0x05
    1382:	88 0f       	add	r24, r24
    1384:	88 0f       	add	r24, r24
    1386:	88 0f       	add	r24, r24
    1388:	89 0f       	add	r24, r25
    138a:	80 93 f3 00 	sts	0x00F3, r24
    138e:	93 81       	ldd	r25, Z+3	; 0x03
    1390:	92 95       	swap	r25
    1392:	96 95       	lsr	r25
    1394:	97 70       	andi	r25, 0x07	; 7
    1396:	84 81       	ldd	r24, Z+4	; 0x04
    1398:	88 0f       	add	r24, r24
    139a:	88 0f       	add	r24, r24
    139c:	88 0f       	add	r24, r24
    139e:	89 0f       	add	r24, r25
    13a0:	80 93 f2 00 	sts	0x00F2, r24
    13a4:	92 81       	ldd	r25, Z+2	; 0x02
    13a6:	92 95       	swap	r25
    13a8:	96 95       	lsr	r25
    13aa:	97 70       	andi	r25, 0x07	; 7
    13ac:	83 81       	ldd	r24, Z+3	; 0x03
    13ae:	88 0f       	add	r24, r24
    13b0:	88 0f       	add	r24, r24
    13b2:	88 0f       	add	r24, r24
    13b4:	89 0f       	add	r24, r25
    13b6:	80 93 f1 00 	sts	0x00F1, r24
    13ba:	82 81       	ldd	r24, Z+2	; 0x02
    13bc:	88 0f       	add	r24, r24
    13be:	88 0f       	add	r24, r24
    13c0:	88 0f       	add	r24, r24
    13c2:	80 93 f0 00 	sts	0x00F0, r24
    13c6:	ef ee       	ldi	r30, 0xEF	; 239
    13c8:	f0 e0       	ldi	r31, 0x00	; 0
    13ca:	80 81       	ld	r24, Z
    13cc:	80 61       	ori	r24, 0x10	; 16
    13ce:	80 83       	st	Z, r24
    13d0:	16 c0       	rjmp	.+44     	; 0x13fe <can_cmd+0x8b6>
          else              { Can_set_std_id(cmd->id.std);}
    13d2:	92 81       	ldd	r25, Z+2	; 0x02
    13d4:	96 95       	lsr	r25
    13d6:	96 95       	lsr	r25
    13d8:	96 95       	lsr	r25
    13da:	83 81       	ldd	r24, Z+3	; 0x03
    13dc:	82 95       	swap	r24
    13de:	88 0f       	add	r24, r24
    13e0:	80 7e       	andi	r24, 0xE0	; 224
    13e2:	89 0f       	add	r24, r25
    13e4:	80 93 f3 00 	sts	0x00F3, r24
    13e8:	82 81       	ldd	r24, Z+2	; 0x02
    13ea:	82 95       	swap	r24
    13ec:	88 0f       	add	r24, r24
    13ee:	80 7e       	andi	r24, 0xE0	; 224
    13f0:	80 93 f2 00 	sts	0x00F2, r24
    13f4:	ef ee       	ldi	r30, 0xEF	; 239
    13f6:	f0 e0       	ldi	r31, 0x00	; 0
    13f8:	80 81       	ld	r24, Z
    13fa:	8f 7e       	andi	r24, 0xEF	; 239
    13fc:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    13fe:	c8 01       	movw	r24, r16
    1400:	0e 94 6b 05 	call	0xad6	; 0xad6 <get_idmask>
    1404:	dc 01       	movw	r26, r24
    1406:	cb 01       	movw	r24, r22
    1408:	89 83       	std	Y+1, r24	; 0x01
    140a:	9a 83       	std	Y+2, r25	; 0x02
    140c:	ab 83       	std	Y+3, r26	; 0x03
    140e:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1410:	9b 81       	ldd	r25, Y+3	; 0x03
    1412:	92 95       	swap	r25
    1414:	96 95       	lsr	r25
    1416:	97 70       	andi	r25, 0x07	; 7
    1418:	8c 81       	ldd	r24, Y+4	; 0x04
    141a:	88 0f       	add	r24, r24
    141c:	88 0f       	add	r24, r24
    141e:	88 0f       	add	r24, r24
    1420:	89 0f       	add	r24, r25
    1422:	80 93 f7 00 	sts	0x00F7, r24
    1426:	9a 81       	ldd	r25, Y+2	; 0x02
    1428:	92 95       	swap	r25
    142a:	96 95       	lsr	r25
    142c:	97 70       	andi	r25, 0x07	; 7
    142e:	8b 81       	ldd	r24, Y+3	; 0x03
    1430:	88 0f       	add	r24, r24
    1432:	88 0f       	add	r24, r24
    1434:	88 0f       	add	r24, r24
    1436:	89 0f       	add	r24, r25
    1438:	80 93 f6 00 	sts	0x00F6, r24
    143c:	99 81       	ldd	r25, Y+1	; 0x01
    143e:	92 95       	swap	r25
    1440:	96 95       	lsr	r25
    1442:	97 70       	andi	r25, 0x07	; 7
    1444:	8a 81       	ldd	r24, Y+2	; 0x02
    1446:	88 0f       	add	r24, r24
    1448:	88 0f       	add	r24, r24
    144a:	88 0f       	add	r24, r24
    144c:	89 0f       	add	r24, r25
    144e:	80 93 f5 00 	sts	0x00F5, r24
    1452:	89 81       	ldd	r24, Y+1	; 0x01
    1454:	88 0f       	add	r24, r24
    1456:	88 0f       	add	r24, r24
    1458:	88 0f       	add	r24, r24
    145a:	44 ef       	ldi	r20, 0xF4	; 244
    145c:	50 e0       	ldi	r21, 0x00	; 0
    145e:	fa 01       	movw	r30, r20
    1460:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1462:	ef ee       	ldi	r30, 0xEF	; 239
    1464:	f0 e0       	ldi	r31, 0x00	; 0
    1466:	90 81       	ld	r25, Z
    1468:	d8 01       	movw	r26, r16
    146a:	16 96       	adiw	r26, 0x06	; 6
    146c:	8c 91       	ld	r24, X
    146e:	16 97       	sbiw	r26, 0x06	; 6
    1470:	89 2b       	or	r24, r25
    1472:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1474:	81 e0       	ldi	r24, 0x01	; 1
    1476:	1e 96       	adiw	r26, 0x0e	; 14
    1478:	8c 93       	st	X, r24
    147a:	da 01       	movw	r26, r20
    147c:	8c 91       	ld	r24, X
    147e:	84 60       	ori	r24, 0x04	; 4
    1480:	8c 93       	st	X, r24
    1482:	80 ef       	ldi	r24, 0xF0	; 240
    1484:	90 e0       	ldi	r25, 0x00	; 0
    1486:	dc 01       	movw	r26, r24
    1488:	2c 91       	ld	r18, X
    148a:	24 60       	ori	r18, 0x04	; 4
    148c:	2c 93       	st	X, r18
          Can_clear_rplv();
    148e:	80 81       	ld	r24, Z
    1490:	8f 7d       	andi	r24, 0xDF	; 223
    1492:	80 83       	st	Z, r24
          Can_set_idemsk();
    1494:	da 01       	movw	r26, r20
    1496:	8c 91       	ld	r24, X
    1498:	81 60       	ori	r24, 0x01	; 1
    149a:	8c 93       	st	X, r24
          Can_config_rx();       
    149c:	80 81       	ld	r24, Z
    149e:	8f 73       	andi	r24, 0x3F	; 63
    14a0:	80 83       	st	Z, r24
    14a2:	80 81       	ld	r24, Z
    14a4:	80 68       	ori	r24, 0x80	; 128
    14a6:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    14a8:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    14aa:	1f c1       	rjmp	.+574    	; 0x16ea <can_cmd+0xba2>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    14ac:	80 e0       	ldi	r24, 0x00	; 0
    14ae:	2a ef       	ldi	r18, 0xFA	; 250
    14b0:	30 e0       	ldi	r19, 0x00	; 0
    14b2:	f8 01       	movw	r30, r16
    14b4:	a7 81       	ldd	r26, Z+7	; 0x07
    14b6:	b0 85       	ldd	r27, Z+8	; 0x08
    14b8:	a8 0f       	add	r26, r24
    14ba:	b1 1d       	adc	r27, r1
    14bc:	9c 91       	ld	r25, X
    14be:	d9 01       	movw	r26, r18
    14c0:	9c 93       	st	X, r25
    14c2:	8f 5f       	subi	r24, 0xFF	; 255
    14c4:	96 81       	ldd	r25, Z+6	; 0x06
    14c6:	89 17       	cp	r24, r25
    14c8:	a0 f3       	brcs	.-24     	; 0x14b2 <can_cmd+0x96a>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    14ca:	8f ef       	ldi	r24, 0xFF	; 255
    14cc:	9f ef       	ldi	r25, 0xFF	; 255
    14ce:	dc 01       	movw	r26, r24
    14d0:	89 83       	std	Y+1, r24	; 0x01
    14d2:	9a 83       	std	Y+2, r25	; 0x02
    14d4:	ab 83       	std	Y+3, r26	; 0x03
    14d6:	bc 83       	std	Y+4, r27	; 0x04
    14d8:	9b 81       	ldd	r25, Y+3	; 0x03
    14da:	92 95       	swap	r25
    14dc:	96 95       	lsr	r25
    14de:	97 70       	andi	r25, 0x07	; 7
    14e0:	8c 81       	ldd	r24, Y+4	; 0x04
    14e2:	88 0f       	add	r24, r24
    14e4:	88 0f       	add	r24, r24
    14e6:	88 0f       	add	r24, r24
    14e8:	89 0f       	add	r24, r25
    14ea:	80 93 f7 00 	sts	0x00F7, r24
    14ee:	9a 81       	ldd	r25, Y+2	; 0x02
    14f0:	92 95       	swap	r25
    14f2:	96 95       	lsr	r25
    14f4:	97 70       	andi	r25, 0x07	; 7
    14f6:	8b 81       	ldd	r24, Y+3	; 0x03
    14f8:	88 0f       	add	r24, r24
    14fa:	88 0f       	add	r24, r24
    14fc:	88 0f       	add	r24, r24
    14fe:	89 0f       	add	r24, r25
    1500:	80 93 f6 00 	sts	0x00F6, r24
    1504:	99 81       	ldd	r25, Y+1	; 0x01
    1506:	92 95       	swap	r25
    1508:	96 95       	lsr	r25
    150a:	97 70       	andi	r25, 0x07	; 7
    150c:	8a 81       	ldd	r24, Y+2	; 0x02
    150e:	88 0f       	add	r24, r24
    1510:	88 0f       	add	r24, r24
    1512:	88 0f       	add	r24, r24
    1514:	89 0f       	add	r24, r25
    1516:	80 93 f5 00 	sts	0x00F5, r24
    151a:	89 81       	ldd	r24, Y+1	; 0x01
    151c:	88 0f       	add	r24, r24
    151e:	88 0f       	add	r24, r24
    1520:	88 0f       	add	r24, r24
    1522:	44 ef       	ldi	r20, 0xF4	; 244
    1524:	50 e0       	ldi	r21, 0x00	; 0
    1526:	fa 01       	movw	r30, r20
    1528:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    152a:	ef ee       	ldi	r30, 0xEF	; 239
    152c:	f0 e0       	ldi	r31, 0x00	; 0
    152e:	90 81       	ld	r25, Z
    1530:	d8 01       	movw	r26, r16
    1532:	16 96       	adiw	r26, 0x06	; 6
    1534:	8c 91       	ld	r24, X
    1536:	16 97       	sbiw	r26, 0x06	; 6
    1538:	89 2b       	or	r24, r25
    153a:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    153c:	81 e0       	ldi	r24, 0x01	; 1
    153e:	1e 96       	adiw	r26, 0x0e	; 14
    1540:	8c 93       	st	X, r24
    1542:	da 01       	movw	r26, r20
    1544:	8c 91       	ld	r24, X
    1546:	84 60       	ori	r24, 0x04	; 4
    1548:	8c 93       	st	X, r24
    154a:	80 ef       	ldi	r24, 0xF0	; 240
    154c:	90 e0       	ldi	r25, 0x00	; 0
    154e:	dc 01       	movw	r26, r24
    1550:	2c 91       	ld	r18, X
    1552:	24 60       	ori	r18, 0x04	; 4
    1554:	2c 93       	st	X, r18
          Can_set_rplv();
    1556:	80 81       	ld	r24, Z
    1558:	80 62       	ori	r24, 0x20	; 32
    155a:	80 83       	st	Z, r24
          Can_clear_idemsk();
    155c:	da 01       	movw	r26, r20
    155e:	8c 91       	ld	r24, X
    1560:	8e 7f       	andi	r24, 0xFE	; 254
    1562:	8c 93       	st	X, r24
          Can_config_rx();       
    1564:	80 81       	ld	r24, Z
    1566:	8f 73       	andi	r24, 0x3F	; 63
    1568:	80 83       	st	Z, r24
    156a:	80 81       	ld	r24, Z
    156c:	80 68       	ori	r24, 0x80	; 128
    156e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1570:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    1572:	bb c0       	rjmp	.+374    	; 0x16ea <can_cmd+0xba2>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1574:	f8 01       	movw	r30, r16
    1576:	87 85       	ldd	r24, Z+15	; 0x0f
    1578:	88 23       	and	r24, r24
    157a:	69 f1       	breq	.+90     	; 0x15d6 <can_cmd+0xa8e>
    157c:	94 81       	ldd	r25, Z+4	; 0x04
    157e:	92 95       	swap	r25
    1580:	96 95       	lsr	r25
    1582:	97 70       	andi	r25, 0x07	; 7
    1584:	85 81       	ldd	r24, Z+5	; 0x05
    1586:	88 0f       	add	r24, r24
    1588:	88 0f       	add	r24, r24
    158a:	88 0f       	add	r24, r24
    158c:	89 0f       	add	r24, r25
    158e:	80 93 f3 00 	sts	0x00F3, r24
    1592:	93 81       	ldd	r25, Z+3	; 0x03
    1594:	92 95       	swap	r25
    1596:	96 95       	lsr	r25
    1598:	97 70       	andi	r25, 0x07	; 7
    159a:	84 81       	ldd	r24, Z+4	; 0x04
    159c:	88 0f       	add	r24, r24
    159e:	88 0f       	add	r24, r24
    15a0:	88 0f       	add	r24, r24
    15a2:	89 0f       	add	r24, r25
    15a4:	80 93 f2 00 	sts	0x00F2, r24
    15a8:	92 81       	ldd	r25, Z+2	; 0x02
    15aa:	92 95       	swap	r25
    15ac:	96 95       	lsr	r25
    15ae:	97 70       	andi	r25, 0x07	; 7
    15b0:	83 81       	ldd	r24, Z+3	; 0x03
    15b2:	88 0f       	add	r24, r24
    15b4:	88 0f       	add	r24, r24
    15b6:	88 0f       	add	r24, r24
    15b8:	89 0f       	add	r24, r25
    15ba:	80 93 f1 00 	sts	0x00F1, r24
    15be:	82 81       	ldd	r24, Z+2	; 0x02
    15c0:	88 0f       	add	r24, r24
    15c2:	88 0f       	add	r24, r24
    15c4:	88 0f       	add	r24, r24
    15c6:	80 93 f0 00 	sts	0x00F0, r24
    15ca:	ef ee       	ldi	r30, 0xEF	; 239
    15cc:	f0 e0       	ldi	r31, 0x00	; 0
    15ce:	80 81       	ld	r24, Z
    15d0:	80 61       	ori	r24, 0x10	; 16
    15d2:	80 83       	st	Z, r24
    15d4:	16 c0       	rjmp	.+44     	; 0x1602 <can_cmd+0xaba>
          else              { Can_set_std_id(cmd->id.std);}
    15d6:	92 81       	ldd	r25, Z+2	; 0x02
    15d8:	96 95       	lsr	r25
    15da:	96 95       	lsr	r25
    15dc:	96 95       	lsr	r25
    15de:	83 81       	ldd	r24, Z+3	; 0x03
    15e0:	82 95       	swap	r24
    15e2:	88 0f       	add	r24, r24
    15e4:	80 7e       	andi	r24, 0xE0	; 224
    15e6:	89 0f       	add	r24, r25
    15e8:	80 93 f3 00 	sts	0x00F3, r24
    15ec:	82 81       	ldd	r24, Z+2	; 0x02
    15ee:	82 95       	swap	r24
    15f0:	88 0f       	add	r24, r24
    15f2:	80 7e       	andi	r24, 0xE0	; 224
    15f4:	80 93 f2 00 	sts	0x00F2, r24
    15f8:	ef ee       	ldi	r30, 0xEF	; 239
    15fa:	f0 e0       	ldi	r31, 0x00	; 0
    15fc:	80 81       	ld	r24, Z
    15fe:	8f 7e       	andi	r24, 0xEF	; 239
    1600:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1602:	f8 01       	movw	r30, r16
    1604:	86 81       	ldd	r24, Z+6	; 0x06
    1606:	88 23       	and	r24, r24
    1608:	79 f0       	breq	.+30     	; 0x1628 <can_cmd+0xae0>
    160a:	80 e0       	ldi	r24, 0x00	; 0
    160c:	2a ef       	ldi	r18, 0xFA	; 250
    160e:	30 e0       	ldi	r19, 0x00	; 0
    1610:	f8 01       	movw	r30, r16
    1612:	a7 81       	ldd	r26, Z+7	; 0x07
    1614:	b0 85       	ldd	r27, Z+8	; 0x08
    1616:	a8 0f       	add	r26, r24
    1618:	b1 1d       	adc	r27, r1
    161a:	9c 91       	ld	r25, X
    161c:	d9 01       	movw	r26, r18
    161e:	9c 93       	st	X, r25
    1620:	8f 5f       	subi	r24, 0xFF	; 255
    1622:	96 81       	ldd	r25, Z+6	; 0x06
    1624:	89 17       	cp	r24, r25
    1626:	a0 f3       	brcs	.-24     	; 0x1610 <can_cmd+0xac8>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1628:	c8 01       	movw	r24, r16
    162a:	0e 94 6b 05 	call	0xad6	; 0xad6 <get_idmask>
    162e:	dc 01       	movw	r26, r24
    1630:	cb 01       	movw	r24, r22
    1632:	89 83       	std	Y+1, r24	; 0x01
    1634:	9a 83       	std	Y+2, r25	; 0x02
    1636:	ab 83       	std	Y+3, r26	; 0x03
    1638:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    163a:	9b 81       	ldd	r25, Y+3	; 0x03
    163c:	92 95       	swap	r25
    163e:	96 95       	lsr	r25
    1640:	97 70       	andi	r25, 0x07	; 7
    1642:	8c 81       	ldd	r24, Y+4	; 0x04
    1644:	88 0f       	add	r24, r24
    1646:	88 0f       	add	r24, r24
    1648:	88 0f       	add	r24, r24
    164a:	89 0f       	add	r24, r25
    164c:	80 93 f7 00 	sts	0x00F7, r24
    1650:	9a 81       	ldd	r25, Y+2	; 0x02
    1652:	92 95       	swap	r25
    1654:	96 95       	lsr	r25
    1656:	97 70       	andi	r25, 0x07	; 7
    1658:	8b 81       	ldd	r24, Y+3	; 0x03
    165a:	88 0f       	add	r24, r24
    165c:	88 0f       	add	r24, r24
    165e:	88 0f       	add	r24, r24
    1660:	89 0f       	add	r24, r25
    1662:	80 93 f6 00 	sts	0x00F6, r24
    1666:	99 81       	ldd	r25, Y+1	; 0x01
    1668:	92 95       	swap	r25
    166a:	96 95       	lsr	r25
    166c:	97 70       	andi	r25, 0x07	; 7
    166e:	8a 81       	ldd	r24, Y+2	; 0x02
    1670:	88 0f       	add	r24, r24
    1672:	88 0f       	add	r24, r24
    1674:	88 0f       	add	r24, r24
    1676:	89 0f       	add	r24, r25
    1678:	80 93 f5 00 	sts	0x00F5, r24
    167c:	89 81       	ldd	r24, Y+1	; 0x01
    167e:	88 0f       	add	r24, r24
    1680:	88 0f       	add	r24, r24
    1682:	88 0f       	add	r24, r24
    1684:	44 ef       	ldi	r20, 0xF4	; 244
    1686:	50 e0       	ldi	r21, 0x00	; 0
    1688:	fa 01       	movw	r30, r20
    168a:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    168c:	ef ee       	ldi	r30, 0xEF	; 239
    168e:	f0 e0       	ldi	r31, 0x00	; 0
    1690:	90 81       	ld	r25, Z
    1692:	d8 01       	movw	r26, r16
    1694:	16 96       	adiw	r26, 0x06	; 6
    1696:	8c 91       	ld	r24, X
    1698:	16 97       	sbiw	r26, 0x06	; 6
    169a:	89 2b       	or	r24, r25
    169c:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    169e:	81 e0       	ldi	r24, 0x01	; 1
    16a0:	1e 96       	adiw	r26, 0x0e	; 14
    16a2:	8c 93       	st	X, r24
    16a4:	da 01       	movw	r26, r20
    16a6:	8c 91       	ld	r24, X
    16a8:	84 60       	ori	r24, 0x04	; 4
    16aa:	8c 93       	st	X, r24
    16ac:	80 ef       	ldi	r24, 0xF0	; 240
    16ae:	90 e0       	ldi	r25, 0x00	; 0
    16b0:	dc 01       	movw	r26, r24
    16b2:	2c 91       	ld	r18, X
    16b4:	24 60       	ori	r18, 0x04	; 4
    16b6:	2c 93       	st	X, r18
          Can_set_rplv();
    16b8:	80 81       	ld	r24, Z
    16ba:	80 62       	ori	r24, 0x20	; 32
    16bc:	80 83       	st	Z, r24
          Can_set_idemsk();
    16be:	da 01       	movw	r26, r20
    16c0:	8c 91       	ld	r24, X
    16c2:	81 60       	ori	r24, 0x01	; 1
    16c4:	8c 93       	st	X, r24
          Can_config_rx();       
    16c6:	80 81       	ld	r24, Z
    16c8:	8f 73       	andi	r24, 0x3F	; 63
    16ca:	80 83       	st	Z, r24
    16cc:	80 81       	ld	r24, Z
    16ce:	80 68       	ori	r24, 0x80	; 128
    16d0:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    16d2:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    16d4:	0a c0       	rjmp	.+20     	; 0x16ea <can_cmd+0xba2>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    16d6:	f8 01       	movw	r30, r16
    16d8:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    16da:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    16dc:	06 c0       	rjmp	.+12     	; 0x16ea <can_cmd+0xba2>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    16de:	8f e1       	ldi	r24, 0x1F	; 31
    16e0:	d8 01       	movw	r26, r16
    16e2:	19 96       	adiw	r26, 0x09	; 9
    16e4:	8c 93       	st	X, r24
    16e6:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    16e8:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    16ea:	0f 90       	pop	r0
    16ec:	0f 90       	pop	r0
    16ee:	0f 90       	pop	r0
    16f0:	0f 90       	pop	r0
    16f2:	df 91       	pop	r29
    16f4:	cf 91       	pop	r28
    16f6:	1f 91       	pop	r17
    16f8:	0f 91       	pop	r16
    16fa:	08 95       	ret

000016fc <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    16fc:	ef 92       	push	r14
    16fe:	ff 92       	push	r15
    1700:	1f 93       	push	r17
    1702:	cf 93       	push	r28
    1704:	df 93       	push	r29
    1706:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    1708:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    170a:	88 23       	and	r24, r24
    170c:	09 f4       	brne	.+2      	; 0x1710 <can_get_status+0x14>
    170e:	96 c0       	rjmp	.+300    	; 0x183c <can_get_status+0x140>
    1710:	8f 31       	cpi	r24, 0x1F	; 31
    1712:	09 f4       	brne	.+2      	; 0x1716 <can_get_status+0x1a>
    1714:	95 c0       	rjmp	.+298    	; 0x1840 <can_get_status+0x144>
    1716:	8f 3f       	cpi	r24, 0xFF	; 255
    1718:	09 f4       	brne	.+2      	; 0x171c <can_get_status+0x20>
    171a:	94 c0       	rjmp	.+296    	; 0x1844 <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    171c:	88 81       	ld	r24, Y
    171e:	82 95       	swap	r24
    1720:	80 7f       	andi	r24, 0xF0	; 240
    1722:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    1726:	0e 94 12 03 	call	0x624	; 0x624 <can_get_mob_status>
    172a:	18 2f       	mov	r17, r24
    
    switch (a_status)
    172c:	80 32       	cpi	r24, 0x20	; 32
    172e:	61 f0       	breq	.+24     	; 0x1748 <can_get_status+0x4c>
    1730:	81 32       	cpi	r24, 0x21	; 33
    1732:	20 f4       	brcc	.+8      	; 0x173c <can_get_status+0x40>
    1734:	88 23       	and	r24, r24
    1736:	09 f4       	brne	.+2      	; 0x173a <can_get_status+0x3e>
    1738:	87 c0       	rjmp	.+270    	; 0x1848 <can_get_status+0x14c>
    173a:	76 c0       	rjmp	.+236    	; 0x1828 <can_get_status+0x12c>
    173c:	80 34       	cpi	r24, 0x40	; 64
    173e:	09 f4       	brne	.+2      	; 0x1742 <can_get_status+0x46>
    1740:	68 c0       	rjmp	.+208    	; 0x1812 <can_get_status+0x116>
    1742:	80 3a       	cpi	r24, 0xA0	; 160
    1744:	09 f0       	breq	.+2      	; 0x1748 <can_get_status+0x4c>
    1746:	70 c0       	rjmp	.+224    	; 0x1828 <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    1748:	0f 2e       	mov	r0, r31
    174a:	ff ee       	ldi	r31, 0xEF	; 239
    174c:	ef 2e       	mov	r14, r31
    174e:	ff 24       	eor	r15, r15
    1750:	f0 2d       	mov	r31, r0
    1752:	f7 01       	movw	r30, r14
    1754:	80 81       	ld	r24, Z
    1756:	8f 70       	andi	r24, 0x0F	; 15
    1758:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    175a:	8f 81       	ldd	r24, Y+7	; 0x07
    175c:	98 85       	ldd	r25, Y+8	; 0x08
    175e:	0e 94 25 03 	call	0x64a	; 0x64a <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    1762:	80 91 f0 00 	lds	r24, 0x00F0
    1766:	90 e0       	ldi	r25, 0x00	; 0
    1768:	84 70       	andi	r24, 0x04	; 4
    176a:	90 70       	andi	r25, 0x00	; 0
    176c:	95 95       	asr	r25
    176e:	87 95       	ror	r24
    1770:	95 95       	asr	r25
    1772:	87 95       	ror	r24
    1774:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    1776:	f7 01       	movw	r30, r14
    1778:	80 81       	ld	r24, Z
    177a:	84 ff       	sbrs	r24, 4
    177c:	2d c0       	rjmp	.+90     	; 0x17d8 <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    177e:	81 e0       	ldi	r24, 0x01	; 1
    1780:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    1782:	e3 ef       	ldi	r30, 0xF3	; 243
    1784:	f0 e0       	ldi	r31, 0x00	; 0
    1786:	80 81       	ld	r24, Z
    1788:	86 95       	lsr	r24
    178a:	86 95       	lsr	r24
    178c:	86 95       	lsr	r24
    178e:	8d 83       	std	Y+5, r24	; 0x05
    1790:	a2 ef       	ldi	r26, 0xF2	; 242
    1792:	b0 e0       	ldi	r27, 0x00	; 0
    1794:	8c 91       	ld	r24, X
    1796:	90 81       	ld	r25, Z
    1798:	92 95       	swap	r25
    179a:	99 0f       	add	r25, r25
    179c:	90 7e       	andi	r25, 0xE0	; 224
    179e:	86 95       	lsr	r24
    17a0:	86 95       	lsr	r24
    17a2:	86 95       	lsr	r24
    17a4:	89 0f       	add	r24, r25
    17a6:	8c 83       	std	Y+4, r24	; 0x04
    17a8:	e1 ef       	ldi	r30, 0xF1	; 241
    17aa:	f0 e0       	ldi	r31, 0x00	; 0
    17ac:	80 81       	ld	r24, Z
    17ae:	9c 91       	ld	r25, X
    17b0:	92 95       	swap	r25
    17b2:	99 0f       	add	r25, r25
    17b4:	90 7e       	andi	r25, 0xE0	; 224
    17b6:	86 95       	lsr	r24
    17b8:	86 95       	lsr	r24
    17ba:	86 95       	lsr	r24
    17bc:	89 0f       	add	r24, r25
    17be:	8b 83       	std	Y+3, r24	; 0x03
    17c0:	80 91 f0 00 	lds	r24, 0x00F0
    17c4:	90 81       	ld	r25, Z
    17c6:	92 95       	swap	r25
    17c8:	99 0f       	add	r25, r25
    17ca:	90 7e       	andi	r25, 0xE0	; 224
    17cc:	86 95       	lsr	r24
    17ce:	86 95       	lsr	r24
    17d0:	86 95       	lsr	r24
    17d2:	89 0f       	add	r24, r25
    17d4:	8a 83       	std	Y+2, r24	; 0x02
    17d6:	13 c0       	rjmp	.+38     	; 0x17fe <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    17d8:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    17da:	e3 ef       	ldi	r30, 0xF3	; 243
    17dc:	f0 e0       	ldi	r31, 0x00	; 0
    17de:	80 81       	ld	r24, Z
    17e0:	82 95       	swap	r24
    17e2:	86 95       	lsr	r24
    17e4:	87 70       	andi	r24, 0x07	; 7
    17e6:	8b 83       	std	Y+3, r24	; 0x03
    17e8:	80 91 f2 00 	lds	r24, 0x00F2
    17ec:	90 81       	ld	r25, Z
    17ee:	99 0f       	add	r25, r25
    17f0:	99 0f       	add	r25, r25
    17f2:	99 0f       	add	r25, r25
    17f4:	82 95       	swap	r24
    17f6:	86 95       	lsr	r24
    17f8:	87 70       	andi	r24, 0x07	; 7
    17fa:	89 0f       	add	r24, r25
    17fc:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    17fe:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1800:	ef ee       	ldi	r30, 0xEF	; 239
    1802:	f0 e0       	ldi	r31, 0x00	; 0
    1804:	80 81       	ld	r24, Z
    1806:	8f 73       	andi	r24, 0x3F	; 63
    1808:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    180a:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    180e:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1810:	1c c0       	rjmp	.+56     	; 0x184a <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    1812:	80 e4       	ldi	r24, 0x40	; 64
    1814:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    1816:	ef ee       	ldi	r30, 0xEF	; 239
    1818:	f0 e0       	ldi	r31, 0x00	; 0
    181a:	80 81       	ld	r24, Z
    181c:	8f 73       	andi	r24, 0x3F	; 63
    181e:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1820:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1824:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1826:	11 c0       	rjmp	.+34     	; 0x184a <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    1828:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    182a:	ef ee       	ldi	r30, 0xEF	; 239
    182c:	f0 e0       	ldi	r31, 0x00	; 0
    182e:	80 81       	ld	r24, Z
    1830:	8f 73       	andi	r24, 0x3F	; 63
    1832:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1834:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    1838:	82 e0       	ldi	r24, 0x02	; 2
            break;
    183a:	07 c0       	rjmp	.+14     	; 0x184a <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    183c:	82 e0       	ldi	r24, 0x02	; 2
    183e:	05 c0       	rjmp	.+10     	; 0x184a <can_get_status+0x14e>
    1840:	82 e0       	ldi	r24, 0x02	; 2
    1842:	03 c0       	rjmp	.+6      	; 0x184a <can_get_status+0x14e>
    1844:	82 e0       	ldi	r24, 0x02	; 2
    1846:	01 c0       	rjmp	.+2      	; 0x184a <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    1848:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    184a:	df 91       	pop	r29
    184c:	cf 91       	pop	r28
    184e:	1f 91       	pop	r17
    1850:	ff 90       	pop	r15
    1852:	ef 90       	pop	r14
    1854:	08 95       	ret

00001856 <display_make_display_line_percent>:

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
}/* end display_set_display_string*/

void display_make_display_line_percent(char* dpl,uint8_t percent){
    1856:	fc 01       	movw	r30, r24
    1858:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_PERCENT(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_PERCENT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_PERCENT(x) (char)(0b00110000+((x)%10))
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
    185a:	86 2f       	mov	r24, r22
    185c:	64 e6       	ldi	r22, 0x64	; 100
    185e:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    1862:	48 2f       	mov	r20, r24
    1864:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2=GET_DEC_POS2_PERCENT(percent);
    1866:	2a e0       	ldi	r18, 0x0A	; 10
    1868:	83 2f       	mov	r24, r19
    186a:	62 2f       	mov	r22, r18
    186c:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    1870:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    1874:	90 5d       	subi	r25, 0xD0	; 208
	
	if(pos_1=='0'){
    1876:	40 33       	cpi	r20, 0x30	; 48
    1878:	31 f4       	brne	.+12     	; 0x1886 <display_make_display_line_percent+0x30>
		pos_1=' ';
		if(pos_2=='0'){
    187a:	90 33       	cpi	r25, 0x30	; 48
    187c:	11 f0       	breq	.+4      	; 0x1882 <display_make_display_line_percent+0x2c>
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    187e:	40 e2       	ldi	r20, 0x20	; 32
    1880:	02 c0       	rjmp	.+4      	; 0x1886 <display_make_display_line_percent+0x30>
		if(pos_2=='0'){
			pos_2=' ';
    1882:	90 e2       	ldi	r25, 0x20	; 32
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    1884:	40 e2       	ldi	r20, 0x20	; 32
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,display_line_percent,20);
    1886:	20 e2       	ldi	r18, 0x20	; 32
    1888:	20 83       	st	Z, r18
    188a:	21 83       	std	Z+1, r18	; 0x01
    188c:	22 83       	std	Z+2, r18	; 0x02
    188e:	23 83       	std	Z+3, r18	; 0x03
    1890:	24 83       	std	Z+4, r18	; 0x04
    1892:	25 83       	std	Z+5, r18	; 0x05
    1894:	26 83       	std	Z+6, r18	; 0x06
    1896:	27 83       	std	Z+7, r18	; 0x07
    1898:	40 87       	std	Z+8, r20	; 0x08
    189a:	91 87       	std	Z+9, r25	; 0x09
		if(pos_2=='0'){
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
    189c:	83 2f       	mov	r24, r19
    189e:	6a e0       	ldi	r22, 0x0A	; 10
    18a0:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    18a4:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,display_line_percent,20);
    18a6:	92 87       	std	Z+10, r25	; 0x0a
    18a8:	85 e2       	ldi	r24, 0x25	; 37
    18aa:	83 87       	std	Z+11, r24	; 0x0b
    18ac:	24 87       	std	Z+12, r18	; 0x0c
    18ae:	25 87       	std	Z+13, r18	; 0x0d
    18b0:	26 87       	std	Z+14, r18	; 0x0e
    18b2:	27 87       	std	Z+15, r18	; 0x0f
    18b4:	20 8b       	std	Z+16, r18	; 0x10
    18b6:	21 8b       	std	Z+17, r18	; 0x11
    18b8:	22 8b       	std	Z+18, r18	; 0x12
    18ba:	23 8b       	std	Z+19, r18	; 0x13
}/* end display_make_display_line_percent */
    18bc:	08 95       	ret

000018be <display_make_display_line_min_av_max_volt>:

void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    18be:	cf 93       	push	r28
    18c0:	fc 01       	movw	r30, r24
    18c2:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    18c4:	c4 e6       	ldi	r28, 0x64	; 100
    18c6:	86 2f       	mov	r24, r22
    18c8:	6c 2f       	mov	r22, r28
    18ca:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    18ce:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    18d0:	80 83       	st	Z, r24
    18d2:	be e2       	ldi	r27, 0x2E	; 46
    18d4:	b1 83       	std	Z+1, r27	; 0x01
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    18d6:	5a e0       	ldi	r21, 0x0A	; 10
    18d8:	83 2f       	mov	r24, r19
    18da:	65 2f       	mov	r22, r21
    18dc:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    18e0:	39 2f       	mov	r19, r25
    18e2:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    18e6:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    18e8:	92 83       	std	Z+2, r25	; 0x02
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    18ea:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    18ec:	33 83       	std	Z+3, r19	; 0x03
    18ee:	a6 e5       	ldi	r26, 0x56	; 86
    18f0:	a4 83       	std	Z+4, r26	; 0x04
    18f2:	30 e2       	ldi	r19, 0x20	; 32
    18f4:	35 83       	std	Z+5, r19	; 0x05
    18f6:	36 83       	std	Z+6, r19	; 0x06
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    18f8:	84 2f       	mov	r24, r20
    18fa:	6c 2f       	mov	r22, r28
    18fc:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    1900:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1902:	87 83       	std	Z+7, r24	; 0x07
    1904:	b0 87       	std	Z+8, r27	; 0x08
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1906:	84 2f       	mov	r24, r20
    1908:	65 2f       	mov	r22, r21
    190a:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    190e:	49 2f       	mov	r20, r25
    1910:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    1914:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1916:	91 87       	std	Z+9, r25	; 0x09
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1918:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    191a:	42 87       	std	Z+10, r20	; 0x0a
    191c:	a3 87       	std	Z+11, r26	; 0x0b
    191e:	34 87       	std	Z+12, r19	; 0x0c
    1920:	35 87       	std	Z+13, r19	; 0x0d
    1922:	36 87       	std	Z+14, r19	; 0x0e
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1924:	82 2f       	mov	r24, r18
    1926:	6c 2f       	mov	r22, r28
    1928:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    192c:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    192e:	87 87       	std	Z+15, r24	; 0x0f
    1930:	b0 8b       	std	Z+16, r27	; 0x10
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1932:	82 2f       	mov	r24, r18
    1934:	65 2f       	mov	r22, r21
    1936:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    193a:	29 2f       	mov	r18, r25
    193c:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    1940:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1942:	91 8b       	std	Z+17, r25	; 0x11
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1944:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1946:	22 8b       	std	Z+18, r18	; 0x12
    1948:	a3 8b       	std	Z+19, r26	; 0x13
}/*display_make_display_line_min_av_max_volt */
    194a:	cf 91       	pop	r28
    194c:	08 95       	ret

0000194e <display_make_display_line_percent_bar>:

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    194e:	1f 93       	push	r17
    1950:	cf 93       	push	r28
    1952:	df 93       	push	r29
    1954:	cd b7       	in	r28, 0x3d	; 61
    1956:	de b7       	in	r29, 0x3e	; 62
    1958:	64 97       	sbiw	r28, 0x14	; 20
    195a:	0f b6       	in	r0, 0x3f	; 63
    195c:	f8 94       	cli
    195e:	de bf       	out	0x3e, r29	; 62
    1960:	0f be       	out	0x3f, r0	; 63
    1962:	cd bf       	out	0x3d, r28	; 61
    1964:	58 2f       	mov	r21, r24
    1966:	19 2f       	mov	r17, r25
    1968:	46 2f       	mov	r20, r22
	#define GET_DEC_POS1_PERCENT_BAR(x) (x/100)
	#define GET_DEC_POS2_PERCENT_BAR(x) (char)(0b00110000+((x/10)%10))
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};
    196a:	ce 01       	movw	r24, r28
    196c:	01 96       	adiw	r24, 0x01	; 1
    196e:	e0 e0       	ldi	r30, 0x00	; 0
    1970:	f1 e0       	ldi	r31, 0x01	; 1
    1972:	24 e1       	ldi	r18, 0x14	; 20
    1974:	01 90       	ld	r0, Z+
    1976:	dc 01       	movw	r26, r24
    1978:	0d 92       	st	X+, r0
    197a:	cd 01       	movw	r24, r26
    197c:	21 50       	subi	r18, 0x01	; 1
    197e:	d1 f7       	brne	.-12     	; 0x1974 <display_make_display_line_percent_bar+0x26>

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1980:	84 2f       	mov	r24, r20
    1982:	6a e0       	ldi	r22, 0x0A	; 10
    1984:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    1988:	b8 2f       	mov	r27, r24
    198a:	6b e0       	ldi	r22, 0x0B	; 11
    198c:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    1990:	29 2f       	mov	r18, r25
    1992:	30 e0       	ldi	r19, 0x00	; 0
    1994:	12 16       	cp	r1, r18
    1996:	13 06       	cpc	r1, r19
    1998:	44 f0       	brlt	.+16     	; 0x19aa <display_make_display_line_percent_bar+0x5c>
    199a:	20 e0       	ldi	r18, 0x00	; 0
    199c:	30 e0       	ldi	r19, 0x00	; 0
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    199e:	fe 01       	movw	r30, r28
    19a0:	e2 0f       	add	r30, r18
    19a2:	f3 1f       	adc	r31, r19
    19a4:	35 96       	adiw	r30, 0x05	; 5
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
		display_line_percent[i+4]=0b00101010;
    19a6:	8a e2       	ldi	r24, 0x2A	; 42
    19a8:	0f c0       	rjmp	.+30     	; 0x19c8 <display_make_display_line_percent_bar+0x7a>
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    19aa:	fe 01       	movw	r30, r28
    19ac:	35 96       	adiw	r30, 0x05	; 5
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    19ae:	bf 01       	movw	r22, r30
    19b0:	69 0f       	add	r22, r25
    19b2:	71 1d       	adc	r23, r1
    19b4:	cb 01       	movw	r24, r22
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
    19b6:	66 e1       	ldi	r22, 0x16	; 22
    19b8:	61 93       	st	Z+, r22
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    19ba:	e8 17       	cp	r30, r24
    19bc:	f9 07       	cpc	r31, r25
    19be:	e1 f7       	brne	.-8      	; 0x19b8 <display_make_display_line_percent_bar+0x6a>
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    19c0:	2a 30       	cpi	r18, 0x0A	; 10
    19c2:	31 05       	cpc	r19, r1
    19c4:	64 f3       	brlt	.-40     	; 0x199e <display_make_display_line_percent_bar+0x50>
    19c6:	06 c0       	rjmp	.+12     	; 0x19d4 <display_make_display_line_percent_bar+0x86>
		display_line_percent[i+4]=0b00101010;
    19c8:	81 93       	st	Z+, r24
	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    19ca:	2f 5f       	subi	r18, 0xFF	; 255
    19cc:	3f 4f       	sbci	r19, 0xFF	; 255
    19ce:	2a 30       	cpi	r18, 0x0A	; 10
    19d0:	31 05       	cpc	r19, r1
    19d2:	d4 f3       	brlt	.-12     	; 0x19c8 <display_make_display_line_percent_bar+0x7a>
		display_line_percent[i+4]=0b00101010;
	}
	i++;
	if(GET_DEC_POS1_PERCENT_BAR(percent)==1){
    19d4:	44 56       	subi	r20, 0x64	; 100
    19d6:	44 36       	cpi	r20, 0x64	; 100
    19d8:	30 f4       	brcc	.+12     	; 0x19e6 <display_make_display_line_percent_bar+0x98>
		display_line_percent[i+4]='1';
    19da:	fe 01       	movw	r30, r28
    19dc:	e2 0f       	add	r30, r18
    19de:	f3 1f       	adc	r31, r19
    19e0:	81 e3       	ldi	r24, 0x31	; 49
    19e2:	86 83       	std	Z+6, r24	; 0x06
    19e4:	05 c0       	rjmp	.+10     	; 0x19f0 <display_make_display_line_percent_bar+0xa2>
	}else{
		display_line_percent[i+4]=' ';
    19e6:	fe 01       	movw	r30, r28
    19e8:	e2 0f       	add	r30, r18
    19ea:	f3 1f       	adc	r31, r19
    19ec:	80 e2       	ldi	r24, 0x20	; 32
    19ee:	86 83       	std	Z+6, r24	; 0x06
	}
	i++;	
	display_line_percent[i+4]=GET_DEC_POS2_PERCENT_BAR(percent);
    19f0:	fe 01       	movw	r30, r28
    19f2:	e2 0f       	add	r30, r18
    19f4:	f3 1f       	adc	r31, r19
    19f6:	8b 2f       	mov	r24, r27
    19f8:	6a e0       	ldi	r22, 0x0A	; 10
    19fa:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    19fe:	90 5d       	subi	r25, 0xD0	; 208
    1a00:	97 83       	std	Z+7, r25	; 0x07
	i++;
	display_line_percent[i+4]='0';
    1a02:	fe 01       	movw	r30, r28
    1a04:	e2 0f       	add	r30, r18
    1a06:	f3 1f       	adc	r31, r19
    1a08:	80 e3       	ldi	r24, 0x30	; 48
    1a0a:	80 87       	std	Z+8, r24	; 0x08
	i++;
	display_line_percent[i+4]='%';
    1a0c:	85 e2       	ldi	r24, 0x25	; 37
    1a0e:	81 87       	std	Z+9, r24	; 0x09
	memcpy(dpl,display_line_percent,20);
    1a10:	e5 2f       	mov	r30, r21
    1a12:	f1 2f       	mov	r31, r17
    1a14:	de 01       	movw	r26, r28
    1a16:	11 96       	adiw	r26, 0x01	; 1
    1a18:	84 e1       	ldi	r24, 0x14	; 20
    1a1a:	0d 90       	ld	r0, X+
    1a1c:	01 92       	st	Z+, r0
    1a1e:	81 50       	subi	r24, 0x01	; 1
    1a20:	e1 f7       	brne	.-8      	; 0x1a1a <display_make_display_line_percent_bar+0xcc>
	
}/* end display_make_display_line_percent_bar */	
    1a22:	64 96       	adiw	r28, 0x14	; 20
    1a24:	0f b6       	in	r0, 0x3f	; 63
    1a26:	f8 94       	cli
    1a28:	de bf       	out	0x3e, r29	; 62
    1a2a:	0f be       	out	0x3f, r0	; 63
    1a2c:	cd bf       	out	0x3d, r28	; 61
    1a2e:	df 91       	pop	r29
    1a30:	cf 91       	pop	r28
    1a32:	1f 91       	pop	r17
    1a34:	08 95       	ret

00001a36 <display_make_display_line_min_av_max_temp>:

void display_make_display_line_min_av_max_temp(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1a36:	cf 93       	push	r28
    1a38:	fc 01       	movw	r30, r24
    1a3a:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1a3c:	c4 e6       	ldi	r28, 0x64	; 100
    1a3e:	86 2f       	mov	r24, r22
    1a40:	6c 2f       	mov	r22, r28
    1a42:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    1a46:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a48:	80 83       	st	Z, r24
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1a4a:	5a e0       	ldi	r21, 0x0A	; 10
    1a4c:	83 2f       	mov	r24, r19
    1a4e:	65 2f       	mov	r22, r21
    1a50:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    1a54:	39 2f       	mov	r19, r25
    1a56:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    1a5a:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a5c:	91 83       	std	Z+1, r25	; 0x01
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1a5e:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a60:	32 83       	std	Z+2, r19	; 0x02
    1a62:	b0 eb       	ldi	r27, 0xB0	; 176
    1a64:	b3 83       	std	Z+3, r27	; 0x03
    1a66:	a3 e4       	ldi	r26, 0x43	; 67
    1a68:	a4 83       	std	Z+4, r26	; 0x04
    1a6a:	30 e2       	ldi	r19, 0x20	; 32
    1a6c:	35 83       	std	Z+5, r19	; 0x05
    1a6e:	36 83       	std	Z+6, r19	; 0x06
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1a70:	84 2f       	mov	r24, r20
    1a72:	6c 2f       	mov	r22, r28
    1a74:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    1a78:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a7a:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1a7c:	84 2f       	mov	r24, r20
    1a7e:	65 2f       	mov	r22, r21
    1a80:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    1a84:	49 2f       	mov	r20, r25
    1a86:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    1a8a:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a8c:	90 87       	std	Z+8, r25	; 0x08
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1a8e:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a90:	41 87       	std	Z+9, r20	; 0x09
    1a92:	b2 87       	std	Z+10, r27	; 0x0a
    1a94:	a3 87       	std	Z+11, r26	; 0x0b
    1a96:	34 87       	std	Z+12, r19	; 0x0c
    1a98:	35 87       	std	Z+13, r19	; 0x0d
    1a9a:	36 87       	std	Z+14, r19	; 0x0e
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1a9c:	82 2f       	mov	r24, r18
    1a9e:	6c 2f       	mov	r22, r28
    1aa0:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    1aa4:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1aa6:	87 87       	std	Z+15, r24	; 0x0f
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1aa8:	82 2f       	mov	r24, r18
    1aaa:	65 2f       	mov	r22, r21
    1aac:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    1ab0:	29 2f       	mov	r18, r25
    1ab2:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    1ab6:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ab8:	90 8b       	std	Z+16, r25	; 0x10
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1aba:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1abc:	21 8b       	std	Z+17, r18	; 0x11
    1abe:	b2 8b       	std	Z+18, r27	; 0x12
    1ac0:	a3 8b       	std	Z+19, r26	; 0x13
}/* end display_make_display_line_min_av_max_temp*/
    1ac2:	cf 91       	pop	r28
    1ac4:	08 95       	ret

00001ac6 <display_make_display_line_lv_voltage>:



void display_make_display_line_lv_voltage(char *dpl,uint8_t value1){
    1ac6:	fc 01       	movw	r30, r24
    1ac8:	46 2f       	mov	r20, r22
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
    1aca:	20 e2       	ldi	r18, 0x20	; 32
    1acc:	20 83       	st	Z, r18
    1ace:	21 83       	std	Z+1, r18	; 0x01
    1ad0:	22 83       	std	Z+2, r18	; 0x02
    1ad2:	23 83       	std	Z+3, r18	; 0x03
    1ad4:	24 83       	std	Z+4, r18	; 0x04
    1ad6:	25 83       	std	Z+5, r18	; 0x05
    1ad8:	26 83       	std	Z+6, r18	; 0x06
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1ada:	86 2f       	mov	r24, r22
    1adc:	64 e6       	ldi	r22, 0x64	; 100
    1ade:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    1ae2:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ae4:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1ae6:	3a e0       	ldi	r19, 0x0A	; 10
    1ae8:	84 2f       	mov	r24, r20
    1aea:	63 2f       	mov	r22, r19
    1aec:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    1af0:	49 2f       	mov	r20, r25
    1af2:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    1af6:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1af8:	90 87       	std	Z+8, r25	; 0x08
    1afa:	8e e2       	ldi	r24, 0x2E	; 46
    1afc:	81 87       	std	Z+9, r24	; 0x09
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1afe:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1b00:	42 87       	std	Z+10, r20	; 0x0a
    1b02:	86 e5       	ldi	r24, 0x56	; 86
    1b04:	83 87       	std	Z+11, r24	; 0x0b
    1b06:	24 87       	std	Z+12, r18	; 0x0c
    1b08:	25 87       	std	Z+13, r18	; 0x0d
    1b0a:	26 87       	std	Z+14, r18	; 0x0e
    1b0c:	27 87       	std	Z+15, r18	; 0x0f
    1b0e:	20 8b       	std	Z+16, r18	; 0x10
    1b10:	21 8b       	std	Z+17, r18	; 0x11
    1b12:	22 8b       	std	Z+18, r18	; 0x12
    1b14:	23 8b       	std	Z+19, r18	; 0x13
	
} /*end display_make_display_line_lv_voltage */
    1b16:	08 95       	ret

00001b18 <display_make_display_line_error>:
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_motor_temp*/

void display_make_display_line_error(char * dpl,uint8_t error_code){
    1b18:	cf 93       	push	r28
    1b1a:	df 93       	push	r29
    1b1c:	fc 01       	movw	r30, r24
    1b1e:	26 2f       	mov	r18, r22
	
	#define GET_DEC_POS3_ERROR(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_ERROR(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS1_ERROR(x) (char)(0b00110000+((x)%10))
		
	switch(error_code){
    1b20:	64 30       	cpi	r22, 0x04	; 4
    1b22:	09 f4       	brne	.+2      	; 0x1b26 <display_make_display_line_error+0xe>
    1b24:	40 c0       	rjmp	.+128    	; 0x1ba6 <display_make_display_line_error+0x8e>
    1b26:	65 30       	cpi	r22, 0x05	; 5
    1b28:	50 f4       	brcc	.+20     	; 0x1b3e <display_make_display_line_error+0x26>
    1b2a:	61 30       	cpi	r22, 0x01	; 1
    1b2c:	09 f1       	breq	.+66     	; 0x1b70 <display_make_display_line_error+0x58>
    1b2e:	61 30       	cpi	r22, 0x01	; 1
    1b30:	b0 f0       	brcs	.+44     	; 0x1b5e <display_make_display_line_error+0x46>
    1b32:	62 30       	cpi	r22, 0x02	; 2
    1b34:	31 f1       	breq	.+76     	; 0x1b82 <display_make_display_line_error+0x6a>
    1b36:	63 30       	cpi	r22, 0x03	; 3
    1b38:	09 f0       	breq	.+2      	; 0x1b3c <display_make_display_line_error+0x24>
    1b3a:	61 c0       	rjmp	.+194    	; 0x1bfe <display_make_display_line_error+0xe6>
    1b3c:	2b c0       	rjmp	.+86     	; 0x1b94 <display_make_display_line_error+0x7c>
    1b3e:	67 30       	cpi	r22, 0x07	; 7
    1b40:	09 f4       	brne	.+2      	; 0x1b44 <display_make_display_line_error+0x2c>
    1b42:	43 c0       	rjmp	.+134    	; 0x1bca <display_make_display_line_error+0xb2>
    1b44:	68 30       	cpi	r22, 0x08	; 8
    1b46:	20 f4       	brcc	.+8      	; 0x1b50 <display_make_display_line_error+0x38>
    1b48:	65 30       	cpi	r22, 0x05	; 5
    1b4a:	09 f0       	breq	.+2      	; 0x1b4e <display_make_display_line_error+0x36>
    1b4c:	58 c0       	rjmp	.+176    	; 0x1bfe <display_make_display_line_error+0xe6>
    1b4e:	34 c0       	rjmp	.+104    	; 0x1bb8 <display_make_display_line_error+0xa0>
    1b50:	6b 30       	cpi	r22, 0x0B	; 11
    1b52:	09 f4       	brne	.+2      	; 0x1b56 <display_make_display_line_error+0x3e>
    1b54:	43 c0       	rjmp	.+134    	; 0x1bdc <display_make_display_line_error+0xc4>
    1b56:	6c 30       	cpi	r22, 0x0C	; 12
    1b58:	09 f0       	breq	.+2      	; 0x1b5c <display_make_display_line_error+0x44>
    1b5a:	51 c0       	rjmp	.+162    	; 0x1bfe <display_make_display_line_error+0xe6>
    1b5c:	48 c0       	rjmp	.+144    	; 0x1bee <display_make_display_line_error+0xd6>
		case ERRROR_NONE:
			memcpy(dpl,display_line_error_none,20);
    1b5e:	dc 01       	movw	r26, r24
    1b60:	cc e1       	ldi	r28, 0x1C	; 28
    1b62:	d3 e0       	ldi	r29, 0x03	; 3
    1b64:	84 e1       	ldi	r24, 0x14	; 20
    1b66:	09 90       	ld	r0, Y+
    1b68:	0d 92       	st	X+, r0
    1b6a:	81 50       	subi	r24, 0x01	; 1
    1b6c:	e1 f7       	brne	.-8      	; 0x1b66 <display_make_display_line_error+0x4e>
    1b6e:	4f c0       	rjmp	.+158    	; 0x1c0e <display_make_display_line_error+0xf6>
			break;
		case ERROR_SC_DOWN:
			memcpy(dpl,display_line_error_sc_down,20);
    1b70:	dc 01       	movw	r26, r24
    1b72:	c8 e0       	ldi	r28, 0x08	; 8
    1b74:	d3 e0       	ldi	r29, 0x03	; 3
    1b76:	84 e1       	ldi	r24, 0x14	; 20
    1b78:	09 90       	ld	r0, Y+
    1b7a:	0d 92       	st	X+, r0
    1b7c:	81 50       	subi	r24, 0x01	; 1
    1b7e:	e1 f7       	brne	.-8      	; 0x1b78 <display_make_display_line_error+0x60>
    1b80:	46 c0       	rjmp	.+140    	; 0x1c0e <display_make_display_line_error+0xf6>
			break;
		case ERROR_PRE_MASTER:
			memcpy(dpl,display_line_error_pre_master,20);
    1b82:	dc 01       	movw	r26, r24
    1b84:	c0 ee       	ldi	r28, 0xE0	; 224
    1b86:	d2 e0       	ldi	r29, 0x02	; 2
    1b88:	84 e1       	ldi	r24, 0x14	; 20
    1b8a:	09 90       	ld	r0, Y+
    1b8c:	0d 92       	st	X+, r0
    1b8e:	81 50       	subi	r24, 0x01	; 1
    1b90:	e1 f7       	brne	.-8      	; 0x1b8a <display_make_display_line_error+0x72>
    1b92:	3d c0       	rjmp	.+122    	; 0x1c0e <display_make_display_line_error+0xf6>
			break;
		case ERROR_PRE_BOTS:
			memcpy(dpl,display_line_error_unknown_code,20);
    1b94:	dc 01       	movw	r26, r24
    1b96:	c4 ef       	ldi	r28, 0xF4	; 244
    1b98:	d2 e0       	ldi	r29, 0x02	; 2
    1b9a:	84 e1       	ldi	r24, 0x14	; 20
    1b9c:	09 90       	ld	r0, Y+
    1b9e:	0d 92       	st	X+, r0
    1ba0:	81 50       	subi	r24, 0x01	; 1
    1ba2:	e1 f7       	brne	.-8      	; 0x1b9c <display_make_display_line_error+0x84>
    1ba4:	34 c0       	rjmp	.+104    	; 0x1c0e <display_make_display_line_error+0xf6>
			break;
		case ERROR_HVDI:
			memcpy(dpl,display_line_error_hvdi,20);
    1ba6:	dc 01       	movw	r26, r24
    1ba8:	c8 eb       	ldi	r28, 0xB8	; 184
    1baa:	d2 e0       	ldi	r29, 0x02	; 2
    1bac:	84 e1       	ldi	r24, 0x14	; 20
    1bae:	09 90       	ld	r0, Y+
    1bb0:	0d 92       	st	X+, r0
    1bb2:	81 50       	subi	r24, 0x01	; 1
    1bb4:	e1 f7       	brne	.-8      	; 0x1bae <display_make_display_line_error+0x96>
    1bb6:	2b c0       	rjmp	.+86     	; 0x1c0e <display_make_display_line_error+0xf6>
			break;
		case ERROR_IMD:
			memcpy(dpl,display_line_error_imd,20);
    1bb8:	dc 01       	movw	r26, r24
    1bba:	c4 ea       	ldi	r28, 0xA4	; 164
    1bbc:	d2 e0       	ldi	r29, 0x02	; 2
    1bbe:	84 e1       	ldi	r24, 0x14	; 20
    1bc0:	09 90       	ld	r0, Y+
    1bc2:	0d 92       	st	X+, r0
    1bc4:	81 50       	subi	r24, 0x01	; 1
    1bc6:	e1 f7       	brne	.-8      	; 0x1bc0 <display_make_display_line_error+0xa8>
    1bc8:	22 c0       	rjmp	.+68     	; 0x1c0e <display_make_display_line_error+0xf6>
			break;
		case ERROR_IMDF:
			memcpy(dpl,display_line_error_imdf,20);
    1bca:	dc 01       	movw	r26, r24
    1bcc:	c0 e9       	ldi	r28, 0x90	; 144
    1bce:	d2 e0       	ldi	r29, 0x02	; 2
    1bd0:	84 e1       	ldi	r24, 0x14	; 20
    1bd2:	09 90       	ld	r0, Y+
    1bd4:	0d 92       	st	X+, r0
    1bd6:	81 50       	subi	r24, 0x01	; 1
    1bd8:	e1 f7       	brne	.-8      	; 0x1bd2 <display_make_display_line_error+0xba>
    1bda:	19 c0       	rjmp	.+50     	; 0x1c0e <display_make_display_line_error+0xf6>
			break;
		case ERRROR_PBD:
			memcpy(dpl,display_line_error_bpd,20);
    1bdc:	dc 01       	movw	r26, r24
    1bde:	cc e7       	ldi	r28, 0x7C	; 124
    1be0:	d2 e0       	ldi	r29, 0x02	; 2
    1be2:	84 e1       	ldi	r24, 0x14	; 20
    1be4:	09 90       	ld	r0, Y+
    1be6:	0d 92       	st	X+, r0
    1be8:	81 50       	subi	r24, 0x01	; 1
    1bea:	e1 f7       	brne	.-8      	; 0x1be4 <display_make_display_line_error+0xcc>
    1bec:	10 c0       	rjmp	.+32     	; 0x1c0e <display_make_display_line_error+0xf6>
			break;
		case ERROR_BAD_REQUEST_ID:
			memcpy(dpl,display_line_error_bad_request_id,20);
    1bee:	dc 01       	movw	r26, r24
    1bf0:	c8 e6       	ldi	r28, 0x68	; 104
    1bf2:	d2 e0       	ldi	r29, 0x02	; 2
    1bf4:	84 e1       	ldi	r24, 0x14	; 20
    1bf6:	09 90       	ld	r0, Y+
    1bf8:	0d 92       	st	X+, r0
    1bfa:	81 50       	subi	r24, 0x01	; 1
    1bfc:	e1 f7       	brne	.-8      	; 0x1bf6 <display_make_display_line_error+0xde>
		default:
			memcpy(dpl,display_line_error_unknown_code,20);
    1bfe:	df 01       	movw	r26, r30
    1c00:	c4 ef       	ldi	r28, 0xF4	; 244
    1c02:	d2 e0       	ldi	r29, 0x02	; 2
    1c04:	84 e1       	ldi	r24, 0x14	; 20
    1c06:	09 90       	ld	r0, Y+
    1c08:	0d 92       	st	X+, r0
    1c0a:	81 50       	subi	r24, 0x01	; 1
    1c0c:	e1 f7       	brne	.-8      	; 0x1c06 <display_make_display_line_error+0xee>
		break;
	}
	
	dpl[1]=GET_DEC_POS3_ERROR(error_code);
    1c0e:	82 2f       	mov	r24, r18
    1c10:	64 e6       	ldi	r22, 0x64	; 100
    1c12:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    1c16:	80 5d       	subi	r24, 0xD0	; 208
    1c18:	81 83       	std	Z+1, r24	; 0x01
	dpl[2]=GET_DEC_POS2_ERROR(error_code);
    1c1a:	3a e0       	ldi	r19, 0x0A	; 10
    1c1c:	82 2f       	mov	r24, r18
    1c1e:	63 2f       	mov	r22, r19
    1c20:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    1c24:	29 2f       	mov	r18, r25
    1c26:	0e 94 39 14 	call	0x2872	; 0x2872 <__udivmodqi4>
    1c2a:	90 5d       	subi	r25, 0xD0	; 208
    1c2c:	92 83       	std	Z+2, r25	; 0x02
	dpl[3]=GET_DEC_POS1_ERROR(error_code);
    1c2e:	20 5d       	subi	r18, 0xD0	; 208
    1c30:	23 83       	std	Z+3, r18	; 0x03
	
} /*end display_make_display_error*/
    1c32:	df 91       	pop	r29
    1c34:	cf 91       	pop	r28
    1c36:	08 95       	ret

00001c38 <display_make_display_line_button_test>:

void display_make_display_line_button_test(char* dpl,uint8_t b1,uint8_t b2){
    1c38:	fc 01       	movw	r30, r24
	

	display_line_t dpl_buttons={' ',' ','I','D',':',(char)(0b00110000+b1),(char)(0b00110000+b2),' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_buttons,20);
    1c3a:	80 e2       	ldi	r24, 0x20	; 32
    1c3c:	80 83       	st	Z, r24
    1c3e:	81 83       	std	Z+1, r24	; 0x01
    1c40:	99 e4       	ldi	r25, 0x49	; 73
    1c42:	92 83       	std	Z+2, r25	; 0x02
    1c44:	94 e4       	ldi	r25, 0x44	; 68
    1c46:	93 83       	std	Z+3, r25	; 0x03
    1c48:	9a e3       	ldi	r25, 0x3A	; 58
    1c4a:	94 83       	std	Z+4, r25	; 0x04
} /*end display_make_display_error*/

void display_make_display_line_button_test(char* dpl,uint8_t b1,uint8_t b2){
	

	display_line_t dpl_buttons={' ',' ','I','D',':',(char)(0b00110000+b1),(char)(0b00110000+b2),' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' '};
    1c4c:	60 5d       	subi	r22, 0xD0	; 208
	memcpy(dpl,dpl_buttons,20);
    1c4e:	65 83       	std	Z+5, r22	; 0x05
} /*end display_make_display_error*/

void display_make_display_line_button_test(char* dpl,uint8_t b1,uint8_t b2){
	

	display_line_t dpl_buttons={' ',' ','I','D',':',(char)(0b00110000+b1),(char)(0b00110000+b2),' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' '};
    1c50:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_buttons,20);
    1c52:	46 83       	std	Z+6, r20	; 0x06
    1c54:	87 83       	std	Z+7, r24	; 0x07
    1c56:	80 87       	std	Z+8, r24	; 0x08
    1c58:	81 87       	std	Z+9, r24	; 0x09
    1c5a:	82 87       	std	Z+10, r24	; 0x0a
    1c5c:	83 87       	std	Z+11, r24	; 0x0b
    1c5e:	84 87       	std	Z+12, r24	; 0x0c
    1c60:	85 87       	std	Z+13, r24	; 0x0d
    1c62:	86 87       	std	Z+14, r24	; 0x0e
    1c64:	87 87       	std	Z+15, r24	; 0x0f
    1c66:	80 8b       	std	Z+16, r24	; 0x10
    1c68:	81 8b       	std	Z+17, r24	; 0x11
    1c6a:	82 8b       	std	Z+18, r24	; 0x12
    1c6c:	83 8b       	std	Z+19, r24	; 0x13
	
    1c6e:	08 95       	ret

00001c70 <display_make_display_line_motor_temp>:
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_lv_voltage */

void display_make_display_line_motor_temp(dpl,value1,value2){
    1c70:	cf 92       	push	r12
    1c72:	df 92       	push	r13
    1c74:	ef 92       	push	r14
    1c76:	ff 92       	push	r15
    1c78:	0f 93       	push	r16
    1c7a:	1f 93       	push	r17
    1c7c:	cf 93       	push	r28
    1c7e:	df 93       	push	r29
    1c80:	cd b7       	in	r28, 0x3d	; 61
    1c82:	de b7       	in	r29, 0x3e	; 62
    1c84:	64 97       	sbiw	r28, 0x14	; 20
    1c86:	0f b6       	in	r0, 0x3f	; 63
    1c88:	f8 94       	cli
    1c8a:	de bf       	out	0x3e, r29	; 62
    1c8c:	0f be       	out	0x3f, r0	; 63
    1c8e:	cd bf       	out	0x3d, r28	; 61
    1c90:	f8 2e       	mov	r15, r24
    1c92:	e9 2e       	mov	r14, r25
    1c94:	9b 01       	movw	r18, r22
    1c96:	6a 01       	movw	r12, r20
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    1c98:	04 e6       	ldi	r16, 0x64	; 100
    1c9a:	10 e0       	ldi	r17, 0x00	; 0
    1c9c:	cb 01       	movw	r24, r22
    1c9e:	b8 01       	movw	r22, r16
    1ca0:	0e 94 45 14 	call	0x288a	; 0x288a <__divmodhi4>
    1ca4:	46 2f       	mov	r20, r22
    1ca6:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
    1ca8:	ea e0       	ldi	r30, 0x0A	; 10
    1caa:	f0 e0       	ldi	r31, 0x00	; 0
    1cac:	c9 01       	movw	r24, r18
    1cae:	bf 01       	movw	r22, r30
    1cb0:	0e 94 45 14 	call	0x288a	; 0x288a <__divmodhi4>
    1cb4:	cb 01       	movw	r24, r22
    1cb6:	bf 01       	movw	r22, r30
    1cb8:	0e 94 45 14 	call	0x288a	; 0x288a <__divmodhi4>
    1cbc:	38 2f       	mov	r19, r24
    1cbe:	30 5d       	subi	r19, 0xD0	; 208
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
    1cc0:	c6 01       	movw	r24, r12
    1cc2:	b8 01       	movw	r22, r16
    1cc4:	0e 94 45 14 	call	0x288a	; 0x288a <__divmodhi4>
    1cc8:	60 5d       	subi	r22, 0xD0	; 208
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
    1cca:	40 33       	cpi	r20, 0x30	; 48
    1ccc:	21 f4       	brne	.+8      	; 0x1cd6 <display_make_display_line_motor_temp+0x66>
		pos_1a=' ';
		if(pos_2a=='0'){
    1cce:	30 33       	cpi	r19, 0x30	; 48
    1cd0:	21 f0       	breq	.+8      	; 0x1cda <display_make_display_line_motor_temp+0x6a>
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    1cd2:	80 e2       	ldi	r24, 0x20	; 32
    1cd4:	04 c0       	rjmp	.+8      	; 0x1cde <display_make_display_line_motor_temp+0x6e>
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    1cd6:	84 2f       	mov	r24, r20
    1cd8:	02 c0       	rjmp	.+4      	; 0x1cde <display_make_display_line_motor_temp+0x6e>
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
		if(pos_2a=='0'){
			pos_2a=' ';			
    1cda:	30 e2       	ldi	r19, 0x20	; 32
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    1cdc:	80 e2       	ldi	r24, 0x20	; 32
		if(pos_2a=='0'){
			pos_2a=' ';			
		}
	}	
	
	if(pos_1b=='0'){
    1cde:	60 33       	cpi	r22, 0x30	; 48
    1ce0:	09 f4       	brne	.+2      	; 0x1ce4 <display_make_display_line_motor_temp+0x74>
			pos_1b=' ';
    1ce2:	60 e2       	ldi	r22, 0x20	; 32
				pos_2b=' ';
			}
	}	
		
			
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
    1ce4:	20 e2       	ldi	r18, 0x20	; 32
    1ce6:	29 83       	std	Y+1, r18	; 0x01
    1ce8:	8a 83       	std	Y+2, r24	; 0x02
    1cea:	3b 83       	std	Y+3, r19	; 0x03
    1cec:	4c 83       	std	Y+4, r20	; 0x04
    1cee:	40 eb       	ldi	r20, 0xB0	; 176
    1cf0:	4d 83       	std	Y+5, r20	; 0x05
    1cf2:	33 e4       	ldi	r19, 0x43	; 67
    1cf4:	3e 83       	std	Y+6, r19	; 0x06
    1cf6:	2f 83       	std	Y+7, r18	; 0x07
    1cf8:	28 87       	std	Y+8, r18	; 0x08
    1cfa:	29 87       	std	Y+9, r18	; 0x09
    1cfc:	2a 87       	std	Y+10, r18	; 0x0a
    1cfe:	2b 87       	std	Y+11, r18	; 0x0b
    1d00:	2c 87       	std	Y+12, r18	; 0x0c
    1d02:	2d 87       	std	Y+13, r18	; 0x0d
    1d04:	2e 87       	std	Y+14, r18	; 0x0e
    1d06:	6f 87       	std	Y+15, r22	; 0x0f
    1d08:	68 8b       	std	Y+16, r22	; 0x10
    1d0a:	c6 01       	movw	r24, r12
    1d0c:	6a e0       	ldi	r22, 0x0A	; 10
    1d0e:	70 e0       	ldi	r23, 0x00	; 0
    1d10:	0e 94 45 14 	call	0x288a	; 0x288a <__divmodhi4>
    1d14:	80 5d       	subi	r24, 0xD0	; 208
    1d16:	89 8b       	std	Y+17, r24	; 0x11
    1d18:	4a 8b       	std	Y+18, r20	; 0x12
    1d1a:	3b 8b       	std	Y+19, r19	; 0x13
    1d1c:	2c 8b       	std	Y+20, r18	; 0x14
	memcpy(dpl,dpl_volt,20);
    1d1e:	ef 2d       	mov	r30, r15
    1d20:	fe 2d       	mov	r31, r14
    1d22:	de 01       	movw	r26, r28
    1d24:	11 96       	adiw	r26, 0x01	; 1
    1d26:	84 e1       	ldi	r24, 0x14	; 20
    1d28:	0d 90       	ld	r0, X+
    1d2a:	01 92       	st	Z+, r0
    1d2c:	81 50       	subi	r24, 0x01	; 1
    1d2e:	e1 f7       	brne	.-8      	; 0x1d28 <display_make_display_line_motor_temp+0xb8>
	
} /*end display_make_display_line_motor_temp*/
    1d30:	64 96       	adiw	r28, 0x14	; 20
    1d32:	0f b6       	in	r0, 0x3f	; 63
    1d34:	f8 94       	cli
    1d36:	de bf       	out	0x3e, r29	; 62
    1d38:	0f be       	out	0x3f, r0	; 63
    1d3a:	cd bf       	out	0x3d, r28	; 61
    1d3c:	df 91       	pop	r29
    1d3e:	cf 91       	pop	r28
    1d40:	1f 91       	pop	r17
    1d42:	0f 91       	pop	r16
    1d44:	ff 90       	pop	r15
    1d46:	ef 90       	pop	r14
    1d48:	df 90       	pop	r13
    1d4a:	cf 90       	pop	r12
    1d4c:	08 95       	ret

00001d4e <display_write_data>:
					 'A','B','C','D','E','F','G','H','I','J'};




void display_write_data(uint8_t data){
    1d4e:	cf 93       	push	r28
    1d50:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    1d52:	28 98       	cbi	0x05, 0	; 5
	spi_putchar(START_BITS_WRITE_DATA);
    1d54:	8a ef       	ldi	r24, 0xFA	; 250
    1d56:	0e 94 6a 12 	call	0x24d4	; 0x24d4 <spi_putchar>
	spi_putchar(data);
    1d5a:	8c 2f       	mov	r24, r28
    1d5c:	0e 94 6a 12 	call	0x24d4	; 0x24d4 <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    1d60:	28 9a       	sbi	0x05, 0	; 5
}
    1d62:	cf 91       	pop	r28
    1d64:	08 95       	ret

00001d66 <display_write_instruction>:

void display_write_instruction(uint8_t inst){
    1d66:	cf 93       	push	r28
    1d68:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    1d6a:	28 98       	cbi	0x05, 0	; 5
	spi_putchar(START_BITS_WRITE_INSTRUCTION);
    1d6c:	88 ef       	ldi	r24, 0xF8	; 248
    1d6e:	0e 94 6a 12 	call	0x24d4	; 0x24d4 <spi_putchar>
	spi_putchar(inst);
    1d72:	8c 2f       	mov	r24, r28
    1d74:	0e 94 6a 12 	call	0x24d4	; 0x24d4 <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    1d78:	28 9a       	sbi	0x05, 0	; 5
}
    1d7a:	cf 91       	pop	r28
    1d7c:	08 95       	ret

00001d7e <display_write_display_lines>:

void display_write_display_lines(display_line_t s1,display_line_t s2){
    1d7e:	ef 92       	push	r14
    1d80:	ff 92       	push	r15
    1d82:	0f 93       	push	r16
    1d84:	1f 93       	push	r17
    1d86:	cf 93       	push	r28
    1d88:	df 93       	push	r29
    1d8a:	d8 2f       	mov	r29, r24
    1d8c:	c9 2f       	mov	r28, r25
    1d8e:	f6 2e       	mov	r15, r22
    1d90:	e7 2e       	mov	r14, r23
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
    1d92:	82 e0       	ldi	r24, 0x02	; 2
    1d94:	0e 94 b3 0e 	call	0x1d66	; 0x1d66 <display_write_instruction>
    1d98:	0d 2f       	mov	r16, r29
    1d9a:	1c 2f       	mov	r17, r28
	for(i=0;i<20;i++){
    1d9c:	c0 e0       	ldi	r28, 0x00	; 0
    1d9e:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
    1da0:	f8 01       	movw	r30, r16
    1da2:	81 91       	ld	r24, Z+
    1da4:	8f 01       	movw	r16, r30
    1da6:	0e 94 a7 0e 	call	0x1d4e	; 0x1d4e <display_write_data>
}

void display_write_display_lines(display_line_t s1,display_line_t s2){
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
    1daa:	21 96       	adiw	r28, 0x01	; 1
    1dac:	c4 31       	cpi	r28, 0x14	; 20
    1dae:	d1 05       	cpc	r29, r1
    1db0:	b9 f7       	brne	.-18     	; 0x1da0 <display_write_display_lines+0x22>
    1db2:	c4 e1       	ldi	r28, 0x14	; 20
    1db4:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
    1db6:	84 e1       	ldi	r24, 0x14	; 20
    1db8:	0e 94 b3 0e 	call	0x1d66	; 0x1d66 <display_write_instruction>
    1dbc:	21 97       	sbiw	r28, 0x01	; 1
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
    1dbe:	d9 f7       	brne	.-10     	; 0x1db6 <display_write_display_lines+0x38>
    1dc0:	0f 2d       	mov	r16, r15
    1dc2:	1e 2d       	mov	r17, r14
    1dc4:	c0 e0       	ldi	r28, 0x00	; 0
    1dc6:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
		display_write_data(s2[i]);
    1dc8:	f8 01       	movw	r30, r16
    1dca:	81 91       	ld	r24, Z+
    1dcc:	8f 01       	movw	r16, r30
    1dce:	0e 94 a7 0e 	call	0x1d4e	; 0x1d4e <display_write_data>
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
    1dd2:	21 96       	adiw	r28, 0x01	; 1
    1dd4:	c4 31       	cpi	r28, 0x14	; 20
    1dd6:	d1 05       	cpc	r29, r1
    1dd8:	b9 f7       	brne	.-18     	; 0x1dc8 <display_write_display_lines+0x4a>
		display_write_data(s2[i]);
	}	
}
    1dda:	df 91       	pop	r29
    1ddc:	cf 91       	pop	r28
    1dde:	1f 91       	pop	r17
    1de0:	0f 91       	pop	r16
    1de2:	ff 90       	pop	r15
    1de4:	ef 90       	pop	r14
    1de6:	08 95       	ret

00001de8 <display_update>:
	display_update(DISPLAY_MENU_HOME,0,0,0,0,0);
	
	
}

void display_update(uint8_t request_id, uint8_t value1,uint8_t value2,uint8_t value3, uint8_t value4, uint8_t value5){
    1de8:	cf 93       	push	r28
    1dea:	df 93       	push	r29
	char * dpl=display_line_blank;
	
	switch(request_id){
    1dec:	86 30       	cpi	r24, 0x06	; 6
    1dee:	09 f4       	brne	.+2      	; 0x1df2 <display_update+0xa>
    1df0:	70 c0       	rjmp	.+224    	; 0x1ed2 <display_update+0xea>
    1df2:	87 30       	cpi	r24, 0x07	; 7
    1df4:	90 f4       	brcc	.+36     	; 0x1e1a <display_update+0x32>
    1df6:	82 30       	cpi	r24, 0x02	; 2
    1df8:	09 f4       	brne	.+2      	; 0x1dfc <display_update+0x14>
    1dfa:	43 c0       	rjmp	.+134    	; 0x1e82 <display_update+0x9a>
    1dfc:	83 30       	cpi	r24, 0x03	; 3
    1dfe:	30 f4       	brcc	.+12     	; 0x1e0c <display_update+0x24>
    1e00:	88 23       	and	r24, r24
    1e02:	01 f1       	breq	.+64     	; 0x1e44 <display_update+0x5c>
    1e04:	81 30       	cpi	r24, 0x01	; 1
    1e06:	09 f0       	breq	.+2      	; 0x1e0a <display_update+0x22>
    1e08:	b8 c0       	rjmp	.+368    	; 0x1f7a <display_update+0x192>
    1e0a:	2f c0       	rjmp	.+94     	; 0x1e6a <display_update+0x82>
    1e0c:	84 30       	cpi	r24, 0x04	; 4
    1e0e:	09 f4       	brne	.+2      	; 0x1e12 <display_update+0x2a>
    1e10:	54 c0       	rjmp	.+168    	; 0x1eba <display_update+0xd2>
    1e12:	85 30       	cpi	r24, 0x05	; 5
    1e14:	08 f0       	brcs	.+2      	; 0x1e18 <display_update+0x30>
    1e16:	69 c0       	rjmp	.+210    	; 0x1eea <display_update+0x102>
    1e18:	42 c0       	rjmp	.+132    	; 0x1e9e <display_update+0xb6>
    1e1a:	89 30       	cpi	r24, 0x09	; 9
    1e1c:	09 f4       	brne	.+2      	; 0x1e20 <display_update+0x38>
    1e1e:	8a c0       	rjmp	.+276    	; 0x1f34 <display_update+0x14c>
    1e20:	8a 30       	cpi	r24, 0x0A	; 10
    1e22:	38 f4       	brcc	.+14     	; 0x1e32 <display_update+0x4a>
    1e24:	87 30       	cpi	r24, 0x07	; 7
    1e26:	09 f4       	brne	.+2      	; 0x1e2a <display_update+0x42>
    1e28:	79 c0       	rjmp	.+242    	; 0x1f1c <display_update+0x134>
    1e2a:	88 30       	cpi	r24, 0x08	; 8
    1e2c:	09 f0       	breq	.+2      	; 0x1e30 <display_update+0x48>
    1e2e:	a5 c0       	rjmp	.+330    	; 0x1f7a <display_update+0x192>
    1e30:	69 c0       	rjmp	.+210    	; 0x1f04 <display_update+0x11c>
    1e32:	8c 30       	cpi	r24, 0x0C	; 12
    1e34:	71 f0       	breq	.+28     	; 0x1e52 <display_update+0x6a>
    1e36:	8d 30       	cpi	r24, 0x0D	; 13
    1e38:	09 f4       	brne	.+2      	; 0x1e3c <display_update+0x54>
    1e3a:	94 c0       	rjmp	.+296    	; 0x1f64 <display_update+0x17c>
    1e3c:	8a 30       	cpi	r24, 0x0A	; 10
    1e3e:	09 f0       	breq	.+2      	; 0x1e42 <display_update+0x5a>
    1e40:	9c c0       	rjmp	.+312    	; 0x1f7a <display_update+0x192>
    1e42:	84 c0       	rjmp	.+264    	; 0x1f4c <display_update+0x164>
		case DISPLAY_MENU_HOME:
				display_write_display_lines(display_line_home,display_line_blank);
    1e44:	84 e5       	ldi	r24, 0x54	; 84
    1e46:	92 e0       	ldi	r25, 0x02	; 2
    1e48:	6c e3       	ldi	r22, 0x3C	; 60
    1e4a:	71 e0       	ldi	r23, 0x01	; 1
    1e4c:	0e 94 bf 0e 	call	0x1d7e	; 0x1d7e <display_write_display_lines>
			break;
    1e50:	94 c0       	rjmp	.+296    	; 0x1f7a <display_update+0x192>
		case DISPLAY_MENU_ERROR:
				display_make_display_line_error(dpl,value1);
    1e52:	cc e3       	ldi	r28, 0x3C	; 60
    1e54:	d1 e0       	ldi	r29, 0x01	; 1
    1e56:	ce 01       	movw	r24, r28
    1e58:	70 e0       	ldi	r23, 0x00	; 0
    1e5a:	0e 94 8c 0d 	call	0x1b18	; 0x1b18 <display_make_display_line_error>
				display_write_display_lines(display_line_error,dpl);
    1e5e:	80 e4       	ldi	r24, 0x40	; 64
    1e60:	92 e0       	ldi	r25, 0x02	; 2
    1e62:	be 01       	movw	r22, r28
    1e64:	0e 94 bf 0e 	call	0x1d7e	; 0x1d7e <display_write_display_lines>
			break;
    1e68:	88 c0       	rjmp	.+272    	; 0x1f7a <display_update+0x192>
		case DISPLAY_MENU_SOC:
				display_make_display_line_percent(dpl,value1);
    1e6a:	cc e3       	ldi	r28, 0x3C	; 60
    1e6c:	d1 e0       	ldi	r29, 0x01	; 1
    1e6e:	ce 01       	movw	r24, r28
    1e70:	70 e0       	ldi	r23, 0x00	; 0
    1e72:	0e 94 2b 0c 	call	0x1856	; 0x1856 <display_make_display_line_percent>
				display_write_display_lines(display_line_soc,dpl);
    1e76:	8c e2       	ldi	r24, 0x2C	; 44
    1e78:	92 e0       	ldi	r25, 0x02	; 2
    1e7a:	be 01       	movw	r22, r28
    1e7c:	0e 94 bf 0e 	call	0x1d7e	; 0x1d7e <display_write_display_lines>
			break;
    1e80:	7c c0       	rjmp	.+248    	; 0x1f7a <display_update+0x192>
		case DISPLAY_MENU_MIN_AV_MAX_VOLT:
				display_make_display_line_min_av_max_volt(dpl,value1,value2,value3);
    1e82:	cc e3       	ldi	r28, 0x3C	; 60
    1e84:	d1 e0       	ldi	r29, 0x01	; 1
    1e86:	ce 01       	movw	r24, r28
    1e88:	70 e0       	ldi	r23, 0x00	; 0
    1e8a:	50 e0       	ldi	r21, 0x00	; 0
    1e8c:	30 e0       	ldi	r19, 0x00	; 0
    1e8e:	0e 94 5f 0c 	call	0x18be	; 0x18be <display_make_display_line_min_av_max_volt>
				display_write_display_lines(display_line_min_cv_max,dpl);
    1e92:	88 e1       	ldi	r24, 0x18	; 24
    1e94:	92 e0       	ldi	r25, 0x02	; 2
    1e96:	be 01       	movw	r22, r28
    1e98:	0e 94 bf 0e 	call	0x1d7e	; 0x1d7e <display_write_display_lines>
			break;
    1e9c:	6e c0       	rjmp	.+220    	; 0x1f7a <display_update+0x192>
		case DISPLAY_MENU_MIN_AV_MAX_TEMP:
				display_make_display_line_min_av_max_temp(dpl,value1,value2,value3);
    1e9e:	cc e3       	ldi	r28, 0x3C	; 60
    1ea0:	d1 e0       	ldi	r29, 0x01	; 1
    1ea2:	ce 01       	movw	r24, r28
    1ea4:	70 e0       	ldi	r23, 0x00	; 0
    1ea6:	50 e0       	ldi	r21, 0x00	; 0
    1ea8:	30 e0       	ldi	r19, 0x00	; 0
    1eaa:	0e 94 1b 0d 	call	0x1a36	; 0x1a36 <display_make_display_line_min_av_max_temp>
				display_write_display_lines(display_line_cel_temp,dpl);
    1eae:	84 e0       	ldi	r24, 0x04	; 4
    1eb0:	92 e0       	ldi	r25, 0x02	; 2
    1eb2:	be 01       	movw	r22, r28
    1eb4:	0e 94 bf 0e 	call	0x1d7e	; 0x1d7e <display_write_display_lines>
			break;
    1eb8:	60 c0       	rjmp	.+192    	; 0x1f7a <display_update+0x192>
		case DISPLAY_MENU_LV_VOLTAGE:
				display_make_display_line_lv_voltage(dpl,value1);
    1eba:	cc e3       	ldi	r28, 0x3C	; 60
    1ebc:	d1 e0       	ldi	r29, 0x01	; 1
    1ebe:	ce 01       	movw	r24, r28
    1ec0:	70 e0       	ldi	r23, 0x00	; 0
    1ec2:	0e 94 63 0d 	call	0x1ac6	; 0x1ac6 <display_make_display_line_lv_voltage>
				display_write_display_lines(display_line_lv_voltage,dpl);
    1ec6:	80 ef       	ldi	r24, 0xF0	; 240
    1ec8:	91 e0       	ldi	r25, 0x01	; 1
    1eca:	be 01       	movw	r22, r28
    1ecc:	0e 94 bf 0e 	call	0x1d7e	; 0x1d7e <display_write_display_lines>
			break;
    1ed0:	54 c0       	rjmp	.+168    	; 0x1f7a <display_update+0x192>
		case DISPLAY_MENU_MOTOR_TEMP_REAR:
				display_make_display_line_percent_bar(dpl,value1);
    1ed2:	cc e3       	ldi	r28, 0x3C	; 60
    1ed4:	d1 e0       	ldi	r29, 0x01	; 1
    1ed6:	ce 01       	movw	r24, r28
    1ed8:	70 e0       	ldi	r23, 0x00	; 0
    1eda:	0e 94 a7 0c 	call	0x194e	; 0x194e <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_temp_rear,dpl);
    1ede:	80 ea       	ldi	r24, 0xA0	; 160
    1ee0:	91 e0       	ldi	r25, 0x01	; 1
    1ee2:	be 01       	movw	r22, r28
    1ee4:	0e 94 bf 0e 	call	0x1d7e	; 0x1d7e <display_write_display_lines>
			break;
    1ee8:	48 c0       	rjmp	.+144    	; 0x1f7a <display_update+0x192>
		case DISPLAY_MENU_MOTOR_TEMP_FRONT:
				display_make_display_line_motor_temp(dpl,value1,value2);
    1eea:	cc e3       	ldi	r28, 0x3C	; 60
    1eec:	d1 e0       	ldi	r29, 0x01	; 1
    1eee:	ce 01       	movw	r24, r28
    1ef0:	70 e0       	ldi	r23, 0x00	; 0
    1ef2:	50 e0       	ldi	r21, 0x00	; 0
    1ef4:	0e 94 38 0e 	call	0x1c70	; 0x1c70 <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_front,dpl);
    1ef8:	84 eb       	ldi	r24, 0xB4	; 180
    1efa:	91 e0       	ldi	r25, 0x01	; 1
    1efc:	be 01       	movw	r22, r28
    1efe:	0e 94 bf 0e 	call	0x1d7e	; 0x1d7e <display_write_display_lines>
			break;
    1f02:	3b c0       	rjmp	.+118    	; 0x1f7a <display_update+0x192>
		case DISPLAY_MENU_MOTOR_POWER_REAR:
				display_make_display_line_percent_bar(dpl,value1);
    1f04:	cc e3       	ldi	r28, 0x3C	; 60
    1f06:	d1 e0       	ldi	r29, 0x01	; 1
    1f08:	ce 01       	movw	r24, r28
    1f0a:	70 e0       	ldi	r23, 0x00	; 0
    1f0c:	0e 94 a7 0c 	call	0x194e	; 0x194e <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_rear,dpl);
    1f10:	88 ec       	ldi	r24, 0xC8	; 200
    1f12:	91 e0       	ldi	r25, 0x01	; 1
    1f14:	be 01       	movw	r22, r28
    1f16:	0e 94 bf 0e 	call	0x1d7e	; 0x1d7e <display_write_display_lines>
			break;	
    1f1a:	2f c0       	rjmp	.+94     	; 0x1f7a <display_update+0x192>
		case DISPLAY_MENU_MOTOR_POWER_FRONT:
				display_make_display_line_percent_bar(dpl,value1);
    1f1c:	cc e3       	ldi	r28, 0x3C	; 60
    1f1e:	d1 e0       	ldi	r29, 0x01	; 1
    1f20:	ce 01       	movw	r24, r28
    1f22:	70 e0       	ldi	r23, 0x00	; 0
    1f24:	0e 94 a7 0c 	call	0x194e	; 0x194e <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_front,dpl);
    1f28:	8c ed       	ldi	r24, 0xDC	; 220
    1f2a:	91 e0       	ldi	r25, 0x01	; 1
    1f2c:	be 01       	movw	r22, r28
    1f2e:	0e 94 bf 0e 	call	0x1d7e	; 0x1d7e <display_write_display_lines>
			break;
    1f32:	23 c0       	rjmp	.+70     	; 0x1f7a <display_update+0x192>
		case DISPLAY_MENU_TRACTION_CONTROL:
				display_make_display_line_percent_bar(dpl,value1);
    1f34:	cc e3       	ldi	r28, 0x3C	; 60
    1f36:	d1 e0       	ldi	r29, 0x01	; 1
    1f38:	ce 01       	movw	r24, r28
    1f3a:	70 e0       	ldi	r23, 0x00	; 0
    1f3c:	0e 94 a7 0c 	call	0x194e	; 0x194e <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_traction_control,dpl);
    1f40:	8c e8       	ldi	r24, 0x8C	; 140
    1f42:	91 e0       	ldi	r25, 0x01	; 1
    1f44:	be 01       	movw	r22, r28
    1f46:	0e 94 bf 0e 	call	0x1d7e	; 0x1d7e <display_write_display_lines>
			break;				
    1f4a:	17 c0       	rjmp	.+46     	; 0x1f7a <display_update+0x192>
		case DISPLAY_MENU_TORQUE_VECTORING:
				display_make_display_line_percent_bar(dpl,value1);
    1f4c:	cc e3       	ldi	r28, 0x3C	; 60
    1f4e:	d1 e0       	ldi	r29, 0x01	; 1
    1f50:	ce 01       	movw	r24, r28
    1f52:	70 e0       	ldi	r23, 0x00	; 0
    1f54:	0e 94 a7 0c 	call	0x194e	; 0x194e <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_torque_vectoring,dpl);		
    1f58:	88 e7       	ldi	r24, 0x78	; 120
    1f5a:	91 e0       	ldi	r25, 0x01	; 1
    1f5c:	be 01       	movw	r22, r28
    1f5e:	0e 94 bf 0e 	call	0x1d7e	; 0x1d7e <display_write_display_lines>
				break;
    1f62:	0b c0       	rjmp	.+22     	; 0x1f7a <display_update+0x192>
		case DISPLAY_MENU_BUTTON_TEST:
				display_make_display_line_button_test(dpl,value1);
    1f64:	cc e3       	ldi	r28, 0x3C	; 60
    1f66:	d1 e0       	ldi	r29, 0x01	; 1
    1f68:	ce 01       	movw	r24, r28
    1f6a:	70 e0       	ldi	r23, 0x00	; 0
    1f6c:	0e 94 1c 0e 	call	0x1c38	; 0x1c38 <display_make_display_line_button_test>
				display_write_display_lines(display_line_buttons_pressed,dpl);
    1f70:	80 e5       	ldi	r24, 0x50	; 80
    1f72:	91 e0       	ldi	r25, 0x01	; 1
    1f74:	be 01       	movw	r22, r28
    1f76:	0e 94 bf 0e 	call	0x1d7e	; 0x1d7e <display_write_display_lines>
			break;
		default:
			break;		
	}/* end switch */
}/* end display update */
    1f7a:	df 91       	pop	r29
    1f7c:	cf 91       	pop	r28
    1f7e:	08 95       	ret

00001f80 <display_init>:
		display_write_data(s2[i]);
	}	
}


void display_init(void){
    1f80:	ef 92       	push	r14
    1f82:	0f 93       	push	r16
		/* Clock phase is change on leading edge */
		/* parity is none */
		/* chip select toggle is no */
		/* clock rate index is 0 */
		/* clock rate is CPU clock, so 12MHz and 16Mhz withe new quarz */
	spi_init(SPI_MASTER|SPI_MSB_FIRST|SPI_DATA_MODE_3|SPI_CLKIO_BY_64);
    1f84:	8e e1       	ldi	r24, 0x1E	; 30
    1f86:	0e 94 54 12 	call	0x24a8	; 0x24a8 <spi_init>
	Spi_disable_it();	
    1f8a:	8c b5       	in	r24, 0x2c	; 44
    1f8c:	8f 77       	andi	r24, 0x7F	; 127
    1f8e:	8c bd       	out	0x2c, r24	; 44
	Spi_select_master_mode();
    1f90:	8c b5       	in	r24, 0x2c	; 44
    1f92:	80 61       	ori	r24, 0x10	; 16
    1f94:	8c bd       	out	0x2c, r24	; 44

	/* Display selected Menu init */
	selected_menu=DISPLAY_MENU_HOME;
    1f96:	10 92 c7 03 	sts	0x03C7, r1
	
	
	/*toggle button init */
	SPI_START_DDR|=(1<<SPI_START_PIN);
    1f9a:	20 9a       	sbi	0x04, 0	; 4
	SPI_START_PORT|=(1<<SPI_START_PIN);
    1f9c:	28 9a       	sbi	0x05, 0	; 5
	
	/* turn display on */
	display_write_instruction(INSTRUCTION_DISPLAY_ON);
    1f9e:	8c e0       	ldi	r24, 0x0C	; 12
    1fa0:	0e 94 b3 0e 	call	0x1d66	; 0x1d66 <display_write_instruction>
	
	/* set brigthness to max*/
	display_write_instruction(INSTRUCTION_BRIGHTNESS_100);
    1fa4:	88 e3       	ldi	r24, 0x38	; 56
    1fa6:	0e 94 b3 0e 	call	0x1d66	; 0x1d66 <display_write_instruction>

	/* set menu to home */
	display_update(DISPLAY_MENU_HOME,0,0,0,0,0);
    1faa:	80 e0       	ldi	r24, 0x00	; 0
    1fac:	60 e0       	ldi	r22, 0x00	; 0
    1fae:	40 e0       	ldi	r20, 0x00	; 0
    1fb0:	20 e0       	ldi	r18, 0x00	; 0
    1fb2:	00 e0       	ldi	r16, 0x00	; 0
    1fb4:	ee 24       	eor	r14, r14
    1fb6:	0e 94 f4 0e 	call	0x1de8	; 0x1de8 <display_update>
	
	
}
    1fba:	0f 91       	pop	r16
    1fbc:	ef 90       	pop	r14
    1fbe:	08 95       	ret

00001fc0 <display_set_display_string>:
			break;		
	}/* end switch */
}/* end display update */

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
    1fc0:	e8 2f       	mov	r30, r24
    1fc2:	f9 2f       	mov	r31, r25
    1fc4:	a5 e8       	ldi	r26, 0x85	; 133
    1fc6:	b3 e0       	ldi	r27, 0x03	; 3
    1fc8:	84 e1       	ldi	r24, 0x14	; 20
    1fca:	0d 90       	ld	r0, X+
    1fcc:	01 92       	st	Z+, r0
    1fce:	81 50       	subi	r24, 0x01	; 1
    1fd0:	e1 f7       	brne	.-8      	; 0x1fca <display_set_display_string+0xa>
}/* end display_set_display_string*/
    1fd2:	08 95       	ret

00001fd4 <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    1fd4:	90 93 31 03 	sts	0x0331, r25
    1fd8:	80 93 30 03 	sts	0x0330, r24
	CheckWDT();
    1fdc:	0e 94 2f 14 	call	0x285e	; 0x285e <CheckWDT>
}
    1fe0:	08 95       	ret

00001fe2 <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    1fe2:	e0 91 30 03 	lds	r30, 0x0330
    1fe6:	f0 91 31 03 	lds	r31, 0x0331
    1fea:	90 81       	ld	r25, Z
    1fec:	89 2b       	or	r24, r25
    1fee:	80 83       	st	Z, r24
}
    1ff0:	08 95       	ret

00001ff2 <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    1ff2:	e0 91 30 03 	lds	r30, 0x0330
    1ff6:	f0 91 31 03 	lds	r31, 0x0331
    1ffa:	10 82       	st	Z, r1
    1ffc:	08 95       	ret

00001ffe <EventInit>:

EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    1ffe:	10 92 2e 04 	sts	0x042E, r1
	event_queue_tail=0;
    2002:	10 92 2f 04 	sts	0x042F, r1
}
    2006:	08 95       	ret

00002008 <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    2008:	cf 93       	push	r28
    200a:	df 93       	push	r29
    200c:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    200e:	c0 91 2e 04 	lds	r28, 0x042E
    2012:	d0 e0       	ldi	r29, 0x00	; 0
    2014:	ce 01       	movw	r24, r28
    2016:	01 96       	adiw	r24, 0x01	; 1
    2018:	60 e1       	ldi	r22, 0x10	; 16
    201a:	70 e0       	ldi	r23, 0x00	; 0
    201c:	0e 94 45 14 	call	0x288a	; 0x288a <__divmodhi4>
    2020:	40 91 2f 04 	lds	r20, 0x042F
    2024:	50 e0       	ldi	r21, 0x00	; 0
    2026:	84 17       	cp	r24, r20
    2028:	95 07       	cpc	r25, r21
    202a:	31 f0       	breq	.+12     	; 0x2038 <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    202c:	c2 5e       	subi	r28, 0xE2	; 226
    202e:	db 4f       	sbci	r29, 0xFB	; 251
    2030:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    2032:	80 93 2e 04 	sts	0x042E, r24
    2036:	03 c0       	rjmp	.+6      	; 0x203e <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    2038:	88 e0       	ldi	r24, 0x08	; 8
    203a:	0e 94 f1 0f 	call	0x1fe2	; 0x1fe2 <AddError>
	}
}
    203e:	df 91       	pop	r29
    2040:	cf 91       	pop	r28
    2042:	08 95       	ret

00002044 <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    2044:	80 91 2f 04 	lds	r24, 0x042F
    2048:	90 91 2e 04 	lds	r25, 0x042E
    204c:	98 17       	cp	r25, r24
    204e:	31 f0       	breq	.+12     	; 0x205c <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    2050:	ee e1       	ldi	r30, 0x1E	; 30
    2052:	f4 e0       	ldi	r31, 0x04	; 4
    2054:	e8 0f       	add	r30, r24
    2056:	f1 1d       	adc	r31, r1
    2058:	80 81       	ld	r24, Z
    205a:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    205c:	8a e0       	ldi	r24, 0x0A	; 10
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    205e:	08 95       	ret

00002060 <Dashboard>:


void Dashboard(void){
    2060:	cf 92       	push	r12
    2062:	df 92       	push	r13
    2064:	ef 92       	push	r14
    2066:	0f 93       	push	r16
    2068:	cf 93       	push	r28
    206a:	df 93       	push	r29
	
	switch(event_queue[event_queue_tail]){
    206c:	80 91 2f 04 	lds	r24, 0x042F
    2070:	ee e1       	ldi	r30, 0x1E	; 30
    2072:	f4 e0       	ldi	r31, 0x04	; 4
    2074:	e8 0f       	add	r30, r24
    2076:	f1 1d       	adc	r31, r1
    2078:	80 81       	ld	r24, Z
    207a:	84 30       	cpi	r24, 0x04	; 4
    207c:	51 f1       	breq	.+84     	; 0x20d2 <Dashboard+0x72>
    207e:	85 30       	cpi	r24, 0x05	; 5
    2080:	30 f4       	brcc	.+12     	; 0x208e <Dashboard+0x2e>
    2082:	88 23       	and	r24, r24
    2084:	71 f0       	breq	.+28     	; 0x20a2 <Dashboard+0x42>
    2086:	81 30       	cpi	r24, 0x01	; 1
    2088:	09 f0       	breq	.+2      	; 0x208c <Dashboard+0x2c>
    208a:	74 c0       	rjmp	.+232    	; 0x2174 <Dashboard+0x114>
    208c:	58 c0       	rjmp	.+176    	; 0x213e <Dashboard+0xde>
    208e:	88 30       	cpi	r24, 0x08	; 8
    2090:	09 f4       	brne	.+2      	; 0x2094 <Dashboard+0x34>
    2092:	5b c0       	rjmp	.+182    	; 0x214a <Dashboard+0xea>
    2094:	89 30       	cpi	r24, 0x09	; 9
    2096:	09 f4       	brne	.+2      	; 0x209a <Dashboard+0x3a>
    2098:	5b c0       	rjmp	.+182    	; 0x2150 <Dashboard+0xf0>
    209a:	87 30       	cpi	r24, 0x07	; 7
    209c:	09 f0       	breq	.+2      	; 0x20a0 <Dashboard+0x40>
    209e:	6a c0       	rjmp	.+212    	; 0x2174 <Dashboard+0x114>
    20a0:	51 c0       	rjmp	.+162    	; 0x2144 <Dashboard+0xe4>
		case EVENT_INIT:
			/* make structs for can  */
			/* Tx Structs */
			/* Tx Frame 1 */
			CANGetStruct(&dashboard_10_tx,dashboard_10_data.dataBuf,CAN_TX_10_ID,CAN_TX_10_LEN);
    20a2:	82 e3       	ldi	r24, 0x32	; 50
    20a4:	93 e0       	ldi	r25, 0x03	; 3
    20a6:	62 e4       	ldi	r22, 0x42	; 66
    20a8:	73 e0       	ldi	r23, 0x03	; 3
    20aa:	42 e0       	ldi	r20, 0x02	; 2
    20ac:	55 e0       	ldi	r21, 0x05	; 5
    20ae:	28 e0       	ldi	r18, 0x08	; 8
    20b0:	0e 94 f3 01 	call	0x3e6	; 0x3e6 <CANGetStruct>
			/* Rx Structs*/
			/* Rx Frame*/
			CANGetStruct(&dashboard_rx,dashboard_rx_general_data.dataBuf,CAN_RX_ID,CAN_RX_ID);
    20b4:	ca e4       	ldi	r28, 0x4A	; 74
    20b6:	d3 e0       	ldi	r29, 0x03	; 3
    20b8:	ce 01       	movw	r24, r28
    20ba:	6a e5       	ldi	r22, 0x5A	; 90
    20bc:	73 e0       	ldi	r23, 0x03	; 3
    20be:	41 e0       	ldi	r20, 0x01	; 1
    20c0:	55 e0       	ldi	r21, 0x05	; 5
    20c2:	21 e0       	ldi	r18, 0x01	; 1
    20c4:	0e 94 f3 01 	call	0x3e6	; 0x3e6 <CANGetStruct>
			
			sei(); /* enable interrupts*/
    20c8:	78 94       	sei
			/* start Rx */
			/* Frame 1 */
			CANStartRx(&dashboard_rx);
    20ca:	ce 01       	movw	r24, r28
    20cc:	0e 94 04 02 	call	0x408	; 0x408 <CANStartRx>
			
			
		return;
    20d0:	51 c0       	rjmp	.+162    	; 0x2174 <Dashboard+0x114>
		break;
		case EVENT_10HZ:
			

			if(((PORTD>>3)&1)==1){
    20d2:	8b b1       	in	r24, 0x0b	; 11
    20d4:	86 95       	lsr	r24
    20d6:	86 95       	lsr	r24
    20d8:	86 95       	lsr	r24
    20da:	80 ff       	sbrs	r24, 0
    20dc:	02 c0       	rjmp	.+4      	; 0x20e2 <Dashboard+0x82>
					PORTD&=~(1<<3);
    20de:	5b 98       	cbi	0x0b, 3	; 11
    20e0:	01 c0       	rjmp	.+2      	; 0x20e4 <Dashboard+0x84>
			}else{
					PORTD|=(1<<3);
    20e2:	5b 9a       	sbi	0x0b, 3	; 11
			}
			
			//CAN Stuff
			//Fill TX Frame
			dashboard_10_data.dataStruct.ERRORCODE=0xFF;
    20e4:	8f ef       	ldi	r24, 0xFF	; 255
    20e6:	80 93 42 03 	sts	0x0342, r24
			dashboard_10_data.dataStruct.REQUEST_ID=selected_menu;
    20ea:	90 91 c7 03 	lds	r25, 0x03C7
    20ee:	90 93 43 03 	sts	0x0343, r25
			dashboard_10_data.dataStruct.KEYS_1=0xFF;
    20f2:	80 93 44 03 	sts	0x0344, r24
			dashboard_10_data.dataStruct.KEYS_2=0xFF;			
    20f6:	80 93 45 03 	sts	0x0345, r24
			// Send tx Frame
			CANAddSendData(&dashboard_10_tx);
    20fa:	82 e3       	ldi	r24, 0x32	; 50
    20fc:	93 e0       	ldi	r25, 0x03	; 3
    20fe:	0e 94 57 02 	call	0x4ae	; 0x4ae <CANAddSendData>
						
	
			//Led Update 
			led_state_set(led_state);
    2102:	80 91 6d 03 	lds	r24, 0x036D
    2106:	90 91 6e 03 	lds	r25, 0x036E
    210a:	0e 94 b7 11 	call	0x236e	; 0x236e <led_state_set>
    210e:	0f 2e       	mov	r0, r31
    2110:	fb eb       	ldi	r31, 0xBB	; 187
    2112:	cf 2e       	mov	r12, r31
    2114:	f3 e0       	ldi	r31, 0x03	; 3
    2116:	df 2e       	mov	r13, r31
    2118:	f0 2d       	mov	r31, r0
							
		
			//update menu
			
			uint8_t i=0;
    211a:	c0 e0       	ldi	r28, 0x00	; 0
			
			for(i;i<12;i++){
				if(button_state[i]==1){
    211c:	f6 01       	movw	r30, r12
    211e:	81 91       	ld	r24, Z+
    2120:	6f 01       	movw	r12, r30
    2122:	81 30       	cpi	r24, 0x01	; 1
    2124:	41 f4       	brne	.+16     	; 0x2136 <Dashboard+0xd6>
					display_update(DISPLAY_MENU_BUTTON_TEST,0,i,0,0,0);
    2126:	8d e0       	ldi	r24, 0x0D	; 13
    2128:	60 e0       	ldi	r22, 0x00	; 0
    212a:	4c 2f       	mov	r20, r28
    212c:	20 e0       	ldi	r18, 0x00	; 0
    212e:	00 e0       	ldi	r16, 0x00	; 0
    2130:	ee 24       	eor	r14, r14
    2132:	0e 94 f4 0e 	call	0x1de8	; 0x1de8 <display_update>
		
			//update menu
			
			uint8_t i=0;
			
			for(i;i<12;i++){
    2136:	cf 5f       	subi	r28, 0xFF	; 255
    2138:	cc 30       	cpi	r28, 0x0C	; 12
    213a:	81 f7       	brne	.-32     	; 0x211c <Dashboard+0xbc>
    213c:	1b c0       	rjmp	.+54     	; 0x2174 <Dashboard+0x114>
		return;
		break;
		case EVENT_50HZ:
			/* Multiplex */
			#if HAS_BUTTONS
				button_multiplex_cycle();				
    213e:	0e 94 1e 01 	call	0x23c	; 0x23c <button_multiplex_cycle>
			#endif	
		return;
    2142:	18 c0       	rjmp	.+48     	; 0x2174 <Dashboard+0x114>
		break;
		case EVENT_CANERROR:
			/* Catch Can Errors*/
			CANAbortCMD();
    2144:	0e 94 a7 02 	call	0x54e	; 0x54e <CANAbortCMD>
		return;
    2148:	15 c0       	rjmp	.+42     	; 0x2174 <Dashboard+0x114>
		break;
		case EVENT_CANTX:
			CANSendNext();
    214a:	0e 94 88 02 	call	0x510	; 0x510 <CANSendNext>
		break;
    214e:	12 c0       	rjmp	.+36     	; 0x2174 <Dashboard+0x114>
		case EVENT_CANRX:
			// ToDo use RX to build display
			CANGetData(&dashboard_rx);
    2150:	8a e4       	ldi	r24, 0x4A	; 74
    2152:	93 e0       	ldi	r25, 0x03	; 3
    2154:	0e 94 12 02 	call	0x424	; 0x424 <CANGetData>
			// check for communication error
			/*if(selected_menu!=dashboard_rx_general_data.dataStruct.REQUEST_ID){
				display_update(DISPLAY_MENU_ERROR,ERROR_BAD_REQUEST_ID,0,0,0,0);
			}*/
			
			display_update(dashboard_rx_general_data.dataStruct.REQUEST_ID,dashboard_rx_general_data.dataStruct.VALUE1,dashboard_rx_general_data.dataStruct.VALUE2,dashboard_rx_general_data.dataStruct.VALUE3,dashboard_rx_general_data.dataStruct.VALUE4,dashboard_rx_general_data.dataStruct.VALUE5);
    2158:	80 91 5c 03 	lds	r24, 0x035C
    215c:	60 91 5d 03 	lds	r22, 0x035D
    2160:	40 91 5e 03 	lds	r20, 0x035E
    2164:	20 91 5f 03 	lds	r18, 0x035F
    2168:	00 91 60 03 	lds	r16, 0x0360
    216c:	e0 90 61 03 	lds	r14, 0x0361
    2170:	0e 94 f4 0e 	call	0x1de8	; 0x1de8 <display_update>
		return;
		break;
		default:
		break;
	}
}
    2174:	df 91       	pop	r29
    2176:	cf 91       	pop	r28
    2178:	0f 91       	pop	r16
    217a:	ef 90       	pop	r14
    217c:	df 90       	pop	r13
    217e:	cf 90       	pop	r12
    2180:	08 95       	ret

00002182 <EventHandleEvent>:


void EventHandleEvent(void){
	if(event_queue_head!=event_queue_tail){
    2182:	90 91 2e 04 	lds	r25, 0x042E
    2186:	80 91 2f 04 	lds	r24, 0x042F
    218a:	98 17       	cp	r25, r24
    218c:	61 f0       	breq	.+24     	; 0x21a6 <EventHandleEvent+0x24>
		Dashboard();		
    218e:	0e 94 30 10 	call	0x2060	; 0x2060 <Dashboard>
		event_queue_tail=(event_queue_tail+1)%EVENT_QUEUE_SIZE;
    2192:	80 91 2f 04 	lds	r24, 0x042F
    2196:	90 e0       	ldi	r25, 0x00	; 0
    2198:	01 96       	adiw	r24, 0x01	; 1
    219a:	60 e1       	ldi	r22, 0x10	; 16
    219c:	70 e0       	ldi	r23, 0x00	; 0
    219e:	0e 94 45 14 	call	0x288a	; 0x288a <__divmodhi4>
    21a2:	80 93 2f 04 	sts	0x042F, r24
    21a6:	08 95       	ret

000021a8 <led_set>:
	led_state_set(led_state);
	
}

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    21a8:	8c 30       	cpi	r24, 0x0C	; 12
    21aa:	70 f5       	brcc	.+92     	; 0x2208 <led_set+0x60>
	
	switch(led_id){
    21ac:	84 30       	cpi	r24, 0x04	; 4
    21ae:	39 f1       	breq	.+78     	; 0x21fe <led_set+0x56>
    21b0:	85 30       	cpi	r24, 0x05	; 5
    21b2:	48 f4       	brcc	.+18     	; 0x21c6 <led_set+0x1e>
    21b4:	81 30       	cpi	r24, 0x01	; 1
    21b6:	f9 f0       	breq	.+62     	; 0x21f6 <led_set+0x4e>
    21b8:	81 30       	cpi	r24, 0x01	; 1
    21ba:	98 f0       	brcs	.+38     	; 0x21e2 <led_set+0x3a>
    21bc:	82 30       	cpi	r24, 0x02	; 2
    21be:	e9 f0       	breq	.+58     	; 0x21fa <led_set+0x52>
    21c0:	83 30       	cpi	r24, 0x03	; 3
    21c2:	11 f5       	brne	.+68     	; 0x2208 <led_set+0x60>
    21c4:	1e c0       	rjmp	.+60     	; 0x2202 <led_set+0x5a>
    21c6:	88 30       	cpi	r24, 0x08	; 8
    21c8:	91 f0       	breq	.+36     	; 0x21ee <led_set+0x46>
    21ca:	89 30       	cpi	r24, 0x09	; 9
    21cc:	28 f4       	brcc	.+10     	; 0x21d8 <led_set+0x30>
    21ce:	85 30       	cpi	r24, 0x05	; 5
    21d0:	51 f0       	breq	.+20     	; 0x21e6 <led_set+0x3e>
    21d2:	87 30       	cpi	r24, 0x07	; 7
    21d4:	c9 f4       	brne	.+50     	; 0x2208 <led_set+0x60>
    21d6:	09 c0       	rjmp	.+18     	; 0x21ea <led_set+0x42>
    21d8:	89 30       	cpi	r24, 0x09	; 9
    21da:	59 f0       	breq	.+22     	; 0x21f2 <led_set+0x4a>
    21dc:	8a 30       	cpi	r24, 0x0A	; 10
    21de:	a1 f4       	brne	.+40     	; 0x2208 <led_set+0x60>
    21e0:	12 c0       	rjmp	.+36     	; 0x2206 <led_set+0x5e>
		case LED_ID_AMS:
				PORTC|=(0x01)<<LED_PIN_AMS;	/* turn on led */
    21e2:	41 9a       	sbi	0x08, 1	; 8
			break;
    21e4:	08 95       	ret
		case LED_ID_TV:
				PORTA|=(0x01)<<LED_PIN_TV;/* turn on led */
    21e6:	11 9a       	sbi	0x02, 1	; 2
			break;
    21e8:	08 95       	ret
		case LED_ID_RECUP:
				PORTA|=(0x01)<<LED_PIN_RECUP;/* turn on led */
    21ea:	13 9a       	sbi	0x02, 3	; 2
			break;
    21ec:	08 95       	ret
		case LED_ID_KOBI:
				PORTA|=(0x01)<<LED_PIN_KOBI;/* turn on led */
    21ee:	14 9a       	sbi	0x02, 4	; 2
				break;
    21f0:	08 95       	ret
		case LED_ID_AD:
				PORTA|=(0x01)<<LED_PIN_AD;/* turn on led */
    21f2:	12 9a       	sbi	0x02, 2	; 2
				break;
    21f4:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTG|=(0x01)<<LED_PIN_LV_LOW;/* turn on led */
    21f6:	a4 9a       	sbi	0x14, 4	; 20
				break;
    21f8:	08 95       	ret
		case LED_ID_IMD:
				PORTC|=(0x01)<<LED_PIN_IMD;/* turn on led */
    21fa:	40 9a       	sbi	0x08, 0	; 8
				break;
    21fc:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG|=(0x01)<<LED_PIN_BRAKE;/* turn on led */
    21fe:	a1 9a       	sbi	0x14, 1	; 20
				break;
    2200:	08 95       	ret
		case LED_ID_OK:
				PORTG|=(0x01)<<LED_PIN_OK;/* turn on led */
    2202:	a0 9a       	sbi	0x14, 0	; 20
				break;
    2204:	08 95       	ret
		case LED_ID_START:
				PORTD|=(0x01)<<LED_PIN_START;/* turn on led */
    2206:	5f 9a       	sbi	0x0b, 7	; 11
    2208:	08 95       	ret

0000220a <led_clear>:
				
				
}

void led_clear(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    220a:	8c 30       	cpi	r24, 0x0C	; 12
    220c:	90 f5       	brcc	.+100    	; 0x2272 <led_clear+0x68>
	
	switch(led_id){
    220e:	84 30       	cpi	r24, 0x04	; 4
    2210:	49 f1       	breq	.+82     	; 0x2264 <led_clear+0x5a>
    2212:	85 30       	cpi	r24, 0x05	; 5
    2214:	48 f4       	brcc	.+18     	; 0x2228 <led_clear+0x1e>
    2216:	81 30       	cpi	r24, 0x01	; 1
    2218:	f9 f0       	breq	.+62     	; 0x2258 <led_clear+0x4e>
    221a:	81 30       	cpi	r24, 0x01	; 1
    221c:	98 f0       	brcs	.+38     	; 0x2244 <led_clear+0x3a>
    221e:	82 30       	cpi	r24, 0x02	; 2
    2220:	f9 f0       	breq	.+62     	; 0x2260 <led_clear+0x56>
    2222:	83 30       	cpi	r24, 0x03	; 3
    2224:	31 f5       	brne	.+76     	; 0x2272 <led_clear+0x68>
    2226:	22 c0       	rjmp	.+68     	; 0x226c <led_clear+0x62>
    2228:	88 30       	cpi	r24, 0x08	; 8
    222a:	91 f0       	breq	.+36     	; 0x2250 <led_clear+0x46>
    222c:	89 30       	cpi	r24, 0x09	; 9
    222e:	28 f4       	brcc	.+10     	; 0x223a <led_clear+0x30>
    2230:	85 30       	cpi	r24, 0x05	; 5
    2232:	51 f0       	breq	.+20     	; 0x2248 <led_clear+0x3e>
    2234:	87 30       	cpi	r24, 0x07	; 7
    2236:	e9 f4       	brne	.+58     	; 0x2272 <led_clear+0x68>
    2238:	09 c0       	rjmp	.+18     	; 0x224c <led_clear+0x42>
    223a:	89 30       	cpi	r24, 0x09	; 9
    223c:	59 f0       	breq	.+22     	; 0x2254 <led_clear+0x4a>
    223e:	8a 30       	cpi	r24, 0x0A	; 10
    2240:	c1 f4       	brne	.+48     	; 0x2272 <led_clear+0x68>
    2242:	16 c0       	rjmp	.+44     	; 0x2270 <led_clear+0x66>
		case LED_ID_AMS:
				PORTC&=~(1<<LED_PIN_AMS);	/* turn off led */
    2244:	41 98       	cbi	0x08, 1	; 8
				break;
    2246:	08 95       	ret
		case LED_ID_TV:
				PORTA&=~(1<<LED_PIN_TV);/* turn off led */
    2248:	11 98       	cbi	0x02, 1	; 2
				break;
    224a:	08 95       	ret
		case LED_ID_RECUP:
				PORTA&=~(1<<LED_PIN_RECUP);/* turn off led */
    224c:	13 98       	cbi	0x02, 3	; 2
				break;
    224e:	08 95       	ret
		case LED_ID_KOBI:
				PORTA&=~(1<<LED_PIN_KOBI);/* turn off led */
    2250:	14 98       	cbi	0x02, 4	; 2
				break;
    2252:	08 95       	ret
		case LED_ID_AD:
				PORTA&=~(1<<LED_PIN_AD);/* turn off led */
    2254:	12 98       	cbi	0x02, 2	; 2
				break;
    2256:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTG&=~(0x01)<<LED_PIN_LV_LOW;/* turn off led */
    2258:	84 b3       	in	r24, 0x14	; 20
    225a:	80 7e       	andi	r24, 0xE0	; 224
    225c:	84 bb       	out	0x14, r24	; 20
				break;
    225e:	08 95       	ret
		case LED_ID_IMD:
				PORTC&=~(1<<LED_PIN_IMD);/* turn off led */
    2260:	40 98       	cbi	0x08, 0	; 8
				break;
    2262:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG&=~(0x01)<<LED_PIN_BRAKE;/* turn off led */
    2264:	84 b3       	in	r24, 0x14	; 20
    2266:	8c 7f       	andi	r24, 0xFC	; 252
    2268:	84 bb       	out	0x14, r24	; 20
				break;
    226a:	08 95       	ret
		case LED_ID_OK:
				PORTG&=~(1<<LED_PIN_OK);/* turn off led */
    226c:	a0 98       	cbi	0x14, 0	; 20
				break;
    226e:	08 95       	ret
		case LED_ID_START:
				PORTD&=~(1<<LED_PIN_START);/* turn off led */
    2270:	5f 98       	cbi	0x0b, 7	; 11
    2272:	08 95       	ret

00002274 <led_is_set>:
				break;
	}			
}				
			
uint8_t led_is_set(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    2274:	8c 30       	cpi	r24, 0x0C	; 12
    2276:	08 f0       	brcs	.+2      	; 0x227a <led_is_set+0x6>
    2278:	6a c0       	rjmp	.+212    	; 0x234e <led_is_set+0xda>
	
	switch(led_id){
    227a:	84 30       	cpi	r24, 0x04	; 4
    227c:	09 f4       	brne	.+2      	; 0x2280 <led_is_set+0xc>
    227e:	54 c0       	rjmp	.+168    	; 0x2328 <led_is_set+0xb4>
    2280:	85 30       	cpi	r24, 0x05	; 5
    2282:	60 f4       	brcc	.+24     	; 0x229c <led_is_set+0x28>
    2284:	81 30       	cpi	r24, 0x01	; 1
    2286:	09 f4       	brne	.+2      	; 0x228a <led_is_set+0x16>
    2288:	41 c0       	rjmp	.+130    	; 0x230c <led_is_set+0x98>
    228a:	81 30       	cpi	r24, 0x01	; 1
    228c:	b8 f0       	brcs	.+46     	; 0x22bc <led_is_set+0x48>
    228e:	82 30       	cpi	r24, 0x02	; 2
    2290:	09 f4       	brne	.+2      	; 0x2294 <led_is_set+0x20>
    2292:	44 c0       	rjmp	.+136    	; 0x231c <led_is_set+0xa8>
    2294:	83 30       	cpi	r24, 0x03	; 3
    2296:	09 f0       	breq	.+2      	; 0x229a <led_is_set+0x26>
    2298:	59 c0       	rjmp	.+178    	; 0x234c <led_is_set+0xd8>
    229a:	4d c0       	rjmp	.+154    	; 0x2336 <led_is_set+0xc2>
    229c:	88 30       	cpi	r24, 0x08	; 8
    229e:	31 f1       	breq	.+76     	; 0x22ec <led_is_set+0x78>
    22a0:	89 30       	cpi	r24, 0x09	; 9
    22a2:	30 f4       	brcc	.+12     	; 0x22b0 <led_is_set+0x3c>
    22a4:	85 30       	cpi	r24, 0x05	; 5
    22a6:	91 f0       	breq	.+36     	; 0x22cc <led_is_set+0x58>
    22a8:	87 30       	cpi	r24, 0x07	; 7
    22aa:	09 f0       	breq	.+2      	; 0x22ae <led_is_set+0x3a>
    22ac:	4f c0       	rjmp	.+158    	; 0x234c <led_is_set+0xd8>
    22ae:	15 c0       	rjmp	.+42     	; 0x22da <led_is_set+0x66>
    22b0:	89 30       	cpi	r24, 0x09	; 9
    22b2:	21 f1       	breq	.+72     	; 0x22fc <led_is_set+0x88>
    22b4:	8a 30       	cpi	r24, 0x0A	; 10
    22b6:	09 f0       	breq	.+2      	; 0x22ba <led_is_set+0x46>
    22b8:	49 c0       	rjmp	.+146    	; 0x234c <led_is_set+0xd8>
    22ba:	43 c0       	rjmp	.+134    	; 0x2342 <led_is_set+0xce>
		case LED_ID_AMS:
			return 0x01==(PORTC>>LED_PIN_AMS);	
    22bc:	98 b1       	in	r25, 0x08	; 8
    22be:	96 95       	lsr	r25
    22c0:	81 e0       	ldi	r24, 0x01	; 1
    22c2:	91 30       	cpi	r25, 0x01	; 1
    22c4:	09 f4       	brne	.+2      	; 0x22c8 <led_is_set+0x54>
    22c6:	43 c0       	rjmp	.+134    	; 0x234e <led_is_set+0xda>
    22c8:	80 e0       	ldi	r24, 0x00	; 0
    22ca:	08 95       	ret
			break;
		case LED_ID_TV:
			return 0x01==(PORTA>>LED_PIN_TV);
    22cc:	92 b1       	in	r25, 0x02	; 2
    22ce:	96 95       	lsr	r25
    22d0:	81 e0       	ldi	r24, 0x01	; 1
    22d2:	91 30       	cpi	r25, 0x01	; 1
    22d4:	e1 f1       	breq	.+120    	; 0x234e <led_is_set+0xda>
    22d6:	80 e0       	ldi	r24, 0x00	; 0
    22d8:	08 95       	ret
			break;
		case LED_ID_RECUP:
			return 0x01==(PORTA>>LED_PIN_RECUP);
    22da:	92 b1       	in	r25, 0x02	; 2
    22dc:	96 95       	lsr	r25
    22de:	96 95       	lsr	r25
    22e0:	96 95       	lsr	r25
    22e2:	81 e0       	ldi	r24, 0x01	; 1
    22e4:	91 30       	cpi	r25, 0x01	; 1
    22e6:	99 f1       	breq	.+102    	; 0x234e <led_is_set+0xda>
    22e8:	80 e0       	ldi	r24, 0x00	; 0
    22ea:	08 95       	ret
			break;
		case LED_ID_KOBI:
			return 0x01==(PORTA>>LED_PIN_KOBI);
    22ec:	92 b1       	in	r25, 0x02	; 2
    22ee:	92 95       	swap	r25
    22f0:	9f 70       	andi	r25, 0x0F	; 15
    22f2:	81 e0       	ldi	r24, 0x01	; 1
    22f4:	91 30       	cpi	r25, 0x01	; 1
    22f6:	59 f1       	breq	.+86     	; 0x234e <led_is_set+0xda>
    22f8:	80 e0       	ldi	r24, 0x00	; 0
    22fa:	08 95       	ret
			break;
		case LED_ID_AD:
			return 0x01==(PORTA>>LED_PIN_AD);
    22fc:	92 b1       	in	r25, 0x02	; 2
    22fe:	96 95       	lsr	r25
    2300:	96 95       	lsr	r25
    2302:	81 e0       	ldi	r24, 0x01	; 1
    2304:	91 30       	cpi	r25, 0x01	; 1
    2306:	19 f1       	breq	.+70     	; 0x234e <led_is_set+0xda>
    2308:	80 e0       	ldi	r24, 0x00	; 0
    230a:	08 95       	ret
			break;
		case LED_ID_LV_LOW:
			return 0x01==(PORTG>>LED_PIN_LV_LOW);
    230c:	94 b3       	in	r25, 0x14	; 20
    230e:	92 95       	swap	r25
    2310:	9f 70       	andi	r25, 0x0F	; 15
    2312:	81 e0       	ldi	r24, 0x01	; 1
    2314:	91 30       	cpi	r25, 0x01	; 1
    2316:	d9 f0       	breq	.+54     	; 0x234e <led_is_set+0xda>
    2318:	80 e0       	ldi	r24, 0x00	; 0
    231a:	08 95       	ret
			break;
		case LED_ID_IMD:
			return 0x01==(PORTC>>LED_PIN_IMD);
    231c:	98 b1       	in	r25, 0x08	; 8
    231e:	81 e0       	ldi	r24, 0x01	; 1
    2320:	91 30       	cpi	r25, 0x01	; 1
    2322:	a9 f0       	breq	.+42     	; 0x234e <led_is_set+0xda>
    2324:	80 e0       	ldi	r24, 0x00	; 0
    2326:	08 95       	ret
			break;
		case LED_ID_BRAKE:
			return 0x01==(PORTG>>LED_PIN_BRAKE);
    2328:	94 b3       	in	r25, 0x14	; 20
    232a:	96 95       	lsr	r25
    232c:	81 e0       	ldi	r24, 0x01	; 1
    232e:	91 30       	cpi	r25, 0x01	; 1
    2330:	71 f0       	breq	.+28     	; 0x234e <led_is_set+0xda>
    2332:	80 e0       	ldi	r24, 0x00	; 0
    2334:	08 95       	ret
			break;
		case LED_ID_OK:
			return 0x01==(PORTG>>LED_PIN_OK);
    2336:	94 b3       	in	r25, 0x14	; 20
    2338:	81 e0       	ldi	r24, 0x01	; 1
    233a:	91 30       	cpi	r25, 0x01	; 1
    233c:	41 f0       	breq	.+16     	; 0x234e <led_is_set+0xda>
    233e:	80 e0       	ldi	r24, 0x00	; 0
    2340:	08 95       	ret
			break;
		case LED_ID_START:
			return 0x01==(PORTD>>LED_PIN_START);
    2342:	81 e0       	ldi	r24, 0x01	; 1
    2344:	5f 99       	sbic	0x0b, 7	; 11
    2346:	03 c0       	rjmp	.+6      	; 0x234e <led_is_set+0xda>
    2348:	80 e0       	ldi	r24, 0x00	; 0
    234a:	08 95       	ret
    234c:	08 95       	ret
			break;
		default:
		break;
	}
}
    234e:	08 95       	ret

00002350 <led_toggle>:



void led_toggle(uint8_t led_id){
    2350:	cf 93       	push	r28
    2352:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    2354:	0e 94 3a 11 	call	0x2274	; 0x2274 <led_is_set>
    2358:	88 23       	and	r24, r24
    235a:	21 f0       	breq	.+8      	; 0x2364 <led_toggle+0x14>
		led_clear(led_id);
    235c:	8c 2f       	mov	r24, r28
    235e:	0e 94 05 11 	call	0x220a	; 0x220a <led_clear>
    2362:	03 c0       	rjmp	.+6      	; 0x236a <led_toggle+0x1a>
	}else{
		led_set(led_id);
    2364:	8c 2f       	mov	r24, r28
    2366:	0e 94 d4 10 	call	0x21a8	; 0x21a8 <led_set>
	}
}
    236a:	cf 91       	pop	r28
    236c:	08 95       	ret

0000236e <led_state_set>:


void led_state_set(uint16_t led_new_state){
    236e:	ef 92       	push	r14
    2370:	ff 92       	push	r15
    2372:	0f 93       	push	r16
    2374:	1f 93       	push	r17
    2376:	cf 93       	push	r28
    2378:	df 93       	push	r29
    237a:	7c 01       	movw	r14, r24
    237c:	c0 e0       	ldi	r28, 0x00	; 0
    237e:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    2380:	01 e0       	ldi	r16, 0x01	; 1
    2382:	10 e0       	ldi	r17, 0x00	; 0
		led_set(led_id);
	}
}


void led_state_set(uint16_t led_new_state){
    2384:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    2386:	98 01       	movw	r18, r16
    2388:	0c 2e       	mov	r0, r28
    238a:	02 c0       	rjmp	.+4      	; 0x2390 <led_state_set+0x22>
    238c:	22 0f       	add	r18, r18
    238e:	33 1f       	adc	r19, r19
    2390:	0a 94       	dec	r0
    2392:	e2 f7       	brpl	.-8      	; 0x238c <led_state_set+0x1e>
    2394:	2e 21       	and	r18, r14
    2396:	3f 21       	and	r19, r15
    2398:	21 15       	cp	r18, r1
    239a:	31 05       	cpc	r19, r1
    239c:	11 f0       	breq	.+4      	; 0x23a2 <led_state_set+0x34>
			led_set(i);
    239e:	0e 94 d4 10 	call	0x21a8	; 0x21a8 <led_set>
    23a2:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    23a4:	cb 30       	cpi	r28, 0x0B	; 11
    23a6:	d1 05       	cpc	r29, r1
    23a8:	69 f7       	brne	.-38     	; 0x2384 <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
}
    23aa:	df 91       	pop	r29
    23ac:	cf 91       	pop	r28
    23ae:	1f 91       	pop	r17
    23b0:	0f 91       	pop	r16
    23b2:	ff 90       	pop	r15
    23b4:	ef 90       	pop	r14
    23b6:	08 95       	ret

000023b8 <led_init>:
void led_init(void){
	
	
	// Set Data Direction of LED I/O Pins 
	
	DDRC|=(0x01)<<LED_PIN_AMS;/* set data direction to output*/
    23b8:	39 9a       	sbi	0x07, 1	; 7
	DDRA|=(0x01)<<LED_PIN_TV;/* set data direction to output*/
    23ba:	09 9a       	sbi	0x01, 1	; 1
	DDRA|=(0x01)<<LED_PIN_RECUP;/* set data direction to output*/
    23bc:	0b 9a       	sbi	0x01, 3	; 1
	DDRA|=(0x01)<<LED_PIN_KOBI;/* set data direction to output*/
    23be:	0c 9a       	sbi	0x01, 4	; 1
	DDRA|=(0x01)<<LED_PIN_AD;/* set data direction to output*/
    23c0:	0a 9a       	sbi	0x01, 2	; 1
	DDRG|=(0x01)<<LED_PIN_LV_LOW;/* set data direction to output*/
    23c2:	9c 9a       	sbi	0x13, 4	; 19
	DDRC|=(0x01)<<LED_PIN_IMD;/* set data direction to output*/
    23c4:	38 9a       	sbi	0x07, 0	; 7
	DDRG|=(0x01)<<LED_PIN_BRAKE;/* set data direction to output*/
    23c6:	99 9a       	sbi	0x13, 1	; 19
	DDRG|=(0x01)<<LED_PIN_OK;/* set data direction to output*/
    23c8:	98 9a       	sbi	0x13, 0	; 19
	DDRD|=(0x01)<<LED_PIN_START;/* set data direction to output*/
    23ca:	57 9a       	sbi	0x0a, 7	; 10
	
	// Set I/O Pins High (all leds on)	
	PORTC|=(0x01)<<LED_PIN_AMS;	/* turn on led */
    23cc:	41 9a       	sbi	0x08, 1	; 8
	PORTA|=(0x01)<<LED_PIN_TV;/* turn on led */
    23ce:	11 9a       	sbi	0x02, 1	; 2
	PORTA|=(0x01)<<LED_PIN_RECUP;/* turn on led */
    23d0:	13 9a       	sbi	0x02, 3	; 2
	PORTA|=(0x01)<<LED_PIN_KOBI;/* turn on led */
    23d2:	14 9a       	sbi	0x02, 4	; 2
	PORTA|=(0x01)<<LED_PIN_AD;/* turn on led */
    23d4:	12 9a       	sbi	0x02, 2	; 2
	PORTG|=(0x01)<<LED_PIN_LV_LOW;/* turn on led */
    23d6:	a4 9a       	sbi	0x14, 4	; 20
	PORTC|=(0x01)<<LED_PIN_IMD;/* turn on led */
    23d8:	40 9a       	sbi	0x08, 0	; 8
	PORTG|=(0x01)<<LED_PIN_BRAKE;/* turn on led */
    23da:	a1 9a       	sbi	0x14, 1	; 20
	PORTG|=(0x01)<<LED_PIN_OK;/* turn on led */
    23dc:	a0 9a       	sbi	0x14, 0	; 20
	PORTD|=(0x01)<<LED_PIN_START;/* turn on led */
    23de:	5f 9a       	sbi	0x0b, 7	; 11
	
	
	
	led_state=0xFFFF;
    23e0:	8f ef       	ldi	r24, 0xFF	; 255
    23e2:	9f ef       	ldi	r25, 0xFF	; 255
    23e4:	90 93 6e 03 	sts	0x036E, r25
    23e8:	80 93 6d 03 	sts	0x036D, r24
	led_state_set(led_state);
    23ec:	0e 94 b7 11 	call	0x236e	; 0x236e <led_state_set>
	
}
    23f0:	08 95       	ret

000023f2 <led_state_return>:
			led_set(i);
		}
	}
}

uint16_t led_state_return(void){
    23f2:	0f 93       	push	r16
    23f4:	1f 93       	push	r17
    23f6:	cf 93       	push	r28
    23f8:	df 93       	push	r29
    23fa:	c0 e0       	ldi	r28, 0x00	; 0
    23fc:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    23fe:	8c 2f       	mov	r24, r28
    2400:	0e 94 3a 11 	call	0x2274	; 0x2274 <led_is_set>
    2404:	90 e0       	ldi	r25, 0x00	; 0
    2406:	0c 2e       	mov	r0, r28
    2408:	02 c0       	rjmp	.+4      	; 0x240e <led_state_return+0x1c>
    240a:	88 0f       	add	r24, r24
    240c:	99 1f       	adc	r25, r25
    240e:	0a 94       	dec	r0
    2410:	e2 f7       	brpl	.-8      	; 0x240a <led_state_return+0x18>
    2412:	08 2b       	or	r16, r24
    2414:	19 2b       	or	r17, r25
    2416:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    2418:	cb 30       	cpi	r28, 0x0B	; 11
    241a:	d1 05       	cpc	r29, r1
    241c:	81 f7       	brne	.-32     	; 0x23fe <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    241e:	80 2f       	mov	r24, r16
    2420:	91 2f       	mov	r25, r17
    2422:	df 91       	pop	r29
    2424:	cf 91       	pop	r28
    2426:	1f 91       	pop	r17
    2428:	0f 91       	pop	r16
    242a:	08 95       	ret

0000242c <main_deinit>:
		
}

void main_deinit(){
	
}
    242c:	08 95       	ret

0000242e <ports_init>:
	*/
	
	
	/* Init Ports */
	// Default Pin config for PORT A,B,C,D,E,F (Input with pull up)
	DDRA=0x00;
    242e:	11 b8       	out	0x01, r1	; 1
	DDRB=0x00;
    2430:	14 b8       	out	0x04, r1	; 4
	DDRC&=~(0b10011111);;
    2432:	87 b1       	in	r24, 0x07	; 7
    2434:	80 76       	andi	r24, 0x60	; 96
    2436:	87 b9       	out	0x07, r24	; 7
	DDRD=0xFF;
    2438:	8f ef       	ldi	r24, 0xFF	; 255
    243a:	8a b9       	out	0x0a, r24	; 10
	DDRE=0x00;
    243c:	1d b8       	out	0x0d, r1	; 13
	DDRF=0x00;
    243e:	10 ba       	out	0x10, r1	; 16
	DDRG&=~(0b00011111); // Port G Pins 7,8 and 6 not written
    2440:	93 b3       	in	r25, 0x13	; 19
    2442:	90 7e       	andi	r25, 0xE0	; 224
    2444:	93 bb       	out	0x13, r25	; 19
	
	PORTA=0xFF;
    2446:	82 b9       	out	0x02, r24	; 2
	PORTB=0xFF;
    2448:	85 b9       	out	0x05, r24	; 5
	PORTC=0xFF;
    244a:	88 b9       	out	0x08, r24	; 8
	PORTD|=(0b10011111);
    244c:	9b b1       	in	r25, 0x0b	; 11
    244e:	9f 69       	ori	r25, 0x9F	; 159
    2450:	9b b9       	out	0x0b, r25	; 11
	PORTE=0xFF;
    2452:	8e b9       	out	0x0e, r24	; 14
	PORTF=0xFF;
    2454:	81 bb       	out	0x11, r24	; 17
	PORTG|=(0b00011111); // Port G Pins 7,8 and 6 not written
    2456:	84 b3       	in	r24, 0x14	; 20
    2458:	8f 61       	ori	r24, 0x1F	; 31
    245a:	84 bb       	out	0x14, r24	; 20
	
}
    245c:	08 95       	ret

0000245e <main_init>:


void main_init(){


	ports_init();
    245e:	0e 94 17 12 	call	0x242e	; 0x242e <ports_init>
	
	CANInit();
    2462:	0e 94 d8 01 	call	0x3b0	; 0x3b0 <CANInit>

	#if HAS_50HZ|HAS_200HZ|HAS_50HZ
	Timer1_init(TMR1_PRESCALER,FALSE);
    2466:	82 e0       	ldi	r24, 0x02	; 2
    2468:	60 e0       	ldi	r22, 0x00	; 0
    246a:	0e 94 b9 13 	call	0x2772	; 0x2772 <Timer1_init>
	#endif

	#if HAS_10HZ|HAS_5HZ|HAS_4HZ
	Timer3_init(TMR3_PRESCALER,FALSE);
    246e:	83 e0       	ldi	r24, 0x03	; 3
    2470:	60 e0       	ldi	r22, 0x00	; 0
    2472:	0e 94 be 13 	call	0x277c	; 0x277c <Timer3_init>
	#endif

	#if HAS_50HZ
	TIMER_Timer1_OCR1A_on();
    2476:	0e 94 c3 13 	call	0x2786	; 0x2786 <TIMER_Timer1_OCR1A_on>
	#if HAS_200HZ
	TIMER_Timer1_OCR1C_on();
	#endif

	#if HAS_10HZ
	TIMER_Timer3_OCR3A_on();
    247a:	0e 94 f3 13 	call	0x27e6	; 0x27e6 <TIMER_Timer3_OCR3A_on>
	#endif

	#if HAS_BUZZER
	buzzer_init();
    247e:	0e 94 70 01 	call	0x2e0	; 0x2e0 <buzzer_init>
	#endif
	
	#if HAS_LEDS
	led_init();
    2482:	0e 94 dc 11 	call	0x23b8	; 0x23b8 <led_init>
	#endif
	
	#if HAS_BUTTONS
	button_init();
    2486:	0e 94 06 01 	call	0x20c	; 0x20c <button_init>
	#endif
	
	#if HAS_DISPLAY
	display_init();
    248a:	0e 94 c0 0f 	call	0x1f80	; 0x1f80 <display_init>
	
	#if HAS_RADIO
	radio_init();
	#endif
	
	InitWDT();
    248e:	0e 94 23 14 	call	0x2846	; 0x2846 <InitWDT>
	
	EventAddEvent(EVENT_INIT);
    2492:	80 e0       	ldi	r24, 0x00	; 0
    2494:	0e 94 04 10 	call	0x2008	; 0x2008 <EventAddEvent>
	
		
}
    2498:	08 95       	ret

0000249a <radio_init>:
#include <stdint.h>
#include <avr/io.h>
#include "../includes/Radio.h"

void radio_init(void){
	RADIO_DDR|=1<<RADIO_PIN;
    249a:	52 9a       	sbi	0x0a, 2	; 10
	RADIO_PORT&=~(1<<RADIO_PIN);
    249c:	5a 98       	cbi	0x0b, 2	; 11
}
    249e:	08 95       	ret

000024a0 <radio_on>:

void radio_on(void){
	RADIO_PORT|=(1<<RADIO_PIN);
    24a0:	5a 9a       	sbi	0x0b, 2	; 11
}
    24a2:	08 95       	ret

000024a4 <radio_off>:

void radio_off(void){
	RADIO_PORT&=~(1<<RADIO_PIN);
    24a4:	5a 98       	cbi	0x0b, 2	; 11
}
    24a6:	08 95       	ret

000024a8 <spi_init>:
//! @return == TRUE:  (always)
//!
//------------------------------------------------------------------------------
Bool spi_init (U8 config)
{
	Spi_init_ss();
    24a8:	20 9a       	sbi	0x04, 0	; 4
	
    Spi_init_config(config);
    24aa:	20 9a       	sbi	0x04, 0	; 4
    24ac:	94 b1       	in	r25, 0x04	; 4
    24ae:	96 60       	ori	r25, 0x06	; 6
    24b0:	94 b9       	out	0x04, r25	; 4
    24b2:	9c b5       	in	r25, 0x2c	; 44
    24b4:	90 7c       	andi	r25, 0xC0	; 192
    24b6:	9c bd       	out	0x2c, r25	; 44
    24b8:	9c b5       	in	r25, 0x2c	; 44
    24ba:	8f 73       	andi	r24, 0x3F	; 63
    24bc:	89 2b       	or	r24, r25
    24be:	8c bd       	out	0x2c, r24	; 44
    24c0:	8d b5       	in	r24, 0x2d	; 45
    24c2:	8d bd       	out	0x2d, r24	; 45
    Spi_enable();
    24c4:	8c b5       	in	r24, 0x2c	; 44
    24c6:	80 64       	ori	r24, 0x40	; 64
    24c8:	8c bd       	out	0x2c, r24	; 44
	
    return TRUE;
}
    24ca:	81 e0       	ldi	r24, 0x01	; 1
    24cc:	08 95       	ret

000024ce <spi_test_hit>:
//!         == FALSE: NO byte received
//!
//------------------------------------------------------------------------------
Bool spi_test_hit (void)
{
    return Spi_rx_ready();
    24ce:	8d b5       	in	r24, 0x2d	; 45
}
    24d0:	80 78       	andi	r24, 0x80	; 128
    24d2:	08 95       	ret

000024d4 <spi_putchar>:
//! @return  character sent.
//!
//------------------------------------------------------------------------------
U8 spi_putchar (U8 ch)
{
    Spi_send_byte(ch);
    24d4:	8e bd       	out	0x2e, r24	; 46
    Spi_wait_spif();
    24d6:	0d b4       	in	r0, 0x2d	; 45
    24d8:	07 fe       	sbrs	r0, 7
    24da:	fd cf       	rjmp	.-6      	; 0x24d6 <spi_putchar+0x2>
    return ch;
}
    24dc:	08 95       	ret

000024de <spi_getchar>:
//------------------------------------------------------------------------------
U8 spi_getchar (void)
{
    U8 ch;

    Spi_wait_spif();
    24de:	0d b4       	in	r0, 0x2d	; 45
    24e0:	07 fe       	sbrs	r0, 7
    24e2:	fd cf       	rjmp	.-6      	; 0x24de <spi_getchar>
    ch = Spi_get_byte();
    24e4:	8e b5       	in	r24, 0x2e	; 46
    return ch;
}
    24e6:	08 95       	ret

000024e8 <spi_transmit_master>:
//!
//------------------------------------------------------------------------------
void  spi_transmit_master(U8 ch)
{
    //-- Wait for transmission complete
    Spi_wait_eot();
    24e8:	0d b4       	in	r0, 0x2d	; 45
    24ea:	07 fe       	sbrs	r0, 7
    24ec:	fd cf       	rjmp	.-6      	; 0x24e8 <spi_transmit_master>
    
    //-- Start new transmission
    Spi_send_byte(ch);
    24ee:	8e bd       	out	0x2e, r24	; 46
}
    24f0:	08 95       	ret

000024f2 <__vector_20>:
//! @param  buffer:  buffer of length 2 with characters to send on the SPI
//!
//! @return  none
//!

static ISR(SPI_STC_vect){
    24f2:	1f 92       	push	r1
    24f4:	0f 92       	push	r0
    24f6:	0f b6       	in	r0, 0x3f	; 63
    24f8:	0f 92       	push	r0
    24fa:	11 24       	eor	r1, r1
}
    24fc:	0f 90       	pop	r0
    24fe:	0f be       	out	0x3f, r0	; 63
    2500:	0f 90       	pop	r0
    2502:	1f 90       	pop	r1
    2504:	18 95       	reti

00002506 <__vector_16>:

/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
/* +--------------------------------+ */

ISR(TIMER0_COMP_vect){
    2506:	1f 92       	push	r1
    2508:	0f 92       	push	r0
    250a:	0f b6       	in	r0, 0x3f	; 63
    250c:	0f 92       	push	r0
    250e:	11 24       	eor	r1, r1
	return;
}
    2510:	0f 90       	pop	r0
    2512:	0f be       	out	0x3f, r0	; 63
    2514:	0f 90       	pop	r0
    2516:	1f 90       	pop	r1
    2518:	18 95       	reti

0000251a <__vector_17>:

ISR(TIMER0_OVF_vect){
    251a:	1f 92       	push	r1
    251c:	0f 92       	push	r0
    251e:	0f b6       	in	r0, 0x3f	; 63
    2520:	0f 92       	push	r0
    2522:	11 24       	eor	r1, r1
	return;
}
    2524:	0f 90       	pop	r0
    2526:	0f be       	out	0x3f, r0	; 63
    2528:	0f 90       	pop	r0
    252a:	1f 90       	pop	r1
    252c:	18 95       	reti

0000252e <__vector_12>:

ISR(TIMER1_COMPA_vect){
    252e:	1f 92       	push	r1
    2530:	0f 92       	push	r0
    2532:	0f b6       	in	r0, 0x3f	; 63
    2534:	0f 92       	push	r0
    2536:	11 24       	eor	r1, r1
    2538:	2f 93       	push	r18
    253a:	3f 93       	push	r19
    253c:	4f 93       	push	r20
    253e:	5f 93       	push	r21
    2540:	6f 93       	push	r22
    2542:	7f 93       	push	r23
    2544:	8f 93       	push	r24
    2546:	9f 93       	push	r25
    2548:	af 93       	push	r26
    254a:	bf 93       	push	r27
    254c:	ef 93       	push	r30
    254e:	ff 93       	push	r31
	OCR1A+=OCR1A_PERIOD_CNT;
    2550:	e8 e8       	ldi	r30, 0x88	; 136
    2552:	f0 e0       	ldi	r31, 0x00	; 0
    2554:	80 81       	ld	r24, Z
    2556:	91 81       	ldd	r25, Z+1	; 0x01
    2558:	80 5d       	subi	r24, 0xD0	; 208
    255a:	9a 48       	sbci	r25, 0x8A	; 138
    255c:	91 83       	std	Z+1, r25	; 0x01
    255e:	80 83       	st	Z, r24
	EventAddEvent(EVENT_50HZ);
    2560:	81 e0       	ldi	r24, 0x01	; 1
    2562:	0e 94 04 10 	call	0x2008	; 0x2008 <EventAddEvent>
	return;
}
    2566:	ff 91       	pop	r31
    2568:	ef 91       	pop	r30
    256a:	bf 91       	pop	r27
    256c:	af 91       	pop	r26
    256e:	9f 91       	pop	r25
    2570:	8f 91       	pop	r24
    2572:	7f 91       	pop	r23
    2574:	6f 91       	pop	r22
    2576:	5f 91       	pop	r21
    2578:	4f 91       	pop	r20
    257a:	3f 91       	pop	r19
    257c:	2f 91       	pop	r18
    257e:	0f 90       	pop	r0
    2580:	0f be       	out	0x3f, r0	; 63
    2582:	0f 90       	pop	r0
    2584:	1f 90       	pop	r1
    2586:	18 95       	reti

00002588 <__vector_13>:

ISR(TIMER1_COMPB_vect){
    2588:	1f 92       	push	r1
    258a:	0f 92       	push	r0
    258c:	0f b6       	in	r0, 0x3f	; 63
    258e:	0f 92       	push	r0
    2590:	11 24       	eor	r1, r1
    2592:	2f 93       	push	r18
    2594:	3f 93       	push	r19
    2596:	4f 93       	push	r20
    2598:	5f 93       	push	r21
    259a:	6f 93       	push	r22
    259c:	7f 93       	push	r23
    259e:	8f 93       	push	r24
    25a0:	9f 93       	push	r25
    25a2:	af 93       	push	r26
    25a4:	bf 93       	push	r27
    25a6:	ef 93       	push	r30
    25a8:	ff 93       	push	r31
	OCR1B+=OCR1B_PERIOD_CNT;
    25aa:	ea e8       	ldi	r30, 0x8A	; 138
    25ac:	f0 e0       	ldi	r31, 0x00	; 0
    25ae:	80 81       	ld	r24, Z
    25b0:	91 81       	ldd	r25, Z+1	; 0x01
    25b2:	80 5a       	subi	r24, 0xA0	; 160
    25b4:	95 41       	sbci	r25, 0x15	; 21
    25b6:	91 83       	std	Z+1, r25	; 0x01
    25b8:	80 83       	st	Z, r24
	EventAddEvent(EVENT_25HZ);
    25ba:	82 e0       	ldi	r24, 0x02	; 2
    25bc:	0e 94 04 10 	call	0x2008	; 0x2008 <EventAddEvent>
	return;
}
    25c0:	ff 91       	pop	r31
    25c2:	ef 91       	pop	r30
    25c4:	bf 91       	pop	r27
    25c6:	af 91       	pop	r26
    25c8:	9f 91       	pop	r25
    25ca:	8f 91       	pop	r24
    25cc:	7f 91       	pop	r23
    25ce:	6f 91       	pop	r22
    25d0:	5f 91       	pop	r21
    25d2:	4f 91       	pop	r20
    25d4:	3f 91       	pop	r19
    25d6:	2f 91       	pop	r18
    25d8:	0f 90       	pop	r0
    25da:	0f be       	out	0x3f, r0	; 63
    25dc:	0f 90       	pop	r0
    25de:	1f 90       	pop	r1
    25e0:	18 95       	reti

000025e2 <__vector_14>:

ISR(TIMER1_COMPC_vect){
    25e2:	1f 92       	push	r1
    25e4:	0f 92       	push	r0
    25e6:	0f b6       	in	r0, 0x3f	; 63
    25e8:	0f 92       	push	r0
    25ea:	11 24       	eor	r1, r1
    25ec:	2f 93       	push	r18
    25ee:	3f 93       	push	r19
    25f0:	4f 93       	push	r20
    25f2:	5f 93       	push	r21
    25f4:	6f 93       	push	r22
    25f6:	7f 93       	push	r23
    25f8:	8f 93       	push	r24
    25fa:	9f 93       	push	r25
    25fc:	af 93       	push	r26
    25fe:	bf 93       	push	r27
    2600:	ef 93       	push	r30
    2602:	ff 93       	push	r31
	OCR1C+=OCR1C_PERIOD_CNT;
    2604:	ec e8       	ldi	r30, 0x8C	; 140
    2606:	f0 e0       	ldi	r31, 0x00	; 0
    2608:	80 81       	ld	r24, Z
    260a:	91 81       	ldd	r25, Z+1	; 0x01
    260c:	88 56       	subi	r24, 0x68	; 104
    260e:	95 4c       	sbci	r25, 0xC5	; 197
    2610:	91 83       	std	Z+1, r25	; 0x01
    2612:	80 83       	st	Z, r24
	EventAddEvent(EVENT_200HZ);
    2614:	83 e0       	ldi	r24, 0x03	; 3
    2616:	0e 94 04 10 	call	0x2008	; 0x2008 <EventAddEvent>
	return;
}
    261a:	ff 91       	pop	r31
    261c:	ef 91       	pop	r30
    261e:	bf 91       	pop	r27
    2620:	af 91       	pop	r26
    2622:	9f 91       	pop	r25
    2624:	8f 91       	pop	r24
    2626:	7f 91       	pop	r23
    2628:	6f 91       	pop	r22
    262a:	5f 91       	pop	r21
    262c:	4f 91       	pop	r20
    262e:	3f 91       	pop	r19
    2630:	2f 91       	pop	r18
    2632:	0f 90       	pop	r0
    2634:	0f be       	out	0x3f, r0	; 63
    2636:	0f 90       	pop	r0
    2638:	1f 90       	pop	r1
    263a:	18 95       	reti

0000263c <__vector_28>:

ISR(TIMER3_COMPA_vect){
    263c:	1f 92       	push	r1
    263e:	0f 92       	push	r0
    2640:	0f b6       	in	r0, 0x3f	; 63
    2642:	0f 92       	push	r0
    2644:	11 24       	eor	r1, r1
    2646:	2f 93       	push	r18
    2648:	3f 93       	push	r19
    264a:	4f 93       	push	r20
    264c:	5f 93       	push	r21
    264e:	6f 93       	push	r22
    2650:	7f 93       	push	r23
    2652:	8f 93       	push	r24
    2654:	9f 93       	push	r25
    2656:	af 93       	push	r26
    2658:	bf 93       	push	r27
    265a:	ef 93       	push	r30
    265c:	ff 93       	push	r31
	OCR3A+=OCR3A_PERIOD_CNT;
    265e:	e8 e9       	ldi	r30, 0x98	; 152
    2660:	f0 e0       	ldi	r31, 0x00	; 0
    2662:	80 81       	ld	r24, Z
    2664:	91 81       	ldd	r25, Z+1	; 0x01
    2666:	80 59       	subi	r24, 0x90	; 144
    2668:	96 4b       	sbci	r25, 0xB6	; 182
    266a:	91 83       	std	Z+1, r25	; 0x01
    266c:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    266e:	84 e0       	ldi	r24, 0x04	; 4
    2670:	0e 94 04 10 	call	0x2008	; 0x2008 <EventAddEvent>
	return;
}
    2674:	ff 91       	pop	r31
    2676:	ef 91       	pop	r30
    2678:	bf 91       	pop	r27
    267a:	af 91       	pop	r26
    267c:	9f 91       	pop	r25
    267e:	8f 91       	pop	r24
    2680:	7f 91       	pop	r23
    2682:	6f 91       	pop	r22
    2684:	5f 91       	pop	r21
    2686:	4f 91       	pop	r20
    2688:	3f 91       	pop	r19
    268a:	2f 91       	pop	r18
    268c:	0f 90       	pop	r0
    268e:	0f be       	out	0x3f, r0	; 63
    2690:	0f 90       	pop	r0
    2692:	1f 90       	pop	r1
    2694:	18 95       	reti

00002696 <__vector_29>:

ISR(TIMER3_COMPB_vect){
    2696:	1f 92       	push	r1
    2698:	0f 92       	push	r0
    269a:	0f b6       	in	r0, 0x3f	; 63
    269c:	0f 92       	push	r0
    269e:	11 24       	eor	r1, r1
    26a0:	2f 93       	push	r18
    26a2:	3f 93       	push	r19
    26a4:	4f 93       	push	r20
    26a6:	5f 93       	push	r21
    26a8:	6f 93       	push	r22
    26aa:	7f 93       	push	r23
    26ac:	8f 93       	push	r24
    26ae:	9f 93       	push	r25
    26b0:	af 93       	push	r26
    26b2:	bf 93       	push	r27
    26b4:	ef 93       	push	r30
    26b6:	ff 93       	push	r31
	OCR3B+=OCR3B_PERIOD_CNT;
    26b8:	ea e9       	ldi	r30, 0x9A	; 154
    26ba:	f0 e0       	ldi	r31, 0x00	; 0
    26bc:	80 81       	ld	r24, Z
    26be:	91 81       	ldd	r25, Z+1	; 0x01
    26c0:	80 52       	subi	r24, 0x20	; 32
    26c2:	9d 46       	sbci	r25, 0x6D	; 109
    26c4:	91 83       	std	Z+1, r25	; 0x01
    26c6:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5HZ);
    26c8:	85 e0       	ldi	r24, 0x05	; 5
    26ca:	0e 94 04 10 	call	0x2008	; 0x2008 <EventAddEvent>
	return;
}
    26ce:	ff 91       	pop	r31
    26d0:	ef 91       	pop	r30
    26d2:	bf 91       	pop	r27
    26d4:	af 91       	pop	r26
    26d6:	9f 91       	pop	r25
    26d8:	8f 91       	pop	r24
    26da:	7f 91       	pop	r23
    26dc:	6f 91       	pop	r22
    26de:	5f 91       	pop	r21
    26e0:	4f 91       	pop	r20
    26e2:	3f 91       	pop	r19
    26e4:	2f 91       	pop	r18
    26e6:	0f 90       	pop	r0
    26e8:	0f be       	out	0x3f, r0	; 63
    26ea:	0f 90       	pop	r0
    26ec:	1f 90       	pop	r1
    26ee:	18 95       	reti

000026f0 <__vector_30>:

ISR(TIMER3_COMPC_vect){
    26f0:	1f 92       	push	r1
    26f2:	0f 92       	push	r0
    26f4:	0f b6       	in	r0, 0x3f	; 63
    26f6:	0f 92       	push	r0
    26f8:	11 24       	eor	r1, r1
    26fa:	2f 93       	push	r18
    26fc:	3f 93       	push	r19
    26fe:	4f 93       	push	r20
    2700:	5f 93       	push	r21
    2702:	6f 93       	push	r22
    2704:	7f 93       	push	r23
    2706:	8f 93       	push	r24
    2708:	9f 93       	push	r25
    270a:	af 93       	push	r26
    270c:	bf 93       	push	r27
    270e:	ef 93       	push	r30
    2710:	ff 93       	push	r31
	OCR3C+=OCR3C_PERIOD_CNT;
    2712:	ec e9       	ldi	r30, 0x9C	; 156
    2714:	f0 e0       	ldi	r31, 0x00	; 0
    2716:	80 81       	ld	r24, Z
    2718:	91 81       	ldd	r25, Z+1	; 0x01
    271a:	88 56       	subi	r24, 0x68	; 104
    271c:	98 44       	sbci	r25, 0x48	; 72
    271e:	91 83       	std	Z+1, r25	; 0x01
    2720:	80 83       	st	Z, r24
	EventAddEvent(EVENT_4HZ);
    2722:	86 e0       	ldi	r24, 0x06	; 6
    2724:	0e 94 04 10 	call	0x2008	; 0x2008 <EventAddEvent>
	return;
}
    2728:	ff 91       	pop	r31
    272a:	ef 91       	pop	r30
    272c:	bf 91       	pop	r27
    272e:	af 91       	pop	r26
    2730:	9f 91       	pop	r25
    2732:	8f 91       	pop	r24
    2734:	7f 91       	pop	r23
    2736:	6f 91       	pop	r22
    2738:	5f 91       	pop	r21
    273a:	4f 91       	pop	r20
    273c:	3f 91       	pop	r19
    273e:	2f 91       	pop	r18
    2740:	0f 90       	pop	r0
    2742:	0f be       	out	0x3f, r0	; 63
    2744:	0f 90       	pop	r0
    2746:	1f 90       	pop	r1
    2748:	18 95       	reti

0000274a <__vector_15>:

ISR(TIMER1_OVF_vect){}
    274a:	1f 92       	push	r1
    274c:	0f 92       	push	r0
    274e:	0f b6       	in	r0, 0x3f	; 63
    2750:	0f 92       	push	r0
    2752:	11 24       	eor	r1, r1
    2754:	0f 90       	pop	r0
    2756:	0f be       	out	0x3f, r0	; 63
    2758:	0f 90       	pop	r0
    275a:	1f 90       	pop	r1
    275c:	18 95       	reti

0000275e <__vector_31>:

ISR(TIMER3_OVF_vect){}
    275e:	1f 92       	push	r1
    2760:	0f 92       	push	r0
    2762:	0f b6       	in	r0, 0x3f	; 63
    2764:	0f 92       	push	r0
    2766:	11 24       	eor	r1, r1
    2768:	0f 90       	pop	r0
    276a:	0f be       	out	0x3f, r0	; 63
    276c:	0f 90       	pop	r0
    276e:	1f 90       	pop	r1
    2770:	18 95       	reti

00002772 <Timer1_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
    2772:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1 = (interruptOverflow<<TOIE1);
    2776:	60 93 6f 00 	sts	0x006F, r22
}
    277a:	08 95       	ret

0000277c <Timer3_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR3B = prescaler;
    277c:	80 93 91 00 	sts	0x0091, r24

	
	TIMSK3 = (interruptOverflow<<TOIE3);
    2780:	60 93 71 00 	sts	0x0071, r22
}
    2784:	08 95       	ret

00002786 <TIMER_Timer1_OCR1A_on>:

void TIMER_Timer1_OCR1A_on(void){
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    2786:	80 91 84 00 	lds	r24, 0x0084
    278a:	90 91 85 00 	lds	r25, 0x0085
    278e:	80 5d       	subi	r24, 0xD0	; 208
    2790:	9a 48       	sbci	r25, 0x8A	; 138
    2792:	90 93 89 00 	sts	0x0089, r25
    2796:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
    279a:	ef e6       	ldi	r30, 0x6F	; 111
    279c:	f0 e0       	ldi	r31, 0x00	; 0
    279e:	80 81       	ld	r24, Z
    27a0:	82 60       	ori	r24, 0x02	; 2
    27a2:	80 83       	st	Z, r24
}
    27a4:	08 95       	ret

000027a6 <TIMER_Timer1_OCR1B_on>:

void TIMER_Timer1_OCR1B_on(void){
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    27a6:	80 91 84 00 	lds	r24, 0x0084
    27aa:	90 91 85 00 	lds	r25, 0x0085
    27ae:	80 5a       	subi	r24, 0xA0	; 160
    27b0:	95 41       	sbci	r25, 0x15	; 21
    27b2:	90 93 8b 00 	sts	0x008B, r25
    27b6:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
    27ba:	ef e6       	ldi	r30, 0x6F	; 111
    27bc:	f0 e0       	ldi	r31, 0x00	; 0
    27be:	80 81       	ld	r24, Z
    27c0:	84 60       	ori	r24, 0x04	; 4
    27c2:	80 83       	st	Z, r24
}
    27c4:	08 95       	ret

000027c6 <TIMER_Timer1_OCR1C_on>:

void TIMER_Timer1_OCR1C_on(void){
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    27c6:	80 91 84 00 	lds	r24, 0x0084
    27ca:	90 91 85 00 	lds	r25, 0x0085
    27ce:	88 56       	subi	r24, 0x68	; 104
    27d0:	95 4c       	sbci	r25, 0xC5	; 197
    27d2:	90 93 8d 00 	sts	0x008D, r25
    27d6:	80 93 8c 00 	sts	0x008C, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
    27da:	ef e6       	ldi	r30, 0x6F	; 111
    27dc:	f0 e0       	ldi	r31, 0x00	; 0
    27de:	80 81       	ld	r24, Z
    27e0:	88 60       	ori	r24, 0x08	; 8
    27e2:	80 83       	st	Z, r24
}
    27e4:	08 95       	ret

000027e6 <TIMER_Timer3_OCR3A_on>:

void TIMER_Timer3_OCR3A_on(void){
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    27e6:	80 91 94 00 	lds	r24, 0x0094
    27ea:	90 91 95 00 	lds	r25, 0x0095
    27ee:	80 59       	subi	r24, 0x90	; 144
    27f0:	96 4b       	sbci	r25, 0xB6	; 182
    27f2:	90 93 99 00 	sts	0x0099, r25
    27f6:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3A);
    27fa:	e1 e7       	ldi	r30, 0x71	; 113
    27fc:	f0 e0       	ldi	r31, 0x00	; 0
    27fe:	80 81       	ld	r24, Z
    2800:	82 60       	ori	r24, 0x02	; 2
    2802:	80 83       	st	Z, r24
}
    2804:	08 95       	ret

00002806 <TIMER_Timer3_OCR3B_on>:

void TIMER_Timer3_OCR3B_on(void){
	OCR3B = TCNT3 + OCR3B_PERIOD_CNT;
    2806:	80 91 94 00 	lds	r24, 0x0094
    280a:	90 91 95 00 	lds	r25, 0x0095
    280e:	80 52       	subi	r24, 0x20	; 32
    2810:	9d 46       	sbci	r25, 0x6D	; 109
    2812:	90 93 9b 00 	sts	0x009B, r25
    2816:	80 93 9a 00 	sts	0x009A, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3B);
    281a:	e1 e7       	ldi	r30, 0x71	; 113
    281c:	f0 e0       	ldi	r31, 0x00	; 0
    281e:	80 81       	ld	r24, Z
    2820:	84 60       	ori	r24, 0x04	; 4
    2822:	80 83       	st	Z, r24
}
    2824:	08 95       	ret

00002826 <TIMER_Timer3_OCR3C_on>:

void TIMER_Timer3_OCR3C_on(void){
	OCR3C = TCNT3 + OCR3C_PERIOD_CNT;
    2826:	80 91 94 00 	lds	r24, 0x0094
    282a:	90 91 95 00 	lds	r25, 0x0095
    282e:	88 56       	subi	r24, 0x68	; 104
    2830:	98 44       	sbci	r25, 0x48	; 72
    2832:	90 93 9d 00 	sts	0x009D, r25
    2836:	80 93 9c 00 	sts	0x009C, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3C);
    283a:	e1 e7       	ldi	r30, 0x71	; 113
    283c:	f0 e0       	ldi	r31, 0x00	; 0
    283e:	80 81       	ld	r24, Z
    2840:	88 60       	ori	r24, 0x08	; 8
    2842:	80 83       	st	Z, r24
}
    2844:	08 95       	ret

00002846 <InitWDT>:
 */ 

#include "../includes/WatchDog.h"

void InitWDT(void){
	wdt_enable(WDTO_120MS);
    2846:	2b e0       	ldi	r18, 0x0B	; 11
    2848:	88 e1       	ldi	r24, 0x18	; 24
    284a:	90 e0       	ldi	r25, 0x00	; 0
    284c:	0f b6       	in	r0, 0x3f	; 63
    284e:	f8 94       	cli
    2850:	a8 95       	wdr
    2852:	80 93 60 00 	sts	0x0060, r24
    2856:	0f be       	out	0x3f, r0	; 63
    2858:	20 93 60 00 	sts	0x0060, r18
}
    285c:	08 95       	ret

0000285e <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    285e:	04 b6       	in	r0, 0x34	; 52
    2860:	03 fe       	sbrs	r0, 3
    2862:	06 c0       	rjmp	.+12     	; 0x2870 <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    2864:	84 b7       	in	r24, 0x34	; 52
    2866:	87 7f       	andi	r24, 0xF7	; 247
    2868:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    286a:	80 e1       	ldi	r24, 0x10	; 16
    286c:	0e 94 f1 0f 	call	0x1fe2	; 0x1fe2 <AddError>
	}
}
    2870:	08 95       	ret

00002872 <__udivmodqi4>:
    2872:	99 1b       	sub	r25, r25
    2874:	79 e0       	ldi	r23, 0x09	; 9
    2876:	04 c0       	rjmp	.+8      	; 0x2880 <__udivmodqi4_ep>

00002878 <__udivmodqi4_loop>:
    2878:	99 1f       	adc	r25, r25
    287a:	96 17       	cp	r25, r22
    287c:	08 f0       	brcs	.+2      	; 0x2880 <__udivmodqi4_ep>
    287e:	96 1b       	sub	r25, r22

00002880 <__udivmodqi4_ep>:
    2880:	88 1f       	adc	r24, r24
    2882:	7a 95       	dec	r23
    2884:	c9 f7       	brne	.-14     	; 0x2878 <__udivmodqi4_loop>
    2886:	80 95       	com	r24
    2888:	08 95       	ret

0000288a <__divmodhi4>:
    288a:	97 fb       	bst	r25, 7
    288c:	09 2e       	mov	r0, r25
    288e:	07 26       	eor	r0, r23
    2890:	0a d0       	rcall	.+20     	; 0x28a6 <__divmodhi4_neg1>
    2892:	77 fd       	sbrc	r23, 7
    2894:	04 d0       	rcall	.+8      	; 0x289e <__divmodhi4_neg2>
    2896:	0c d0       	rcall	.+24     	; 0x28b0 <__udivmodhi4>
    2898:	06 d0       	rcall	.+12     	; 0x28a6 <__divmodhi4_neg1>
    289a:	00 20       	and	r0, r0
    289c:	1a f4       	brpl	.+6      	; 0x28a4 <__divmodhi4_exit>

0000289e <__divmodhi4_neg2>:
    289e:	70 95       	com	r23
    28a0:	61 95       	neg	r22
    28a2:	7f 4f       	sbci	r23, 0xFF	; 255

000028a4 <__divmodhi4_exit>:
    28a4:	08 95       	ret

000028a6 <__divmodhi4_neg1>:
    28a6:	f6 f7       	brtc	.-4      	; 0x28a4 <__divmodhi4_exit>
    28a8:	90 95       	com	r25
    28aa:	81 95       	neg	r24
    28ac:	9f 4f       	sbci	r25, 0xFF	; 255
    28ae:	08 95       	ret

000028b0 <__udivmodhi4>:
    28b0:	aa 1b       	sub	r26, r26
    28b2:	bb 1b       	sub	r27, r27
    28b4:	51 e1       	ldi	r21, 0x11	; 17
    28b6:	07 c0       	rjmp	.+14     	; 0x28c6 <__udivmodhi4_ep>

000028b8 <__udivmodhi4_loop>:
    28b8:	aa 1f       	adc	r26, r26
    28ba:	bb 1f       	adc	r27, r27
    28bc:	a6 17       	cp	r26, r22
    28be:	b7 07       	cpc	r27, r23
    28c0:	10 f0       	brcs	.+4      	; 0x28c6 <__udivmodhi4_ep>
    28c2:	a6 1b       	sub	r26, r22
    28c4:	b7 0b       	sbc	r27, r23

000028c6 <__udivmodhi4_ep>:
    28c6:	88 1f       	adc	r24, r24
    28c8:	99 1f       	adc	r25, r25
    28ca:	5a 95       	dec	r21
    28cc:	a9 f7       	brne	.-22     	; 0x28b8 <__udivmodhi4_loop>
    28ce:	80 95       	com	r24
    28d0:	90 95       	com	r25
    28d2:	bc 01       	movw	r22, r24
    28d4:	cd 01       	movw	r24, r26
    28d6:	08 95       	ret

000028d8 <_exit>:
    28d8:	f8 94       	cli

000028da <__stop_program>:
    28da:	ff cf       	rjmp	.-2      	; 0x28da <__stop_program>
