Yung-Cheng Ma , Wen-Shih Chao , Tse-An Liu, Enabling energy-proportional computing on instruction-level parallel processors, The Journal of Supercomputing, v.71 n.2, p.391-447, February  2015
Vasileios Porpodas , Marcelo Cintra, LUCAS: latency-adaptive unified cluster assignment and instruction scheduling, ACM SIGPLAN Notices, v.48 n.5, May 2013
Bjorn De Sutter , Paul Coene , Tom Vander Aa , Bingfeng Mei, Placement-and-routing-based register allocation for coarse-grained reconfigurable arrays, ACM SIGPLAN Notices, v.43 n.7, July 2008
Zhibin Liang , Wei Zhang , Yung-Cheng Ma, Deadline-Constrained Clustered Scheduling for VLIW Architectures using Power-Gated Register Files, ACM Transactions on Architecture and Code Optimization (TACO), v.11 n.2, p.1-26, June 2014
Vasileios Porpodas , Marcelo Cintra, CAeSaR: unified cluster-assignment scheduling and communication reuse for clustered VLIW processors, Proceedings of the 2013 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, p.1-10, September 29-October 04, 2013, Montreal, Quebec, Canada
Mirza Beg , Peter van Beek, A constraint programming approach for integrated spatial and temporal scheduling for clustered architectures, ACM Transactions on Embedded Computing Systems (TECS), v.13 n.1, p.1-23, August 2013
