Cited by 10
Schroeder, Bianca, Raghav Lagisetty, and Arif Merchant. "Flash reliability in production: The expected and the unexpected." In 14th USENIX Conference on File and Storage Technologies (FAST 16), pp. 67-80. 2016.
[1] BAIRAVASUNDARAM, L. N., GOODSON, G. R., PASUPATHY, S., AND SCHINDLER, J. An analysis of latent sector errors in disk drives. In Proceedings of the 2007 ACM SIGMETRICS In- ternational Conference on Measurement and Modeling of Com- puter Systems (New York, NY, USA, 2007), SIGMETRICS ’07, ACM, pp. 289–300.
[2] BALAKRISHNAN, M., KADAV, A., PRABHAKARAN, V., AND MALKHI, D. Differential RAID: Rethinking RAID for SSD reli- ability. Trans. Storage 6, 2 (July 2010), 4:1–4:22.
[3] BELGAL, H. P., RIGHOS, N., KALASTIRSKY, I., PETERSON, J. J., SHINER, R., AND MIELKE, N. A new reliability model for post-cycling charge retention of flash memories. In Reliabil- ity Physics Symposium Proceedings, 2002. 40th Annual (2002), IEEE, pp. 7–20.
[4] BRAND, A., WU, K., PAN, S., AND CHIN, D. Novel read dis- turb failure mechanism induced by flash cycling. In Reliability Physics Symposium, 1993. 31st Annual Proceedings., Interna- tional (1993), IEEE, pp. 127–132.
[5] CAI, Y., HARATSCH, E. F., MUTLU, O., AND MAI, K. Error patterns in MLC NAND flash memory: Measurement, character- ization, and analysis. In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2012 (2012), IEEE, pp. 521– 526.
[6] CAI, Y., HARATSCH, E. F., MUTLU, O., AND MAI, K. Thresh- old voltage distribution in MLC NAND flash memory: Charac- terization, analysis, and modeling. In Proceedings of the Con- ference on Design, Automation and Test in Europe (2013), EDA Consortium, pp. 1285–1290.
[7] CAI, Y., MUTLU, O., HARATSCH, E. F., AND MAI, K. Program interference in MLC NAND flash memory: Characterization, modeling, and mitigation. In Computer Design (ICCD), 2013 IEEE 31st International Conference on (2013), IEEE, pp. 123– 130.
[8] CAI, Y., YALCIN, G., MUTLU, O., HARATSCH, E. F., CRISTAL, A., UNSAL, O. S., AND MAI, K. Flash correct-and- refresh: Retention-aware error management for increased flash memory lifetime. In IEEE 30th International Conference on Computer Design (ICCD 2012) (2012), IEEE, pp. 94–101.
[9] DEGRAEVE, R., SCHULER, F., KACZER, B., LORENZINI, M., WELLEKENS, D., HENDRICKX, P., VAN DUUREN, M., DOR- MANS, G., VAN HOUDT, J., HASPESLAGH, L., ET AL. Ana- lytical percolation model for predicting anomalous charge loss in flash memories. Electron Devices, IEEE Transactions on 51, 9 (2004), 1392–1400.
[10] GRUPP, L. M., CAULFIELD, A. M., COBURN, J., SWANSON, S., YAAKOBI, E., SIEGEL, P. H., AND WOLF, J. K. Char- acterizing flash memory: Anomalies, observations, and applica- tions. In Proceedings of the 42Nd Annual IEEE/ACM Interna- tional Symposium on Microarchitecture (New York, NY, USA, 2009), MICRO 42, ACM, pp. 24–33.
[11] GRUPP, L. M., DAVIS, J. D., AND SWANSON, S. The bleak fu- ture of NAND flash memory. In Proceedings of the 10th USENIX Conference on File and Storage Technologies (Berkeley, CA, USA, 2012), FAST’12, USENIX Association, pp. 2–2.
[12] HUR, S., LEE, J., PARK, M., CHOI, J., PARK, K., KIM, K., AND KIM, K. Effective program inhibition beyond 90nm NAND flash memories. Proc. NVSM (2004), 44–45.
[13] JOO, S. J., YANG, H. J., NOH, K. H., LEE, H. G., WOO, W. S., LEE, J. Y., LEE, M. K., CHOI, W. Y., HWANG, K. P., KIM, H. S., ET AL. Abnormal disturbance mechanism of sub-100 nm NAND flash memory. Japanese journal of applied physics 45, 8R (2006), 6210.
[14] LEE, J.-D., LEE, C.-K., LEE, M.-W., KIM, H.-S., PARK, K.- C., AND LEE, W.-S. A new programming disturbance phe- nomenon in NAND flash memory by source/drain hot-electrons generated by GIDL current. In Non-Volatile Semiconductor Memory Workshop, 2006. IEEE NVSMW 2006. 21st (2006), IEEE, pp. 31–33.
[15] LIU, R., YANG, C., AND WU, W. Optimizing NAND flash- based SSDs via retention relaxation. In Proceedings of the 10th USENIX conference on File and Storage Technologies, FAST 2012, San Jose, CA, USA, February 14-17, 2012 (2012), p. 11.
[16] MEZA, J., WU, Q., KUMAR, S., AND MUTLU, O. A large-scale study of flash memory failures in the field. In Proceedings of the 2015 ACM SIGMETRICS International Conference on Measure- ment and Modeling of Computer Systems (New York, NY, USA, 2015), SIGMETRICS ’15, ACM, pp. 177–190.
[17] MIELKE, N., BELGAL, H. P., FAZIO, A., MENG, Q., AND RIGHOS, N. Recovery effects in the distributed cycling of flash memories. In Reliability Physics Symposium Proceedings, 2006. 44th Annual., IEEE International (2006), IEEE, pp. 29–35.
[18] MIELKE, N., MARQUART, T., WU, N., KESSENICH, J., BEL- GAL, H., SCHARES, E., TRIVEDI, F., GOODNESS, E., AND NEVILL, L. Bit error rate in NAND flash memories. In 2008 IEEE International Reliability Physics Symposium (2008).
[19] PINHEIRO, E., WEBER, W.-D., AND BARROSO, L. A. Failure trends in a large disk drive population. In FAST (2007), vol. 7, pp. 17–23.
[20] SCHROEDER, B., AND GIBSON, G. A. Disk failures in the real world: What does an MTTF of 1, 000, 000 hours mean to you? In FAST (2007), vol. 7, pp. 1–16.
[21] SUH, K.-D., SUH, B.-H., LIM, Y.-H., KIM, J.-K., CHOI, Y.- J., KOH, Y.-N., LEE, S.-S., SUK-CHON, S.-C., CHOI, B.-S., YUM, J.-S., ET AL. A 3.3 v 32 mb NAND flash memory with in- cremental step pulse programming scheme. Solid-State Circuits, IEEE Journal of 30, 11 (1995), 1149–1156.
[22] SUN, H., GRAYSON, P., AND WOOD, B. Quantifying reliability of solid-state storage from multiple aspects. In SNAPI (2011).
[23] WU, G., HE, X., XIE, N., AND ZHANG, T. Exploiting work- load dynamics to improve ssd read latency via differentiated error correction codes. ACM Trans. Des. Autom. Electron. Syst. 18, 4 (Oct. 2013), 55:1–55:22.
[24] ZAMBELLI, C., INDACO, M., FABIANO, M., DI CARLO, S., PRINETTO, P., OLIVO, P., AND BERTOZZI, D. A cross-layer ap- proach for new reliability-performance trade-offs in MLC NAND flash memories. In Proceedings of the Conference on Design, Au- tomation and Test in Europe (San Jose, CA, USA, 2012), DATE ’12, EDA Consortium, pp. 881–886.
