Timing Analyzer report for top_module
Wed Apr 09 22:03:46 2025
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLK'
 14. Slow 1200mV 85C Model Hold: 'CLK'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'CLK'
 23. Slow 1200mV 0C Model Hold: 'CLK'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'CLK'
 31. Fast 1200mV 0C Model Hold: 'CLK'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; top_module                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.44        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.3%      ;
;     Processor 3            ;  14.4%      ;
;     Processor 4            ;  12.2%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Wed Apr 09 22:03:44 2025 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                         ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 5.000  ; 200.0 MHz ; 0.000 ; 2.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 199.72 MHz ; 199.72 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -0.007 ; -0.007             ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.310 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; CLK   ; 1.000 ; 0.000                             ;
+-------+-------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.007 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|Im_o[5]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.444     ; 4.581      ;
; 0.048  ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Im_o[1]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.470     ; 4.500      ;
; 0.058  ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Im_o[2]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.470     ; 4.490      ;
; 0.075  ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Im_o[0]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.470     ; 4.473      ;
; 0.078  ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|Im_o[7]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.444     ; 4.496      ;
; 0.080  ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Re_o[22]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.445     ; 4.493      ;
; 0.088  ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Re_o[18]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.437     ; 4.493      ;
; 0.097  ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Im_o[3]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.470     ; 4.451      ;
; 0.102  ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|Re_o[10]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.435     ; 4.481      ;
; 0.104  ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|Im_o[9]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.441     ; 4.473      ;
; 0.104  ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Im_o[1]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.437     ; 4.477      ;
; 0.108  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[5]                                                        ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[6]                                                          ; CLK          ; CLK         ; 5.000        ; -0.096     ; 4.814      ;
; 0.109  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[5]                                                        ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[6]                                                          ; CLK          ; CLK         ; 5.000        ; -0.096     ; 4.813      ;
; 0.112  ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Im_o[0]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.437     ; 4.469      ;
; 0.114  ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|Im_o[1]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.442     ; 4.462      ;
; 0.116  ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|Re_o[11]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.435     ; 4.467      ;
; 0.117  ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|Re_o[17]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.451     ; 4.450      ;
; 0.117  ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Re_o[10]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.448     ; 4.453      ;
; 0.118  ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Im_o[2]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.437     ; 4.463      ;
; 0.119  ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Im_o[6]                                                                                ; CLK          ; CLK         ; 5.000        ; -0.440     ; 4.459      ;
; 0.120  ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Im_o[5]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.448     ; 4.450      ;
; 0.124  ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0    ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|Im_o[19]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.449     ; 4.445      ;
; 0.130  ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Im_o[16]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.437     ; 4.451      ;
; 0.130  ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Re_o[17]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.448     ; 4.440      ;
; 0.130  ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Re_o[21]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.459     ; 4.429      ;
; 0.136  ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0    ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|Re_o[23]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.438     ; 4.444      ;
; 0.136  ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|Re_o[14]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.451     ; 4.431      ;
; 0.136  ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Re_o[20]                                                                               ; CLK          ; CLK         ; 5.000        ; -0.437     ; 4.445      ;
; 0.136  ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Im_o[3]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.437     ; 4.445      ;
; 0.142  ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Re_o[19]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.445     ; 4.431      ;
; 0.145  ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Im_o[13]                                                                               ; CLK          ; CLK         ; 5.000        ; -0.443     ; 4.430      ;
; 0.146  ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|Im_o[2]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.444     ; 4.428      ;
; 0.146  ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Im_o[2]                                                                                ; CLK          ; CLK         ; 5.000        ; -0.442     ; 4.430      ;
; 0.150  ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Im_o[7]                                                                                ; CLK          ; CLK         ; 5.000        ; -0.440     ; 4.428      ;
; 0.150  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[7]                                                        ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[6]                                                          ; CLK          ; CLK         ; 5.000        ; -0.096     ; 4.772      ;
; 0.151  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[7]                                                        ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[6]                                                          ; CLK          ; CLK         ; 5.000        ; -0.096     ; 4.771      ;
; 0.156  ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Im_o[0]                                                                                ; CLK          ; CLK         ; 5.000        ; -0.442     ; 4.420      ;
; 0.156  ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Re_o[12]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.448     ; 4.414      ;
; 0.157  ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0    ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|Re_o[22]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.453     ; 4.408      ;
; 0.158  ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Re_o[17]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.437     ; 4.423      ;
; 0.158  ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Im_o[5]                                                                                ; CLK          ; CLK         ; 5.000        ; -0.442     ; 4.418      ;
; 0.159  ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|Im_o[6]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.444     ; 4.415      ;
; 0.159  ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[6]                                                    ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[3]                                             ; CLK          ; CLK         ; 5.000        ; -0.081     ; 4.778      ;
; 0.161  ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Re_o[8]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.438     ; 4.419      ;
; 0.161  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[6]                                                        ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[6]                                                          ; CLK          ; CLK         ; 5.000        ; -0.096     ; 4.761      ;
; 0.162  ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Im_o[7]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.448     ; 4.408      ;
; 0.162  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[6]                                                        ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[6]                                                          ; CLK          ; CLK         ; 5.000        ; -0.096     ; 4.760      ;
; 0.166  ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Re_o[10]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.437     ; 4.415      ;
; 0.166  ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Re_o[12]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.437     ; 4.415      ;
; 0.168  ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0    ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|Im_o[22]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.436     ; 4.414      ;
; 0.170  ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Re_o[14]                                                                               ; CLK          ; CLK         ; 5.000        ; -0.438     ; 4.410      ;
; 0.171  ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Re_o[16]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.454     ; 4.393      ;
; 0.173  ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Im_o[5]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.438     ; 4.407      ;
; 0.178  ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|Im_o[10]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.441     ; 4.399      ;
; 0.178  ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Re_o[13]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.438     ; 4.402      ;
; 0.180  ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0       ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Re_o[22]                                                                               ; CLK          ; CLK         ; 5.000        ; -0.441     ; 4.397      ;
; 0.181  ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|Re_o[0]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.442     ; 4.395      ;
; 0.184  ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|Re_o[18]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.449     ; 4.385      ;
; 0.187  ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|Im_o[3]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.451     ; 4.380      ;
; 0.192  ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Re_o[16]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.438     ; 4.388      ;
; 0.197  ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Re_o[14]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.454     ; 4.367      ;
; 0.201  ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Re_o[5]                                                                                ; CLK          ; CLK         ; 5.000        ; -0.435     ; 4.382      ;
; 0.202  ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0    ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|Re_o[22]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.451     ; 4.365      ;
; 0.209  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|Re_o[17]                                                                        ; CLK          ; CLK         ; 5.000        ; -0.436     ; 4.373      ;
; 0.211  ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0       ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Im_o[19]                                                                               ; CLK          ; CLK         ; 5.000        ; -0.443     ; 4.364      ;
; 0.214  ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0       ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Re_o[23]                                                                               ; CLK          ; CLK         ; 5.000        ; -0.441     ; 4.363      ;
; 0.215  ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Im_o[13]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.442     ; 4.361      ;
; 0.217  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|Re_o[19]                                                                        ; CLK          ; CLK         ; 5.000        ; -0.435     ; 4.366      ;
; 0.221  ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[5]                                                    ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[3]                                             ; CLK          ; CLK         ; 5.000        ; -0.081     ; 4.716      ;
; 0.222  ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[2]                                                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[14]                                                                ; CLK          ; CLK         ; 5.000        ; -0.078     ; 4.718      ;
; 0.223  ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|Im_o[1]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.451     ; 4.344      ;
; 0.223  ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|rd_ptr[0]                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|rd_ptr[5]                                                  ; CLK          ; CLK         ; 5.000        ; -0.080     ; 4.715      ;
; 0.224  ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Re_o[0]                                                                                ; CLK          ; CLK         ; 5.000        ; -0.435     ; 4.359      ;
; 0.225  ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|rd_ptr[7]                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|rd_ptr[5]                                                  ; CLK          ; CLK         ; 5.000        ; -0.080     ; 4.713      ;
; 0.226  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|Re_o[9]                                                                         ; CLK          ; CLK         ; 5.000        ; -0.436     ; 4.356      ;
; 0.227  ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0    ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Re_o[22]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.438     ; 4.353      ;
; 0.228  ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|Im_o[9]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.455     ; 4.335      ;
; 0.231  ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0    ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|Re_o[23]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.451     ; 4.336      ;
; 0.231  ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Im_o[1]                                                                                ; CLK          ; CLK         ; 5.000        ; -0.442     ; 4.345      ;
; 0.233  ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Re_o[13]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.442     ; 4.343      ;
; 0.236  ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Im_o[19]                                                                               ; CLK          ; CLK         ; 5.000        ; -0.444     ; 4.338      ;
; 0.238  ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Im_o[21]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.443     ; 4.337      ;
; 0.238  ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[1]                                                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[14]                                                                ; CLK          ; CLK         ; 5.000        ; -0.078     ; 4.702      ;
; 0.240  ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Re_o[1]                                                                                ; CLK          ; CLK         ; 5.000        ; -0.437     ; 4.341      ;
; 0.247  ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0    ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|Im_o[23]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.438     ; 4.333      ;
; 0.275  ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[5]                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[4]                                                              ; CLK          ; CLK         ; 5.000        ; -0.082     ; 4.661      ;
; 0.282  ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[6]                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[4]                                                              ; CLK          ; CLK         ; 5.000        ; -0.082     ; 4.654      ;
; 0.284  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[5]                                                        ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[2]                                                          ; CLK          ; CLK         ; 5.000        ; -0.095     ; 4.639      ;
; 0.287  ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Im_o[17]                                                                               ; CLK          ; CLK         ; 5.000        ; -0.444     ; 4.287      ;
; 0.294  ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|Im_o[11]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.452     ; 4.272      ;
; 0.294  ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|Re_o[8]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.443     ; 4.281      ;
; 0.297  ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[7]                                                    ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[3]                                             ; CLK          ; CLK         ; 5.000        ; -0.081     ; 4.640      ;
; 0.303  ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[7]                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[4]                                                              ; CLK          ; CLK         ; 5.000        ; -0.082     ; 4.633      ;
; 0.316  ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[2]                                                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.280      ; 5.022      ;
; 0.316  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[3]                                                        ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[6]                                                          ; CLK          ; CLK         ; 5.000        ; -0.096     ; 4.606      ;
; 0.316  ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[2]                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[4]                                                              ; CLK          ; CLK         ; 5.000        ; -0.082     ; 4.620      ;
; 0.317  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[3]                                                        ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[6]                                                          ; CLK          ; CLK         ; 5.000        ; -0.096     ; 4.605      ;
; 0.321  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[5]                                                        ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[2]                                                          ; CLK          ; CLK         ; 5.000        ; -0.096     ; 4.601      ;
; 0.326  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[7]                                                        ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[2]                                                          ; CLK          ; CLK         ; 5.000        ; -0.095     ; 4.597      ;
; 0.331  ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|rd_ptr[2]                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|rd_ptr[6]                                                  ; CLK          ; CLK         ; 5.000        ; -0.080     ; 4.607      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.310 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|state.SEC_OUT                                                                                                      ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|out_valid                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.393      ; 0.889      ;
; 0.342 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[6]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.448      ; 1.012      ;
; 0.344 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|shift_register:shift_register|data[1][3]                                                            ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ram_block1a0~porta_address_reg0                                                                                ; CLK          ; CLK         ; 0.000        ; 0.435      ; 1.001      ;
; 0.346 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|shift_register:shift_register|data[1][6]                                                            ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ram_block1a0~porta_address_reg0                                                                                ; CLK          ; CLK         ; 0.000        ; 0.435      ; 1.003      ;
; 0.350 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|state.SEC_OUT                                                                                                   ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|out_valid                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.184      ; 0.720      ;
; 0.352 ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|rd_ptr[5]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a24~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.454      ; 1.028      ;
; 0.362 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|shift_register:shift_register|data[1][0]                                                            ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ram_block1a0~porta_address_reg0                                                                                ; CLK          ; CLK         ; 0.000        ; 0.435      ; 1.019      ;
; 0.366 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[1]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.447      ; 1.035      ;
; 0.368 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[2]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.447      ; 1.037      ;
; 0.372 ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|rd_ptr[1]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a24~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.454      ; 1.048      ;
; 0.380 ; INVERT_ADDR:INVERT_ADDR|Re_o[12]                                                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLK          ; CLK         ; 0.000        ; 0.441      ; 1.043      ;
; 0.382 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[4]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.447      ; 1.051      ;
; 0.387 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[3]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.447      ; 1.056      ;
; 0.388 ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|rd_ptr[7]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a24~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.454      ; 1.064      ;
; 0.390 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|shift_register:shift_register|data[1][1]                                                            ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ram_block1a0~porta_address_reg0                                                                                ; CLK          ; CLK         ; 0.000        ; 0.433      ; 1.045      ;
; 0.393 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[0]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.448      ; 1.063      ;
; 0.397 ; INVERT_ADDR:INVERT_ADDR|Re_o[13]                                                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLK          ; CLK         ; 0.000        ; 0.441      ; 1.060      ;
; 0.400 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|Im_o[14]                                                                                                               ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~porta_datain_reg0                                                                          ; CLK          ; CLK         ; 0.000        ; 0.441      ; 1.063      ;
; 0.401 ; uart_rx:UART_RX|rx_done_o                                                                                                                                                                       ; uart_rx:UART_RX|rx_done_o                                                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_rx:UART_RX|state.s_start                                                                                                                                                                   ; uart_rx:UART_RX|state.s_start                                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_rx:UART_RX|state.s_idle                                                                                                                                                                    ; uart_rx:UART_RX|state.s_idle                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_rx:UART_RX|data_temp[1]                                                                                                                                                                    ; uart_rx:UART_RX|data_temp[1]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_rx:UART_RX|data_temp[2]                                                                                                                                                                    ; uart_rx:UART_RX|data_temp[2]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_rx:UART_RX|data_temp[3]                                                                                                                                                                    ; uart_rx:UART_RX|data_temp[3]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_rx:UART_RX|data_temp[4]                                                                                                                                                                    ; uart_rx:UART_RX|data_temp[4]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_rx:UART_RX|data_temp[5]                                                                                                                                                                    ; uart_rx:UART_RX|data_temp[5]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_rx:UART_RX|data_temp[6]                                                                                                                                                                    ; uart_rx:UART_RX|data_temp[6]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_rx:UART_RX|data_temp[7]                                                                                                                                                                    ; uart_rx:UART_RX|data_temp[7]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; uart_rx:UART_RX|data_temp[0]                                                                                                                                                                    ; uart_rx:UART_RX|data_temp[0]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; INVERT_ADDR:INVERT_ADDR|en_o                                                                                                                                                                    ; INVERT_ADDR:INVERT_ADDR|en_o                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|en_rd                                                                                                        ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|en_rd                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|cur_state.IDLE                                                                                               ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|cur_state.IDLE                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|i[1]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|i[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[0]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[0]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[2]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[3]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[3]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[5]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[5]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[4]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[4]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[1]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|en_rd                                                                                                   ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|en_rd                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|cur_state.IDLE                                                                                          ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|cur_state.IDLE                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; INVERT_ADDR:INVERT_ADDR|invert                                                                                                                                                                  ; INVERT_ADDR:INVERT_ADDR|invert                                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                                          ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; uart_tx:UART_TX|tx_done_o                                                                                                                                                                       ; uart_tx:UART_TX|tx_done_o                                                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:UART_TX|en_cnt                                                                                                                                                                          ; uart_tx:UART_TX|en_cnt                                                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:UART_TX|state.s_idle                                                                                                                                                                    ; uart_tx:UART_TX|state.s_idle                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:UART_TX|state.s_wr                                                                                                                                                                      ; uart_tx:UART_TX|state.s_wr                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:UART_TX|tx_bits[1]                                                                                                                                                                      ; uart_tx:UART_TX|tx_bits[1]                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:UART_TX|tx_bits[2]                                                                                                                                                                      ; uart_tx:UART_TX|tx_bits[2]                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:UART_TX|tx_bits[0]                                                                                                                                                                      ; uart_tx:UART_TX|tx_bits[0]                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_tx:UART_TX|state.s_start1                                                                                                                                                                  ; uart_tx:UART_TX|state.s_start1                                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|en_rd                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[7]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[7]                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[0]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[0]                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[2]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[2]                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[1]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[1]                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[3]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[3]                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[5]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[5]                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[6]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[6]                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|cur_state.IDLE                                                                                              ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|cur_state.IDLE                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|start_next_stage                                                                                    ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|start_next_stage                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[6]                                                                                                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[6]                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[0]                                                                                                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[0]                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[1]                                                                                                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[1]                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[2]                                                                                                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[2]                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[3]                                                                                                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[3]                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[4]                                                                                                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[4]                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[5]                                                                                                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[5]                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[6]                                                                                           ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[6]                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[5]                                                                                           ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[5]                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|cur_state.IDLE                                                                                      ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|cur_state.IDLE                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|en_rd                                                                                                        ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|en_rd                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[0]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[0]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[1]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[2]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[3]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[3]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[4]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[4]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|i[1]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|i[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|i[2]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|i[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|cur_state.IDLE                                                                                               ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|cur_state.IDLE                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|k[1]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|k[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|k[2]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|k[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|k[3]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|k[3]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|k[0]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|k[0]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|i[3]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|i[3]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|i[2]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|i[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|i[1]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|i[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|cur_state.IDLE                                                                                               ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|cur_state.IDLE                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:UART_RX|rx_bits[0]                                                                                                                                                                      ; uart_rx:UART_RX|rx_bits[0]                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:UART_RX|rx_bits[1]                                                                                                                                                                      ; uart_rx:UART_RX|rx_bits[1]                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:UART_RX|rx_bits[2]                                                                                                                                                                      ; uart_rx:UART_RX|rx_bits[2]                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[1]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[2]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[3]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[3]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[4]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[4]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|en_rd                                                                                                        ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|en_rd                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|k[0]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|k[0]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|cur_state.IDLE                                                                                               ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|cur_state.IDLE                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|i[5]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|i[5]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 7.363 ns




+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 218.63 MHz ; 218.63 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.426 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.254 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; CLK   ; 1.000 ; 0.000                            ;
+-------+-------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.426 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|Im_o[5]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.397     ; 4.196      ;
; 0.487 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Im_o[1]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.420     ; 4.112      ;
; 0.498 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Im_o[2]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.420     ; 4.101      ;
; 0.509 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Im_o[0]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.420     ; 4.090      ;
; 0.520 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Re_o[22]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.399     ; 4.100      ;
; 0.524 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[5]                                                        ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[6]                                                          ; CLK          ; CLK         ; 5.000        ; -0.084     ; 4.411      ;
; 0.525 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[5]                                                        ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[6]                                                          ; CLK          ; CLK         ; 5.000        ; -0.084     ; 4.410      ;
; 0.527 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Im_o[3]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.420     ; 4.072      ;
; 0.539 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Im_o[1]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.389     ; 4.091      ;
; 0.548 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|Re_o[17]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.403     ; 4.068      ;
; 0.548 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Im_o[0]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.389     ; 4.082      ;
; 0.551 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|Im_o[1]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.394     ; 4.074      ;
; 0.551 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|Im_o[7]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.397     ; 4.071      ;
; 0.552 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Im_o[2]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.389     ; 4.078      ;
; 0.553 ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|Im_o[9]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.390     ; 4.076      ;
; 0.558 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Re_o[17]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.401     ; 4.060      ;
; 0.560 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Re_o[21]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.409     ; 4.050      ;
; 0.564 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[7]                                                        ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[6]                                                          ; CLK          ; CLK         ; 5.000        ; -0.084     ; 4.371      ;
; 0.565 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[7]                                                        ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[6]                                                          ; CLK          ; CLK         ; 5.000        ; -0.084     ; 4.370      ;
; 0.566 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|Re_o[14]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.403     ; 4.050      ;
; 0.567 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Im_o[3]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.389     ; 4.063      ;
; 0.569 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Re_o[18]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.388     ; 4.062      ;
; 0.571 ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|Re_o[10]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.388     ; 4.060      ;
; 0.573 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0    ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|Re_o[23]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.391     ; 4.055      ;
; 0.575 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[6]                                                        ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[6]                                                          ; CLK          ; CLK         ; 5.000        ; -0.084     ; 4.360      ;
; 0.576 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[6]                                                        ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[6]                                                          ; CLK          ; CLK         ; 5.000        ; -0.084     ; 4.359      ;
; 0.579 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|Im_o[6]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.397     ; 4.043      ;
; 0.581 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[6]                                                    ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[3]                                             ; CLK          ; CLK         ; 5.000        ; -0.073     ; 4.365      ;
; 0.584 ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|Re_o[11]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.388     ; 4.047      ;
; 0.584 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Re_o[12]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.401     ; 4.034      ;
; 0.589 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Im_o[5]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.401     ; 4.029      ;
; 0.589 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Re_o[16]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.407     ; 4.023      ;
; 0.591 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0    ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|Re_o[22]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.407     ; 4.021      ;
; 0.592 ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0    ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|Im_o[19]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.401     ; 4.026      ;
; 0.595 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Im_o[7]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.401     ; 4.023      ;
; 0.597 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Re_o[10]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.388     ; 4.034      ;
; 0.598 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Im_o[2]                                                                                ; CLK          ; CLK         ; 5.000        ; -0.396     ; 4.025      ;
; 0.600 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Re_o[13]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.391     ; 4.028      ;
; 0.600 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Re_o[20]                                                                               ; CLK          ; CLK         ; 5.000        ; -0.390     ; 4.029      ;
; 0.602 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Re_o[8]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.391     ; 4.026      ;
; 0.605 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Re_o[10]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.401     ; 4.013      ;
; 0.605 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Im_o[16]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.390     ; 4.024      ;
; 0.605 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Im_o[6]                                                                                ; CLK          ; CLK         ; 5.000        ; -0.392     ; 4.022      ;
; 0.605 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|rd_ptr[0]                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|rd_ptr[5]                                                  ; CLK          ; CLK         ; 5.000        ; -0.072     ; 4.342      ;
; 0.606 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|Re_o[0]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.395     ; 4.018      ;
; 0.607 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|Re_o[18]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.402     ; 4.010      ;
; 0.608 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|rd_ptr[7]                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|rd_ptr[5]                                                  ; CLK          ; CLK         ; 5.000        ; -0.072     ; 4.339      ;
; 0.609 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|Im_o[3]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.404     ; 4.006      ;
; 0.612 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Im_o[13]                                                                               ; CLK          ; CLK         ; 5.000        ; -0.395     ; 4.012      ;
; 0.612 ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|Im_o[10]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.390     ; 4.017      ;
; 0.612 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Re_o[19]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.398     ; 4.009      ;
; 0.616 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Re_o[16]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.391     ; 4.012      ;
; 0.618 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Re_o[14]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.407     ; 3.994      ;
; 0.619 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0       ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Re_o[22]                                                                               ; CLK          ; CLK         ; 5.000        ; -0.390     ; 4.010      ;
; 0.621 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Im_o[7]                                                                                ; CLK          ; CLK         ; 5.000        ; -0.392     ; 4.006      ;
; 0.629 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|Im_o[2]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.396     ; 3.994      ;
; 0.630 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|Re_o[17]                                                                        ; CLK          ; CLK         ; 5.000        ; -0.388     ; 4.001      ;
; 0.634 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Re_o[5]                                                                                ; CLK          ; CLK         ; 5.000        ; -0.387     ; 3.998      ;
; 0.637 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Im_o[0]                                                                                ; CLK          ; CLK         ; 5.000        ; -0.395     ; 3.987      ;
; 0.638 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Re_o[14]                                                                               ; CLK          ; CLK         ; 5.000        ; -0.390     ; 3.991      ;
; 0.638 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Re_o[17]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.390     ; 3.991      ;
; 0.638 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[5]                                                    ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[3]                                             ; CLK          ; CLK         ; 5.000        ; -0.073     ; 4.308      ;
; 0.640 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Im_o[5]                                                                                ; CLK          ; CLK         ; 5.000        ; -0.395     ; 3.984      ;
; 0.644 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[2]                                                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[14]                                                                ; CLK          ; CLK         ; 5.000        ; -0.069     ; 4.306      ;
; 0.645 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|Re_o[9]                                                                         ; CLK          ; CLK         ; 5.000        ; -0.388     ; 3.986      ;
; 0.645 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0       ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Im_o[19]                                                                               ; CLK          ; CLK         ; 5.000        ; -0.394     ; 3.980      ;
; 0.645 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0       ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Re_o[23]                                                                               ; CLK          ; CLK         ; 5.000        ; -0.390     ; 3.984      ;
; 0.646 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Im_o[13]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.395     ; 3.978      ;
; 0.647 ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0    ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|Im_o[22]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.387     ; 3.985      ;
; 0.649 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0    ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Re_o[22]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.391     ; 3.979      ;
; 0.649 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Re_o[12]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.388     ; 3.982      ;
; 0.650 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Im_o[1]                                                                                ; CLK          ; CLK         ; 5.000        ; -0.396     ; 3.973      ;
; 0.653 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Im_o[5]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.390     ; 3.976      ;
; 0.654 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Re_o[0]                                                                                ; CLK          ; CLK         ; 5.000        ; -0.387     ; 3.978      ;
; 0.656 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Im_o[19]                                                                               ; CLK          ; CLK         ; 5.000        ; -0.396     ; 3.967      ;
; 0.657 ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0    ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|Re_o[22]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.403     ; 3.959      ;
; 0.657 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Re_o[1]                                                                                ; CLK          ; CLK         ; 5.000        ; -0.390     ; 3.972      ;
; 0.659 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[1]                                                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[14]                                                                ; CLK          ; CLK         ; 5.000        ; -0.069     ; 4.291      ;
; 0.667 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|Im_o[1]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.404     ; 3.948      ;
; 0.670 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|Re_o[19]                                                                        ; CLK          ; CLK         ; 5.000        ; -0.388     ; 3.961      ;
; 0.676 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[5]                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[4]                                                              ; CLK          ; CLK         ; 5.000        ; -0.073     ; 4.270      ;
; 0.677 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0    ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|Im_o[23]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.390     ; 3.952      ;
; 0.679 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|Im_o[9]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.407     ; 3.933      ;
; 0.681 ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0    ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|Re_o[23]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.403     ; 3.935      ;
; 0.683 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[6]                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[4]                                                              ; CLK          ; CLK         ; 5.000        ; -0.073     ; 4.263      ;
; 0.689 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[5]                                                        ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[2]                                                          ; CLK          ; CLK         ; 5.000        ; -0.083     ; 4.247      ;
; 0.692 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[2]                                                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.245      ; 4.603      ;
; 0.695 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Re_o[13]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.395     ; 3.929      ;
; 0.698 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Im_o[21]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.396     ; 3.925      ;
; 0.698 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[7]                                                    ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[3]                                             ; CLK          ; CLK         ; 5.000        ; -0.073     ; 4.248      ;
; 0.700 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[7]                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[4]                                                              ; CLK          ; CLK         ; 5.000        ; -0.073     ; 4.246      ;
; 0.704 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[3]                                                        ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[6]                                                          ; CLK          ; CLK         ; 5.000        ; -0.084     ; 4.231      ;
; 0.705 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~portb_address_reg0        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Im_o[17]                                                                               ; CLK          ; CLK         ; 5.000        ; -0.396     ; 3.918      ;
; 0.705 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[3]                                                        ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[6]                                                          ; CLK          ; CLK         ; 5.000        ; -0.084     ; 4.230      ;
; 0.707 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[1]                                                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.245      ; 4.588      ;
; 0.711 ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|Im_o[11]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.405     ; 3.903      ;
; 0.713 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[2]                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[4]                                                              ; CLK          ; CLK         ; 5.000        ; -0.073     ; 4.233      ;
; 0.717 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|Re_o[8]                                                                             ; CLK          ; CLK         ; 5.000        ; -0.395     ; 3.907      ;
; 0.720 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[5]                                                        ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[2]                                                          ; CLK          ; CLK         ; 5.000        ; -0.084     ; 4.215      ;
; 0.729 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[7]                                                        ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[2]                                                          ; CLK          ; CLK         ; 5.000        ; -0.083     ; 4.207      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.254 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|state.SEC_OUT                                                                                                      ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|out_valid                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.387      ; 0.812      ;
; 0.298 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|state.SEC_OUT                                                                                                   ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|out_valid                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.192      ; 0.661      ;
; 0.344 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[6]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.401      ; 0.946      ;
; 0.352 ; uart_rx:UART_RX|data_temp[1]                                                                                                                                                                    ; uart_rx:UART_RX|data_temp[1]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; uart_rx:UART_RX|data_temp[2]                                                                                                                                                                    ; uart_rx:UART_RX|data_temp[2]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; uart_rx:UART_RX|data_temp[3]                                                                                                                                                                    ; uart_rx:UART_RX|data_temp[3]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; uart_rx:UART_RX|data_temp[4]                                                                                                                                                                    ; uart_rx:UART_RX|data_temp[4]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; uart_rx:UART_RX|data_temp[5]                                                                                                                                                                    ; uart_rx:UART_RX|data_temp[5]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; uart_rx:UART_RX|data_temp[6]                                                                                                                                                                    ; uart_rx:UART_RX|data_temp[6]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; uart_rx:UART_RX|data_temp[7]                                                                                                                                                                    ; uart_rx:UART_RX|data_temp[7]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; uart_rx:UART_RX|data_temp[0]                                                                                                                                                                    ; uart_rx:UART_RX|data_temp[0]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|rd_ptr[5]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a24~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.407      ; 0.960      ;
; 0.353 ; uart_tx:UART_TX|en_cnt                                                                                                                                                                          ; uart_tx:UART_TX|en_cnt                                                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:UART_TX|state.s_idle                                                                                                                                                                    ; uart_tx:UART_TX|state.s_idle                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart_tx:UART_TX|state.s_start1                                                                                                                                                                  ; uart_tx:UART_TX|state.s_start1                                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|shift_register:shift_register|data[1][3]                                                            ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ram_block1a0~porta_address_reg0                                                                                ; CLK          ; CLK         ; 0.000        ; 0.387      ; 0.941      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|en_rd                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[7]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[7]                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[0]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[0]                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[2]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[2]                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[1]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[1]                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[3]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[3]                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[5]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[5]                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[6]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[6]                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|cur_state.IDLE                                                                                              ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|cur_state.IDLE                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|start_next_stage                                                                                    ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|start_next_stage                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[6]                                                                                           ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[6]                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[5]                                                                                           ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[5]                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|cur_state.IDLE                                                                                      ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|cur_state.IDLE                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[0]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[0]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[1]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[2]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[3]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[3]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[4]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[4]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|i[1]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|i[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|i[2]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|i[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|cur_state.IDLE                                                                                               ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|cur_state.IDLE                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; INVERT_ADDR:INVERT_ADDR|en_o                                                                                                                                                                    ; INVERT_ADDR:INVERT_ADDR|en_o                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|en_rd                                                                                                        ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|en_rd                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|cur_state.IDLE                                                                                               ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|cur_state.IDLE                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|i[1]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|i[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[0]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[0]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[2]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[3]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[3]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[5]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[5]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[4]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[4]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[1]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|en_rd                                                                                                   ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|en_rd                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; INVERT_ADDR:INVERT_ADDR|invert                                                                                                                                                                  ; INVERT_ADDR:INVERT_ADDR|invert                                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                                          ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; uart_tx:UART_TX|tx_done_o                                                                                                                                                                       ; uart_tx:UART_TX|tx_done_o                                                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:UART_TX|state.s_wr                                                                                                                                                                      ; uart_tx:UART_TX|state.s_wr                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:UART_TX|tx_bits[1]                                                                                                                                                                      ; uart_tx:UART_TX|tx_bits[1]                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:UART_TX|tx_bits[2]                                                                                                                                                                      ; uart_tx:UART_TX|tx_bits[2]                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:UART_TX|tx_bits[0]                                                                                                                                                                      ; uart_tx:UART_TX|tx_bits[0]                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                                                                              ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                                                                         ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                                                                         ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                                                                                    ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                                                                         ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                                                                            ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                                                                    ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|en_rd                                                                                                        ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|en_rd                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|k[1]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|k[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|k[2]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|k[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|k[3]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|k[3]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|k[0]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|k[0]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|i[3]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|i[3]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|i[2]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|i[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|i[1]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|i[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|cur_state.IDLE                                                                                               ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|cur_state.IDLE                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:UART_RX|rx_done_o                                                                                                                                                                       ; uart_rx:UART_RX|rx_done_o                                                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:UART_RX|state.s_start                                                                                                                                                                   ; uart_rx:UART_RX|state.s_start                                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:UART_RX|state.s_idle                                                                                                                                                                    ; uart_rx:UART_RX|state.s_idle                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:UART_RX|rx_bits[0]                                                                                                                                                                      ; uart_rx:UART_RX|rx_bits[0]                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:UART_RX|rx_bits[1]                                                                                                                                                                      ; uart_rx:UART_RX|rx_bits[1]                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:UART_RX|rx_bits[2]                                                                                                                                                                      ; uart_rx:UART_RX|rx_bits[2]                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|en_rd                                                                                                        ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|en_rd                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|k[1]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|k[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|k[0]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|k[0]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|k[2]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|k[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[1]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[2]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[3]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[3]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[4]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[4]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|cur_state.IDLE                                                                                               ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|cur_state.IDLE                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|cur_state.IDLE                                                                                               ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|cur_state.IDLE                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|k[0]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|k[0]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|k[1]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|k[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|en_rd                                                                                                        ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|en_rd                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[6]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[6]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[5]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[5]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[4]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[4]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[3]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[3]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[2]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|k[0]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|k[0]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[1]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|cur_state.IDLE                                                                                               ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|cur_state.IDLE                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|i[5]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|i[5]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 8.084 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 2.613 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.091 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; CLK   ; 1.000 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.613 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|wr_ptr[3]                                                                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK          ; CLK         ; 5.000        ; 0.133      ; 2.549      ;
; 2.652 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|wr_ptr[3]                                                                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.133      ; 2.510      ;
; 2.659 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[5]                                                     ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[6]                                                              ; CLK          ; CLK         ; 5.000        ; -0.050     ; 2.298      ;
; 2.660 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[5]                                                     ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[6]                                                              ; CLK          ; CLK         ; 5.000        ; -0.050     ; 2.297      ;
; 2.687 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[2]                                             ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; CLK          ; CLK         ; 5.000        ; 0.136      ; 2.478      ;
; 2.688 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[1]                                             ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; CLK          ; CLK         ; 5.000        ; 0.136      ; 2.477      ;
; 2.692 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[6]                                                     ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[6]                                                              ; CLK          ; CLK         ; 5.000        ; -0.050     ; 2.265      ;
; 2.693 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[6]                                                     ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[6]                                                              ; CLK          ; CLK         ; 5.000        ; -0.050     ; 2.264      ;
; 2.694 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[7]                                                     ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[6]                                                              ; CLK          ; CLK         ; 5.000        ; -0.050     ; 2.263      ;
; 2.695 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|cur_state.READ_1                                               ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.138      ; 2.472      ;
; 2.695 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[7]                                                     ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[6]                                                              ; CLK          ; CLK         ; 5.000        ; -0.050     ; 2.262      ;
; 2.708 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|cur_state.READ_1                                               ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[2]                                                                  ; CLK          ; CLK         ; 5.000        ; -0.042     ; 2.257      ;
; 2.709 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|wr_ptr[4]                                                                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK          ; CLK         ; 5.000        ; 0.133      ; 2.453      ;
; 2.713 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[6]                                                 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[3]                                                 ; CLK          ; CLK         ; 5.000        ; -0.042     ; 2.252      ;
; 2.716 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[0]                                             ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0     ; CLK          ; CLK         ; 5.000        ; 0.136      ; 2.449      ;
; 2.718 ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|wr_ptr[1]                                                                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK          ; CLK         ; 5.000        ; 0.152      ; 2.463      ;
; 2.720 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[2]                                             ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[14]                                                                    ; CLK          ; CLK         ; 5.000        ; -0.039     ; 2.248      ;
; 2.720 ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|wr_ptr[2]                                                                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK          ; CLK         ; 5.000        ; 0.152      ; 2.461      ;
; 2.721 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[1]                                             ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[14]                                                                    ; CLK          ; CLK         ; 5.000        ; -0.039     ; 2.247      ;
; 2.724 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[5]                                                 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[3]                                                 ; CLK          ; CLK         ; 5.000        ; -0.042     ; 2.241      ;
; 2.726 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[6]                                                      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[4]                                                                  ; CLK          ; CLK         ; 5.000        ; -0.044     ; 2.237      ;
; 2.727 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|wr_ptr[5]                                                                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK          ; CLK         ; 5.000        ; 0.133      ; 2.435      ;
; 2.727 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[5]                                                      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[4]                                                                  ; CLK          ; CLK         ; 5.000        ; -0.044     ; 2.236      ;
; 2.735 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|wr_ptr[7]                                                                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK          ; CLK         ; 5.000        ; 0.133      ; 2.427      ;
; 2.735 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[7]                                                      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[4]                                                                  ; CLK          ; CLK         ; 5.000        ; -0.044     ; 2.228      ;
; 2.736 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[2]                                                      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[4]                                                                  ; CLK          ; CLK         ; 5.000        ; -0.044     ; 2.227      ;
; 2.737 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|rd_ptr[5]                                                      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK          ; CLK         ; 5.000        ; 0.118      ; 2.410      ;
; 2.739 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|rd_ptr[6]                                                      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK          ; CLK         ; 5.000        ; 0.118      ; 2.408      ;
; 2.741 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0  ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|Im_o[5]                                                                                 ; CLK          ; CLK         ; 5.000        ; -0.232     ; 2.034      ;
; 2.744 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|rd_ptr[2]                                                      ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK          ; CLK         ; 5.000        ; 0.148      ; 2.433      ;
; 2.746 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0  ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Im_o[1]                                                                                 ; CLK          ; CLK         ; 5.000        ; -0.250     ; 2.011      ;
; 2.746 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[5]                                                     ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[2]                                                              ; CLK          ; CLK         ; 5.000        ; -0.050     ; 2.211      ;
; 2.746 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[3]                                                     ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[6]                                                              ; CLK          ; CLK         ; 5.000        ; -0.050     ; 2.211      ;
; 2.747 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[3]                                                     ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[6]                                                              ; CLK          ; CLK         ; 5.000        ; -0.050     ; 2.210      ;
; 2.748 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|rd_ptr[1]                                                      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK          ; CLK         ; 5.000        ; 0.133      ; 2.414      ;
; 2.748 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|wr_ptr[4]                                                                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.133      ; 2.414      ;
; 2.748 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|rd_ptr[2]                                                      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK          ; CLK         ; 5.000        ; 0.133      ; 2.414      ;
; 2.749 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[0]                                             ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[14]                                                                    ; CLK          ; CLK         ; 5.000        ; -0.039     ; 2.219      ;
; 2.750 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0  ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Im_o[2]                                                                                 ; CLK          ; CLK         ; 5.000        ; -0.250     ; 2.007      ;
; 2.756 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[5]                                                     ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[4]                                                              ; CLK          ; CLK         ; 5.000        ; -0.050     ; 2.201      ;
; 2.759 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[6]                                                      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[1]                                                      ; CLK          ; CLK         ; 5.000        ; -0.042     ; 2.206      ;
; 2.760 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[5]                                                      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[1]                                                      ; CLK          ; CLK         ; 5.000        ; -0.042     ; 2.205      ;
; 2.761 ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|wr_ptr[1]                                                                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[4]                                                           ; CLK          ; CLK         ; 5.000        ; -0.038     ; 2.208      ;
; 2.763 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|wr_ptr[5]                                                                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[4]                                                                  ; CLK          ; CLK         ; 5.000        ; -0.065     ; 2.179      ;
; 2.763 ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|wr_ptr[2]                                                                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[4]                                                           ; CLK          ; CLK         ; 5.000        ; -0.038     ; 2.206      ;
; 2.764 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[5]                                                     ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[2]                                                              ; CLK          ; CLK         ; 5.000        ; -0.050     ; 2.193      ;
; 2.765 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0  ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Im_o[0]                                                                                 ; CLK          ; CLK         ; 5.000        ; -0.250     ; 1.992      ;
; 2.765 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[5]                                                     ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[4]                                                              ; CLK          ; CLK         ; 5.000        ; -0.050     ; 2.192      ;
; 2.765 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|wr_ptr[6]                                                                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[4]                                                                  ; CLK          ; CLK         ; 5.000        ; -0.065     ; 2.177      ;
; 2.766 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|wr_ptr[5]                                                                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.133      ; 2.396      ;
; 2.767 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|cur_state.READ_2                                          ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[3]                                                 ; CLK          ; CLK         ; 5.000        ; -0.042     ; 2.198      ;
; 2.768 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[7]                                                      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[1]                                                      ; CLK          ; CLK         ; 5.000        ; -0.042     ; 2.197      ;
; 2.769 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|wr_ptr[2]                                                                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK          ; CLK         ; 5.000        ; 0.133      ; 2.393      ;
; 2.769 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[2]                                                      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[1]                                                      ; CLK          ; CLK         ; 5.000        ; -0.042     ; 2.196      ;
; 2.771 ; INVERT_ADDR:INVERT_ADDR|shift_rd_ptr[1]                                                                                                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[16]                                                                    ; CLK          ; CLK         ; 5.000        ; -0.041     ; 2.195      ;
; 2.772 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0  ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Im_o[3]                                                                                 ; CLK          ; CLK         ; 5.000        ; -0.250     ; 1.985      ;
; 2.774 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|wr_ptr[7]                                                                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.133      ; 2.388      ;
; 2.774 ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|wr_ptr[1]                                                                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|rd_ptr[6]                                                      ; CLK          ; CLK         ; 5.000        ; -0.037     ; 2.196      ;
; 2.775 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|wr_ptr[0]                                                                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0  ; CLK          ; CLK         ; 5.000        ; 0.133      ; 2.387      ;
; 2.775 ; INVERT_ADDR:INVERT_ADDR|shift_rd_ptr[0]                                                                                                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[16]                                                                    ; CLK          ; CLK         ; 5.000        ; -0.041     ; 2.191      ;
; 2.776 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Re_o[22]                                                                                ; CLK          ; CLK         ; 5.000        ; -0.234     ; 1.997      ;
; 2.776 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|rd_ptr[5]                                                      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.118      ; 2.371      ;
; 2.776 ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|wr_ptr[2]                                                                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|rd_ptr[6]                                                      ; CLK          ; CLK         ; 5.000        ; -0.037     ; 2.194      ;
; 2.777 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[7]                                                                     ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Re_o[23]                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.042     ; 2.188      ;
; 2.777 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[7]                                                                     ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Re_o[21]                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.042     ; 2.188      ;
; 2.777 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[7]                                                                     ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Re_o[20]                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.042     ; 2.188      ;
; 2.777 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[7]                                                                     ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Re_o[19]                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.042     ; 2.188      ;
; 2.777 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[7]                                                                     ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Re_o[18]                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.042     ; 2.188      ;
; 2.777 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[7]                                                                     ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Re_o[17]                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.042     ; 2.188      ;
; 2.777 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[7]                                                                     ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Re_o[16]                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.042     ; 2.188      ;
; 2.777 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[7]                                                                     ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Re_o[15]                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.042     ; 2.188      ;
; 2.777 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[7]                                                                     ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Re_o[14]                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.042     ; 2.188      ;
; 2.777 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[7]                                                                     ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Re_o[11]                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.042     ; 2.188      ;
; 2.777 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[7]                                                                     ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Re_o[8]                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.042     ; 2.188      ;
; 2.778 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|rd_ptr[6]                                                      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.118      ; 2.369      ;
; 2.779 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[6]                                                     ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[2]                                                              ; CLK          ; CLK         ; 5.000        ; -0.050     ; 2.178      ;
; 2.781 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[7]                                                     ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[2]                                                              ; CLK          ; CLK         ; 5.000        ; -0.050     ; 2.176      ;
; 2.781 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|wr_ptr[1]                                                                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[8]                                                                  ; CLK          ; CLK         ; 5.000        ; -0.057     ; 2.169      ;
; 2.781 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|rd_ptr[7]                                                      ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|rd_ptr[5]                                                      ; CLK          ; CLK         ; 5.000        ; -0.042     ; 2.184      ;
; 2.782 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|cur_state.READ_1                                               ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[0]                                                      ; CLK          ; CLK         ; 5.000        ; -0.042     ; 2.183      ;
; 2.783 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[7]                                                 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[3]                                                 ; CLK          ; CLK         ; 5.000        ; -0.042     ; 2.182      ;
; 2.785 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[5]                                                      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[6]                                                                  ; CLK          ; CLK         ; 5.000        ; -0.044     ; 2.178      ;
; 2.785 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[6]                                                      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[6]                                                                  ; CLK          ; CLK         ; 5.000        ; -0.044     ; 2.178      ;
; 2.785 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|rd_ptr[0]                                                      ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|rd_ptr[5]                                                      ; CLK          ; CLK         ; 5.000        ; -0.042     ; 2.180      ;
; 2.787 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|rd_ptr[1]                                                      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.133      ; 2.375      ;
; 2.787 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|rd_ptr[2]                                                      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.133      ; 2.375      ;
; 2.789 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0  ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|Im_o[7]                                                                                 ; CLK          ; CLK         ; 5.000        ; -0.232     ; 1.986      ;
; 2.789 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[6]                                                     ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[4]                                                              ; CLK          ; CLK         ; 5.000        ; -0.050     ; 2.168      ;
; 2.791 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[7]                                                     ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[4]                                                              ; CLK          ; CLK         ; 5.000        ; -0.050     ; 2.166      ;
; 2.792 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0  ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Im_o[1]                                                                                 ; CLK          ; CLK         ; 5.000        ; -0.226     ; 1.989      ;
; 2.794 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[7]                                                      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[6]                                                                  ; CLK          ; CLK         ; 5.000        ; -0.044     ; 2.169      ;
; 2.794 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|wr_ptr[2]                                                                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[4]                                                                  ; CLK          ; CLK         ; 5.000        ; -0.065     ; 2.148      ;
; 2.795 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0  ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Im_o[0]                                                                                 ; CLK          ; CLK         ; 5.000        ; -0.226     ; 1.986      ;
; 2.796 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0  ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|Re_o[17]                                                                                ; CLK          ; CLK         ; 5.000        ; -0.239     ; 1.972      ;
; 2.796 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0  ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Re_o[17]                                                                                ; CLK          ; CLK         ; 5.000        ; -0.237     ; 1.974      ;
; 2.796 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0  ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Re_o[21]                                                                                ; CLK          ; CLK         ; 5.000        ; -0.245     ; 1.966      ;
; 2.796 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|wr_ptr[5]                                                                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[1]                                                      ; CLK          ; CLK         ; 5.000        ; -0.063     ; 2.148      ;
; 2.796 ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|wr_ptr[0]                                                                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[4]                                                                  ; CLK          ; CLK         ; 5.000        ; -0.065     ; 2.146      ;
; 2.797 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[6]                                                     ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[2]                                                              ; CLK          ; CLK         ; 5.000        ; -0.050     ; 2.160      ;
; 2.797 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[7]                                                                     ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Re_o[22]                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.041     ; 2.169      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.091 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|state.SEC_OUT                                                                                                      ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|out_valid                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.227      ; 0.402      ;
; 0.137 ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|rd_ptr[5]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a24~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.238      ; 0.479      ;
; 0.139 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[6]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.230      ; 0.473      ;
; 0.141 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|state.SEC_OUT                                                                                                   ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|out_valid                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.102      ; 0.327      ;
; 0.144 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|shift_register:shift_register|data[1][3]                                                            ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ram_block1a0~porta_address_reg0                                                                                ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.470      ;
; 0.145 ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|rd_ptr[1]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a24~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.238      ; 0.487      ;
; 0.146 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|shift_register:shift_register|data[1][6]                                                            ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ram_block1a0~porta_address_reg0                                                                                ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.472      ;
; 0.150 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|shift_register:shift_register|data[1][0]                                                            ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ram_block1a0~porta_address_reg0                                                                                ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.476      ;
; 0.150 ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|rd_ptr[7]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a24~porta_datain_reg0 ; CLK          ; CLK         ; 0.000        ; 0.238      ; 0.492      ;
; 0.151 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[1]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.229      ; 0.484      ;
; 0.152 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[2]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.229      ; 0.485      ;
; 0.155 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[4]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.229      ; 0.488      ;
; 0.158 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[0]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.230      ; 0.492      ;
; 0.159 ; INVERT_ADDR:INVERT_ADDR|Re_o[12]                                                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLK          ; CLK         ; 0.000        ; 0.226      ; 0.489      ;
; 0.162 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|Im_o[14]                                                                                                               ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~porta_datain_reg0                                                                          ; CLK          ; CLK         ; 0.000        ; 0.227      ; 0.493      ;
; 0.162 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[3]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.229      ; 0.495      ;
; 0.163 ; INVERT_ADDR:INVERT_ADDR|Re_o[13]                                                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLK          ; CLK         ; 0.000        ; 0.226      ; 0.493      ;
; 0.167 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|shift_register:shift_register|data[1][1]                                                            ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ram_block1a0~porta_address_reg0                                                                                ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.490      ;
; 0.172 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[7]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.230      ; 0.506      ;
; 0.180 ; uart_rx:UART_RX|rx_done_o                                                                                                                                                                       ; uart_rx:UART_RX|rx_done_o                                                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_rx:UART_RX|state.s_start                                                                                                                                                                   ; uart_rx:UART_RX|state.s_start                                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_rx:UART_RX|state.s_idle                                                                                                                                                                    ; uart_rx:UART_RX|state.s_idle                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; INVERT_ADDR:INVERT_ADDR|en_o                                                                                                                                                                    ; INVERT_ADDR:INVERT_ADDR|en_o                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|cur_state.IDLE                                                                                          ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|cur_state.IDLE                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; INVERT_ADDR:INVERT_ADDR|invert                                                                                                                                                                  ; INVERT_ADDR:INVERT_ADDR|invert                                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                                          ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; uart_tx:UART_TX|tx_done_o                                                                                                                                                                       ; uart_tx:UART_TX|tx_done_o                                                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:UART_TX|en_cnt                                                                                                                                                                          ; uart_tx:UART_TX|en_cnt                                                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:UART_TX|state.s_idle                                                                                                                                                                    ; uart_tx:UART_TX|state.s_idle                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:UART_TX|state.s_wr                                                                                                                                                                      ; uart_tx:UART_TX|state.s_wr                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:UART_TX|tx_bits[1]                                                                                                                                                                      ; uart_tx:UART_TX|tx_bits[1]                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:UART_TX|tx_bits[2]                                                                                                                                                                      ; uart_tx:UART_TX|tx_bits[2]                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:UART_TX|tx_bits[0]                                                                                                                                                                      ; uart_tx:UART_TX|tx_bits[0]                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_tx:UART_TX|state.s_start1                                                                                                                                                                  ; uart_tx:UART_TX|state.s_start1                                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|en_rd                                                                                               ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|en_rd                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|cur_state.IDLE                                                                                              ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|cur_state.IDLE                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|start_next_stage                                                                                    ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|start_next_stage                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[6]                                                                                                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[6]                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[0]                                                                                                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[0]                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[1]                                                                                                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[1]                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[2]                                                                                                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[2]                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[3]                                                                                                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[3]                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[4]                                                                                                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[4]                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[5]                                                                                                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[5]                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[6]                                                                                           ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[6]                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[5]                                                                                           ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[5]                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|cur_state.IDLE                                                                                      ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|cur_state.IDLE                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|en_rd                                                                                                        ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|en_rd                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[0]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[0]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[1]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[2]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[3]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[3]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[4]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[4]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|i[1]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|i[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|i[2]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|i[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|cur_state.IDLE                                                                                               ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|cur_state.IDLE                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|i[2]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|i[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|cur_state.IDLE                                                                                               ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|cur_state.IDLE                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:UART_RX|rx_bits[0]                                                                                                                                                                      ; uart_rx:UART_RX|rx_bits[0]                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:UART_RX|rx_bits[1]                                                                                                                                                                      ; uart_rx:UART_RX|rx_bits[1]                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:UART_RX|rx_bits[2]                                                                                                                                                                      ; uart_rx:UART_RX|rx_bits[2]                                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; INVERT_ADDR:INVERT_ADDR|Re_o[15]                                                                                                                                                                ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLK          ; CLK         ; 0.000        ; 0.226      ; 0.511      ;
; 0.181 ; uart_rx:UART_RX|data_temp[1]                                                                                                                                                                    ; uart_rx:UART_RX|data_temp[1]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:UART_RX|data_temp[2]                                                                                                                                                                    ; uart_rx:UART_RX|data_temp[2]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:UART_RX|data_temp[3]                                                                                                                                                                    ; uart_rx:UART_RX|data_temp[3]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:UART_RX|data_temp[4]                                                                                                                                                                    ; uart_rx:UART_RX|data_temp[4]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:UART_RX|data_temp[5]                                                                                                                                                                    ; uart_rx:UART_RX|data_temp[5]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:UART_RX|data_temp[6]                                                                                                                                                                    ; uart_rx:UART_RX|data_temp[6]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:UART_RX|data_temp[7]                                                                                                                                                                    ; uart_rx:UART_RX|data_temp[7]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:UART_RX|data_temp[0]                                                                                                                                                                    ; uart_rx:UART_RX|data_temp[0]                                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|en_rd                                                                                                        ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|en_rd                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|cur_state.IDLE                                                                                               ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|cur_state.IDLE                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|i[1]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|i[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[0]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[0]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[2]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[3]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[3]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[5]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[5]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[4]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[4]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[1]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|wr_ptr[6]                                                                                                              ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_address_reg0                                                                          ; CLK          ; CLK         ; 0.000        ; 0.216      ; 0.501      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[6]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[6]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[5]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[5]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[4]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[4]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[3]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[3]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[2]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[1]                                                                                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|cur_state.IDLE                                                                                               ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|cur_state.IDLE                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|en_rd                                                                                                   ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|en_rd                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|i[5]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|i[5]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|i[1]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|i[1]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|i[2]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|i[2]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|i[3]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|i[3]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|i[4]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|i[4]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|i[6]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|i[6]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|i[7]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|i[7]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                                                                              ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                                                                         ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                                                                         ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                                                                                    ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 11.176 ns




+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; -0.007 ; 0.091 ; N/A      ; N/A     ; 1.000               ;
;  CLK             ; -0.007 ; 0.091 ; N/A      ; N/A     ; 1.000               ;
; Design-wide TNS  ; -0.007 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK             ; -0.007 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx_o          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RST_N                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; data_in                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 33245    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 33245    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 8     ; 8    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2851  ; 2851 ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                     ;
+-------------------------------------------------------------------------------------------+-------+------+---------------+
; Target                                                                                    ; Clock ; Type ; Status        ;
+-------------------------------------------------------------------------------------------+-------+------+---------------+
; CLK                                                                                       ; CLK   ; Base ; Constrained   ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid       ;       ; Base ; Unconstrained ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|out_valid ;       ; Base ; Unconstrained ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|out_valid    ;       ; Base ; Unconstrained ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|out_valid    ;       ; Base ; Unconstrained ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|out_valid    ;       ; Base ; Unconstrained ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|out_valid    ;       ; Base ; Unconstrained ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|out_valid    ;       ; Base ; Unconstrained ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid    ;       ; Base ; Unconstrained ;
+-------------------------------------------------------------------------------------------+-------+------+---------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST_N      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; tx_o        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST_N      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; tx_o        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Wed Apr 09 22:03:43 2025
Info: Command: quartus_sta top_module -c top_module
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 672 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'SDC1.sdc'
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o2[13] is being clocked by MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Im_o2[13] is being clocked by MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|Re_o1[0] is being clocked by MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|Im_o2[13] is being clocked by MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|Im_o2[13] is being clocked by MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|Re_o1[17] is being clocked by MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|Re_o1[21] is being clocked by MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX|Im_o1[17] is being clocked by MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|out_valid
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.007
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.007              -0.007 CLK 
Info (332146): Worst-case hold slack is 0.310
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.310               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.000               0.000 CLK 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 7.363 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o2[13] is being clocked by MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Im_o2[13] is being clocked by MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|Re_o1[0] is being clocked by MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|Im_o2[13] is being clocked by MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|Im_o2[13] is being clocked by MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|Re_o1[17] is being clocked by MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|Re_o1[21] is being clocked by MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX|Im_o1[17] is being clocked by MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|out_valid
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 0.426
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.426               0.000 CLK 
Info (332146): Worst-case hold slack is 0.254
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.254               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.000               0.000 CLK 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 8.084 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o2[13] is being clocked by MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Im_o2[13] is being clocked by MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|Re_o1[0] is being clocked by MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|Im_o2[13] is being clocked by MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|Im_o2[13] is being clocked by MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|Re_o1[17] is being clocked by MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|Re_o1[21] is being clocked by MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX|Im_o1[17] is being clocked by MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|out_valid
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 2.613
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.613               0.000 CLK 
Info (332146): Worst-case hold slack is 0.091
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.091               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.000               0.000 CLK 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 11.176 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 4920 megabytes
    Info: Processing ended: Wed Apr 09 22:03:46 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


