git clone --depth 1 --no-tags https://github.com/xu842251462/ec551_lab1.git f:/verilog_sva_gh_scraper/data/full_repos/551251914
git clone --depth 1 --no-tags https://github.com/alihysn/Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/550506195
git clone --depth 1 --no-tags https://github.com/borricha/HDLBits_solution.git f:/verilog_sva_gh_scraper/data/full_repos/549486151
git clone --depth 1 --no-tags https://github.com/Rupesh5011/ARM_Processor_memory_block.git f:/verilog_sva_gh_scraper/data/full_repos/550053819
git clone --depth 1 --no-tags https://github.com/leoicer/prj_verify.git f:/verilog_sva_gh_scraper/data/full_repos/550849690
git clone --depth 1 --no-tags https://github.com/joecha5/dlproyecto3.git f:/verilog_sva_gh_scraper/data/full_repos/551073061
git clone --depth 1 --no-tags https://github.com/leb1973/Time_clock.git f:/verilog_sva_gh_scraper/data/full_repos/550126939
git clone --depth 1 --no-tags https://github.com/a20084551/frequency_eliminator.git f:/verilog_sva_gh_scraper/data/full_repos/552663524
git clone --depth 1 --no-tags https://github.com/noemiabril/ColecoAdam_MiSTer-Arrow_SoCKit.git f:/verilog_sva_gh_scraper/data/full_repos/555817968
git clone --depth 1 --no-tags https://github.com/juneethkumarmeka/Analysis-of-the-Satisfiability-Attack.git f:/verilog_sva_gh_scraper/data/full_repos/552564722
git clone --depth 1 --no-tags https://github.com/jass-jass/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/554310827
git clone --depth 1 --no-tags https://github.com/CRodriguez02/Teorema-del-binomio-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/554483717
git clone --depth 1 --no-tags https://github.com/noemiabril/Jupiter_MiSTer-Arrow_SoCKit.git f:/verilog_sva_gh_scraper/data/full_repos/554946848
git clone --depth 1 --no-tags https://github.com/FilipGembec-dev/explicit_hdl_modeling_processor.git f:/verilog_sva_gh_scraper/data/full_repos/555024367
git clone --depth 1 --no-tags https://github.com/kstoko02/final5.git f:/verilog_sva_gh_scraper/data/full_repos/553648759
git clone --depth 1 --no-tags https://github.com/Kang9609/MicroBlaze_BCDtoFND.git f:/verilog_sva_gh_scraper/data/full_repos/554699030
git clone --depth 1 --no-tags https://github.com/pruthvisa78/multi-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/553401025
git clone --depth 1 --no-tags https://github.com/d0zerLin/A1_09.git f:/verilog_sva_gh_scraper/data/full_repos/553082387
git clone --depth 1 --no-tags https://github.com/BigNixon/VideoTestingVGA.git f:/verilog_sva_gh_scraper/data/full_repos/553093554
git clone --depth 1 --no-tags https://github.com/ctrlprateek/verilog-uart-master.git f:/verilog_sva_gh_scraper/data/full_repos/552961710
git clone --depth 1 --no-tags https://github.com/ctapiero/VSLI_Project.git f:/verilog_sva_gh_scraper/data/full_repos/553971607
git clone --depth 1 --no-tags https://github.com/TylerWinger/DegreeProjectCode.git f:/verilog_sva_gh_scraper/data/full_repos/555943403
git clone --depth 1 --no-tags https://github.com/Lavanyamurugan2001/BASIC-GATES.git f:/verilog_sva_gh_scraper/data/full_repos/555940048
git clone --depth 1 --no-tags https://github.com/abrahamjsimpson/The_Stupid_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/555645932
git clone --depth 1 --no-tags https://github.com/pohaoc/EPYK-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/555683147
git clone --depth 1 --no-tags https://github.com/laredoo/Vault-Locker.git f:/verilog_sva_gh_scraper/data/full_repos/552128604
git clone --depth 1 --no-tags https://github.com/tanyatyagi35/2bit_ripple_upcounter_with_555timer_AstableMultivibrator_As_clock_circuit.git f:/verilog_sva_gh_scraper/data/full_repos/547496531
git clone --depth 1 --no-tags https://github.com/ParasVekariya/Mixed-Signal-Design-and-Analysis-of-2-to-1-Mux.git f:/verilog_sva_gh_scraper/data/full_repos/547390954
git clone --depth 1 --no-tags https://github.com/parnianf/Stack-Based-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/546096562
git clone --depth 1 --no-tags https://github.com/Theparia/Stack-Based-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/546096310
git clone --depth 1 --no-tags https://github.com/gokulsair1998/Masters.git f:/verilog_sva_gh_scraper/data/full_repos/546988929
git clone --depth 1 --no-tags https://github.com/abhinandann/MOD-10-Ripple-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/547971834
git clone --depth 1 --no-tags https://github.com/guptayush2112/FlashADC_digital-logic_MixedSoC.git f:/verilog_sva_gh_scraper/data/full_repos/547928941
git clone --depth 1 --no-tags https://github.com/kingyeonsu/addSub_4bit_BCDtoFND.git f:/verilog_sva_gh_scraper/data/full_repos/546513882
git clone --depth 1 --no-tags https://github.com/Da-lang1/Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/546540296
git clone --depth 1 --no-tags https://github.com/syedomair0/riscv-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/547544895
git clone --depth 1 --no-tags https://github.com/omar21hossam/test.git f:/verilog_sva_gh_scraper/data/full_repos/548086076
git clone --depth 1 --no-tags https://github.com/ECEahnbin/ECE_exp6.git f:/verilog_sva_gh_scraper/data/full_repos/547756504
git clone --depth 1 --no-tags https://github.com/Thebackyardelectricks/verilog-basics.git f:/verilog_sva_gh_scraper/data/full_repos/547946423
git clone --depth 1 --no-tags https://github.com/Nagarjun444/RAM.git f:/verilog_sva_gh_scraper/data/full_repos/552343324
git clone --depth 1 --no-tags https://github.com/Juremy-420-bling/git_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/552363724
git clone --depth 1 --no-tags https://github.com/KhChanon/FPGA-Alarm-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/552428795
git clone --depth 1 --no-tags https://github.com/Chigook/TimeClock.git f:/verilog_sva_gh_scraper/data/full_repos/550084323
git clone --depth 1 --no-tags https://github.com/gambiTarun/datapath-control-unit.git f:/verilog_sva_gh_scraper/data/full_repos/550055850
git clone --depth 1 --no-tags https://github.com/cyanolupus/lsi_design.git f:/verilog_sva_gh_scraper/data/full_repos/550032414
git clone --depth 1 --no-tags https://github.com/whoni159789/UpCounter.git f:/verilog_sva_gh_scraper/data/full_repos/549439050
git clone --depth 1 --no-tags https://github.com/maha123m/ENCS3310-Advanced-Digital-Systems-Design.git f:/verilog_sva_gh_scraper/data/full_repos/550949917
git clone --depth 1 --no-tags https://github.com/Murtaza-097/MTP_FPGA_PIDcontroller.git f:/verilog_sva_gh_scraper/data/full_repos/552479038
git clone --depth 1 --no-tags https://github.com/zhongzero/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/552745897
git clone --depth 1 --no-tags https://github.com/tabrown3/sd-card-controller.git f:/verilog_sva_gh_scraper/data/full_repos/552031183
git clone --depth 1 --no-tags https://github.com/Akash-Jose-Saji/Digital-circuit-design-using-verilog-hdl.git f:/verilog_sva_gh_scraper/data/full_repos/553022978
git clone --depth 1 --no-tags https://github.com/eruerame/FrequencyCounter.git f:/verilog_sva_gh_scraper/data/full_repos/554099157
git clone --depth 1 --no-tags https://github.com/CodeOn-ArK/Verilog-ShowDown.git f:/verilog_sva_gh_scraper/data/full_repos/548776256
git clone --depth 1 --no-tags https://github.com/I-am-VarunM/Single-Cycle-RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/547743777
git clone --depth 1 --no-tags https://github.com/Subham85/1-bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/547816972
git clone --depth 1 --no-tags https://github.com/Ling0413/ECE385-FPGA_Game_Hollow_Knight.git f:/verilog_sva_gh_scraper/data/full_repos/549186689
git clone --depth 1 --no-tags https://github.com/gounggoung/ELEC2042ComplexDesign.git f:/verilog_sva_gh_scraper/data/full_repos/555146136
git clone --depth 1 --no-tags https://github.com/abhirathsujith/ALU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/554372382
git clone --depth 1 --no-tags https://github.com/daduranka/ECE-6710-Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/554445659
git clone --depth 1 --no-tags https://github.com/krishna0419/Mux_4_1.git f:/verilog_sva_gh_scraper/data/full_repos/553713654
git clone --depth 1 --no-tags https://github.com/aranyagupta/iac.git f:/verilog_sva_gh_scraper/data/full_repos/553820476
git clone --depth 1 --no-tags https://github.com/KingFuGitHub/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/551803422
git clone --depth 1 --no-tags https://github.com/SMAHTHEO/SMAHTHEO.github.io.git f:/verilog_sva_gh_scraper/data/full_repos/553193787
git clone --depth 1 --no-tags https://github.com/jaykempis/engg123-proj2-cck.git f:/verilog_sva_gh_scraper/data/full_repos/553312919
git clone --depth 1 --no-tags https://github.com/KangSY96/BCDtoFND.git f:/verilog_sva_gh_scraper/data/full_repos/546453045
git clone --depth 1 --no-tags https://github.com/Chigook/BCDtoFND.git f:/verilog_sva_gh_scraper/data/full_repos/546453086
git clone --depth 1 --no-tags https://github.com/Chigook/Simple_Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/546514142
git clone --depth 1 --no-tags https://github.com/NAvi349/vga_pll_esim.git f:/verilog_sva_gh_scraper/data/full_repos/546762233
git clone --depth 1 --no-tags https://github.com/Hua50000/-VerilogContest.git f:/verilog_sva_gh_scraper/data/full_repos/555754673
git clone --depth 1 --no-tags https://github.com/leb1973/FSM_LED.git f:/verilog_sva_gh_scraper/data/full_repos/555937599
git clone --depth 1 --no-tags https://github.com/chgs3/MicroOndas.git f:/verilog_sva_gh_scraper/data/full_repos/555964481
git clone --depth 1 --no-tags https://github.com/RoxyKko/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/555960575
git clone --depth 1 --no-tags https://github.com/wrs225/wishbone-caravel-user-project-copy.git f:/verilog_sva_gh_scraper/data/full_repos/555913718
git clone --depth 1 --no-tags https://github.com/KY00KIM/COSE222-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/551376737
git clone --depth 1 --no-tags https://github.com/HimanshuPandey09/Parameterized-Ripple-Carry-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/550657311
git clone --depth 1 --no-tags https://github.com/GiuseppeDiGuglielmo/CMS_PIX_28_HLS.git f:/verilog_sva_gh_scraper/data/full_repos/555680254
git clone --depth 1 --no-tags https://github.com/majilokesh/iiitb_tlc_caravel.git f:/verilog_sva_gh_scraper/data/full_repos/546146615
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f22/solve-ho-arithmetic.git f:/verilog_sva_gh_scraper/data/full_repos/545782005
git clone --depth 1 --no-tags https://github.com/JaviSol96/openlane.git f:/verilog_sva_gh_scraper/data/full_repos/546253425
git clone --depth 1 --no-tags https://github.com/kingyeonsu/subtraction.git f:/verilog_sva_gh_scraper/data/full_repos/545903537
git clone --depth 1 --no-tags https://github.com/kyw6416/FPGA_BCDtoFND.git f:/verilog_sva_gh_scraper/data/full_repos/546447963
git clone --depth 1 --no-tags https://github.com/johs2969/ECE_exp6.git f:/verilog_sva_gh_scraper/data/full_repos/546574006
git clone --depth 1 --no-tags https://github.com/Fernandot989/Proyecto1-Electronica-digital1.git f:/verilog_sva_gh_scraper/data/full_repos/546819637
git clone --depth 1 --no-tags https://github.com/abeeds/Digital-Logic-and-Machine-State-Design.git f:/verilog_sva_gh_scraper/data/full_repos/552990419
git clone --depth 1 --no-tags https://github.com/prxthxm09/dsdl.git f:/verilog_sva_gh_scraper/data/full_repos/548204698
git clone --depth 1 --no-tags https://github.com/BeibeiXu990520/ECE550.git f:/verilog_sva_gh_scraper/data/full_repos/551010214
git clone --depth 1 --no-tags https://github.com/YassineRouchad/8bit_computer_Hardware_description.git f:/verilog_sva_gh_scraper/data/full_repos/550524216
git clone --depth 1 --no-tags https://github.com/hyogyeom/Time_Clock_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/550123989
git clone --depth 1 --no-tags https://github.com/ahedaya/INCBIOPICO2.git f:/verilog_sva_gh_scraper/data/full_repos/551163060
git clone --depth 1 --no-tags https://github.com/johs2969/ECE_exp7.git f:/verilog_sva_gh_scraper/data/full_repos/551350325
git clone --depth 1 --no-tags https://github.com/HunSeong77/DigitalSystemExpreiment2022.git f:/verilog_sva_gh_scraper/data/full_repos/552896318
git clone --depth 1 --no-tags https://github.com/rjw57/processor.git f:/verilog_sva_gh_scraper/data/full_repos/551947521
git clone --depth 1 --no-tags https://github.com/haru732/caravel_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/552626635
git clone --depth 1 --no-tags https://github.com/saramostafa2001/Alu_Top.git f:/verilog_sva_gh_scraper/data/full_repos/555423443
git clone --depth 1 --no-tags https://github.com/kingyeonsu/SoC_TimerInterrupt_PWM_Buzzer.git f:/verilog_sva_gh_scraper/data/full_repos/555320083
git clone --depth 1 --no-tags https://github.com/bu-ec311-fall2022/EC311_Lab2_Template.git f:/verilog_sva_gh_scraper/data/full_repos/555083551
git clone --depth 1 --no-tags https://github.com/ShapePolygon/SAP1.git f:/verilog_sva_gh_scraper/data/full_repos/555626129
git clone --depth 1 --no-tags https://github.com/akshanagrawal/CS220A.git f:/verilog_sva_gh_scraper/data/full_repos/555643343
git clone --depth 1 --no-tags https://github.com/AshrafGamalAbdelkarim/Verilog-part-1.git f:/verilog_sva_gh_scraper/data/full_repos/550383170
git clone --depth 1 --no-tags https://github.com/gambiTarun/processor-datapath.git f:/verilog_sva_gh_scraper/data/full_repos/550074902
