
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.60

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.24 source latency counter_reg[0]$_DFFE_PN0P_/CLK ^
  -0.25 target latency counter_reg[3]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net8 (net)
                  0.06    0.00    0.73 ^ hold1/A (sky130_fd_sc_hd__clkbuf_2)
     5    0.03    0.17    0.19    0.92 ^ hold1/X (sky130_fd_sc_hd__clkbuf_2)
                                         net1 (net)
                  0.17    0.00    0.92 ^ counter_reg[3]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.92   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.05    0.13    0.25 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.25 ^ counter_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    0.25   clock reconvergence pessimism
                          0.35    0.60   library removal time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: counter_reg[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _33_/A (sky130_fd_sc_hd__buf_2)
     9    0.03    0.16    0.18    0.38 ^ _33_/X (sky130_fd_sc_hd__buf_2)
                                         _06_ (net)
                  0.16    0.00    0.38 ^ _40_/A2 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.05    0.09    0.47 v _40_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _01_ (net)
                  0.05    0.00    0.47 v counter_reg[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.47   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.05    0.13    0.25 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.25 ^ counter_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    0.25   clock reconvergence pessimism
                         -0.05    0.20   library hold time
                                  0.20   data required time
-----------------------------------------------------------------------------
                                  0.20   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net8 (net)
                  0.06    0.00    0.73 ^ hold1/A (sky130_fd_sc_hd__clkbuf_2)
     5    0.03    0.17    0.19    0.92 ^ hold1/X (sky130_fd_sc_hd__clkbuf_2)
                                         net1 (net)
                  0.17    0.00    0.92 ^ counter_reg[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.92   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.04    0.13    5.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    5.24 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.24   clock reconvergence pessimism
                          0.18    5.43   library recovery time
                                  5.43   data required time
-----------------------------------------------------------------------------
                                  5.43   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  4.50   slack (MET)


Startpoint: counter_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.04    0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.24 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
     8    0.03    0.09    0.45    0.69 v counter_reg[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         net3 (net)
                  0.09    0.00    0.69 v _30_/A (sky130_fd_sc_hd__inv_1)
     1    0.00    0.05    0.08    0.77 ^ _30_/Y (sky130_fd_sc_hd__inv_1)
                                         _24_ (net)
                  0.05    0.00    0.77 ^ _56_/A (sky130_fd_sc_hd__ha_1)
     1    0.00    0.05    0.13    0.90 ^ _56_/COUT (sky130_fd_sc_hd__ha_1)
                                         _26_ (net)
                  0.05    0.00    0.90 ^ _32_/B (sky130_fd_sc_hd__nand2b_1)
     2    0.01    0.06    0.07    0.97 v _32_/Y (sky130_fd_sc_hd__nand2b_1)
                                         _05_ (net)
                  0.06    0.00    0.97 v _34_/A3 (sky130_fd_sc_hd__o31a_1)
     3    0.01    0.08    0.28    1.25 v _34_/X (sky130_fd_sc_hd__o31a_1)
                                         _07_ (net)
                  0.08    0.00    1.25 v _53_/A1 (sky130_fd_sc_hd__a221oi_1)
     1    0.00    0.26    0.29    1.54 ^ _53_/Y (sky130_fd_sc_hd__a221oi_1)
                                         _03_ (net)
                  0.26    0.00    1.54 ^ counter_reg[3]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
                                  1.54   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.05    0.13    5.25 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    5.25 ^ counter_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.25   clock reconvergence pessimism
                         -0.11    5.14   library setup time
                                  5.14   data required time
-----------------------------------------------------------------------------
                                  5.14   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  3.60   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net8 (net)
                  0.06    0.00    0.73 ^ hold1/A (sky130_fd_sc_hd__clkbuf_2)
     5    0.03    0.17    0.19    0.92 ^ hold1/X (sky130_fd_sc_hd__clkbuf_2)
                                         net1 (net)
                  0.17    0.00    0.92 ^ counter_reg[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.92   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.04    0.13    5.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    5.24 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.24   clock reconvergence pessimism
                          0.18    5.43   library recovery time
                                  5.43   data required time
-----------------------------------------------------------------------------
                                  5.43   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  4.50   slack (MET)


Startpoint: counter_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.04    0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.24 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
     8    0.03    0.09    0.45    0.69 v counter_reg[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         net3 (net)
                  0.09    0.00    0.69 v _30_/A (sky130_fd_sc_hd__inv_1)
     1    0.00    0.05    0.08    0.77 ^ _30_/Y (sky130_fd_sc_hd__inv_1)
                                         _24_ (net)
                  0.05    0.00    0.77 ^ _56_/A (sky130_fd_sc_hd__ha_1)
     1    0.00    0.05    0.13    0.90 ^ _56_/COUT (sky130_fd_sc_hd__ha_1)
                                         _26_ (net)
                  0.05    0.00    0.90 ^ _32_/B (sky130_fd_sc_hd__nand2b_1)
     2    0.01    0.06    0.07    0.97 v _32_/Y (sky130_fd_sc_hd__nand2b_1)
                                         _05_ (net)
                  0.06    0.00    0.97 v _34_/A3 (sky130_fd_sc_hd__o31a_1)
     3    0.01    0.08    0.28    1.25 v _34_/X (sky130_fd_sc_hd__o31a_1)
                                         _07_ (net)
                  0.08    0.00    1.25 v _53_/A1 (sky130_fd_sc_hd__a221oi_1)
     1    0.00    0.26    0.29    1.54 ^ _53_/Y (sky130_fd_sc_hd__a221oi_1)
                                         _03_ (net)
                  0.26    0.00    1.54 ^ counter_reg[3]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
                                  1.54   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.05    0.13    5.25 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    5.25 ^ counter_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.25   clock reconvergence pessimism
                         -0.11    5.14   library setup time
                                  5.14   data required time
-----------------------------------------------------------------------------
                                  5.14   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  3.60   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.2354730367660522

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4885469675064087

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8300

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.0454900823533535

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.052195001393556595

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8715

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.24 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.45    0.69 v counter_reg[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
   0.08    0.77 ^ _30_/Y (sky130_fd_sc_hd__inv_1)
   0.13    0.90 ^ _56_/COUT (sky130_fd_sc_hd__ha_1)
   0.07    0.97 v _32_/Y (sky130_fd_sc_hd__nand2b_1)
   0.28    1.25 v _34_/X (sky130_fd_sc_hd__o31a_1)
   0.29    1.54 ^ _53_/Y (sky130_fd_sc_hd__a221oi_1)
   0.00    1.54 ^ counter_reg[3]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
           1.54   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.13    5.25 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    5.25 ^ counter_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.00    5.25   clock reconvergence pessimism
  -0.11    5.14   library setup time
           5.14   data required time
---------------------------------------------------------
           5.14   data required time
          -1.54   data arrival time
---------------------------------------------------------
           3.60   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.13    0.25 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.25 ^ counter_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.42    0.67 ^ counter_reg[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
   0.08    0.75 v _43_/Y (sky130_fd_sc_hd__xnor2_1)
   0.00    0.75 v counter_reg[2]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
           0.75   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.13    0.25 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.25 ^ counter_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.00    0.25   clock reconvergence pessimism
  -0.04    0.21   library hold time
           0.21   data required time
---------------------------------------------------------
           0.21   data required time
          -0.75   data arrival time
---------------------------------------------------------
           0.54   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2430

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2492

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.5395

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
3.5972

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
233.660279

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.21e-05   3.14e-05   5.44e-11   9.35e-05  42.9%
Combinational          4.17e-05   3.42e-05   9.99e-11   7.59e-05  34.8%
Clock                  3.03e-05   1.82e-05   1.50e-11   4.85e-05  22.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.34e-04   8.38e-05   1.69e-10   2.18e-04 100.0%
                          61.6%      38.4%       0.0%
