<h2 id="Ncore3.6_SlowSramMicro-ArchitectureSpecification-CopiedintoMicro-Archs-IOAIU">IOAIU</h2><p>In NXP configuration, to_OD sram path needs to be fixed.</p><p>Extra configurable pipeline stage P1+ will be added to address this issue.</p><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/247367497/image-20221003-225345.png?api=v2"></span><p /><h2 id="Ncore3.6_SlowSramMicro-ArchitectureSpecification-CopiedintoMicro-Archs-DCE">DCE</h2><p>In DCE, violation path is the wake-up path to DCE SF Ram. In Ncore3.4 a stage flop is added as highlighted below. </p><p>SF ram data width is smaller, less than 64b and is designed to be one sram per way, therefore sram access time is much smaller.</p><p>ECC encoding LOL is about 5. After adding wakeup stage, total LOL is estimated &lt;10 to SRAM. </p><p>We assume the wakeup path stage flop will be sufficient enough to address this timing issue.</p><p /><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/247367497/image-20221003-230320.png?api=v2"></span><p /><h2 id="Ncore3.6_SlowSramMicro-ArchitectureSpecification-CopiedintoMicro-Archs-DMI">DMI</h2><p>In DMI, both the Tag Ram and Data Ram pipe control need to be addressed to resolve the timing issues.</p><p>To Fix Tag Ram, one configurable pipeline stage (P0+) is added to address the to_sram path. One configurable pipeline stage (P1-) is added to apply clock skew to address the from_sram path. </p><p>Changes are done in CCP Tag pipe.</p><p>Regarding request flow and latency numbers, please refer to CCP u-arch for detail information:</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification" data-linked-resource-id="16169332" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.0 CCP Micro-Architecture Specification</a> </p><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/247367497/image-20221003-233747.png?api=v2"></span><p>To Fix Data Ram, one configurable pipeline stage (P0+) is added to address the to_sram path. 2-cycle Ram support is added to address the from_sram path.</p><p>Changes are done in CCP Data pipe.</p><p>Regarding request flow and latency numbers, please refer to CCP u-arch for detail information:</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification" data-linked-resource-id="16169332" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.0 CCP Micro-Architecture Specification</a> </p><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/247367497/image-20221003-234446.png?api=v2"></span><p>Since DMI cache controller is in lockstep with CCP Tagpipe, DMI cache pipe needs to modify accordingly:</p><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/247367497/image-20221003-235359.png?api=v2"></span><p />