
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1527.410 ; gain = 0.023 ; free physical = 3818 ; free virtual = 11841
Command: read_checkpoint -auto_incremental -incremental /home/johncrespo/FPGA/RISC_V_SC/fpga/RISC_V_SC.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/johncrespo/FPGA/RISC_V_SC/fpga/RISC_V_SC.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15696
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2238.172 ; gain = 402.660 ; free physical = 2804 ; free virtual = 10873
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/johncrespo/FPGA/RISC_V_SC/src/TOP/top.sv:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/johncrespo/FPGA/RISC_V_SC/fpga/RISC_V_SC.runs/synth_1/.Xil/Vivado-15648-fedora/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/johncrespo/FPGA/RISC_V_SC/fpga/RISC_V_SC.runs/synth_1/.Xil/Vivado-15648-fedora/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'receiver' [/home/johncrespo/FPGA/RISC_V_SC/src/UART_RX/uart_rx.v:3]
INFO: [Synth 8-6155] done synthesizing module 'receiver' (0#1) [/home/johncrespo/FPGA/RISC_V_SC/src/UART_RX/uart_rx.v:3]
INFO: [Synth 8-6157] synthesizing module 'buffer_filler' [/home/johncrespo/FPGA/RISC_V_SC/src/INSTR_MEM/buff_filler.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'buffer_filler' (0#1) [/home/johncrespo/FPGA/RISC_V_SC/src/INSTR_MEM/buff_filler.sv:1]
INFO: [Synth 8-6157] synthesizing module 'instr_mem' [/home/johncrespo/FPGA/RISC_V_SC/src/INSTR_MEM/instr_mem.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'instr_mem' (0#1) [/home/johncrespo/FPGA/RISC_V_SC/src/INSTR_MEM/instr_mem.sv:1]
WARNING: [Synth 8-7071] port 'load_done' of module 'instr_mem' is unconnected for instance 'instr_mem' [/home/johncrespo/FPGA/RISC_V_SC/src/TOP/top.sv:65]
WARNING: [Synth 8-7023] instance 'instr_mem' of module 'instr_mem' has 7 connections declared, but only 6 given [/home/johncrespo/FPGA/RISC_V_SC/src/TOP/top.sv:65]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/johncrespo/FPGA/RISC_V_SC/src/TOP/top.sv:74]
INFO: [Synth 8-6157] synthesizing module 'block_mem' [/home/johncrespo/FPGA/RISC_V_SC/src/BLOCK_MEM/block_mem.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'block_mem' (0#1) [/home/johncrespo/FPGA/RISC_V_SC/src/BLOCK_MEM/block_mem.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/johncrespo/FPGA/RISC_V_SC/src/TOP/top.sv:22]
WARNING: [Synth 8-7129] Port sw[14] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 3043.578 ; gain = 1208.066 ; free physical = 1933 ; free virtual = 10012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 3043.578 ; gain = 1208.066 ; free physical = 1946 ; free virtual = 10025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 3043.578 ; gain = 1208.066 ; free physical = 1946 ; free virtual = 10025
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3101.672 ; gain = 0.000 ; free physical = 1938 ; free virtual = 10021
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/johncrespo/FPGA/RISC_V_SC/fpga/RISC_V_SC.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [/home/johncrespo/FPGA/RISC_V_SC/fpga/RISC_V_SC.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc]
CRITICAL WARNING: [Constraints 18-948] create_clock: can't define clock 'sys_clk_pin' with period '10' which is less than or equal to the delta '50' between waveform edges (0,50) [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc:79]
Finished Parsing XDC File [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/johncrespo/FPGA/UART_FPGA/src/basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3903.773 ; gain = 0.000 ; free physical = 1177 ; free virtual = 9272
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3903.809 ; gain = 0.000 ; free physical = 1194 ; free virtual = 9289
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:26 ; elapsed = 00:01:16 . Memory (MB): peak = 3903.809 ; gain = 2068.297 ; free physical = 1220 ; free virtual = 9316
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'read_data' [/home/johncrespo/FPGA/RISC_V_SC/src/BLOCK_MEM/block_mem.sv:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:47 ; elapsed = 00:02:40 . Memory (MB): peak = 3903.809 ; gain = 2068.297 ; free physical = 105 ; free virtual = 4347
---------------------------------------------------------------------------------
# Minor page faults: 756136 Major page faults: 227106
# Thrashing Detected!
# Process may be trying to use more memory than is available
# (memory might be consumed by other processes or file cache).
# Minor page faults: 756489 Major page faults: 237014
# Thrashing Detected!
# Process may be trying to use more memory than is available
# (memory might be consumed by other processes or file cache).
# Minor page faults: 756736 Major page faults: 237024
# Thrashing Detected!
# Process may be trying to use more memory than is available
# (memory might be consumed by other processes or file cache).
# Minor page faults: 756753 Major page faults: 239520
# Thrashing Detected!
# Process may be trying to use more memory than is available
# (memory might be consumed by other processes or file cache).
# Minor page faults: 756868 Major page faults: 243405
# Thrashing Detected!
# Process may be trying to use more memory than is available
# (memory might be consumed by other processes or file cache).
# Minor page faults: 756955 Major page faults: 245866
# Thrashing Detected!
# Process may be trying to use more memory than is available
# (memory might be consumed by other processes or file cache).
# Minor page faults: 757109 Major page faults: 248683
# Thrashing Detected!
# Process may be trying to use more memory than is available
# (memory might be consumed by other processes or file cache).
# Minor page faults: 757109 Major page faults: 248745
# Thrashing Detected!
# Process may be trying to use more memory than is available
# (memory might be consumed by other processes or file cache).
# Minor page faults: 757260 Major page faults: 248746
# Thrashing Detected!
# Process may be trying to use more memory than is available
# (memory might be consumed by other processes or file cache).
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9858  
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 272   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port sw[14] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:47 ; elapsed = 00:06:20 . Memory (MB): peak = 3903.809 ; gain = 2068.297 ; free physical = 135 ; free virtual = 1413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:00 ; elapsed = 00:06:34 . Memory (MB): peak = 3903.809 ; gain = 2068.297 ; free physical = 182 ; free virtual = 1333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:41 ; elapsed = 00:09:16 . Memory (MB): peak = 3903.809 ; gain = 2068.297 ; free physical = 145 ; free virtual = 1424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
/opt/Xilinx/Vivado/2023.2/bin/rdiArgs.sh: line 369: 16028 Killed                  "$RDI_PROG" "$@"
segfault in /opt/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/vivado -exec vivado -notrace -mode batch -source /opt/Xilinx/Vivado/2023.2/scripts/rt/data/task_worker.tcl -nolog -nojournal -tclargs SYNTH_DESIGN_PARENT15648_3_1744766833_cfg SYNTH_DESIGN_PARENT15648_3_1744766833_buf SYNTH_DESIGN_PARENT15648_1744766827 xc7a35tcpg236-1, exiting...
segfault in /opt/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/vivado -exec vivado -notrace -mode batch -source /opt/Xilinx/Vivado/2023.2/scripts/rt/data/task_worker.tcl -nolog -nojournal -tclargs SYNTH_DESIGN_PARENT15648_1_1744766829_cfg SYNTH_DESIGN_PARENT15648_1_1744766829_buf SYNTH_DESIGN_PARENT15648_1744766827 xc7a35tcpg236-1, exiting...
