$date
	Wed Dec 03 21:18:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TLC_tb $end
$var wire 3 ! light [0:2] $end
$var reg 1 " clk $end
$scope module DUT $end
$var wire 1 " clk $end
$var parameter 3 # GREEN $end
$var parameter 3 $ RED $end
$var parameter 32 % S0 $end
$var parameter 32 & S1 $end
$var parameter 32 ' S2 $end
$var parameter 3 ( YELLOW $end
$var reg 3 ) light [0:2] $end
$var reg 2 * states [0:1] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 (
b10 '
b1 &
b0 %
b100 $
b10 #
$end
#0
$dumpvars
bx *
bx )
0"
bx !
$end
#5000
b100 !
b100 )
b0 *
1"
#10000
0"
#15000
b1 !
b1 )
b1 *
1"
#20000
0"
#25000
b10 !
b10 )
b10 *
1"
#30000
0"
#35000
b100 !
b100 )
b0 *
1"
#40000
0"
#45000
b1 !
b1 )
b1 *
1"
#50000
0"
#55000
b10 !
b10 )
b10 *
1"
#60000
0"
#65000
b100 !
b100 )
b0 *
1"
#70000
0"
#75000
b1 !
b1 )
b1 *
1"
#80000
0"
#85000
b10 !
b10 )
b10 *
1"
#90000
0"
#95000
b100 !
b100 )
b0 *
1"
#100000
0"
#105000
b1 !
b1 )
b1 *
1"
#110000
0"
#115000
b10 !
b10 )
b10 *
1"
#120000
0"
#125000
b100 !
b100 )
b0 *
1"
#130000
0"
#135000
b1 !
b1 )
b1 *
1"
#140000
0"
#145000
b10 !
b10 )
b10 *
1"
#150000
0"
