//--------------------------------------------------------------------------------
// Auto-generated by LiteX (a1ea5a2f6) on 2025-09-29 22:25:06
//--------------------------------------------------------------------------------

//--------------------------------------------------------------------------------
// CSR Includes.
//--------------------------------------------------------------------------------

#ifndef __GENERATED_CSR_H
#define __GENERATED_CSR_H

#ifndef CSR_BASE
#define CSR_BASE 0x0L
#endif /* ! CSR_BASE */

//--------------------------------------------------------------------------------
// CSR Registers/Fields Definition.
//--------------------------------------------------------------------------------

/* DNA Registers */
#define CSR_DNA_BASE (CSR_BASE + 0x0L)
#define CSR_DNA_ID_ADDR (CSR_BASE + 0x0L)
#define CSR_DNA_ID_SIZE 2

/* DNA Fields */

/* IDENTIFIER_MEM Registers */
#define CSR_IDENTIFIER_MEM_BASE (CSR_BASE + 0x800L)

/* IDENTIFIER_MEM Fields */

/* PCIE_PHY Registers */
#define CSR_PCIE_PHY_BASE (CSR_BASE + 0x1000L)
#define CSR_PCIE_PHY_PHY_LINK_STATUS_ADDR (CSR_BASE + 0x1000L)
#define CSR_PCIE_PHY_PHY_LINK_STATUS_SIZE 1
#define CSR_PCIE_PHY_PHY_MSI_ENABLE_ADDR (CSR_BASE + 0x1004L)
#define CSR_PCIE_PHY_PHY_MSI_ENABLE_SIZE 1
#define CSR_PCIE_PHY_PHY_MSIX_ENABLE_ADDR (CSR_BASE + 0x1008L)
#define CSR_PCIE_PHY_PHY_MSIX_ENABLE_SIZE 1
#define CSR_PCIE_PHY_PHY_BUS_MASTER_ENABLE_ADDR (CSR_BASE + 0x100cL)
#define CSR_PCIE_PHY_PHY_BUS_MASTER_ENABLE_SIZE 1
#define CSR_PCIE_PHY_PHY_MAX_REQUEST_SIZE_ADDR (CSR_BASE + 0x1010L)
#define CSR_PCIE_PHY_PHY_MAX_REQUEST_SIZE_SIZE 1
#define CSR_PCIE_PHY_PHY_MAX_PAYLOAD_SIZE_ADDR (CSR_BASE + 0x1014L)
#define CSR_PCIE_PHY_PHY_MAX_PAYLOAD_SIZE_SIZE 1

/* PCIE_PHY Fields */
#define CSR_PCIE_PHY_PHY_LINK_STATUS_STATUS_OFFSET 0
#define CSR_PCIE_PHY_PHY_LINK_STATUS_STATUS_SIZE 1
#define CSR_PCIE_PHY_PHY_LINK_STATUS_RATE_OFFSET 1
#define CSR_PCIE_PHY_PHY_LINK_STATUS_RATE_SIZE 1
#define CSR_PCIE_PHY_PHY_LINK_STATUS_WIDTH_OFFSET 2
#define CSR_PCIE_PHY_PHY_LINK_STATUS_WIDTH_SIZE 2
#define CSR_PCIE_PHY_PHY_LINK_STATUS_LTSSM_OFFSET 4
#define CSR_PCIE_PHY_PHY_LINK_STATUS_LTSSM_SIZE 6

/* PCIE_MSI Registers */
#define CSR_PCIE_MSI_BASE (CSR_BASE + 0x1800L)
#define CSR_PCIE_MSI_ENABLE_ADDR (CSR_BASE + 0x1800L)
#define CSR_PCIE_MSI_ENABLE_SIZE 1
#define CSR_PCIE_MSI_CLEAR_ADDR (CSR_BASE + 0x1804L)
#define CSR_PCIE_MSI_CLEAR_SIZE 1
#define CSR_PCIE_MSI_VECTOR_ADDR (CSR_BASE + 0x1808L)
#define CSR_PCIE_MSI_VECTOR_SIZE 1

/* PCIE_MSI Fields */

/* PCIE_ENDPOINT Registers */
#define CSR_PCIE_ENDPOINT_BASE (CSR_BASE + 0x2000L)
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_ADDR (CSR_BASE + 0x2000L)
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_MSI_ENABLE_ADDR (CSR_BASE + 0x2004L)
#define CSR_PCIE_ENDPOINT_PHY_MSI_ENABLE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_MSIX_ENABLE_ADDR (CSR_BASE + 0x2008L)
#define CSR_PCIE_ENDPOINT_PHY_MSIX_ENABLE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_BUS_MASTER_ENABLE_ADDR (CSR_BASE + 0x200cL)
#define CSR_PCIE_ENDPOINT_PHY_BUS_MASTER_ENABLE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_MAX_REQUEST_SIZE_ADDR (CSR_BASE + 0x2010L)
#define CSR_PCIE_ENDPOINT_PHY_MAX_REQUEST_SIZE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_MAX_PAYLOAD_SIZE_ADDR (CSR_BASE + 0x2014L)
#define CSR_PCIE_ENDPOINT_PHY_MAX_PAYLOAD_SIZE_SIZE 1

/* PCIE_ENDPOINT Fields */
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_STATUS_OFFSET 0
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_STATUS_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_RATE_OFFSET 1
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_RATE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_WIDTH_OFFSET 2
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_WIDTH_SIZE 2
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_LTSSM_OFFSET 4
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_LTSSM_SIZE 6

/* PCIE_DMA0 Registers */
#define CSR_PCIE_DMA0_BASE (CSR_BASE + 0x2800L)
#define CSR_PCIE_DMA0_WRITER_ENABLE_ADDR (CSR_BASE + 0x2800L)
#define CSR_PCIE_DMA0_WRITER_ENABLE_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_ADDR (CSR_BASE + 0x2804L)
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_SIZE 2
#define CSR_PCIE_DMA0_WRITER_TABLE_WE_ADDR (CSR_BASE + 0x280cL)
#define CSR_PCIE_DMA0_WRITER_TABLE_WE_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_PROG_N_ADDR (CSR_BASE + 0x2810L)
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_PROG_N_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_ADDR (CSR_BASE + 0x2814L)
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_LEVEL_ADDR (CSR_BASE + 0x2818L)
#define CSR_PCIE_DMA0_WRITER_TABLE_LEVEL_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_RESET_ADDR (CSR_BASE + 0x281cL)
#define CSR_PCIE_DMA0_WRITER_TABLE_RESET_SIZE 1
#define CSR_PCIE_DMA0_READER_ENABLE_ADDR (CSR_BASE + 0x2820L)
#define CSR_PCIE_DMA0_READER_ENABLE_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_ADDR (CSR_BASE + 0x2824L)
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_SIZE 2
#define CSR_PCIE_DMA0_READER_TABLE_WE_ADDR (CSR_BASE + 0x282cL)
#define CSR_PCIE_DMA0_READER_TABLE_WE_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_PROG_N_ADDR (CSR_BASE + 0x2830L)
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_PROG_N_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_ADDR (CSR_BASE + 0x2834L)
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_LEVEL_ADDR (CSR_BASE + 0x2838L)
#define CSR_PCIE_DMA0_READER_TABLE_LEVEL_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_RESET_ADDR (CSR_BASE + 0x283cL)
#define CSR_PCIE_DMA0_READER_TABLE_RESET_SIZE 1
#define CSR_PCIE_DMA0_LOOPBACK_ENABLE_ADDR (CSR_BASE + 0x2840L)
#define CSR_PCIE_DMA0_LOOPBACK_ENABLE_SIZE 1
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_ADDR (CSR_BASE + 0x2844L)
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_SIZE 1
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_STATUS_ADDR (CSR_BASE + 0x2848L)
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_STATUS_SIZE 1
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_ADDR (CSR_BASE + 0x284cL)
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_SIZE 1
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_STATUS_ADDR (CSR_BASE + 0x2850L)
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_STATUS_SIZE 1

/* PCIE_DMA0 Fields */
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_ADDRESS_LSB_OFFSET 0
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_ADDRESS_LSB_SIZE 32
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_LENGTH_OFFSET 32
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_LENGTH_SIZE 24
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_IRQ_DISABLE_OFFSET 56
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_IRQ_DISABLE_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_LAST_DISABLE_OFFSET 57
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_LAST_DISABLE_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_WE_ADDRESS_MSB_OFFSET 0
#define CSR_PCIE_DMA0_WRITER_TABLE_WE_ADDRESS_MSB_SIZE 32
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_INDEX_OFFSET 0
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_INDEX_SIZE 16
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_COUNT_OFFSET 16
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_COUNT_SIZE 16
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_ADDRESS_LSB_OFFSET 0
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_ADDRESS_LSB_SIZE 32
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_LENGTH_OFFSET 32
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_LENGTH_SIZE 24
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_IRQ_DISABLE_OFFSET 56
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_IRQ_DISABLE_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_LAST_DISABLE_OFFSET 57
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_LAST_DISABLE_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_WE_ADDRESS_MSB_OFFSET 0
#define CSR_PCIE_DMA0_READER_TABLE_WE_ADDRESS_MSB_SIZE 32
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_INDEX_OFFSET 0
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_INDEX_SIZE 16
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_COUNT_OFFSET 16
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_COUNT_SIZE 16
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_DEPTH_OFFSET 0
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_DEPTH_SIZE 24
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_SCRATCH_OFFSET 24
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_SCRATCH_SIZE 4
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_LEVEL_MODE_OFFSET 31
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_CONTROL_LEVEL_MODE_SIZE 1
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_STATUS_LEVEL_OFFSET 0
#define CSR_PCIE_DMA0_BUFFERING_READER_FIFO_STATUS_LEVEL_SIZE 24
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_DEPTH_OFFSET 0
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_DEPTH_SIZE 24
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_SCRATCH_OFFSET 24
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_SCRATCH_SIZE 4
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_LEVEL_MODE_OFFSET 31
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_CONTROL_LEVEL_MODE_SIZE 1
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_STATUS_LEVEL_OFFSET 0
#define CSR_PCIE_DMA0_BUFFERING_WRITER_FIFO_STATUS_LEVEL_SIZE 24

/* CTRL Registers */
#define CSR_CTRL_BASE (CSR_BASE + 0x3000L)
#define CSR_CTRL_RESET_ADDR (CSR_BASE + 0x3000L)
#define CSR_CTRL_RESET_SIZE 1
#define CSR_CTRL_SCRATCH_ADDR (CSR_BASE + 0x3004L)
#define CSR_CTRL_SCRATCH_SIZE 1
#define CSR_CTRL_BUS_ERRORS_ADDR (CSR_BASE + 0x3008L)
#define CSR_CTRL_BUS_ERRORS_SIZE 1

/* CTRL Fields */
#define CSR_CTRL_RESET_SOC_RST_OFFSET 0
#define CSR_CTRL_RESET_SOC_RST_SIZE 1
#define CSR_CTRL_RESET_CPU_RST_OFFSET 1
#define CSR_CTRL_RESET_CPU_RST_SIZE 1

/* SPIFLASH_CORE Registers */
#define CSR_SPIFLASH_CORE_BASE (CSR_BASE + 0x3800L)
#define CSR_SPIFLASH_CORE_MMAP_DUMMY_BITS_ADDR (CSR_BASE + 0x3800L)
#define CSR_SPIFLASH_CORE_MMAP_DUMMY_BITS_SIZE 1
#define CSR_SPIFLASH_CORE_MMAP_WRITE_CONFIG_ADDR (CSR_BASE + 0x3804L)
#define CSR_SPIFLASH_CORE_MMAP_WRITE_CONFIG_SIZE 1
#define CSR_SPIFLASH_CORE_MASTER_CS_ADDR (CSR_BASE + 0x3808L)
#define CSR_SPIFLASH_CORE_MASTER_CS_SIZE 1
#define CSR_SPIFLASH_CORE_MASTER_PHYCONFIG_ADDR (CSR_BASE + 0x380cL)
#define CSR_SPIFLASH_CORE_MASTER_PHYCONFIG_SIZE 1
#define CSR_SPIFLASH_CORE_MASTER_RXTX_ADDR (CSR_BASE + 0x3810L)
#define CSR_SPIFLASH_CORE_MASTER_RXTX_SIZE 1
#define CSR_SPIFLASH_CORE_MASTER_STATUS_ADDR (CSR_BASE + 0x3814L)
#define CSR_SPIFLASH_CORE_MASTER_STATUS_SIZE 1

/* SPIFLASH_CORE Fields */
#define CSR_SPIFLASH_CORE_MMAP_WRITE_CONFIG_WRITE_ENABLE_OFFSET 0
#define CSR_SPIFLASH_CORE_MMAP_WRITE_CONFIG_WRITE_ENABLE_SIZE 1
#define CSR_SPIFLASH_CORE_MASTER_PHYCONFIG_LEN_OFFSET 0
#define CSR_SPIFLASH_CORE_MASTER_PHYCONFIG_LEN_SIZE 8
#define CSR_SPIFLASH_CORE_MASTER_PHYCONFIG_WIDTH_OFFSET 8
#define CSR_SPIFLASH_CORE_MASTER_PHYCONFIG_WIDTH_SIZE 4
#define CSR_SPIFLASH_CORE_MASTER_PHYCONFIG_MASK_OFFSET 16
#define CSR_SPIFLASH_CORE_MASTER_PHYCONFIG_MASK_SIZE 8
#define CSR_SPIFLASH_CORE_MASTER_STATUS_TX_READY_OFFSET 0
#define CSR_SPIFLASH_CORE_MASTER_STATUS_TX_READY_SIZE 1
#define CSR_SPIFLASH_CORE_MASTER_STATUS_RX_READY_OFFSET 1
#define CSR_SPIFLASH_CORE_MASTER_STATUS_RX_READY_SIZE 1

/* SPIFLASH_PHY Registers */
#define CSR_SPIFLASH_PHY_BASE (CSR_BASE + 0x4000L)
#define CSR_SPIFLASH_PHY_CLK_DIVISOR_ADDR (CSR_BASE + 0x4000L)
#define CSR_SPIFLASH_PHY_CLK_DIVISOR_SIZE 1

/* SPIFLASH_PHY Fields */

/* FLASH_ADAPTER Registers */
#define CSR_FLASH_ADAPTER_BASE (CSR_BASE + 0x4800L)
#define CSR_FLASH_ADAPTER_WINDOW0_ADDR (CSR_BASE + 0x4800L)
#define CSR_FLASH_ADAPTER_WINDOW0_SIZE 1

/* FLASH_ADAPTER Fields */

/* ICAP Registers */
#define CSR_ICAP_BASE (CSR_BASE + 0x5000L)
#define CSR_ICAP_ADDR_ADDR (CSR_BASE + 0x5000L)
#define CSR_ICAP_ADDR_SIZE 1
#define CSR_ICAP_DATA_ADDR (CSR_BASE + 0x5004L)
#define CSR_ICAP_DATA_SIZE 1
#define CSR_ICAP_WRITE_ADDR (CSR_BASE + 0x5008L)
#define CSR_ICAP_WRITE_SIZE 1
#define CSR_ICAP_DONE_ADDR (CSR_BASE + 0x500cL)
#define CSR_ICAP_DONE_SIZE 1
#define CSR_ICAP_READ_ADDR (CSR_BASE + 0x5010L)
#define CSR_ICAP_READ_SIZE 1

/* ICAP Fields */

/* XADC Registers */
#define CSR_XADC_BASE (CSR_BASE + 0x5800L)
#define CSR_XADC_TEMPERATURE_ADDR (CSR_BASE + 0x5800L)
#define CSR_XADC_TEMPERATURE_SIZE 1
#define CSR_XADC_VCCINT_ADDR (CSR_BASE + 0x5804L)
#define CSR_XADC_VCCINT_SIZE 1
#define CSR_XADC_VCCAUX_ADDR (CSR_BASE + 0x5808L)
#define CSR_XADC_VCCAUX_SIZE 1
#define CSR_XADC_VCCBRAM_ADDR (CSR_BASE + 0x580cL)
#define CSR_XADC_VCCBRAM_SIZE 1
#define CSR_XADC_EOC_ADDR (CSR_BASE + 0x5810L)
#define CSR_XADC_EOC_SIZE 1
#define CSR_XADC_EOS_ADDR (CSR_BASE + 0x5814L)
#define CSR_XADC_EOS_SIZE 1

/* XADC Fields */

/* DEV_STATUS Registers */
#define CSR_DEV_STATUS_BASE (CSR_BASE + 0x6000L)
#define CSR_DEV_STATUS_LEDS_ADDR (CSR_BASE + 0x6000L)
#define CSR_DEV_STATUS_LEDS_SIZE 1
#define CSR_DEV_STATUS_HW_ID_ADDR (CSR_BASE + 0x6004L)
#define CSR_DEV_STATUS_HW_ID_SIZE 1

/* DEV_STATUS Fields */
#define CSR_DEV_STATUS_HW_ID_HW_REV_OFFSET 0
#define CSR_DEV_STATUS_HW_ID_HW_REV_SIZE 3
#define CSR_DEV_STATUS_HW_ID_HW_VARIANT_OFFSET 8
#define CSR_DEV_STATUS_HW_ID_HW_VARIANT_SIZE 1
#define CSR_DEV_STATUS_HW_ID_HW_VALID_OFFSET 9
#define CSR_DEV_STATUS_HW_ID_HW_VALID_SIZE 1
#define CSR_DEV_STATUS_HW_ID_NUM_LEDS_OFFSET 16
#define CSR_DEV_STATUS_HW_ID_NUM_LEDS_SIZE 4

/* ADC Registers */
#define CSR_ADC_BASE (CSR_BASE + 0x6800L)
#define CSR_ADC_CONTROL_ADDR (CSR_BASE + 0x6800L)
#define CSR_ADC_CONTROL_SIZE 1
#define CSR_ADC_STATUS_ADDR (CSR_BASE + 0x6804L)
#define CSR_ADC_STATUS_SIZE 1
#define CSR_ADC_TRIGGER_CONTROL_ADDR (CSR_BASE + 0x6808L)
#define CSR_ADC_TRIGGER_CONTROL_SIZE 1
#define CSR_ADC_HMCAD1520_CONTROL_ADDR (CSR_BASE + 0x680cL)
#define CSR_ADC_HMCAD1520_CONTROL_SIZE 1
#define CSR_ADC_HMCAD1520_STATUS_ADDR (CSR_BASE + 0x6810L)
#define CSR_ADC_HMCAD1520_STATUS_SIZE 1
#define CSR_ADC_HMCAD1520_DOWNSAMPLING_ADDR (CSR_BASE + 0x6814L)
#define CSR_ADC_HMCAD1520_DOWNSAMPLING_SIZE 1
#define CSR_ADC_HMCAD1520_RANGE_ADDR (CSR_BASE + 0x6818L)
#define CSR_ADC_HMCAD1520_RANGE_SIZE 1
#define CSR_ADC_HMCAD1520_BITSLIP_COUNT_ADDR (CSR_BASE + 0x681cL)
#define CSR_ADC_HMCAD1520_BITSLIP_COUNT_SIZE 1
#define CSR_ADC_HMCAD1520_SAMPLE_COUNT_ADDR (CSR_BASE + 0x6820L)
#define CSR_ADC_HMCAD1520_SAMPLE_COUNT_SIZE 1
#define CSR_ADC_HMCAD1520_DATA_CHANNELS_ADDR (CSR_BASE + 0x6824L)
#define CSR_ADC_HMCAD1520_DATA_CHANNELS_SIZE 1
#define CSR_ADC_HMCAD1520_SAMPLE_BITS_ADDR (CSR_BASE + 0x6828L)
#define CSR_ADC_HMCAD1520_SAMPLE_BITS_SIZE 1
#define CSR_ADC_HMCAD1520_FRAME_DEBUG_ADDR (CSR_BASE + 0x682cL)
#define CSR_ADC_HMCAD1520_FRAME_DEBUG_SIZE 1

/* ADC Fields */
#define CSR_ADC_CONTROL_ACQ_EN_OFFSET 0
#define CSR_ADC_CONTROL_ACQ_EN_SIZE 1
#define CSR_ADC_CONTROL_OSC_EN_OFFSET 1
#define CSR_ADC_CONTROL_OSC_EN_SIZE 1
#define CSR_ADC_CONTROL_RST_OFFSET 2
#define CSR_ADC_CONTROL_RST_SIZE 1
#define CSR_ADC_CONTROL_PWR_DOWN_OFFSET 3
#define CSR_ADC_CONTROL_PWR_DOWN_SIZE 1
#define CSR_ADC_STATUS_ACQ_PG_OFFSET 0
#define CSR_ADC_STATUS_ACQ_PG_SIZE 1
#define CSR_ADC_TRIGGER_CONTROL_ENABLE_OFFSET 0
#define CSR_ADC_TRIGGER_CONTROL_ENABLE_SIZE 1
#define CSR_ADC_HMCAD1520_CONTROL_FRAME_RST_OFFSET 0
#define CSR_ADC_HMCAD1520_CONTROL_FRAME_RST_SIZE 1
#define CSR_ADC_HMCAD1520_CONTROL_DELAY_RST_OFFSET 1
#define CSR_ADC_HMCAD1520_CONTROL_DELAY_RST_SIZE 1
#define CSR_ADC_HMCAD1520_CONTROL_DELAY_INC_OFFSET 2
#define CSR_ADC_HMCAD1520_CONTROL_DELAY_INC_SIZE 1
#define CSR_ADC_HMCAD1520_CONTROL_STAT_RST_OFFSET 3
#define CSR_ADC_HMCAD1520_CONTROL_STAT_RST_SIZE 1
#define CSR_ADC_HMCAD1520_CONTROL_DATA_DELAY_INC_OFFSET 4
#define CSR_ADC_HMCAD1520_CONTROL_DATA_DELAY_INC_SIZE 1
#define CSR_ADC_HMCAD1520_RANGE_MIN01_OFFSET 0
#define CSR_ADC_HMCAD1520_RANGE_MIN01_SIZE 8
#define CSR_ADC_HMCAD1520_RANGE_MAX01_OFFSET 8
#define CSR_ADC_HMCAD1520_RANGE_MAX01_SIZE 8
#define CSR_ADC_HMCAD1520_RANGE_MIN23_OFFSET 16
#define CSR_ADC_HMCAD1520_RANGE_MIN23_SIZE 8
#define CSR_ADC_HMCAD1520_RANGE_MAX23_OFFSET 24
#define CSR_ADC_HMCAD1520_RANGE_MAX23_SIZE 8
#define CSR_ADC_HMCAD1520_DATA_CHANNELS_SHUFFLE_OFFSET 0
#define CSR_ADC_HMCAD1520_DATA_CHANNELS_SHUFFLE_SIZE 4
#define CSR_ADC_HMCAD1520_DATA_CHANNELS_RUN_LENGTH_OFFSET 8
#define CSR_ADC_HMCAD1520_DATA_CHANNELS_RUN_LENGTH_SIZE 6
#define CSR_ADC_HMCAD1520_SAMPLE_BITS_DATA_WIDTH_OFFSET 0
#define CSR_ADC_HMCAD1520_SAMPLE_BITS_DATA_WIDTH_SIZE 2
#define CSR_ADC_HMCAD1520_FRAME_DEBUG_FRAME_CLK_OFFSET 0
#define CSR_ADC_HMCAD1520_FRAME_DEBUG_FRAME_CLK_SIZE 8
#define CSR_ADC_HMCAD1520_FRAME_DEBUG_FRAME_VALID_OFFSET 8
#define CSR_ADC_HMCAD1520_FRAME_DEBUG_FRAME_VALID_SIZE 1

/* FRONTEND Registers */
#define CSR_FRONTEND_BASE (CSR_BASE + 0x7000L)
#define CSR_FRONTEND_CONTROL_ADDR (CSR_BASE + 0x7000L)
#define CSR_FRONTEND_CONTROL_SIZE 1
#define CSR_FRONTEND_STATUS_ADDR (CSR_BASE + 0x7004L)
#define CSR_FRONTEND_STATUS_SIZE 1

/* FRONTEND Fields */
#define CSR_FRONTEND_CONTROL_FE_EN_OFFSET 0
#define CSR_FRONTEND_CONTROL_FE_EN_SIZE 1
#define CSR_FRONTEND_CONTROL_COUPLING_OFFSET 8
#define CSR_FRONTEND_CONTROL_COUPLING_SIZE 4
#define CSR_FRONTEND_CONTROL_ATTENUATION_OFFSET 16
#define CSR_FRONTEND_CONTROL_ATTENUATION_SIZE 4
#define CSR_FRONTEND_CONTROL_TERMINATION_OFFSET 24
#define CSR_FRONTEND_CONTROL_TERMINATION_SIZE 4
#define CSR_FRONTEND_STATUS_FE_PG_OFFSET 0
#define CSR_FRONTEND_STATUS_FE_PG_SIZE 1

/* PROBE_COMPENSATION Registers */
#define CSR_PROBE_COMPENSATION_BASE (CSR_BASE + 0x7800L)
#define CSR_PROBE_COMPENSATION_ENABLE_ADDR (CSR_BASE + 0x7800L)
#define CSR_PROBE_COMPENSATION_ENABLE_SIZE 1
#define CSR_PROBE_COMPENSATION_WIDTH_ADDR (CSR_BASE + 0x7804L)
#define CSR_PROBE_COMPENSATION_WIDTH_SIZE 1
#define CSR_PROBE_COMPENSATION_PERIOD_ADDR (CSR_BASE + 0x7808L)
#define CSR_PROBE_COMPENSATION_PERIOD_SIZE 1

/* PROBE_COMPENSATION Fields */

/* I2CBUS Registers */
#define CSR_I2CBUS_BASE (CSR_BASE + 0x8000L)
#define CSR_I2CBUS_I2C0_PHY_SPEED_MODE_ADDR (CSR_BASE + 0x8000L)
#define CSR_I2CBUS_I2C0_PHY_SPEED_MODE_SIZE 1
#define CSR_I2CBUS_I2C0_MASTER_ACTIVE_ADDR (CSR_BASE + 0x8004L)
#define CSR_I2CBUS_I2C0_MASTER_ACTIVE_SIZE 1
#define CSR_I2CBUS_I2C0_MASTER_SETTINGS_ADDR (CSR_BASE + 0x8008L)
#define CSR_I2CBUS_I2C0_MASTER_SETTINGS_SIZE 1
#define CSR_I2CBUS_I2C0_MASTER_ADDR_ADDR (CSR_BASE + 0x800cL)
#define CSR_I2CBUS_I2C0_MASTER_ADDR_SIZE 1
#define CSR_I2CBUS_I2C0_MASTER_RXTX_ADDR (CSR_BASE + 0x8010L)
#define CSR_I2CBUS_I2C0_MASTER_RXTX_SIZE 1
#define CSR_I2CBUS_I2C0_MASTER_STATUS_ADDR (CSR_BASE + 0x8014L)
#define CSR_I2CBUS_I2C0_MASTER_STATUS_SIZE 1
#define CSR_I2CBUS_I2C1_PHY_SPEED_MODE_ADDR (CSR_BASE + 0x8018L)
#define CSR_I2CBUS_I2C1_PHY_SPEED_MODE_SIZE 1
#define CSR_I2CBUS_I2C1_MASTER_ACTIVE_ADDR (CSR_BASE + 0x801cL)
#define CSR_I2CBUS_I2C1_MASTER_ACTIVE_SIZE 1
#define CSR_I2CBUS_I2C1_MASTER_SETTINGS_ADDR (CSR_BASE + 0x8020L)
#define CSR_I2CBUS_I2C1_MASTER_SETTINGS_SIZE 1
#define CSR_I2CBUS_I2C1_MASTER_ADDR_ADDR (CSR_BASE + 0x8024L)
#define CSR_I2CBUS_I2C1_MASTER_ADDR_SIZE 1
#define CSR_I2CBUS_I2C1_MASTER_RXTX_ADDR (CSR_BASE + 0x8028L)
#define CSR_I2CBUS_I2C1_MASTER_RXTX_SIZE 1
#define CSR_I2CBUS_I2C1_MASTER_STATUS_ADDR (CSR_BASE + 0x802cL)
#define CSR_I2CBUS_I2C1_MASTER_STATUS_SIZE 1

/* I2CBUS Fields */
#define CSR_I2CBUS_I2C0_MASTER_SETTINGS_LEN_TX_OFFSET 0
#define CSR_I2CBUS_I2C0_MASTER_SETTINGS_LEN_TX_SIZE 3
#define CSR_I2CBUS_I2C0_MASTER_SETTINGS_LEN_RX_OFFSET 8
#define CSR_I2CBUS_I2C0_MASTER_SETTINGS_LEN_RX_SIZE 3
#define CSR_I2CBUS_I2C0_MASTER_SETTINGS_RECOVER_OFFSET 16
#define CSR_I2CBUS_I2C0_MASTER_SETTINGS_RECOVER_SIZE 1
#define CSR_I2CBUS_I2C0_MASTER_STATUS_TX_READY_OFFSET 0
#define CSR_I2CBUS_I2C0_MASTER_STATUS_TX_READY_SIZE 1
#define CSR_I2CBUS_I2C0_MASTER_STATUS_RX_READY_OFFSET 1
#define CSR_I2CBUS_I2C0_MASTER_STATUS_RX_READY_SIZE 1
#define CSR_I2CBUS_I2C0_MASTER_STATUS_NACK_OFFSET 8
#define CSR_I2CBUS_I2C0_MASTER_STATUS_NACK_SIZE 1
#define CSR_I2CBUS_I2C0_MASTER_STATUS_TX_UNFINISHED_OFFSET 16
#define CSR_I2CBUS_I2C0_MASTER_STATUS_TX_UNFINISHED_SIZE 1
#define CSR_I2CBUS_I2C0_MASTER_STATUS_RX_UNFINISHED_OFFSET 17
#define CSR_I2CBUS_I2C0_MASTER_STATUS_RX_UNFINISHED_SIZE 1
#define CSR_I2CBUS_I2C1_MASTER_SETTINGS_LEN_TX_OFFSET 0
#define CSR_I2CBUS_I2C1_MASTER_SETTINGS_LEN_TX_SIZE 3
#define CSR_I2CBUS_I2C1_MASTER_SETTINGS_LEN_RX_OFFSET 8
#define CSR_I2CBUS_I2C1_MASTER_SETTINGS_LEN_RX_SIZE 3
#define CSR_I2CBUS_I2C1_MASTER_SETTINGS_RECOVER_OFFSET 16
#define CSR_I2CBUS_I2C1_MASTER_SETTINGS_RECOVER_SIZE 1
#define CSR_I2CBUS_I2C1_MASTER_STATUS_TX_READY_OFFSET 0
#define CSR_I2CBUS_I2C1_MASTER_STATUS_TX_READY_SIZE 1
#define CSR_I2CBUS_I2C1_MASTER_STATUS_RX_READY_OFFSET 1
#define CSR_I2CBUS_I2C1_MASTER_STATUS_RX_READY_SIZE 1
#define CSR_I2CBUS_I2C1_MASTER_STATUS_NACK_OFFSET 8
#define CSR_I2CBUS_I2C1_MASTER_STATUS_NACK_SIZE 1
#define CSR_I2CBUS_I2C1_MASTER_STATUS_TX_UNFINISHED_OFFSET 16
#define CSR_I2CBUS_I2C1_MASTER_STATUS_TX_UNFINISHED_SIZE 1
#define CSR_I2CBUS_I2C1_MASTER_STATUS_RX_UNFINISHED_OFFSET 17
#define CSR_I2CBUS_I2C1_MASTER_STATUS_RX_UNFINISHED_SIZE 1

/* SPIBUS Registers */
#define CSR_SPIBUS_BASE (CSR_BASE + 0x8800L)
#define CSR_SPIBUS_SPI0_CONTROL_ADDR (CSR_BASE + 0x8800L)
#define CSR_SPIBUS_SPI0_CONTROL_SIZE 1
#define CSR_SPIBUS_SPI0_STATUS_ADDR (CSR_BASE + 0x8804L)
#define CSR_SPIBUS_SPI0_STATUS_SIZE 1
#define CSR_SPIBUS_SPI0_MOSI_ADDR (CSR_BASE + 0x8808L)
#define CSR_SPIBUS_SPI0_MOSI_SIZE 1
#define CSR_SPIBUS_SPI0_MISO_ADDR (CSR_BASE + 0x880cL)
#define CSR_SPIBUS_SPI0_MISO_SIZE 1
#define CSR_SPIBUS_SPI0_CS_ADDR (CSR_BASE + 0x8810L)
#define CSR_SPIBUS_SPI0_CS_SIZE 1
#define CSR_SPIBUS_SPI0_LOOPBACK_ADDR (CSR_BASE + 0x8814L)
#define CSR_SPIBUS_SPI0_LOOPBACK_SIZE 1
#define CSR_SPIBUS_SPI1_CONTROL_ADDR (CSR_BASE + 0x8818L)
#define CSR_SPIBUS_SPI1_CONTROL_SIZE 1
#define CSR_SPIBUS_SPI1_STATUS_ADDR (CSR_BASE + 0x881cL)
#define CSR_SPIBUS_SPI1_STATUS_SIZE 1
#define CSR_SPIBUS_SPI1_MOSI_ADDR (CSR_BASE + 0x8820L)
#define CSR_SPIBUS_SPI1_MOSI_SIZE 1
#define CSR_SPIBUS_SPI1_MISO_ADDR (CSR_BASE + 0x8824L)
#define CSR_SPIBUS_SPI1_MISO_SIZE 1
#define CSR_SPIBUS_SPI1_CS_ADDR (CSR_BASE + 0x8828L)
#define CSR_SPIBUS_SPI1_CS_SIZE 1
#define CSR_SPIBUS_SPI1_LOOPBACK_ADDR (CSR_BASE + 0x882cL)
#define CSR_SPIBUS_SPI1_LOOPBACK_SIZE 1

/* SPIBUS Fields */
#define CSR_SPIBUS_SPI0_CONTROL_START_OFFSET 0
#define CSR_SPIBUS_SPI0_CONTROL_START_SIZE 1
#define CSR_SPIBUS_SPI0_CONTROL_LENGTH_OFFSET 8
#define CSR_SPIBUS_SPI0_CONTROL_LENGTH_SIZE 8
#define CSR_SPIBUS_SPI0_STATUS_DONE_OFFSET 0
#define CSR_SPIBUS_SPI0_STATUS_DONE_SIZE 1
#define CSR_SPIBUS_SPI0_STATUS_MODE_OFFSET 1
#define CSR_SPIBUS_SPI0_STATUS_MODE_SIZE 1
#define CSR_SPIBUS_SPI0_CS_SEL_OFFSET 0
#define CSR_SPIBUS_SPI0_CS_SEL_SIZE 4
#define CSR_SPIBUS_SPI0_CS_MODE_OFFSET 16
#define CSR_SPIBUS_SPI0_CS_MODE_SIZE 1
#define CSR_SPIBUS_SPI0_LOOPBACK_MODE_OFFSET 0
#define CSR_SPIBUS_SPI0_LOOPBACK_MODE_SIZE 1
#define CSR_SPIBUS_SPI1_CONTROL_START_OFFSET 0
#define CSR_SPIBUS_SPI1_CONTROL_START_SIZE 1
#define CSR_SPIBUS_SPI1_CONTROL_LENGTH_OFFSET 8
#define CSR_SPIBUS_SPI1_CONTROL_LENGTH_SIZE 8
#define CSR_SPIBUS_SPI1_STATUS_DONE_OFFSET 0
#define CSR_SPIBUS_SPI1_STATUS_DONE_SIZE 1
#define CSR_SPIBUS_SPI1_STATUS_MODE_OFFSET 1
#define CSR_SPIBUS_SPI1_STATUS_MODE_SIZE 1
#define CSR_SPIBUS_SPI1_CS_SEL_OFFSET 0
#define CSR_SPIBUS_SPI1_CS_SEL_SIZE 1
#define CSR_SPIBUS_SPI1_CS_MODE_OFFSET 16
#define CSR_SPIBUS_SPI1_CS_MODE_SIZE 1
#define CSR_SPIBUS_SPI1_LOOPBACK_MODE_OFFSET 0
#define CSR_SPIBUS_SPI1_LOOPBACK_MODE_SIZE 1

#endif /* ! __GENERATED_CSR_H */
