$date
	Mon Feb 16 10:58:52 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_counter $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # ctrl $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # ctrl $end
$var wire 1 $ rst $end
$var reg 4 % count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
1$
1#
0"
bx !
$end
#5
b0 !
b0 %
1"
#10
0"
0$
#15
b1 !
b1 %
1"
#20
0"
#25
b10 !
b10 %
1"
#30
0"
#35
b11 !
b11 %
1"
#40
0"
#45
b100 !
b100 %
1"
#50
0"
#55
b101 !
b101 %
1"
#60
0"
#65
b110 !
b110 %
1"
#70
0"
#75
b111 !
b111 %
1"
#80
0"
#85
b1000 !
b1000 %
1"
#90
0"
#95
b1001 !
b1001 %
1"
#100
0"
#105
b1010 !
b1010 %
1"
#110
0"
#115
b1011 !
b1011 %
1"
#120
0"
#125
b1100 !
b1100 %
1"
#130
0"
#135
b1101 !
b1101 %
1"
#140
0"
#145
b1110 !
b1110 %
1"
#150
0"
#155
b1111 !
b1111 %
1"
#160
0"
#165
b0 !
b0 %
1"
#170
0"
0#
#175
b1111 !
b1111 %
1"
#180
0"
#185
b1110 !
b1110 %
1"
#190
0"
#195
b1101 !
b1101 %
1"
#200
0"
#205
b1100 !
b1100 %
1"
#210
0"
#215
b1011 !
b1011 %
1"
#220
0"
#225
b1010 !
b1010 %
1"
#230
0"
#235
b1001 !
b1001 %
1"
#240
0"
#245
b1000 !
b1000 %
1"
#250
0"
#255
b111 !
b111 %
1"
#260
0"
#265
b110 !
b110 %
1"
#270
0"
#275
b101 !
b101 %
1"
#280
0"
#285
b100 !
b100 %
1"
#290
0"
#295
b11 !
b11 %
1"
#300
0"
#305
b10 !
b10 %
1"
#310
0"
#315
b1 !
b1 %
1"
#320
0"
#325
b0 !
b0 %
1"
#330
0"
#335
b1111 !
b1111 %
1"
#340
0"
#345
b1110 !
b1110 %
1"
#350
0"
#355
b1101 !
b1101 %
1"
#360
0"
#365
b1100 !
b1100 %
1"
#370
0"
#375
b1011 !
b1011 %
1"
#380
0"
#385
b1010 !
b1010 %
1"
#390
0"
#395
b1001 !
b1001 %
1"
#400
0"
#405
b1000 !
b1000 %
1"
#410
0"
#415
b111 !
b111 %
1"
#420
0"
#425
b110 !
b110 %
1"
#430
0"
#435
b101 !
b101 %
1"
#440
0"
#445
b100 !
b100 %
1"
#450
0"
#455
b11 !
b11 %
1"
#460
0"
#465
b10 !
b10 %
1"
#470
0"
#475
b1 !
b1 %
1"
#480
0"
#485
b0 !
b0 %
1"
#490
0"
