Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Dec 10 01:24:47 2021
| Host         : QUANTUM-DSKTP running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file Platform_top_timing_summary_routed.rpt -pb Platform_top_timing_summary_routed.pb -rpx Platform_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Platform_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: BTNC (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U1/q_reg[16]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: U1/q_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U1/q_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U3/c1v_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: U3/c1v_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U3/c1v_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U3/c1v_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U3/c1v_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U3/c1v_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U3/c1v_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/c1v_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/c1v_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U3/c1v_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 250 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.023        0.000                      0                   20        0.252        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.023        0.000                      0                   20        0.252        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 U1/q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.924ns (23.080%)  route 3.079ns (76.920%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.614     5.217    U1/CLK100MHZ
    SLICE_X51Y76         FDCE                                         r  U1/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDCE (Prop_fdce_C_Q)         0.456     5.673 r  U1/q_reg[19]/Q
                         net (fo=1, routed)           1.316     6.989    cclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.085 r  cclk_BUFG_inst/O
                         net (fo=50, routed)          1.763     8.848    U1/S[0]
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.372     9.220 r  U1/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.220    U1/q_reg[16]_i_1_n_4
    SLICE_X51Y76         FDCE                                         r  U1/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.496    14.919    U1/CLK100MHZ
    SLICE_X51Y76         FDCE                                         r  U1/q_reg[19]/C
                         clock pessimism              0.298    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X51Y76         FDCE (Setup_fdce_C_D)        0.062    15.243    U1/q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.243    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             7.641ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.000%)  route 0.539ns (23.000%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.615     5.218    U1/CLK100MHZ
    SLICE_X51Y72         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDCE (Prop_fdce_C_Q)         0.456     5.674 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.530     6.204    U1/out[0]
    SLICE_X51Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.878 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    U1/q_reg[0]_i_1_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.992    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.115    U1/q_reg[8]_i_1_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    U1/q_reg[12]_i_1_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.563 r  U1/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.563    U1/q_reg[16]_i_1_n_6
    SLICE_X51Y76         FDCE                                         r  U1/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.496    14.919    U1/CLK100MHZ
    SLICE_X51Y76         FDCE                                         r  U1/q_reg[17]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X51Y76         FDCE (Setup_fdce_C_D)        0.062    15.204    U1/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                  7.641    

Slack (MET) :             7.736ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.711ns (76.029%)  route 0.539ns (23.971%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.615     5.218    U1/CLK100MHZ
    SLICE_X51Y72         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDCE (Prop_fdce_C_Q)         0.456     5.674 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.530     6.204    U1/out[0]
    SLICE_X51Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.878 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    U1/q_reg[0]_i_1_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.992    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.115    U1/q_reg[8]_i_1_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    U1/q_reg[12]_i_1_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.468 r  U1/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.468    U1/q_reg[16]_i_1_n_5
    SLICE_X51Y76         FDCE                                         r  U1/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.496    14.919    U1/CLK100MHZ
    SLICE_X51Y76         FDCE                                         r  U1/q_reg[18]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X51Y76         FDCE (Setup_fdce_C_D)        0.062    15.204    U1/q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                  7.736    

Slack (MET) :             7.752ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.695ns (75.857%)  route 0.539ns (24.143%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.615     5.218    U1/CLK100MHZ
    SLICE_X51Y72         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDCE (Prop_fdce_C_Q)         0.456     5.674 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.530     6.204    U1/out[0]
    SLICE_X51Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.878 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    U1/q_reg[0]_i_1_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.992    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.115    U1/q_reg[8]_i_1_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    U1/q_reg[12]_i_1_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.452 r  U1/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.452    U1/q_reg[16]_i_1_n_7
    SLICE_X51Y76         FDCE                                         r  U1/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.496    14.919    U1/CLK100MHZ
    SLICE_X51Y76         FDCE                                         r  U1/q_reg[16]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X51Y76         FDCE (Setup_fdce_C_D)        0.062    15.204    U1/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                  7.752    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.692ns (75.825%)  route 0.539ns (24.175%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.615     5.218    U1/CLK100MHZ
    SLICE_X51Y72         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDCE (Prop_fdce_C_Q)         0.456     5.674 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.530     6.204    U1/out[0]
    SLICE_X51Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.878 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    U1/q_reg[0]_i_1_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.992    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.115    U1/q_reg[8]_i_1_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.449 r  U1/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.449    U1/q_reg[12]_i_1_n_6
    SLICE_X51Y75         FDCE                                         r  U1/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.494    14.917    U1/CLK100MHZ
    SLICE_X51Y75         FDCE                                         r  U1/q_reg[13]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.140    
    SLICE_X51Y75         FDCE (Setup_fdce_C_D)        0.062    15.202    U1/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                  7.753    

Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.671ns (75.595%)  route 0.539ns (24.405%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.615     5.218    U1/CLK100MHZ
    SLICE_X51Y72         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDCE (Prop_fdce_C_Q)         0.456     5.674 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.530     6.204    U1/out[0]
    SLICE_X51Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.878 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    U1/q_reg[0]_i_1_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.992    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.115    U1/q_reg[8]_i_1_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.428 r  U1/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.428    U1/q_reg[12]_i_1_n_4
    SLICE_X51Y75         FDCE                                         r  U1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.494    14.917    U1/CLK100MHZ
    SLICE_X51Y75         FDCE                                         r  U1/q_reg[15]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.140    
    SLICE_X51Y75         FDCE (Setup_fdce_C_D)        0.062    15.202    U1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                  7.774    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.597ns (74.750%)  route 0.539ns (25.250%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.615     5.218    U1/CLK100MHZ
    SLICE_X51Y72         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDCE (Prop_fdce_C_Q)         0.456     5.674 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.530     6.204    U1/out[0]
    SLICE_X51Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.878 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    U1/q_reg[0]_i_1_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.992    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.115    U1/q_reg[8]_i_1_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.354 r  U1/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.354    U1/q_reg[12]_i_1_n_5
    SLICE_X51Y75         FDCE                                         r  U1/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.494    14.917    U1/CLK100MHZ
    SLICE_X51Y75         FDCE                                         r  U1/q_reg[14]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.140    
    SLICE_X51Y75         FDCE (Setup_fdce_C_D)        0.062    15.202    U1/q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                  7.848    

Slack (MET) :             7.864ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 1.581ns (74.559%)  route 0.539ns (25.441%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.615     5.218    U1/CLK100MHZ
    SLICE_X51Y72         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDCE (Prop_fdce_C_Q)         0.456     5.674 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.530     6.204    U1/out[0]
    SLICE_X51Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.878 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    U1/q_reg[0]_i_1_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.992    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.115    U1/q_reg[8]_i_1_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.338 r  U1/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.338    U1/q_reg[12]_i_1_n_7
    SLICE_X51Y75         FDCE                                         r  U1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.494    14.917    U1/CLK100MHZ
    SLICE_X51Y75         FDCE                                         r  U1/q_reg[12]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.140    
    SLICE_X51Y75         FDCE (Setup_fdce_C_D)        0.062    15.202    U1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                  7.864    

Slack (MET) :             7.893ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 1.578ns (74.842%)  route 0.530ns (25.158%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.615     5.218    U1/CLK100MHZ
    SLICE_X51Y72         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDCE (Prop_fdce_C_Q)         0.456     5.674 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.530     6.204    U1/out[0]
    SLICE_X51Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.878 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    U1/q_reg[0]_i_1_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.992    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.326 r  U1/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.326    U1/q_reg[8]_i_1_n_6
    SLICE_X51Y74         FDCE                                         r  U1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.494    14.917    U1/CLK100MHZ
    SLICE_X51Y74         FDCE                                         r  U1/q_reg[9]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X51Y74         FDCE (Setup_fdce_C_D)        0.062    15.219    U1/q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                  7.893    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 1.557ns (74.588%)  route 0.530ns (25.412%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.615     5.218    U1/CLK100MHZ
    SLICE_X51Y72         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDCE (Prop_fdce_C_Q)         0.456     5.674 r  U1/q_reg[1]/Q
                         net (fo=26, routed)          0.530     6.204    U1/out[0]
    SLICE_X51Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.878 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.878    U1/q_reg[0]_i_1_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.992    U1/q_reg[4]_i_1_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.305 r  U1/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.305    U1/q_reg[8]_i_1_n_4
    SLICE_X51Y74         FDCE                                         r  U1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.494    14.917    U1/CLK100MHZ
    SLICE_X51Y74         FDCE                                         r  U1/q_reg[11]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X51Y74         FDCE (Setup_fdce_C_D)        0.062    15.219    U1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  7.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.553     1.472    U1/CLK100MHZ
    SLICE_X51Y73         FDCE                                         r  U1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U1/q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.722    U1/q_reg_n_0_[7]
    SLICE_X51Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  U1/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    U1/q_reg[4]_i_1_n_4
    SLICE_X51Y73         FDCE                                         r  U1/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.820     1.985    U1/CLK100MHZ
    SLICE_X51Y73         FDCE                                         r  U1/q_reg[7]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X51Y73         FDCE (Hold_fdce_C_D)         0.105     1.577    U1/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U1/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.552     1.471    U1/CLK100MHZ
    SLICE_X51Y74         FDCE                                         r  U1/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U1/q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.721    U1/q_reg_n_0_[11]
    SLICE_X51Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  U1/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    U1/q_reg[8]_i_1_n_4
    SLICE_X51Y74         FDCE                                         r  U1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.819     1.984    U1/CLK100MHZ
    SLICE_X51Y74         FDCE                                         r  U1/q_reg[11]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X51Y74         FDCE (Hold_fdce_C_D)         0.105     1.576    U1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U1/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.552     1.471    U1/CLK100MHZ
    SLICE_X51Y75         FDCE                                         r  U1/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U1/q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.721    U1/q_reg_n_0_[15]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  U1/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    U1/q_reg[12]_i_1_n_4
    SLICE_X51Y75         FDCE                                         r  U1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.819     1.984    U1/CLK100MHZ
    SLICE_X51Y75         FDCE                                         r  U1/q_reg[15]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X51Y75         FDCE (Hold_fdce_C_D)         0.105     1.576    U1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U1/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.555     1.474    U1/CLK100MHZ
    SLICE_X51Y72         FDCE                                         r  U1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U1/q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.724    U1/q_reg_n_0_[3]
    SLICE_X51Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  U1/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    U1/q_reg[0]_i_1_n_4
    SLICE_X51Y72         FDCE                                         r  U1/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.822     1.987    U1/CLK100MHZ
    SLICE_X51Y72         FDCE                                         r  U1/q_reg[3]/C
                         clock pessimism             -0.512     1.474    
    SLICE_X51Y72         FDCE (Hold_fdce_C_D)         0.105     1.579    U1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U1/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.553     1.472    U1/CLK100MHZ
    SLICE_X51Y73         FDCE                                         r  U1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U1/q_reg[4]/Q
                         net (fo=1, routed)           0.105     1.719    U1/q_reg_n_0_[4]
    SLICE_X51Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  U1/q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.834    U1/q_reg[4]_i_1_n_7
    SLICE_X51Y73         FDCE                                         r  U1/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.820     1.985    U1/CLK100MHZ
    SLICE_X51Y73         FDCE                                         r  U1/q_reg[4]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X51Y73         FDCE (Hold_fdce_C_D)         0.105     1.577    U1/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U1/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.552     1.471    U1/CLK100MHZ
    SLICE_X51Y75         FDCE                                         r  U1/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U1/q_reg[12]/Q
                         net (fo=1, routed)           0.105     1.718    U1/q_reg_n_0_[12]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  U1/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    U1/q_reg[12]_i_1_n_7
    SLICE_X51Y75         FDCE                                         r  U1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.819     1.984    U1/CLK100MHZ
    SLICE_X51Y75         FDCE                                         r  U1/q_reg[12]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X51Y75         FDCE (Hold_fdce_C_D)         0.105     1.576    U1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U1/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.552     1.471    U1/CLK100MHZ
    SLICE_X51Y74         FDCE                                         r  U1/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U1/q_reg[8]/Q
                         net (fo=1, routed)           0.105     1.718    U1/q_reg_n_0_[8]
    SLICE_X51Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  U1/q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    U1/q_reg[8]_i_1_n_7
    SLICE_X51Y74         FDCE                                         r  U1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.819     1.984    U1/CLK100MHZ
    SLICE_X51Y74         FDCE                                         r  U1/q_reg[8]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X51Y74         FDCE (Hold_fdce_C_D)         0.105     1.576    U1/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U1/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.553     1.472    U1/CLK100MHZ
    SLICE_X51Y76         FDCE                                         r  U1/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U1/q_reg[18]/Q
                         net (fo=1, routed)           0.109     1.723    U1/q_reg_n_0_[18]
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.834 r  U1/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    U1/q_reg[16]_i_1_n_5
    SLICE_X51Y76         FDCE                                         r  U1/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.820     1.985    U1/CLK100MHZ
    SLICE_X51Y76         FDCE                                         r  U1/q_reg[18]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X51Y76         FDCE (Hold_fdce_C_D)         0.105     1.577    U1/q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.553     1.472    U1/CLK100MHZ
    SLICE_X51Y73         FDCE                                         r  U1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U1/q_reg[6]/Q
                         net (fo=1, routed)           0.109     1.723    U1/q_reg_n_0_[6]
    SLICE_X51Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.834 r  U1/q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    U1/q_reg[4]_i_1_n_5
    SLICE_X51Y73         FDCE                                         r  U1/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.820     1.985    U1/CLK100MHZ
    SLICE_X51Y73         FDCE                                         r  U1/q_reg[6]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X51Y73         FDCE (Hold_fdce_C_D)         0.105     1.577    U1/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U1/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.552     1.471    U1/CLK100MHZ
    SLICE_X51Y74         FDCE                                         r  U1/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U1/q_reg[10]/Q
                         net (fo=1, routed)           0.109     1.722    U1/q_reg_n_0_[10]
    SLICE_X51Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  U1/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    U1/q_reg[8]_i_1_n_5
    SLICE_X51Y74         FDCE                                         r  U1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.819     1.984    U1/CLK100MHZ
    SLICE_X51Y74         FDCE                                         r  U1/q_reg[10]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X51Y74         FDCE (Hold_fdce_C_D)         0.105     1.576    U1/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y72    U1/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y74    U1/q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y74    U1/q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y75    U1/q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y75    U1/q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y75    U1/q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y75    U1/q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y76    U1/q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y76    U1/q_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y72    U1/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y72    U1/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y74    U1/q_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y74    U1/q_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y74    U1/q_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y74    U1/q_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y75    U1/q_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y75    U1/q_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y75    U1/q_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y75    U1/q_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y72    U1/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y74    U1/q_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y74    U1/q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y74    U1/q_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y74    U1/q_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y75    U1/q_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y75    U1/q_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y75    U1/q_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y75    U1/q_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y75    U1/q_reg[14]/C



