// Seed: 1595740352
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  inout id_4;
  input id_3;
  inout id_2;
  input id_1;
  always @(negedge id_2) begin
    #1;
    id_2 <= 1;
  end
  always @(posedge id_1 or posedge id_1) begin
    id_2 = id_3;
  end
endmodule
