
build/depscan-firmware-rtos.elf:     file format elf32-littlearm
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x08005b61


Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000180 	.word	0x20000180
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005c28 	.word	0x08005c28

080001c4 <frame_dummy>:
 80001c4:	4b08      	ldr	r3, [pc, #32]	; (80001e8 <frame_dummy+0x24>)
 80001c6:	b510      	push	{r4, lr}
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4908      	ldr	r1, [pc, #32]	; (80001ec <frame_dummy+0x28>)
 80001cc:	4808      	ldr	r0, [pc, #32]	; (80001f0 <frame_dummy+0x2c>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	4808      	ldr	r0, [pc, #32]	; (80001f4 <frame_dummy+0x30>)
 80001d4:	6803      	ldr	r3, [r0, #0]
 80001d6:	b903      	cbnz	r3, 80001da <frame_dummy+0x16>
 80001d8:	bd10      	pop	{r4, pc}
 80001da:	4b07      	ldr	r3, [pc, #28]	; (80001f8 <frame_dummy+0x34>)
 80001dc:	2b00      	cmp	r3, #0
 80001de:	d0fb      	beq.n	80001d8 <frame_dummy+0x14>
 80001e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80001e4:	4718      	bx	r3
 80001e6:	bf00      	nop
 80001e8:	00000000 	.word	0x00000000
 80001ec:	20000184 	.word	0x20000184
 80001f0:	08005c28 	.word	0x08005c28
 80001f4:	20000180 	.word	0x20000180
 80001f8:	00000000 	.word	0x00000000

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295
 800020c:	f04f 30ff 	movne.w	r0, #4294967295
 8000210:	f000 b97e 	b.w	8000510 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	468c      	mov	ip, r1
 8000232:	460e      	mov	r6, r1
 8000234:	4604      	mov	r4, r0
 8000236:	9d08      	ldr	r5, [sp, #32]
 8000238:	2b00      	cmp	r3, #0
 800023a:	d150      	bne.n	80002de <__udivmoddi4+0xb2>
 800023c:	428a      	cmp	r2, r1
 800023e:	4617      	mov	r7, r2
 8000240:	d96c      	bls.n	800031c <__udivmoddi4+0xf0>
 8000242:	fab2 fe82 	clz	lr, r2
 8000246:	f1be 0f00 	cmp.w	lr, #0
 800024a:	d00b      	beq.n	8000264 <__udivmoddi4+0x38>
 800024c:	f1ce 0420 	rsb	r4, lr, #32
 8000250:	fa20 f404 	lsr.w	r4, r0, r4
 8000254:	fa01 f60e 	lsl.w	r6, r1, lr
 8000258:	ea44 0c06 	orr.w	ip, r4, r6
 800025c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000260:	fa00 f40e 	lsl.w	r4, r0, lr
 8000264:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000268:	0c22      	lsrs	r2, r4, #16
 800026a:	fbbc f0f9 	udiv	r0, ip, r9
 800026e:	fa1f f887 	uxth.w	r8, r7
 8000272:	fb09 c610 	mls	r6, r9, r0, ip
 8000276:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 800027a:	fb00 f308 	mul.w	r3, r0, r8
 800027e:	42b3      	cmp	r3, r6
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x6a>
 8000282:	19f6      	adds	r6, r6, r7
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295
 8000288:	f080 8122 	bcs.w	80004d0 <__udivmoddi4+0x2a4>
 800028c:	42b3      	cmp	r3, r6
 800028e:	f240 811f 	bls.w	80004d0 <__udivmoddi4+0x2a4>
 8000292:	3802      	subs	r0, #2
 8000294:	443e      	add	r6, r7
 8000296:	1af6      	subs	r6, r6, r3
 8000298:	b2a2      	uxth	r2, r4
 800029a:	fbb6 f3f9 	udiv	r3, r6, r9
 800029e:	fb09 6613 	mls	r6, r9, r3, r6
 80002a2:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 80002a6:	fb03 f808 	mul.w	r8, r3, r8
 80002aa:	45a0      	cmp	r8, r4
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0x96>
 80002ae:	19e4      	adds	r4, r4, r7
 80002b0:	f103 32ff 	add.w	r2, r3, #4294967295
 80002b4:	f080 810a 	bcs.w	80004cc <__udivmoddi4+0x2a0>
 80002b8:	45a0      	cmp	r8, r4
 80002ba:	f240 8107 	bls.w	80004cc <__udivmoddi4+0x2a0>
 80002be:	3b02      	subs	r3, #2
 80002c0:	443c      	add	r4, r7
 80002c2:	ebc8 0404 	rsb	r4, r8, r4
 80002c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80002ca:	2100      	movs	r1, #0
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d062      	beq.n	8000396 <__udivmoddi4+0x16a>
 80002d0:	fa24 f40e 	lsr.w	r4, r4, lr
 80002d4:	2300      	movs	r3, #0
 80002d6:	602c      	str	r4, [r5, #0]
 80002d8:	606b      	str	r3, [r5, #4]
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	428b      	cmp	r3, r1
 80002e0:	d907      	bls.n	80002f2 <__udivmoddi4+0xc6>
 80002e2:	2d00      	cmp	r5, #0
 80002e4:	d055      	beq.n	8000392 <__udivmoddi4+0x166>
 80002e6:	2100      	movs	r1, #0
 80002e8:	e885 0041 	stmia.w	r5, {r0, r6}
 80002ec:	4608      	mov	r0, r1
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	fab3 f183 	clz	r1, r3
 80002f6:	2900      	cmp	r1, #0
 80002f8:	f040 8090 	bne.w	800041c <__udivmoddi4+0x1f0>
 80002fc:	42b3      	cmp	r3, r6
 80002fe:	d302      	bcc.n	8000306 <__udivmoddi4+0xda>
 8000300:	4282      	cmp	r2, r0
 8000302:	f200 80f8 	bhi.w	80004f6 <__udivmoddi4+0x2ca>
 8000306:	1a84      	subs	r4, r0, r2
 8000308:	eb66 0603 	sbc.w	r6, r6, r3
 800030c:	2001      	movs	r0, #1
 800030e:	46b4      	mov	ip, r6
 8000310:	2d00      	cmp	r5, #0
 8000312:	d040      	beq.n	8000396 <__udivmoddi4+0x16a>
 8000314:	e885 1010 	stmia.w	r5, {r4, ip}
 8000318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800031c:	b912      	cbnz	r2, 8000324 <__udivmoddi4+0xf8>
 800031e:	2701      	movs	r7, #1
 8000320:	fbb7 f7f2 	udiv	r7, r7, r2
 8000324:	fab7 fe87 	clz	lr, r7
 8000328:	f1be 0f00 	cmp.w	lr, #0
 800032c:	d135      	bne.n	800039a <__udivmoddi4+0x16e>
 800032e:	1bf3      	subs	r3, r6, r7
 8000330:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb3 f0f8 	udiv	r0, r3, r8
 800033e:	0c22      	lsrs	r2, r4, #16
 8000340:	fb08 3610 	mls	r6, r8, r0, r3
 8000344:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000348:	fb0c f300 	mul.w	r3, ip, r0
 800034c:	42b3      	cmp	r3, r6
 800034e:	d907      	bls.n	8000360 <__udivmoddi4+0x134>
 8000350:	19f6      	adds	r6, r6, r7
 8000352:	f100 32ff 	add.w	r2, r0, #4294967295
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x132>
 8000358:	42b3      	cmp	r3, r6
 800035a:	f200 80ce 	bhi.w	80004fa <__udivmoddi4+0x2ce>
 800035e:	4610      	mov	r0, r2
 8000360:	1af6      	subs	r6, r6, r3
 8000362:	b2a2      	uxth	r2, r4
 8000364:	fbb6 f3f8 	udiv	r3, r6, r8
 8000368:	fb08 6613 	mls	r6, r8, r3, r6
 800036c:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000370:	fb0c fc03 	mul.w	ip, ip, r3
 8000374:	45a4      	cmp	ip, r4
 8000376:	d907      	bls.n	8000388 <__udivmoddi4+0x15c>
 8000378:	19e4      	adds	r4, r4, r7
 800037a:	f103 32ff 	add.w	r2, r3, #4294967295
 800037e:	d202      	bcs.n	8000386 <__udivmoddi4+0x15a>
 8000380:	45a4      	cmp	ip, r4
 8000382:	f200 80b5 	bhi.w	80004f0 <__udivmoddi4+0x2c4>
 8000386:	4613      	mov	r3, r2
 8000388:	ebcc 0404 	rsb	r4, ip, r4
 800038c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000390:	e79c      	b.n	80002cc <__udivmoddi4+0xa0>
 8000392:	4629      	mov	r1, r5
 8000394:	4628      	mov	r0, r5
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	f1ce 0120 	rsb	r1, lr, #32
 800039e:	fa06 f30e 	lsl.w	r3, r6, lr
 80003a2:	fa07 f70e 	lsl.w	r7, r7, lr
 80003a6:	fa20 f901 	lsr.w	r9, r0, r1
 80003aa:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80003ae:	40ce      	lsrs	r6, r1
 80003b0:	ea49 0903 	orr.w	r9, r9, r3
 80003b4:	fbb6 faf8 	udiv	sl, r6, r8
 80003b8:	ea4f 4419 	mov.w	r4, r9, lsr #16
 80003bc:	fb08 661a 	mls	r6, r8, sl, r6
 80003c0:	fa1f fc87 	uxth.w	ip, r7
 80003c4:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
 80003c8:	fb0a f20c 	mul.w	r2, sl, ip
 80003cc:	429a      	cmp	r2, r3
 80003ce:	fa00 f40e 	lsl.w	r4, r0, lr
 80003d2:	d90a      	bls.n	80003ea <__udivmoddi4+0x1be>
 80003d4:	19db      	adds	r3, r3, r7
 80003d6:	f10a 31ff 	add.w	r1, sl, #4294967295
 80003da:	f080 8087 	bcs.w	80004ec <__udivmoddi4+0x2c0>
 80003de:	429a      	cmp	r2, r3
 80003e0:	f240 8084 	bls.w	80004ec <__udivmoddi4+0x2c0>
 80003e4:	f1aa 0a02 	sub.w	sl, sl, #2
 80003e8:	443b      	add	r3, r7
 80003ea:	1a9b      	subs	r3, r3, r2
 80003ec:	fa1f f989 	uxth.w	r9, r9
 80003f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80003f4:	fb08 3311 	mls	r3, r8, r1, r3
 80003f8:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 80003fc:	fb01 f60c 	mul.w	r6, r1, ip
 8000400:	429e      	cmp	r6, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x1e8>
 8000404:	19db      	adds	r3, r3, r7
 8000406:	f101 32ff 	add.w	r2, r1, #4294967295
 800040a:	d26b      	bcs.n	80004e4 <__udivmoddi4+0x2b8>
 800040c:	429e      	cmp	r6, r3
 800040e:	d969      	bls.n	80004e4 <__udivmoddi4+0x2b8>
 8000410:	3902      	subs	r1, #2
 8000412:	443b      	add	r3, r7
 8000414:	1b9b      	subs	r3, r3, r6
 8000416:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800041a:	e78e      	b.n	800033a <__udivmoddi4+0x10e>
 800041c:	f1c1 0e20 	rsb	lr, r1, #32
 8000420:	fa22 f40e 	lsr.w	r4, r2, lr
 8000424:	408b      	lsls	r3, r1
 8000426:	4323      	orrs	r3, r4
 8000428:	fa20 f70e 	lsr.w	r7, r0, lr
 800042c:	fa06 f401 	lsl.w	r4, r6, r1
 8000430:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000434:	fa26 f60e 	lsr.w	r6, r6, lr
 8000438:	433c      	orrs	r4, r7
 800043a:	fbb6 f9fc 	udiv	r9, r6, ip
 800043e:	0c27      	lsrs	r7, r4, #16
 8000440:	fb0c 6619 	mls	r6, ip, r9, r6
 8000444:	fa1f f883 	uxth.w	r8, r3
 8000448:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 800044c:	fb09 f708 	mul.w	r7, r9, r8
 8000450:	42b7      	cmp	r7, r6
 8000452:	fa02 f201 	lsl.w	r2, r2, r1
 8000456:	fa00 fa01 	lsl.w	sl, r0, r1
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x242>
 800045c:	18f6      	adds	r6, r6, r3
 800045e:	f109 30ff 	add.w	r0, r9, #4294967295
 8000462:	d241      	bcs.n	80004e8 <__udivmoddi4+0x2bc>
 8000464:	42b7      	cmp	r7, r6
 8000466:	d93f      	bls.n	80004e8 <__udivmoddi4+0x2bc>
 8000468:	f1a9 0902 	sub.w	r9, r9, #2
 800046c:	441e      	add	r6, r3
 800046e:	1bf6      	subs	r6, r6, r7
 8000470:	b2a0      	uxth	r0, r4
 8000472:	fbb6 f4fc 	udiv	r4, r6, ip
 8000476:	fb0c 6614 	mls	r6, ip, r4, r6
 800047a:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
 800047e:	fb04 f808 	mul.w	r8, r4, r8
 8000482:	45b8      	cmp	r8, r7
 8000484:	d907      	bls.n	8000496 <__udivmoddi4+0x26a>
 8000486:	18ff      	adds	r7, r7, r3
 8000488:	f104 30ff 	add.w	r0, r4, #4294967295
 800048c:	d228      	bcs.n	80004e0 <__udivmoddi4+0x2b4>
 800048e:	45b8      	cmp	r8, r7
 8000490:	d926      	bls.n	80004e0 <__udivmoddi4+0x2b4>
 8000492:	3c02      	subs	r4, #2
 8000494:	441f      	add	r7, r3
 8000496:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
 800049a:	ebc8 0707 	rsb	r7, r8, r7
 800049e:	fba0 8902 	umull	r8, r9, r0, r2
 80004a2:	454f      	cmp	r7, r9
 80004a4:	4644      	mov	r4, r8
 80004a6:	464e      	mov	r6, r9
 80004a8:	d314      	bcc.n	80004d4 <__udivmoddi4+0x2a8>
 80004aa:	d029      	beq.n	8000500 <__udivmoddi4+0x2d4>
 80004ac:	b365      	cbz	r5, 8000508 <__udivmoddi4+0x2dc>
 80004ae:	ebba 0304 	subs.w	r3, sl, r4
 80004b2:	eb67 0706 	sbc.w	r7, r7, r6
 80004b6:	fa07 fe0e 	lsl.w	lr, r7, lr
 80004ba:	40cb      	lsrs	r3, r1
 80004bc:	40cf      	lsrs	r7, r1
 80004be:	ea4e 0303 	orr.w	r3, lr, r3
 80004c2:	e885 0088 	stmia.w	r5, {r3, r7}
 80004c6:	2100      	movs	r1, #0
 80004c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004cc:	4613      	mov	r3, r2
 80004ce:	e6f8      	b.n	80002c2 <__udivmoddi4+0x96>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e6e0      	b.n	8000296 <__udivmoddi4+0x6a>
 80004d4:	ebb8 0402 	subs.w	r4, r8, r2
 80004d8:	eb69 0603 	sbc.w	r6, r9, r3
 80004dc:	3801      	subs	r0, #1
 80004de:	e7e5      	b.n	80004ac <__udivmoddi4+0x280>
 80004e0:	4604      	mov	r4, r0
 80004e2:	e7d8      	b.n	8000496 <__udivmoddi4+0x26a>
 80004e4:	4611      	mov	r1, r2
 80004e6:	e795      	b.n	8000414 <__udivmoddi4+0x1e8>
 80004e8:	4681      	mov	r9, r0
 80004ea:	e7c0      	b.n	800046e <__udivmoddi4+0x242>
 80004ec:	468a      	mov	sl, r1
 80004ee:	e77c      	b.n	80003ea <__udivmoddi4+0x1be>
 80004f0:	3b02      	subs	r3, #2
 80004f2:	443c      	add	r4, r7
 80004f4:	e748      	b.n	8000388 <__udivmoddi4+0x15c>
 80004f6:	4608      	mov	r0, r1
 80004f8:	e70a      	b.n	8000310 <__udivmoddi4+0xe4>
 80004fa:	3802      	subs	r0, #2
 80004fc:	443e      	add	r6, r7
 80004fe:	e72f      	b.n	8000360 <__udivmoddi4+0x134>
 8000500:	45c2      	cmp	sl, r8
 8000502:	d3e7      	bcc.n	80004d4 <__udivmoddi4+0x2a8>
 8000504:	463e      	mov	r6, r7
 8000506:	e7d1      	b.n	80004ac <__udivmoddi4+0x280>
 8000508:	4629      	mov	r1, r5
 800050a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050e:	bf00      	nop

08000510 <__aeabi_idiv0>:
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop

08000514 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000514:	b508      	push	{r3, lr}
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000516:	f000 f9c7 	bl	80008a8 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  void InitProcedure();
  InitProcedure();
 800051a:	f005 fad7 	bl	8005acc <InitProcedure>
  osThreadExit();
 800051e:	f004 fa5d 	bl	80049dc <osThreadExit>
	...

08000524 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000528:	2230      	movs	r2, #48	; 0x30
 800052a:	2100      	movs	r1, #0
 800052c:	a808      	add	r0, sp, #32
 800052e:	f005 fb72 	bl	8005c16 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000532:	2100      	movs	r1, #0
 8000534:	2214      	movs	r2, #20
 8000536:	a803      	add	r0, sp, #12
 8000538:	f005 fb6d 	bl	8005c16 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800053c:	2400      	movs	r4, #0
 800053e:	4b1e      	ldr	r3, [pc, #120]	; (80005b8 <SystemClock_Config+0x94>)
 8000540:	9401      	str	r4, [sp, #4]
 8000542:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000544:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000548:	641a      	str	r2, [r3, #64]	; 0x40
 800054a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800054c:	4a1b      	ldr	r2, [pc, #108]	; (80005bc <SystemClock_Config+0x98>)
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800054e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000552:	9301      	str	r3, [sp, #4]
 8000554:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000556:	9402      	str	r4, [sp, #8]
 8000558:	6813      	ldr	r3, [r2, #0]
 800055a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800055e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000562:	6013      	str	r3, [r2, #0]
 8000564:	6813      	ldr	r3, [r2, #0]
 8000566:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800056a:	9302      	str	r3, [sp, #8]
 800056c:	9b02      	ldr	r3, [sp, #8]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800056e:	2301      	movs	r3, #1
 8000570:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000572:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000576:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000578:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800057c:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800057e:	2308      	movs	r3, #8
 8000580:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000582:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000586:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000588:	2304      	movs	r3, #4
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800058a:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 336;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800058c:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800058e:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 336;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000590:	2307      	movs	r3, #7
 8000592:	9313      	str	r3, [sp, #76]	; 0x4c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000594:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 336;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
  RCC_OscInitStruct.PLL.PLLQ = 7;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000596:	f001 feb1 	bl	80022fc <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800059a:	230f      	movs	r3, #15
 800059c:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800059e:	4629      	mov	r1, r5
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005a4:	a803      	add	r0, sp, #12
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005a6:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005a8:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005aa:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005ac:	9407      	str	r4, [sp, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005ae:	f002 f86d 	bl	800268c <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 80005b2:	b015      	add	sp, #84	; 0x54
 80005b4:	bd30      	pop	{r4, r5, pc}
 80005b6:	bf00      	nop
 80005b8:	40023800 	.word	0x40023800
 80005bc:	40007000 	.word	0x40007000

080005c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b09a      	sub	sp, #104	; 0x68
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005c4:	2400      	movs	r4, #0
 80005c6:	4da3      	ldr	r5, [pc, #652]	; (8000854 <main+0x294>)
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c8:	f002 fb9a 	bl	8002d00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005cc:	f7ff ffaa 	bl	8000524 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005d0:	2214      	movs	r2, #20
 80005d2:	2100      	movs	r1, #0
 80005d4:	a812      	add	r0, sp, #72	; 0x48
 80005d6:	f005 fb1e 	bl	8005c16 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005da:	9401      	str	r4, [sp, #4]
 80005dc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ARGUS_CS_GPIO_Port, ARGUS_CS_Pin, GPIO_PIN_RESET);
 80005de:	489e      	ldr	r0, [pc, #632]	; (8000858 <main+0x298>)
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005e4:	632b      	str	r3, [r5, #48]	; 0x30
 80005e6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80005e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005ec:	9301      	str	r3, [sp, #4]
 80005ee:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005f0:	9402      	str	r4, [sp, #8]
 80005f2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80005f4:	f043 0304 	orr.w	r3, r3, #4
 80005f8:	632b      	str	r3, [r5, #48]	; 0x30
 80005fa:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80005fc:	f003 0304 	and.w	r3, r3, #4
 8000600:	9302      	str	r3, [sp, #8]
 8000602:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000604:	9403      	str	r4, [sp, #12]
 8000606:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8000608:	f043 0301 	orr.w	r3, r3, #1
 800060c:	632b      	str	r3, [r5, #48]	; 0x30
 800060e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8000610:	f003 0301 	and.w	r3, r3, #1
 8000614:	9303      	str	r3, [sp, #12]
 8000616:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000618:	9404      	str	r4, [sp, #16]
 800061a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800061c:	f043 0302 	orr.w	r3, r3, #2
 8000620:	632b      	str	r3, [r5, #48]	; 0x30
 8000622:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8000624:	f003 0302 	and.w	r3, r3, #2
 8000628:	9304      	str	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ARGUS_CS_GPIO_Port, ARGUS_CS_Pin, GPIO_PIN_RESET);
 800062a:	4622      	mov	r2, r4
 800062c:	2101      	movs	r1, #1

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800062e:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ARGUS_CS_GPIO_Port, ARGUS_CS_Pin, GPIO_PIN_RESET);
 8000630:	f002 f9c8 	bl	80029c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOT_DIR_1_Pin|MOT_DIR_2_Pin, GPIO_PIN_RESET);
 8000634:	4622      	mov	r2, r4
 8000636:	f44f 7140 	mov.w	r1, #768	; 0x300
 800063a:	4888      	ldr	r0, [pc, #544]	; (800085c <main+0x29c>)
 800063c:	f002 f9c2 	bl	80029c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ARGUS_CS_Pin */
  GPIO_InitStruct.Pin = ARGUS_CS_Pin;
 8000640:	2601      	movs	r6, #1
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(ARGUS_CS_GPIO_Port, &GPIO_InitStruct);
 8000642:	a912      	add	r1, sp, #72	; 0x48
 8000644:	4884      	ldr	r0, [pc, #528]	; (8000858 <main+0x298>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOT_DIR_1_Pin|MOT_DIR_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : ARGUS_CS_Pin */
  GPIO_InitStruct.Pin = ARGUS_CS_Pin;
 8000646:	9612      	str	r6, [sp, #72]	; 0x48
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(ARGUS_CS_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : ARGUS_IRQ_Pin */
  GPIO_InitStruct.Pin = ARGUS_IRQ_Pin;
 8000648:	2702      	movs	r7, #2
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOT_DIR_1_Pin|MOT_DIR_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : ARGUS_CS_Pin */
  GPIO_InitStruct.Pin = ARGUS_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800064a:	9613      	str	r6, [sp, #76]	; 0x4c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800064c:	9414      	str	r4, [sp, #80]	; 0x50
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800064e:	9415      	str	r4, [sp, #84]	; 0x54
  HAL_GPIO_Init(ARGUS_CS_GPIO_Port, &GPIO_InitStruct);
 8000650:	f002 f8ea 	bl	8002828 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARGUS_IRQ_Pin */
  GPIO_InitStruct.Pin = ARGUS_IRQ_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000654:	4b82      	ldr	r3, [pc, #520]	; (8000860 <main+0x2a0>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(ARGUS_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000656:	4880      	ldr	r0, [pc, #512]	; (8000858 <main+0x298>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(ARGUS_CS_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : ARGUS_IRQ_Pin */
  GPIO_InitStruct.Pin = ARGUS_IRQ_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000658:	9313      	str	r3, [sp, #76]	; 0x4c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(ARGUS_IRQ_GPIO_Port, &GPIO_InitStruct);
 800065a:	a912      	add	r1, sp, #72	; 0x48
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(ARGUS_CS_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : ARGUS_IRQ_Pin */
  GPIO_InitStruct.Pin = ARGUS_IRQ_Pin;
 800065c:	9712      	str	r7, [sp, #72]	; 0x48
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800065e:	9414      	str	r4, [sp, #80]	; 0x50
  HAL_GPIO_Init(ARGUS_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000660:	f002 f8e2 	bl	8002828 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOT_DIR_1_Pin MOT_DIR_2_Pin */
  GPIO_InitStruct.Pin = MOT_DIR_1_Pin|MOT_DIR_2_Pin;
 8000664:	f44f 7340 	mov.w	r3, #768	; 0x300
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000668:	a912      	add	r1, sp, #72	; 0x48
 800066a:	487c      	ldr	r0, [pc, #496]	; (800085c <main+0x29c>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(ARGUS_IRQ_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : MOT_DIR_1_Pin MOT_DIR_2_Pin */
  GPIO_InitStruct.Pin = MOT_DIR_1_Pin|MOT_DIR_2_Pin;
 800066c:	9312      	str	r3, [sp, #72]	; 0x48
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800066e:	9613      	str	r6, [sp, #76]	; 0x4c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000670:	9414      	str	r4, [sp, #80]	; 0x50
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000672:	9415      	str	r4, [sp, #84]	; 0x54
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000674:	f002 f8d8 	bl	8002828 <HAL_GPIO_Init>
  */
static void MX_DMA_Init(void) 
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000678:	9400      	str	r4, [sp, #0]
 800067a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800067c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000680:	632b      	str	r3, [r5, #48]	; 0x30
 8000682:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000684:	4d77      	ldr	r5, [pc, #476]	; (8000864 <main+0x2a4>)
  */
static void MX_DMA_Init(void) 
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000686:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 800068a:	4622      	mov	r2, r4
 800068c:	2105      	movs	r1, #5
  */
static void MX_DMA_Init(void) 
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800068e:	9300      	str	r3, [sp, #0]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8000690:	203a      	movs	r0, #58	; 0x3a
  */
static void MX_DMA_Init(void) 
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000692:	9b00      	ldr	r3, [sp, #0]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8000694:	f002 faf2 	bl	8002c7c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000698:	203a      	movs	r0, #58	; 0x3a
 800069a:	f002 fb23 	bl	8002ce4 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 800069e:	4622      	mov	r2, r4
 80006a0:	2105      	movs	r1, #5
 80006a2:	203b      	movs	r0, #59	; 0x3b
 80006a4:	f002 faea 	bl	8002c7c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80006a8:	203b      	movs	r0, #59	; 0x3b
 80006aa:	f002 fb1b 	bl	8002ce4 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006ae:	2210      	movs	r2, #16
 80006b0:	4621      	mov	r1, r4
 80006b2:	a807      	add	r0, sp, #28
 80006b4:	f005 faaf 	bl	8005c16 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006b8:	221c      	movs	r2, #28
 80006ba:	4621      	mov	r1, r4
 80006bc:	a80b      	add	r0, sp, #44	; 0x2c
  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006be:	9405      	str	r4, [sp, #20]
 80006c0:	9406      	str	r4, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006c2:	f005 faa8 	bl	8005c16 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80006c6:	2220      	movs	r2, #32
 80006c8:	4621      	mov	r1, r4
 80006ca:	a812      	add	r0, sp, #72	; 0x48
 80006cc:	f005 faa3 	bl	8005c16 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80006d0:	4b65      	ldr	r3, [pc, #404]	; (8000868 <main+0x2a8>)
  htim1.Init.Prescaler = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006d2:	60ac      	str	r4, [r5, #8]
  htim1.Init.Period = 0;
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80006d4:	4628      	mov	r0, r5

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
  htim1.Init.Prescaler = 0;
 80006d6:	e885 0018 	stmia.w	r5, {r3, r4}
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006da:	f44f 5880 	mov.w	r8, #4096	; 0x1000

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
  htim1.Init.Prescaler = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 0;
 80006de:	60ec      	str	r4, [r5, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006e0:	612c      	str	r4, [r5, #16]
  htim1.Init.RepetitionCounter = 0;
 80006e2:	616c      	str	r4, [r5, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006e4:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80006e6:	f002 fcc7 	bl	8003078 <HAL_TIM_Base_Init>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80006ea:	a907      	add	r1, sp, #28
 80006ec:	4628      	mov	r0, r5
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006ee:	f8cd 801c 	str.w	r8, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80006f2:	f002 fdd6 	bl	80032a2 <HAL_TIM_ConfigClockSource>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80006f6:	4628      	mov	r0, r5
 80006f8:	f002 fcf2 	bl	80030e0 <HAL_TIM_PWM_Init>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80006fc:	a905      	add	r1, sp, #20
 80006fe:	4628      	mov	r0, r5
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000700:	f04f 0960 	mov.w	r9, #96	; 0x60
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000704:	9405      	str	r4, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000706:	9406      	str	r4, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000708:	f002 fe62 	bl	80033d0 <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800070c:	4622      	mov	r2, r4
 800070e:	a90b      	add	r1, sp, #44	; 0x2c
 8000710:	4628      	mov	r0, r5
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000712:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 8000716:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000718:	970d      	str	r7, [sp, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800071a:	940e      	str	r4, [sp, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800071c:	940f      	str	r4, [sp, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800071e:	9410      	str	r4, [sp, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000720:	9411      	str	r4, [sp, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000722:	f002 fd51 	bl	80031c8 <HAL_TIM_PWM_ConfigChannel>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  sBreakDeadTimeConfig.DeadTime = 0;
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000726:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800072a:	a912      	add	r1, sp, #72	; 0x48
 800072c:	4628      	mov	r0, r5
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  sBreakDeadTimeConfig.DeadTime = 0;
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800072e:	9317      	str	r3, [sp, #92]	; 0x5c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  {
    Error_Handler();
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000730:	9412      	str	r4, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000732:	9413      	str	r4, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000734:	9414      	str	r4, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.DeadTime = 0;
 8000736:	9415      	str	r4, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000738:	9416      	str	r4, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800073a:	9419      	str	r4, [sp, #100]	; 0x64
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800073c:	f002 fe82 	bl	8003444 <HAL_TIMEx_ConfigBreakDeadTime>
    Error_Handler();
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000740:	4628      	mov	r0, r5
 8000742:	f000 fbef 	bl	8000f24 <HAL_TIM_MspPostInit>

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000746:	2210      	movs	r2, #16
 8000748:	4621      	mov	r1, r4
 800074a:	a80b      	add	r0, sp, #44	; 0x2c
  TIM_OC_InitTypeDef sConfigOC = {0};

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800074c:	4d47      	ldr	r5, [pc, #284]	; (800086c <main+0x2ac>)

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800074e:	f005 fa62 	bl	8005c16 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000752:	221c      	movs	r2, #28
 8000754:	4621      	mov	r1, r4
 8000756:	a812      	add	r0, sp, #72	; 0x48
  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000758:	9407      	str	r4, [sp, #28]
 800075a:	9408      	str	r4, [sp, #32]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800075c:	f005 fa5b 	bl	8005c16 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000760:	4b43      	ldr	r3, [pc, #268]	; (8000870 <main+0x2b0>)
  htim3.Init.Prescaler = 0;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000762:	60ac      	str	r4, [r5, #8]
  htim3.Init.Period = 0;
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000764:	4628      	mov	r0, r5

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 0;
 8000766:	e885 0018 	stmia.w	r5, {r3, r4}
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 0;
 800076a:	60ec      	str	r4, [r5, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800076c:	612c      	str	r4, [r5, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800076e:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000770:	f002 fc82 	bl	8003078 <HAL_TIM_Base_Init>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000774:	a90b      	add	r1, sp, #44	; 0x2c
 8000776:	4628      	mov	r0, r5
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000778:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800077c:	f002 fd91 	bl	80032a2 <HAL_TIM_ConfigClockSource>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000780:	4628      	mov	r0, r5
 8000782:	f002 fcad 	bl	80030e0 <HAL_TIM_PWM_Init>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000786:	a907      	add	r1, sp, #28
 8000788:	4628      	mov	r0, r5
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800078a:	9407      	str	r4, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800078c:	9408      	str	r4, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800078e:	f002 fe1f 	bl	80033d0 <HAL_TIMEx_MasterConfigSynchronization>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
  sConfigOC.Pulse = 0;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000792:	a912      	add	r1, sp, #72	; 0x48
 8000794:	4622      	mov	r2, r4
 8000796:	4628      	mov	r0, r5
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000798:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  sConfigOC.Pulse = 0;
 800079c:	9413      	str	r4, [sp, #76]	; 0x4c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800079e:	9714      	str	r7, [sp, #80]	; 0x50
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007a0:	9416      	str	r4, [sp, #88]	; 0x58
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007a2:	f002 fd11 	bl	80031c8 <HAL_TIM_PWM_ConfigChannel>
    Error_Handler();
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80007a6:	4628      	mov	r0, r5
 80007a8:	f000 fbbc 	bl	8000f24 <HAL_TIM_MspPostInit>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007ac:	4831      	ldr	r0, [pc, #196]	; (8000874 <main+0x2b4>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007ae:	4a32      	ldr	r2, [pc, #200]	; (8000878 <main+0x2b8>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007b0:	6084      	str	r4, [r0, #8]
  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007b2:	f44f 7382 	mov.w	r3, #260	; 0x104
 80007b6:	e880 000c 	stmia.w	r0, {r2, r3}
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007ba:	f44f 7300 	mov.w	r3, #512	; 0x200
 80007be:	6183      	str	r3, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80007c0:	2308      	movs	r3, #8
 80007c2:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 10;
 80007c4:	230a      	movs	r3, #10
 80007c6:	62c3      	str	r3, [r0, #44]	; 0x2c
  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
  hspi1.Init.Mode = SPI_MODE_MASTER;
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007c8:	60c4      	str	r4, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80007ca:	6107      	str	r7, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80007cc:	6146      	str	r6, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007ce:	6204      	str	r4, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007d0:	6244      	str	r4, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007d2:	6284      	str	r4, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007d4:	f005 f8e7 	bl	80059a6 <HAL_SPI_Init>

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007d8:	2210      	movs	r2, #16
 80007da:	4621      	mov	r1, r4
 80007dc:	a80b      	add	r0, sp, #44	; 0x2c
  TIM_OC_InitTypeDef sConfigOC = {0};

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007de:	4d27      	ldr	r5, [pc, #156]	; (800087c <main+0x2bc>)

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007e0:	f005 fa19 	bl	8005c16 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007e4:	221c      	movs	r2, #28
 80007e6:	4621      	mov	r1, r4
 80007e8:	a812      	add	r0, sp, #72	; 0x48
  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007ea:	9407      	str	r4, [sp, #28]
 80007ec:	9408      	str	r4, [sp, #32]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007ee:	f005 fa12 	bl	8005c16 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 83;
 80007f2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80007f6:	2353      	movs	r3, #83	; 0x53
 80007f8:	e885 000a 	stmia.w	r5, {r1, r3}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 999999999;
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80007fc:	4628      	mov	r0, r5

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 83;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 999999999;
 80007fe:	4b20      	ldr	r3, [pc, #128]	; (8000880 <main+0x2c0>)
 8000800:	60eb      	str	r3, [r5, #12]
  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 83;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000802:	60ac      	str	r4, [r5, #8]
  htim2.Init.Period = 999999999;
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000804:	612c      	str	r4, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000806:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000808:	f002 fc36 	bl	8003078 <HAL_TIM_Base_Init>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800080c:	a90b      	add	r1, sp, #44	; 0x2c
 800080e:	4628      	mov	r0, r5
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000810:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000814:	f002 fd45 	bl	80032a2 <HAL_TIM_ConfigClockSource>
  {
    Error_Handler();
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8000818:	4628      	mov	r0, r5
 800081a:	f002 fc47 	bl	80030ac <HAL_TIM_OC_Init>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800081e:	a907      	add	r1, sp, #28
 8000820:	4628      	mov	r0, r5
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000822:	9407      	str	r4, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000824:	9408      	str	r4, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000826:	f002 fdd3 	bl	80033d0 <HAL_TIMEx_MasterConfigSynchronization>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
  sConfigOC.Pulse = 0;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800082a:	4622      	mov	r2, r4
 800082c:	a912      	add	r1, sp, #72	; 0x48
 800082e:	4628      	mov	r0, r5
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000830:	9412      	str	r4, [sp, #72]	; 0x48
  sConfigOC.Pulse = 0;
 8000832:	9413      	str	r4, [sp, #76]	; 0x4c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000834:	9414      	str	r4, [sp, #80]	; 0x50
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000836:	9416      	str	r4, [sp, #88]	; 0x58
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000838:	f002 fc98 	bl	800316c <HAL_TIM_OC_ConfigChannel>
  MX_TIM2_Init();
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
  /* Init scheduler */
  osKernelInitialize();
 800083c:	f004 f836 	bl	80048ac <osKernelInitialize>
    /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000840:	4a10      	ldr	r2, [pc, #64]	; (8000884 <main+0x2c4>)
 8000842:	4811      	ldr	r0, [pc, #68]	; (8000888 <main+0x2c8>)
 8000844:	4621      	mov	r1, r4
 8000846:	f004 f86d 	bl	8004924 <osThreadNew>
 800084a:	4b10      	ldr	r3, [pc, #64]	; (800088c <main+0x2cc>)
 800084c:	6018      	str	r0, [r3, #0]
    /* add threads, ... */

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800084e:	f004 f849 	bl	80048e4 <osKernelStart>
 8000852:	e7fe      	b.n	8000852 <main+0x292>
 8000854:	40023800 	.word	0x40023800
 8000858:	40020800 	.word	0x40020800
 800085c:	40020400 	.word	0x40020400
 8000860:	10110000 	.word	0x10110000
 8000864:	20008efc 	.word	0x20008efc
 8000868:	40010000 	.word	0x40010000
 800086c:	20008ebc 	.word	0x20008ebc
 8000870:	40000400 	.word	0x40000400
 8000874:	20008f3c 	.word	0x20008f3c
 8000878:	40013000 	.word	0x40013000
 800087c:	20008f94 	.word	0x20008f94
 8000880:	3b9ac9ff 	.word	0x3b9ac9ff
 8000884:	08005c40 	.word	0x08005c40
 8000888:	08000515 	.word	0x08000515
 800088c:	20008eb8 	.word	0x20008eb8

08000890 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11) {
 8000890:	6802      	ldr	r2, [r0, #0]
 8000892:	4b03      	ldr	r3, [pc, #12]	; (80008a0 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8000894:	429a      	cmp	r2, r3
 8000896:	d101      	bne.n	800089c <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 8000898:	f002 ba4c 	b.w	8002d34 <HAL_IncTick>
 800089c:	4770      	bx	lr
 800089e:	bf00      	nop
 80008a0:	40014800 	.word	0x40014800

080008a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008a4:	4770      	bx	lr
	...

080008a8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80008a8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80008aa:	2200      	movs	r2, #0
 80008ac:	490e      	ldr	r1, [pc, #56]	; (80008e8 <MX_USB_DEVICE_Init+0x40>)
 80008ae:	480f      	ldr	r0, [pc, #60]	; (80008ec <MX_USB_DEVICE_Init+0x44>)
 80008b0:	f004 fb54 	bl	8004f5c <USBD_Init>
 80008b4:	b108      	cbz	r0, 80008ba <MX_USB_DEVICE_Init+0x12>
  {
    Error_Handler();
 80008b6:	f7ff fff5 	bl	80008a4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80008ba:	490d      	ldr	r1, [pc, #52]	; (80008f0 <MX_USB_DEVICE_Init+0x48>)
 80008bc:	480b      	ldr	r0, [pc, #44]	; (80008ec <MX_USB_DEVICE_Init+0x44>)
 80008be:	f004 fb62 	bl	8004f86 <USBD_RegisterClass>
 80008c2:	b108      	cbz	r0, 80008c8 <MX_USB_DEVICE_Init+0x20>
  {
    Error_Handler();
 80008c4:	f7ff ffee 	bl	80008a4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80008c8:	490a      	ldr	r1, [pc, #40]	; (80008f4 <MX_USB_DEVICE_Init+0x4c>)
 80008ca:	4808      	ldr	r0, [pc, #32]	; (80008ec <MX_USB_DEVICE_Init+0x44>)
 80008cc:	f005 f82a 	bl	8005924 <USBD_CDC_RegisterInterface>
 80008d0:	b108      	cbz	r0, 80008d6 <MX_USB_DEVICE_Init+0x2e>
  {
    Error_Handler();
 80008d2:	f7ff ffe7 	bl	80008a4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80008d6:	4805      	ldr	r0, [pc, #20]	; (80008ec <MX_USB_DEVICE_Init+0x44>)
 80008d8:	f004 fb5c 	bl	8004f94 <USBD_Start>
 80008dc:	b118      	cbz	r0, 80008e6 <MX_USB_DEVICE_Init+0x3e>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80008de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
  {
    Error_Handler();
 80008e2:	f7ff bfdf 	b.w	80008a4 <Error_Handler>
 80008e6:	bd08      	pop	{r3, pc}
 80008e8:	20000000 	.word	0x20000000
 80008ec:	20009094 	.word	0x20009094
 80008f0:	200000b4 	.word	0x200000b4
 80008f4:	20000050 	.word	0x20000050

080008f8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80008f8:	b530      	push	{r4, r5, lr}
 80008fa:	4604      	mov	r4, r0
 80008fc:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008fe:	2214      	movs	r2, #20
 8000900:	2100      	movs	r1, #0
 8000902:	a803      	add	r0, sp, #12
 8000904:	f005 f987 	bl	8005c16 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8000908:	6823      	ldr	r3, [r4, #0]
 800090a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800090e:	d136      	bne.n	800097e <HAL_PCD_MspInit+0x86>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000910:	4c1c      	ldr	r4, [pc, #112]	; (8000984 <HAL_PCD_MspInit+0x8c>)
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000912:	481d      	ldr	r0, [pc, #116]	; (8000988 <HAL_PCD_MspInit+0x90>)
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000914:	2500      	movs	r5, #0
 8000916:	9501      	str	r5, [sp, #4]
 8000918:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800091a:	f043 0301 	orr.w	r3, r3, #1
 800091e:	6323      	str	r3, [r4, #48]	; 0x30
 8000920:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000922:	f003 0301 	and.w	r3, r3, #1
 8000926:	9301      	str	r3, [sp, #4]
 8000928:	9b01      	ldr	r3, [sp, #4]
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800092a:	a903      	add	r1, sp, #12
    /**USB_OTG_FS GPIO Configuration    
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800092c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000930:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000932:	f001 ff79 	bl	8002828 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000936:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800093a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800093c:	2302      	movs	r3, #2
 800093e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000940:	2303      	movs	r3, #3
 8000942:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000944:	a903      	add	r1, sp, #12

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000946:	230a      	movs	r3, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000948:	480f      	ldr	r0, [pc, #60]	; (8000988 <HAL_PCD_MspInit+0x90>)

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800094a:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094c:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800094e:	f001 ff6b 	bl	8002828 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000952:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000954:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000958:	6363      	str	r3, [r4, #52]	; 0x34
 800095a:	9502      	str	r5, [sp, #8]
 800095c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800095e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000962:	6463      	str	r3, [r4, #68]	; 0x44
 8000964:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000966:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800096a:	9302      	str	r3, [sp, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800096c:	2043      	movs	r0, #67	; 0x43
 800096e:	462a      	mov	r2, r5
 8000970:	2105      	movs	r1, #5
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000972:	9b02      	ldr	r3, [sp, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8000974:	f002 f982 	bl	8002c7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8000978:	2043      	movs	r0, #67	; 0x43
 800097a:	f002 f9b3 	bl	8002ce4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800097e:	b009      	add	sp, #36	; 0x24
 8000980:	bd30      	pop	{r4, r5, pc}
 8000982:	bf00      	nop
 8000984:	40023800 	.word	0x40023800
 8000988:	40020000 	.word	0x40020000

0800098c <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800098c:	f500 7171 	add.w	r1, r0, #964	; 0x3c4
 8000990:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8000994:	f004 bb15 	b.w	8004fc2 <USBD_LL_SetupStage>

08000998 <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8000998:	231c      	movs	r3, #28
 800099a:	fb03 0301 	mla	r3, r3, r1, r0
 800099e:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 80009a2:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80009a6:	f004 bb39 	b.w	800501c <USBD_LL_DataOutStage>

080009aa <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80009aa:	231c      	movs	r3, #28
 80009ac:	fb03 0301 	mla	r3, r3, r1, r0
 80009b0:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 80009b4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80009b6:	f004 bb6b 	b.w	8005090 <USBD_LL_DataInStage>

080009ba <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80009ba:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 80009be:	f004 bbfc 	b.w	80051ba <USBD_LL_SOF>

080009c2 <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80009c2:	68c3      	ldr	r3, [r0, #12]
 80009c4:	2b02      	cmp	r3, #2
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 80009c6:	b510      	push	{r4, lr}
 80009c8:	4604      	mov	r4, r0
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80009ca:	d001      	beq.n	80009d0 <HAL_PCD_ResetCallback+0xe>
  {
    Error_Handler();
 80009cc:	f7ff ff6a 	bl	80008a4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80009d0:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
 80009d4:	2101      	movs	r1, #1
 80009d6:	f004 fbde 	bl	8005196 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80009da:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
}
 80009de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80009e2:	f004 bbb1 	b.w	8005148 <USBD_LL_Reset>
	...

080009e8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80009e8:	b510      	push	{r4, lr}
 80009ea:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80009ec:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 80009f0:	f004 fbd4 	bl	800519c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80009f4:	6822      	ldr	r2, [r4, #0]
 80009f6:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 80009fa:	f043 0301 	orr.w	r3, r3, #1
 80009fe:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8000a02:	6a23      	ldr	r3, [r4, #32]
 8000a04:	b123      	cbz	r3, 8000a10 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8000a06:	4a03      	ldr	r2, [pc, #12]	; (8000a14 <HAL_PCD_SuspendCallback+0x2c>)
 8000a08:	6913      	ldr	r3, [r2, #16]
 8000a0a:	f043 0306 	orr.w	r3, r3, #6
 8000a0e:	6113      	str	r3, [r2, #16]
 8000a10:	bd10      	pop	{r4, pc}
 8000a12:	bf00      	nop
 8000a14:	e000ed00 	.word	0xe000ed00

08000a18 <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8000a18:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8000a1c:	f004 bbc7 	b.w	80051ae <USBD_LL_Resume>

08000a20 <HAL_PCD_ISOOUTIncompleteCallback>:
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8000a20:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8000a24:	f004 bbd7 	b.w	80051d6 <USBD_LL_IsoOUTIncomplete>

08000a28 <HAL_PCD_ISOINIncompleteCallback>:
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8000a28:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8000a2c:	f004 bbd1 	b.w	80051d2 <USBD_LL_IsoINIncomplete>

08000a30 <HAL_PCD_ConnectCallback>:
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8000a30:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8000a34:	f004 bbd1 	b.w	80051da <USBD_LL_DevConnected>

08000a38 <HAL_PCD_DisconnectCallback>:
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8000a38:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 8000a3c:	f004 bbcf 	b.w	80051de <USBD_LL_DevDisconnected>

08000a40 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8000a40:	b508      	push	{r3, lr}
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8000a42:	7802      	ldrb	r2, [r0, #0]
 8000a44:	bb3a      	cbnz	r2, 8000a96 <USBD_LL_Init+0x56>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8000a46:	4b15      	ldr	r3, [pc, #84]	; (8000a9c <USBD_LL_Init+0x5c>)
  pdev->pData = &hpcd_USB_OTG_FS;
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000a48:	2104      	movs	r1, #4
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8000a4a:	f8c3 0404 	str.w	r0, [r3, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8000a4e:	f8c0 3298 	str.w	r3, [r0, #664]	; 0x298
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000a52:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000a56:	e883 0003 	stmia.w	r3, {r0, r1}
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000a5a:	2102      	movs	r1, #2
 8000a5c:	60d9      	str	r1, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000a5e:	6199      	str	r1, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000a60:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000a62:	2101      	movs	r1, #1
  pdev->pData = &hpcd_USB_OTG_FS;
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000a64:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000a66:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000a68:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000a6a:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000a6c:	62d9      	str	r1, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000a6e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000a70:	f000 fada 	bl	8001028 <HAL_PCD_Init>
 8000a74:	b108      	cbz	r0, 8000a7a <USBD_LL_Init+0x3a>
  {
    Error_Handler( );
 8000a76:	f7ff ff15 	bl	80008a4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8000a7a:	2180      	movs	r1, #128	; 0x80
 8000a7c:	4807      	ldr	r0, [pc, #28]	; (8000a9c <USBD_LL_Init+0x5c>)
 8000a7e:	f000 ff73 	bl	8001968 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8000a82:	2240      	movs	r2, #64	; 0x40
 8000a84:	2100      	movs	r1, #0
 8000a86:	4805      	ldr	r0, [pc, #20]	; (8000a9c <USBD_LL_Init+0x5c>)
 8000a88:	f000 ff4d 	bl	8001926 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8000a8c:	2280      	movs	r2, #128	; 0x80
 8000a8e:	2101      	movs	r1, #1
 8000a90:	4802      	ldr	r0, [pc, #8]	; (8000a9c <USBD_LL_Init+0x5c>)
 8000a92:	f000 ff48 	bl	8001926 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
}
 8000a96:	2000      	movs	r0, #0
 8000a98:	bd08      	pop	{r3, pc}
 8000a9a:	bf00      	nop
 8000a9c:	20009330 	.word	0x20009330

08000aa0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver. 
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8000aa0:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8000aa2:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000aa6:	f000 fb4a 	bl	800113e <HAL_PCD_Start>
 8000aaa:	2803      	cmp	r0, #3
 8000aac:	bf9a      	itte	ls
 8000aae:	4b02      	ldrls	r3, [pc, #8]	; (8000ab8 <USBD_LL_Start+0x18>)
 8000ab0:	5c18      	ldrbls	r0, [r3, r0]
 8000ab2:	2002      	movhi	r0, #2
  
  usb_status =  USBD_Get_USB_Status(hal_status);     
  
  return usb_status;
}
 8000ab4:	bd08      	pop	{r3, pc}
 8000ab6:	bf00      	nop
 8000ab8:	08005c70 	.word	0x08005c70

08000abc <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8000abc:	b510      	push	{r4, lr}
 8000abe:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8000ac0:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000ac4:	4613      	mov	r3, r2
 8000ac6:	4622      	mov	r2, r4
 8000ac8:	f000 fe20 	bl	800170c <HAL_PCD_EP_Open>
 8000acc:	2803      	cmp	r0, #3
 8000ace:	bf9a      	itte	ls
 8000ad0:	4b01      	ldrls	r3, [pc, #4]	; (8000ad8 <USBD_LL_OpenEP+0x1c>)
 8000ad2:	5c18      	ldrbls	r0, [r3, r0]
 8000ad4:	2002      	movhi	r0, #2

  usb_status =  USBD_Get_USB_Status(hal_status);
  
  return usb_status;
}
 8000ad6:	bd10      	pop	{r4, pc}
 8000ad8:	08005c70 	.word	0x08005c70

08000adc <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8000adc:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8000ade:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000ae2:	f000 fe46 	bl	8001772 <HAL_PCD_EP_Close>
 8000ae6:	2803      	cmp	r0, #3
 8000ae8:	bf9a      	itte	ls
 8000aea:	4b02      	ldrls	r3, [pc, #8]	; (8000af4 <USBD_LL_CloseEP+0x18>)
 8000aec:	5c18      	ldrbls	r0, [r3, r0]
 8000aee:	2002      	movhi	r0, #2
  
  usb_status =  USBD_Get_USB_Status(hal_status);    
 
  return usb_status;  
}
 8000af0:	bd08      	pop	{r3, pc}
 8000af2:	bf00      	nop
 8000af4:	08005c70 	.word	0x08005c70

08000af8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8000af8:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8000afa:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000afe:	f000 feaa 	bl	8001856 <HAL_PCD_EP_SetStall>
 8000b02:	2803      	cmp	r0, #3
 8000b04:	bf9a      	itte	ls
 8000b06:	4b02      	ldrls	r3, [pc, #8]	; (8000b10 <USBD_LL_StallEP+0x18>)
 8000b08:	5c18      	ldrbls	r0, [r3, r0]
 8000b0a:	2002      	movhi	r0, #2

  usb_status =  USBD_Get_USB_Status(hal_status);
  
  return usb_status;  
}
 8000b0c:	bd08      	pop	{r3, pc}
 8000b0e:	bf00      	nop
 8000b10:	08005c70 	.word	0x08005c70

08000b14 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8000b14:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8000b16:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000b1a:	f000 fed3 	bl	80018c4 <HAL_PCD_EP_ClrStall>
 8000b1e:	2803      	cmp	r0, #3
 8000b20:	bf9a      	itte	ls
 8000b22:	4b02      	ldrls	r3, [pc, #8]	; (8000b2c <USBD_LL_ClearStallEP+0x18>)
 8000b24:	5c18      	ldrbls	r0, [r3, r0]
 8000b26:	2002      	movhi	r0, #2
    
  usb_status =  USBD_Get_USB_Status(hal_status);  
  
  return usb_status; 
}
 8000b28:	bd08      	pop	{r3, pc}
 8000b2a:	bf00      	nop
 8000b2c:	08005c70 	.word	0x08005c70

08000b30 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 8000b30:	f011 0f80 	tst.w	r1, #128	; 0x80
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8000b34:	f8d0 2298 	ldr.w	r2, [r0, #664]	; 0x298
  
  if((ep_addr & 0x80) == 0x80)
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8000b38:	bf18      	it	ne
 8000b3a:	f001 037f 	andne.w	r3, r1, #127	; 0x7f
 8000b3e:	f04f 001c 	mov.w	r0, #28
 8000b42:	bf15      	itete	ne
 8000b44:	fb00 2103 	mlane	r1, r0, r3, r2
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8000b48:	fb00 2101 	mlaeq	r1, r0, r1, r2
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8000b4c:	f891 003e 	ldrbne.w	r0, [r1, #62]	; 0x3e
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8000b50:	f891 01fe 	ldrbeq.w	r0, [r1, #510]	; 0x1fe
  }
}
 8000b54:	4770      	bx	lr
	...

08000b58 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8000b58:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8000b5a:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000b5e:	f000 fdc1 	bl	80016e4 <HAL_PCD_SetAddress>
 8000b62:	2803      	cmp	r0, #3
 8000b64:	bf9a      	itte	ls
 8000b66:	4b02      	ldrls	r3, [pc, #8]	; (8000b70 <USBD_LL_SetUSBAddress+0x18>)
 8000b68:	5c18      	ldrbls	r0, [r3, r0]
 8000b6a:	2002      	movhi	r0, #2
  
  usb_status =  USBD_Get_USB_Status(hal_status);
  
  return usb_status;  
}
 8000b6c:	bd08      	pop	{r3, pc}
 8000b6e:	bf00      	nop
 8000b70:	08005c70 	.word	0x08005c70

08000b74 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8000b74:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8000b76:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000b7a:	f000 fe4d 	bl	8001818 <HAL_PCD_EP_Transmit>
 8000b7e:	2803      	cmp	r0, #3
 8000b80:	bf9a      	itte	ls
 8000b82:	4b02      	ldrls	r3, [pc, #8]	; (8000b8c <USBD_LL_Transmit+0x18>)
 8000b84:	5c18      	ldrbls	r0, [r3, r0]
 8000b86:	2002      	movhi	r0, #2
  
  usb_status =  USBD_Get_USB_Status(hal_status); 
  
  return usb_status;    
}
 8000b88:	bd08      	pop	{r3, pc}
 8000b8a:	bf00      	nop
 8000b8c:	08005c70 	.word	0x08005c70

08000b90 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8000b90:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8000b92:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000b96:	f000 fe14 	bl	80017c2 <HAL_PCD_EP_Receive>
 8000b9a:	2803      	cmp	r0, #3
 8000b9c:	bf9a      	itte	ls
 8000b9e:	4b02      	ldrls	r3, [pc, #8]	; (8000ba8 <USBD_LL_PrepareReceive+0x18>)
 8000ba0:	5c18      	ldrbls	r0, [r3, r0]
 8000ba2:	2002      	movhi	r0, #2
  
  usb_status =  USBD_Get_USB_Status(hal_status);   
  
  return usb_status; 
}
 8000ba4:	bd08      	pop	{r3, pc}
 8000ba6:	bf00      	nop
 8000ba8:	08005c70 	.word	0x08005c70

08000bac <USBD_LL_GetRxDataSize>:
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8000bac:	f8d0 0298 	ldr.w	r0, [r0, #664]	; 0x298
 8000bb0:	f000 be2a 	b.w	8001808 <HAL_PCD_EP_GetRxCount>

08000bb4 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8000bb4:	2312      	movs	r3, #18
 8000bb6:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 8000bb8:	4800      	ldr	r0, [pc, #0]	; (8000bbc <USBD_FS_DeviceDescriptor+0x8>)
 8000bba:	4770      	bx	lr
 8000bbc:	2000003c 	.word	0x2000003c

08000bc0 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8000bc0:	2304      	movs	r3, #4
 8000bc2:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8000bc4:	4800      	ldr	r0, [pc, #0]	; (8000bc8 <USBD_FS_LangIDStrDescriptor+0x8>)
 8000bc6:	4770      	bx	lr
 8000bc8:	2000001c 	.word	0x2000001c

08000bcc <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 8000bcc:	2300      	movs	r3, #0
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8000bce:	b530      	push	{r4, r5, lr}
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 8000bd0:	461d      	mov	r5, r3
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 8000bd2:	b2dc      	uxtb	r4, r3
 8000bd4:	42a2      	cmp	r2, r4
 8000bd6:	d90c      	bls.n	8000bf2 <IntToUnicode+0x26>
  {
    if (((value >> 28)) < 0xA)
 8000bd8:	0f04      	lsrs	r4, r0, #28
 8000bda:	2c09      	cmp	r4, #9
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8000bdc:	bf94      	ite	ls
 8000bde:	3430      	addls	r4, #48	; 0x30
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8000be0:	3437      	addhi	r4, #55	; 0x37
 8000be2:	f801 4013 	strb.w	r4, [r1, r3, lsl #1]
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 8000be6:	eb01 0443 	add.w	r4, r1, r3, lsl #1
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;
 8000bea:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 8000bec:	7065      	strb	r5, [r4, #1]
 8000bee:	3301      	adds	r3, #1
 8000bf0:	e7ef      	b.n	8000bd2 <IntToUnicode+0x6>
  }
}
 8000bf2:	bd30      	pop	{r4, r5, pc}

08000bf4 <USBD_FS_SerialStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8000bf4:	231a      	movs	r3, #26
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8000bf6:	b510      	push	{r4, lr}
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8000bf8:	4a09      	ldr	r2, [pc, #36]	; (8000c20 <USBD_FS_SerialStrDescriptor+0x2c>)
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8000bfa:	800b      	strh	r3, [r1, #0]
  */
static void Get_SerialNum(void)
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8000bfc:	4b09      	ldr	r3, [pc, #36]	; (8000c24 <USBD_FS_SerialStrDescriptor+0x30>)
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
  deviceserial2 = *(uint32_t *) DEVICE_ID3;

  deviceserial0 += deviceserial2;
 8000bfe:	6810      	ldr	r0, [r2, #0]
  */
static void Get_SerialNum(void)
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8000c00:	681b      	ldr	r3, [r3, #0]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
  deviceserial2 = *(uint32_t *) DEVICE_ID3;

  deviceserial0 += deviceserial2;

  if (deviceserial0 != 0)
 8000c02:	1818      	adds	r0, r3, r0
 8000c04:	d00a      	beq.n	8000c1c <USBD_FS_SerialStrDescriptor+0x28>
static void Get_SerialNum(void)
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8000c06:	4b08      	ldr	r3, [pc, #32]	; (8000c28 <USBD_FS_SerialStrDescriptor+0x34>)

  deviceserial0 += deviceserial2;

  if (deviceserial0 != 0)
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8000c08:	4908      	ldr	r1, [pc, #32]	; (8000c2c <USBD_FS_SerialStrDescriptor+0x38>)
static void Get_SerialNum(void)
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8000c0a:	681c      	ldr	r4, [r3, #0]

  deviceserial0 += deviceserial2;

  if (deviceserial0 != 0)
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8000c0c:	2208      	movs	r2, #8
 8000c0e:	f7ff ffdd 	bl	8000bcc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8000c12:	2204      	movs	r2, #4
 8000c14:	4906      	ldr	r1, [pc, #24]	; (8000c30 <USBD_FS_SerialStrDescriptor+0x3c>)
 8000c16:	4620      	mov	r0, r4
 8000c18:	f7ff ffd8 	bl	8000bcc <IntToUnicode>
  Get_SerialNum();
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
}
 8000c1c:	4805      	ldr	r0, [pc, #20]	; (8000c34 <USBD_FS_SerialStrDescriptor+0x40>)
 8000c1e:	bd10      	pop	{r4, pc}
 8000c20:	1fff7a18 	.word	0x1fff7a18
 8000c24:	1fff7a10 	.word	0x1fff7a10
 8000c28:	1fff7a14 	.word	0x1fff7a14
 8000c2c:	20000022 	.word	0x20000022
 8000c30:	20000032 	.word	0x20000032
 8000c34:	20000020 	.word	0x20000020

08000c38 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8000c38:	b510      	push	{r4, lr}
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8000c3a:	4c04      	ldr	r4, [pc, #16]	; (8000c4c <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8000c3c:	4804      	ldr	r0, [pc, #16]	; (8000c50 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8000c3e:	460a      	mov	r2, r1
 8000c40:	4621      	mov	r1, r4
 8000c42:	f004 fcd7 	bl	80055f4 <USBD_GetString>
  return USBD_StrDesc;
}
 8000c46:	4620      	mov	r0, r4
 8000c48:	bd10      	pop	{r4, pc}
 8000c4a:	bf00      	nop
 8000c4c:	20009738 	.word	0x20009738
 8000c50:	08005c74 	.word	0x08005c74

08000c54 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8000c54:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8000c56:	4c04      	ldr	r4, [pc, #16]	; (8000c68 <USBD_FS_ProductStrDescriptor+0x14>)
 8000c58:	4804      	ldr	r0, [pc, #16]	; (8000c6c <USBD_FS_ProductStrDescriptor+0x18>)
 8000c5a:	460a      	mov	r2, r1
 8000c5c:	4621      	mov	r1, r4
 8000c5e:	f004 fcc9 	bl	80055f4 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 8000c62:	4620      	mov	r0, r4
 8000c64:	bd10      	pop	{r4, pc}
 8000c66:	bf00      	nop
 8000c68:	20009738 	.word	0x20009738
 8000c6c:	08005c87 	.word	0x08005c87

08000c70 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8000c70:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8000c72:	4c04      	ldr	r4, [pc, #16]	; (8000c84 <USBD_FS_ConfigStrDescriptor+0x14>)
 8000c74:	4804      	ldr	r0, [pc, #16]	; (8000c88 <USBD_FS_ConfigStrDescriptor+0x18>)
 8000c76:	460a      	mov	r2, r1
 8000c78:	4621      	mov	r1, r4
 8000c7a:	f004 fcbb 	bl	80055f4 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 8000c7e:	4620      	mov	r0, r4
 8000c80:	bd10      	pop	{r4, pc}
 8000c82:	bf00      	nop
 8000c84:	20009738 	.word	0x20009738
 8000c88:	08005c9d 	.word	0x08005c9d

08000c8c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8000c8c:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8000c8e:	4c04      	ldr	r4, [pc, #16]	; (8000ca0 <USBD_FS_InterfaceStrDescriptor+0x14>)
 8000c90:	4804      	ldr	r0, [pc, #16]	; (8000ca4 <USBD_FS_InterfaceStrDescriptor+0x18>)
 8000c92:	460a      	mov	r2, r1
 8000c94:	4621      	mov	r1, r4
 8000c96:	f004 fcad 	bl	80055f4 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 8000c9a:	4620      	mov	r0, r4
 8000c9c:	bd10      	pop	{r4, pc}
 8000c9e:	bf00      	nop
 8000ca0:	20009738 	.word	0x20009738
 8000ca4:	08005ca8 	.word	0x08005ca8

08000ca8 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS( void )
{
    /* USER CODE BEGIN 4 */
    return ( USBD_OK );
    /* USER CODE END 4 */
}
 8000ca8:	2000      	movs	r0, #0
 8000caa:	4770      	bx	lr

08000cac <CDC_Control_FS>:
        break;
    }

    return ( USBD_OK );
    /* USER CODE END 5 */
}
 8000cac:	2000      	movs	r0, #0
 8000cae:	4770      	bx	lr

08000cb0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS( uint8_t* Buf, uint32_t* Len )
{
 8000cb0:	b508      	push	{r3, lr}
    /* USER CODE BEGIN 6 */
    void CdcReceiveHandler( char* Buf, size_t len );
    CdcReceiveHandler( (char*)Buf, (size_t)*Len );
 8000cb2:	6809      	ldr	r1, [r1, #0]
 8000cb4:	f004 ff36 	bl	8005b24 <CdcReceiveHandler>
    return ( USBD_OK );
    /* USER CODE END 6 */
}
 8000cb8:	2000      	movs	r0, #0
 8000cba:	bd08      	pop	{r3, pc}

08000cbc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS( void )
{
 8000cbc:	b510      	push	{r4, lr}
    /* USER CODE BEGIN 3 */
    /* Set Application Buffers */
    USBD_CDC_SetTxBuffer( &hUsbDeviceFS, UserTxBufferFS, 0 );
 8000cbe:	4c06      	ldr	r4, [pc, #24]	; (8000cd8 <CDC_Init_FS+0x1c>)
 8000cc0:	4906      	ldr	r1, [pc, #24]	; (8000cdc <CDC_Init_FS+0x20>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	4620      	mov	r0, r4
 8000cc6:	f004 fe34 	bl	8005932 <USBD_CDC_SetTxBuffer>
    USBD_CDC_SetRxBuffer( &hUsbDeviceFS, UserRxBufferFS );
 8000cca:	4905      	ldr	r1, [pc, #20]	; (8000ce0 <CDC_Init_FS+0x24>)
 8000ccc:	4620      	mov	r0, r4
 8000cce:	f004 fe38 	bl	8005942 <USBD_CDC_SetRxBuffer>
    return ( USBD_OK );
    /* USER CODE END 3 */
}
 8000cd2:	2000      	movs	r0, #0
 8000cd4:	bd10      	pop	{r4, pc}
 8000cd6:	bf00      	nop
 8000cd8:	20009094 	.word	0x20009094
 8000cdc:	20009a38 	.word	0x20009a38
 8000ce0:	20009938 	.word	0x20009938

08000ce4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS( uint8_t* Buf, uint16_t Len )
{
 8000ce4:	b510      	push	{r4, lr}
    uint8_t result = USBD_OK;
    /* USER CODE BEGIN 7 */
    USBD_CDC_HandleTypeDef* hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8000ce6:	4c09      	ldr	r4, [pc, #36]	; (8000d0c <CDC_Transmit_FS+0x28>)
 8000ce8:	f8d4 3290 	ldr.w	r3, [r4, #656]	; 0x290
    if ( hcdc->TxState != 0 ) {
 8000cec:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS( uint8_t* Buf, uint16_t Len )
{
 8000cf0:	460a      	mov	r2, r1
    uint8_t result = USBD_OK;
    /* USER CODE BEGIN 7 */
    USBD_CDC_HandleTypeDef* hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
    if ( hcdc->TxState != 0 ) {
 8000cf2:	b943      	cbnz	r3, 8000d06 <CDC_Transmit_FS+0x22>
        return USBD_BUSY;
    }
    USBD_CDC_SetTxBuffer( &hUsbDeviceFS, Buf, Len );
 8000cf4:	4601      	mov	r1, r0
 8000cf6:	4620      	mov	r0, r4
 8000cf8:	f004 fe1b 	bl	8005932 <USBD_CDC_SetTxBuffer>
    result = USBD_CDC_TransmitPacket( &hUsbDeviceFS );
 8000cfc:	4620      	mov	r0, r4
    /* USER CODE END 7 */
    return result;
}
 8000cfe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    USBD_CDC_HandleTypeDef* hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
    if ( hcdc->TxState != 0 ) {
        return USBD_BUSY;
    }
    USBD_CDC_SetTxBuffer( &hUsbDeviceFS, Buf, Len );
    result = USBD_CDC_TransmitPacket( &hUsbDeviceFS );
 8000d02:	f004 be24 	b.w	800594e <USBD_CDC_TransmitPacket>
    /* USER CODE END 7 */
    return result;
}
 8000d06:	2001      	movs	r0, #1
 8000d08:	bd10      	pop	{r4, pc}
 8000d0a:	bf00      	nop
 8000d0c:	20009094 	.word	0x20009094

08000d10 <NMI_Handler>:
 8000d10:	4770      	bx	lr

08000d12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d12:	e7fe      	b.n	8000d12 <HardFault_Handler>

08000d14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d14:	e7fe      	b.n	8000d14 <MemManage_Handler>

08000d16 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d16:	e7fe      	b.n	8000d16 <BusFault_Handler>

08000d18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d18:	e7fe      	b.n	8000d18 <UsageFault_Handler>

08000d1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d1a:	4770      	bx	lr

08000d1c <TIM1_UP_TIM10_IRQHandler>:
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000d1c:	4801      	ldr	r0, [pc, #4]	; (8000d24 <TIM1_UP_TIM10_IRQHandler+0x8>)
 8000d1e:	f002 b8bb 	b.w	8002e98 <HAL_TIM_IRQHandler>
 8000d22:	bf00      	nop
 8000d24:	20008efc 	.word	0x20008efc

08000d28 <TIM1_TRG_COM_TIM11_IRQHandler>:
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */ 
  HAL_TIM_IRQHandler(&htim11);
 8000d28:	4801      	ldr	r0, [pc, #4]	; (8000d30 <TIM1_TRG_COM_TIM11_IRQHandler+0x8>)
 8000d2a:	f002 b8b5 	b.w	8002e98 <HAL_TIM_IRQHandler>
 8000d2e:	bf00      	nop
 8000d30:	20009a38 	.word	0x20009a38

08000d34 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000d34:	4801      	ldr	r0, [pc, #4]	; (8000d3c <TIM3_IRQHandler+0x8>)
 8000d36:	f002 b8af 	b.w	8002e98 <HAL_TIM_IRQHandler>
 8000d3a:	bf00      	nop
 8000d3c:	20008ebc 	.word	0x20008ebc

08000d40 <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8000d40:	4801      	ldr	r0, [pc, #4]	; (8000d48 <DMA2_Stream2_IRQHandler+0x8>)
 8000d42:	f001 becf 	b.w	8002ae4 <HAL_DMA_IRQHandler>
 8000d46:	bf00      	nop
 8000d48:	20008fd4 	.word	0x20008fd4

08000d4c <DMA2_Stream3_IRQHandler>:
void DMA2_Stream3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8000d4c:	4801      	ldr	r0, [pc, #4]	; (8000d54 <DMA2_Stream3_IRQHandler+0x8>)
 8000d4e:	f001 bec9 	b.w	8002ae4 <HAL_DMA_IRQHandler>
 8000d52:	bf00      	nop
 8000d54:	20009034 	.word	0x20009034

08000d58 <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000d58:	4801      	ldr	r0, [pc, #4]	; (8000d60 <OTG_FS_IRQHandler+0x8>)
 8000d5a:	f000 ba0f 	b.w	800117c <HAL_PCD_IRQHandler>
 8000d5e:	bf00      	nop
 8000d60:	20009330 	.word	0x20009330

08000d64 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d64:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d66:	4b0f      	ldr	r3, [pc, #60]	; (8000da4 <HAL_MspInit+0x40>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	9200      	str	r2, [sp, #0]
 8000d6c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8000d6e:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8000d72:	6459      	str	r1, [r3, #68]	; 0x44
 8000d74:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8000d76:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8000d7a:	9100      	str	r1, [sp, #0]
 8000d7c:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d7e:	9201      	str	r2, [sp, #4]
 8000d80:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8000d82:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8000d86:	6419      	str	r1, [r3, #64]	; 0x40
 8000d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d8e:	9301      	str	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000d90:	210f      	movs	r1, #15
 8000d92:	f06f 0001 	mvn.w	r0, #1
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d96:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000d98:	f001 ff70 	bl	8002c7c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d9c:	b003      	add	sp, #12
 8000d9e:	f85d fb04 	ldr.w	pc, [sp], #4
 8000da2:	bf00      	nop
 8000da4:	40023800 	.word	0x40023800

08000da8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000da8:	b570      	push	{r4, r5, r6, lr}
 8000daa:	4606      	mov	r6, r0
 8000dac:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dae:	2214      	movs	r2, #20
 8000db0:	2100      	movs	r1, #0
 8000db2:	a803      	add	r0, sp, #12
 8000db4:	f004 ff2f 	bl	8005c16 <memset>
  if(hspi->Instance==SPI1)
 8000db8:	6832      	ldr	r2, [r6, #0]
 8000dba:	4b2d      	ldr	r3, [pc, #180]	; (8000e70 <HAL_SPI_MspInit+0xc8>)
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	d154      	bne.n	8000e6a <HAL_SPI_MspInit+0xc2>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000dc0:	2500      	movs	r5, #0
 8000dc2:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 8000dc6:	9501      	str	r5, [sp, #4]
 8000dc8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dca:	482a      	ldr	r0, [pc, #168]	; (8000e74 <HAL_SPI_MspInit+0xcc>)

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream2;
 8000dcc:	4c2a      	ldr	r4, [pc, #168]	; (8000e78 <HAL_SPI_MspInit+0xd0>)
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000dce:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000dd2:	645a      	str	r2, [r3, #68]	; 0x44
 8000dd4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000dd6:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8000dda:	9201      	str	r2, [sp, #4]
 8000ddc:	9a01      	ldr	r2, [sp, #4]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dde:	9502      	str	r5, [sp, #8]
 8000de0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000de2:	f042 0201 	orr.w	r2, r2, #1
 8000de6:	631a      	str	r2, [r3, #48]	; 0x30
 8000de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dea:	f003 0301 	and.w	r3, r3, #1
 8000dee:	9302      	str	r3, [sp, #8]
 8000df0:	9b02      	ldr	r3, [sp, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000df2:	23e0      	movs	r3, #224	; 0xe0
 8000df4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df6:	2302      	movs	r3, #2
 8000df8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dfa:	2303      	movs	r3, #3
 8000dfc:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dfe:	a903      	add	r1, sp, #12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e00:	2305      	movs	r3, #5
 8000e02:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e04:	f001 fd10 	bl	8002828 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream2;
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8000e08:	4b1c      	ldr	r3, [pc, #112]	; (8000e7c <HAL_SPI_MspInit+0xd4>)
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e0a:	60a5      	str	r5, [r4, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream2;
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8000e0c:	f04f 6cc0 	mov.w	ip, #100663296	; 0x6000000
 8000e10:	e884 1008 	stmia.w	r4, {r3, ip}
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000e14:	4620      	mov	r0, r4
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream2;
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000e16:	f44f 6380 	mov.w	r3, #1024	; 0x400
    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream2;
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e1a:	60e5      	str	r5, [r4, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000e1c:	6123      	str	r3, [r4, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e1e:	6165      	str	r5, [r4, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e20:	61a5      	str	r5, [r4, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000e22:	61e5      	str	r5, [r4, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000e24:	6225      	str	r5, [r4, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000e26:	6265      	str	r5, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000e28:	f001 fde6 	bl	80029f8 <HAL_DMA_Init>
 8000e2c:	b108      	cbz	r0, 8000e32 <HAL_SPI_MspInit+0x8a>
    {
      Error_Handler();
 8000e2e:	f7ff fd39 	bl	80008a4 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e32:	4b13      	ldr	r3, [pc, #76]	; (8000e80 <HAL_SPI_MspInit+0xd8>)
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
    {
      Error_Handler();
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8000e34:	64f4      	str	r4, [r6, #76]	; 0x4c
 8000e36:	63a6      	str	r6, [r4, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8000e38:	4c12      	ldr	r4, [pc, #72]	; (8000e84 <HAL_SPI_MspInit+0xdc>)
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e3a:	f04f 65c0 	mov.w	r5, #100663296	; 0x6000000
 8000e3e:	f04f 0e40 	mov.w	lr, #64	; 0x40
 8000e42:	e884 4028 	stmia.w	r4, {r3, r5, lr}
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000e46:	f44f 6280 	mov.w	r2, #1024	; 0x400

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e4a:	2300      	movs	r3, #0
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000e4c:	4620      	mov	r0, r4

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e4e:	60e3      	str	r3, [r4, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000e50:	6122      	str	r2, [r4, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e52:	6163      	str	r3, [r4, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e54:	61a3      	str	r3, [r4, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000e56:	61e3      	str	r3, [r4, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000e58:	6223      	str	r3, [r4, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000e5a:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000e5c:	f001 fdcc 	bl	80029f8 <HAL_DMA_Init>
 8000e60:	b108      	cbz	r0, 8000e66 <HAL_SPI_MspInit+0xbe>
    {
      Error_Handler();
 8000e62:	f7ff fd1f 	bl	80008a4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8000e66:	64b4      	str	r4, [r6, #72]	; 0x48
 8000e68:	63a6      	str	r6, [r4, #56]	; 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000e6a:	b008      	add	sp, #32
 8000e6c:	bd70      	pop	{r4, r5, r6, pc}
 8000e6e:	bf00      	nop
 8000e70:	40013000 	.word	0x40013000
 8000e74:	40020000 	.word	0x40020000
 8000e78:	20008fd4 	.word	0x20008fd4
 8000e7c:	40026440 	.word	0x40026440
 8000e80:	40026458 	.word	0x40026458
 8000e84:	20009034 	.word	0x20009034

08000e88 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  if(htim_base->Instance==TIM1)
 8000e8a:	6803      	ldr	r3, [r0, #0]
 8000e8c:	4a22      	ldr	r2, [pc, #136]	; (8000f18 <HAL_TIM_Base_MspInit+0x90>)
 8000e8e:	4293      	cmp	r3, r2
 8000e90:	d11a      	bne.n	8000ec8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000e92:	2400      	movs	r4, #0
 8000e94:	4b21      	ldr	r3, [pc, #132]	; (8000f1c <HAL_TIM_Base_MspInit+0x94>)
 8000e96:	9401      	str	r4, [sp, #4]
 8000e98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000e9a:	f042 0201 	orr.w	r2, r2, #1
 8000e9e:	645a      	str	r2, [r3, #68]	; 0x44
 8000ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ea2:	f003 0301 	and.w	r3, r3, #1
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 8000ea6:	4622      	mov	r2, r4
 8000ea8:	2105      	movs	r1, #5
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000eaa:	9301      	str	r3, [sp, #4]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 8000eac:	2019      	movs	r0, #25
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000eae:	9b01      	ldr	r3, [sp, #4]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 8000eb0:	f001 fee4 	bl	8002c7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000eb4:	2019      	movs	r0, #25
 8000eb6:	f001 ff15 	bl	8002ce4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8000eba:	201a      	movs	r0, #26
 8000ebc:	4622      	mov	r2, r4
 8000ebe:	4621      	mov	r1, r4
 8000ec0:	f001 fedc 	bl	8002c7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000ec4:	201a      	movs	r0, #26
 8000ec6:	e023      	b.n	8000f10 <HAL_TIM_Base_MspInit+0x88>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8000ec8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ecc:	d10c      	bne.n	8000ee8 <HAL_TIM_Base_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000ece:	2300      	movs	r3, #0
 8000ed0:	9302      	str	r3, [sp, #8]
 8000ed2:	4b12      	ldr	r3, [pc, #72]	; (8000f1c <HAL_TIM_Base_MspInit+0x94>)
 8000ed4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ed6:	f042 0201 	orr.w	r2, r2, #1
 8000eda:	641a      	str	r2, [r3, #64]	; 0x40
 8000edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ede:	f003 0301 	and.w	r3, r3, #1
 8000ee2:	9302      	str	r3, [sp, #8]
 8000ee4:	9b02      	ldr	r3, [sp, #8]
 8000ee6:	e015      	b.n	8000f14 <HAL_TIM_Base_MspInit+0x8c>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8000ee8:	4a0d      	ldr	r2, [pc, #52]	; (8000f20 <HAL_TIM_Base_MspInit+0x98>)
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d112      	bne.n	8000f14 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000eee:	4b0b      	ldr	r3, [pc, #44]	; (8000f1c <HAL_TIM_Base_MspInit+0x94>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	9203      	str	r2, [sp, #12]
 8000ef4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8000ef6:	f041 0102 	orr.w	r1, r1, #2
 8000efa:	6419      	str	r1, [r3, #64]	; 0x40
 8000efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000efe:	f003 0302 	and.w	r3, r3, #2
 8000f02:	9303      	str	r3, [sp, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8000f04:	201d      	movs	r0, #29
 8000f06:	2105      	movs	r1, #5
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f08:	9b03      	ldr	r3, [sp, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8000f0a:	f001 feb7 	bl	8002c7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000f0e:	201d      	movs	r0, #29
 8000f10:	f001 fee8 	bl	8002ce4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000f14:	b004      	add	sp, #16
 8000f16:	bd10      	pop	{r4, pc}
 8000f18:	40010000 	.word	0x40010000
 8000f1c:	40023800 	.word	0x40023800
 8000f20:	40000400 	.word	0x40000400

08000f24 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000f24:	b510      	push	{r4, lr}
 8000f26:	4604      	mov	r4, r0
 8000f28:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f2a:	2214      	movs	r2, #20
 8000f2c:	2100      	movs	r1, #0
 8000f2e:	a803      	add	r0, sp, #12
 8000f30:	f004 fe71 	bl	8005c16 <memset>
  if(htim->Instance==TIM1)
 8000f34:	6823      	ldr	r3, [r4, #0]
 8000f36:	4a19      	ldr	r2, [pc, #100]	; (8000f9c <HAL_TIM_MspPostInit+0x78>)
 8000f38:	4293      	cmp	r3, r2
 8000f3a:	d115      	bne.n	8000f68 <HAL_TIM_MspPostInit+0x44>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	9301      	str	r3, [sp, #4]
 8000f40:	4b17      	ldr	r3, [pc, #92]	; (8000fa0 <HAL_TIM_MspPostInit+0x7c>)
    GPIO_InitStruct.Pin = MOT_STEP1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(MOT_STEP1_GPIO_Port, &GPIO_InitStruct);
 8000f42:	4818      	ldr	r0, [pc, #96]	; (8000fa4 <HAL_TIM_MspPostInit+0x80>)
  if(htim->Instance==TIM1)
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f46:	f042 0201 	orr.w	r2, r2, #1
 8000f4a:	631a      	str	r2, [r3, #48]	; 0x30
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4e:	f003 0301 	and.w	r3, r3, #1
 8000f52:	9301      	str	r3, [sp, #4]
 8000f54:	9b01      	ldr	r3, [sp, #4]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = MOT_STEP1_Pin;
 8000f56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f5a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f5c:	2302      	movs	r3, #2
 8000f5e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000f60:	2301      	movs	r3, #1
 8000f62:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(MOT_STEP1_GPIO_Port, &GPIO_InitStruct);
 8000f64:	a903      	add	r1, sp, #12
 8000f66:	e015      	b.n	8000f94 <HAL_TIM_MspPostInit+0x70>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(htim->Instance==TIM3)
 8000f68:	4a0f      	ldr	r2, [pc, #60]	; (8000fa8 <HAL_TIM_MspPostInit+0x84>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d114      	bne.n	8000f98 <HAL_TIM_MspPostInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f6e:	2300      	movs	r3, #0
 8000f70:	9302      	str	r3, [sp, #8]
 8000f72:	4b0b      	ldr	r3, [pc, #44]	; (8000fa0 <HAL_TIM_MspPostInit+0x7c>)
    GPIO_InitStruct.Pin = MOT_STEP2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(MOT_STEP2_GPIO_Port, &GPIO_InitStruct);
 8000f74:	480d      	ldr	r0, [pc, #52]	; (8000fac <HAL_TIM_MspPostInit+0x88>)
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f78:	f042 0202 	orr.w	r2, r2, #2
 8000f7c:	631a      	str	r2, [r3, #48]	; 0x30
 8000f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f80:	f003 0302 	and.w	r3, r3, #2
 8000f84:	9302      	str	r3, [sp, #8]
 8000f86:	9b02      	ldr	r3, [sp, #8]
    /**TIM3 GPIO Configuration    
    PB4     ------> TIM3_CH1 
    */
    GPIO_InitStruct.Pin = MOT_STEP2_Pin;
 8000f88:	2310      	movs	r3, #16
 8000f8a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f8c:	2302      	movs	r3, #2
 8000f8e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000f90:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(MOT_STEP2_GPIO_Port, &GPIO_InitStruct);
 8000f92:	a903      	add	r1, sp, #12
 8000f94:	f001 fc48 	bl	8002828 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000f98:	b008      	add	sp, #32
 8000f9a:	bd10      	pop	{r4, pc}
 8000f9c:	40010000 	.word	0x40010000
 8000fa0:	40023800 	.word	0x40023800
 8000fa4:	40020000 	.word	0x40020000
 8000fa8:	40000400 	.word	0x40000400
 8000fac:	40020400 	.word	0x40020400

08000fb0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fb0:	b530      	push	{r4, r5, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM11 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority ,0); 
 8000fb2:	4601      	mov	r1, r0
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fb4:	b089      	sub	sp, #36	; 0x24
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM11 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority ,0); 
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	201a      	movs	r0, #26
 8000fba:	f001 fe5f 	bl	8002c7c <HAL_NVIC_SetPriority>
  
  /* Enable the TIM11 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn); 
 8000fbe:	201a      	movs	r0, #26
 8000fc0:	f001 fe90 	bl	8002ce4 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8000fc4:	2500      	movs	r5, #0
 8000fc6:	4b14      	ldr	r3, [pc, #80]	; (8001018 <HAL_InitTick+0x68>)
 8000fc8:	9502      	str	r5, [sp, #8]
 8000fca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   
  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8000fcc:	4c13      	ldr	r4, [pc, #76]	; (800101c <HAL_InitTick+0x6c>)
  
  /* Enable the TIM11 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn); 
  
  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8000fce:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000fd2:	645a      	str	r2, [r3, #68]	; 0x44
 8000fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fd6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000fda:	9302      	str	r3, [sp, #8]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000fdc:	a901      	add	r1, sp, #4
 8000fde:	a803      	add	r0, sp, #12
  
  /* Enable the TIM11 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn); 
  
  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8000fe0:	9b02      	ldr	r3, [sp, #8]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000fe2:	f001 fc03 	bl	80027ec <HAL_RCC_GetClockConfig>
  
  /* Compute TIM11 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000fe6:	f001 fbf1 	bl	80027cc <HAL_RCC_GetPCLK2Freq>
   
  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8000fea:	4b0d      	ldr	r3, [pc, #52]	; (8001020 <HAL_InitTick+0x70>)
 8000fec:	6023      	str	r3, [r4, #0]
  + Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim11.Init.Period = (1000000 / 1000) - 1;
 8000fee:	f240 33e7 	movw	r3, #999	; 0x3e7
 8000ff2:	60e3      	str	r3, [r4, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8000ff4:	4b0b      	ldr	r3, [pc, #44]	; (8001024 <HAL_InitTick+0x74>)
 8000ff6:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ffa:	3801      	subs	r0, #1
 8000ffc:	6060      	str	r0, [r4, #4]
  htim11.Init.ClockDivision = 0;
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim11) == HAL_OK)
 8000ffe:	4620      	mov	r0, r4
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim11.Init.Period = (1000000 / 1000) - 1;
  htim11.Init.Prescaler = uwPrescalerValue;
  htim11.Init.ClockDivision = 0;
 8001000:	6125      	str	r5, [r4, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001002:	60a5      	str	r5, [r4, #8]
  if(HAL_TIM_Base_Init(&htim11) == HAL_OK)
 8001004:	f002 f838 	bl	8003078 <HAL_TIM_Base_Init>
 8001008:	b918      	cbnz	r0, 8001012 <HAL_InitTick+0x62>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim11);
 800100a:	4620      	mov	r0, r4
 800100c:	f001 ff2e 	bl	8002e6c <HAL_TIM_Base_Start_IT>
 8001010:	e000      	b.n	8001014 <HAL_InitTick+0x64>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8001012:	2001      	movs	r0, #1
}
 8001014:	b009      	add	sp, #36	; 0x24
 8001016:	bd30      	pop	{r4, r5, pc}
 8001018:	40023800 	.word	0x40023800
 800101c:	20009a38 	.word	0x20009a38
 8001020:	40014800 	.word	0x40014800
 8001024:	000f4240 	.word	0x000f4240

08001028 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001028:	b5f0      	push	{r4, r5, r6, r7, lr}
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800102a:	4604      	mov	r4, r0
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800102c:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800102e:	2800      	cmp	r0, #0
 8001030:	f000 8081 	beq.w	8001136 <HAL_PCD_Init+0x10e>
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001034:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001038:	6805      	ldr	r5, [r0, #0]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800103a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800103e:	b91b      	cbnz	r3, 8001048 <HAL_PCD_Init+0x20>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001040:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001044:	f7ff fc58 	bl	80008f8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001048:	2303      	movs	r3, #3
 800104a:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800104e:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  {
    hpcd->Init.dma_enable = 0U;
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001050:	4625      	mov	r5, r4
  }

  hpcd->State = HAL_PCD_STATE_BUSY;

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001052:	f413 7380 	ands.w	r3, r3, #256	; 0x100
  {
    hpcd->Init.dma_enable = 0U;
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001056:	f855 0b10 	ldr.w	r0, [r5], #16
  hpcd->State = HAL_PCD_STATE_BUSY;

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
  {
    hpcd->Init.dma_enable = 0U;
 800105a:	bf08      	it	eq
 800105c:	6123      	streq	r3, [r4, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800105e:	f000 fd5b 	bl	8001b18 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001062:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001064:	466e      	mov	r6, sp
 8001066:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001068:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800106a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800106c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001070:	e886 0003 	stmia.w	r6, {r0, r1}
 8001074:	4625      	mov	r5, r4
 8001076:	1d27      	adds	r7, r4, #4
 8001078:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800107c:	f855 0b10 	ldr.w	r0, [r5], #16
 8001080:	f000 fc90 	bl	80019a4 <USB_CoreInit>
 8001084:	4606      	mov	r6, r0
 8001086:	b118      	cbz	r0, 8001090 <HAL_PCD_Init+0x68>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001088:	2302      	movs	r3, #2
 800108a:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
 800108e:	e052      	b.n	8001136 <HAL_PCD_Init+0x10e>
    return HAL_ERROR;
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001090:	4601      	mov	r1, r0
 8001092:	6820      	ldr	r0, [r4, #0]
 8001094:	f000 fd46 	bl	8001b24 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001098:	4630      	mov	r0, r6
 800109a:	f8d4 e004 	ldr.w	lr, [r4, #4]
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800109e:	261c      	movs	r6, #28
 80010a0:	f04f 0c01 	mov.w	ip, #1
    hpcd->IN_ep[i].num = i;
    hpcd->IN_ep[i].tx_fifo_num = i;
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80010a4:	4601      	mov	r1, r0
 80010a6:	b2c2      	uxtb	r2, r0

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80010a8:	4596      	cmp	lr, r2
 80010aa:	f100 0001 	add.w	r0, r0, #1
 80010ae:	d90d      	bls.n	80010cc <HAL_PCD_Init+0xa4>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80010b0:	fb06 4302 	mla	r3, r6, r2, r4
 80010b4:	f883 c03d 	strb.w	ip, [r3, #61]	; 0x3d
    hpcd->IN_ep[i].num = i;
 80010b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 80010bc:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80010c0:	f883 103f 	strb.w	r1, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].maxpacket = 0U;
 80010c4:	6459      	str	r1, [r3, #68]	; 0x44
    hpcd->IN_ep[i].xfer_buff = 0U;
 80010c6:	6499      	str	r1, [r3, #72]	; 0x48
    hpcd->IN_ep[i].xfer_len = 0U;
 80010c8:	6519      	str	r1, [r3, #80]	; 0x50
 80010ca:	e7ec      	b.n	80010a6 <HAL_PCD_Init+0x7e>
 80010cc:	2300      	movs	r3, #0
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80010ce:	261c      	movs	r6, #28
 80010d0:	4619      	mov	r1, r3
 80010d2:	b2d8      	uxtb	r0, r3
    hpcd->IN_ep[i].maxpacket = 0U;
    hpcd->IN_ep[i].xfer_buff = 0U;
    hpcd->IN_ep[i].xfer_len = 0U;
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80010d4:	4586      	cmp	lr, r0
 80010d6:	f103 0301 	add.w	r3, r3, #1
 80010da:	d90e      	bls.n	80010fa <HAL_PCD_Init+0xd2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80010dc:	fb06 4200 	mla	r2, r6, r0, r4
 80010e0:	f882 11fd 	strb.w	r1, [r2, #509]	; 0x1fd
    hpcd->OUT_ep[i].num = i;
 80010e4:	f882 01fc 	strb.w	r0, [r2, #508]	; 0x1fc
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80010e8:	f882 11ff 	strb.w	r1, [r2, #511]	; 0x1ff
    hpcd->OUT_ep[i].maxpacket = 0U;
 80010ec:	f8c2 1204 	str.w	r1, [r2, #516]	; 0x204
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80010f0:	f8c2 1208 	str.w	r1, [r2, #520]	; 0x208
    hpcd->OUT_ep[i].xfer_len = 0U;
 80010f4:	f8c2 1210 	str.w	r1, [r2, #528]	; 0x210
 80010f8:	e7eb      	b.n	80010d2 <HAL_PCD_Init+0xaa>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80010fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010fc:	466e      	mov	r6, sp
 80010fe:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001100:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001102:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001104:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001108:	e886 0003 	stmia.w	r6, {r0, r1}
 800110c:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8001110:	6820      	ldr	r0, [r4, #0]
 8001112:	f000 fd49 	bl	8001ba8 <USB_DevInit>
 8001116:	2301      	movs	r3, #1
 8001118:	4605      	mov	r5, r0
 800111a:	b120      	cbz	r0, 8001126 <HAL_PCD_Init+0xfe>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800111c:	2202      	movs	r2, #2
 800111e:	f884 23bd 	strb.w	r2, [r4, #957]	; 0x3bd
    return HAL_ERROR;
 8001122:	461d      	mov	r5, r3
 8001124:	e008      	b.n	8001138 <HAL_PCD_Init+0x110>
  }

  hpcd->USB_Address = 0U;
 8001126:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800112a:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800112e:	6820      	ldr	r0, [r4, #0]
 8001130:	f001 f859 	bl	80021e6 <USB_DevDisconnect>

  return HAL_OK;
 8001134:	e000      	b.n	8001138 <HAL_PCD_Init+0x110>
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
  {
    return HAL_ERROR;
 8001136:	2501      	movs	r5, #1
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 8001138:	4628      	mov	r0, r5
 800113a:	b00b      	add	sp, #44	; 0x2c
 800113c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800113e <HAL_PCD_Start>:
{
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 800113e:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8001142:	2b01      	cmp	r3, #1
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001144:	b510      	push	{r4, lr}
 8001146:	4604      	mov	r4, r0
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 8001148:	d016      	beq.n	8001178 <HAL_PCD_Start+0x3a>
 800114a:	2301      	movs	r3, #1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800114c:	6800      	ldr	r0, [r0, #0]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 800114e:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8001152:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001154:	2b01      	cmp	r3, #1
 8001156:	d106      	bne.n	8001166 <HAL_PCD_Start+0x28>
 8001158:	69a3      	ldr	r3, [r4, #24]
 800115a:	2b01      	cmp	r3, #1
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800115c:	bf1e      	ittt	ne
 800115e:	6b83      	ldrne	r3, [r0, #56]	; 0x38
 8001160:	f443 3380 	orrne.w	r3, r3, #65536	; 0x10000
 8001164:	6383      	strne	r3, [r0, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
 8001166:	f001 f832 	bl	80021ce <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 800116a:	6820      	ldr	r0, [r4, #0]
 800116c:	f000 fcce 	bl	8001b0c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8001170:	2000      	movs	r0, #0
 8001172:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
  return HAL_OK;
 8001176:	bd10      	pop	{r4, pc}
{
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 8001178:	2002      	movs	r0, #2
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
  __HAL_PCD_ENABLE(hpcd);
  __HAL_UNLOCK(hpcd);
  return HAL_OK;
}
 800117a:	bd10      	pop	{r4, pc}

0800117c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800117c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001180:	6805      	ldr	r5, [r0, #0]
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001182:	b087      	sub	sp, #28
 8001184:	4604      	mov	r4, r0
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001186:	4628      	mov	r0, r5
 8001188:	f001 f869 	bl	800225e <USB_GetMode>
 800118c:	2800      	cmp	r0, #0
 800118e:	f040 82a5 	bne.w	80016dc <HAL_PCD_IRQHandler+0x560>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001192:	6820      	ldr	r0, [r4, #0]
 8001194:	f001 f833 	bl	80021fe <USB_ReadInterrupts>
 8001198:	2800      	cmp	r0, #0
 800119a:	f000 829f 	beq.w	80016dc <HAL_PCD_IRQHandler+0x560>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800119e:	6820      	ldr	r0, [r4, #0]
 80011a0:	f001 f82d 	bl	80021fe <USB_ReadInterrupts>
 80011a4:	0783      	lsls	r3, r0, #30
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80011a6:	bf48      	it	mi
 80011a8:	6822      	ldrmi	r2, [r4, #0]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80011aa:	6820      	ldr	r0, [r4, #0]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80011ac:	bf42      	ittt	mi
 80011ae:	6953      	ldrmi	r3, [r2, #20]
 80011b0:	f003 0302 	andmi.w	r3, r3, #2
 80011b4:	6153      	strmi	r3, [r2, #20]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80011b6:	f001 f822 	bl	80021fe <USB_ReadInterrupts>
 80011ba:	0307      	lsls	r7, r0, #12
 80011bc:	d406      	bmi.n	80011cc <HAL_PCD_IRQHandler+0x50>
        epnum++;
        ep_intr >>= 1U;
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80011be:	6820      	ldr	r0, [r4, #0]
 80011c0:	f001 f81d 	bl	80021fe <USB_ReadInterrupts>
 80011c4:	0346      	lsls	r6, r0, #13
 80011c6:	f140 80cc 	bpl.w	8001362 <HAL_PCD_IRQHandler+0x1e6>
 80011ca:	e0be      	b.n	800134a <HAL_PCD_IRQHandler+0x1ce>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
    {
      epnum = 0U;

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80011cc:	6820      	ldr	r0, [r4, #0]
 80011ce:	f8df b394 	ldr.w	fp, [pc, #916]	; 8001564 <HAL_PCD_IRQHandler+0x3e8>
 80011d2:	f001 f818 	bl	8002206 <USB_ReadDevAllOutEpInterrupt>
 80011d6:	f505 6630 	add.w	r6, r5, #2816	; 0xb00
 80011da:	4682      	mov	sl, r0
 80011dc:	46a0      	mov	r8, r4
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
    {
      epnum = 0U;
 80011de:	2700      	movs	r7, #0

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);

      while (ep_intr != 0U)
 80011e0:	f1ba 0f00 	cmp.w	sl, #0
 80011e4:	d0eb      	beq.n	80011be <HAL_PCD_IRQHandler+0x42>
      {
        if ((ep_intr & 0x1U) != 0U)
 80011e6:	f01a 0f01 	tst.w	sl, #1
 80011ea:	f000 80a7 	beq.w	800133c <HAL_PCD_IRQHandler+0x1c0>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80011ee:	b2fa      	uxtb	r2, r7
 80011f0:	4611      	mov	r1, r2
 80011f2:	6820      	ldr	r0, [r4, #0]
 80011f4:	9203      	str	r2, [sp, #12]
 80011f6:	f001 f816 	bl	8002226 <USB_ReadDevOutEPInterrupt>

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80011fa:	f010 0f01 	tst.w	r0, #1

      while (ep_intr != 0U)
      {
        if ((ep_intr & 0x1U) != 0U)
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80011fe:	4681      	mov	r9, r0

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001200:	9a03      	ldr	r2, [sp, #12]
 8001202:	d05a      	beq.n	80012ba <HAL_PCD_IRQHandler+0x13e>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001204:	2301      	movs	r3, #1
 8001206:	60b3      	str	r3, [r6, #8]
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001208:	6823      	ldr	r3, [r4, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;

  if (hpcd->Init.dma_enable == 1U)
 800120a:	6920      	ldr	r0, [r4, #16]
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800120c:	f8d3 e040 	ldr.w	lr, [r3, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8001210:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001214:	eb03 1347 	add.w	r3, r3, r7, lsl #5

  if (hpcd->Init.dma_enable == 1U)
 8001218:	2801      	cmp	r0, #1
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800121a:	6899      	ldr	r1, [r3, #8]

  if (hpcd->Init.dma_enable == 1U)
 800121c:	d13c      	bne.n	8001298 <HAL_PCD_IRQHandler+0x11c>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800121e:	0708      	lsls	r0, r1, #28
 8001220:	d513      	bpl.n	800124a <HAL_PCD_IRQHandler+0xce>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001222:	45de      	cmp	lr, fp
 8001224:	d904      	bls.n	8001230 <HAL_PCD_IRQHandler+0xb4>
 8001226:	040a      	lsls	r2, r1, #16
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001228:	bf44      	itt	mi
 800122a:	f44f 4200 	movmi.w	r2, #32768	; 0x8000
 800122e:	609a      	strmi	r2, [r3, #8]

      /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SetupStageCallback(hpcd);
#else
      HAL_PCD_SetupStageCallback(hpcd);
 8001230:	4620      	mov	r0, r4
 8001232:	9303      	str	r3, [sp, #12]
 8001234:	f7ff fbaa 	bl	800098c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001238:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800123c:	2101      	movs	r1, #1
 800123e:	6820      	ldr	r0, [r4, #0]
 8001240:	f001 f82c 	bl	800229c <USB_EP0_OutStart>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001244:	2208      	movs	r2, #8
 8001246:	9b03      	ldr	r3, [sp, #12]
 8001248:	e02d      	b.n	80012a6 <HAL_PCD_IRQHandler+0x12a>
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800124a:	0688      	lsls	r0, r1, #26
 800124c:	d501      	bpl.n	8001252 <HAL_PCD_IRQHandler+0xd6>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800124e:	2220      	movs	r2, #32
 8001250:	e029      	b.n	80012a6 <HAL_PCD_IRQHandler+0x12a>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8001252:	f011 0f28 	tst.w	r1, #40	; 0x28
 8001256:	d130      	bne.n	80012ba <HAL_PCD_IRQHandler+0x13e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001258:	45de      	cmp	lr, fp
 800125a:	d901      	bls.n	8001260 <HAL_PCD_IRQHandler+0xe4>
 800125c:	0409      	lsls	r1, r1, #16
 800125e:	d420      	bmi.n	80012a2 <HAL_PCD_IRQHandler+0x126>
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8001260:	691b      	ldr	r3, [r3, #16]
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8001262:	f8d8 1204 	ldr.w	r1, [r8, #516]	; 0x204
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
 8001266:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800126a:	1acb      	subs	r3, r1, r3
 800126c:	f8c8 3214 	str.w	r3, [r8, #532]	; 0x214
          hpcd->OUT_ep[epnum].maxpacket -
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8001270:	f8d8 3208 	ldr.w	r3, [r8, #520]	; 0x208
 8001274:	4419      	add	r1, r3
 8001276:	f8c8 1208 	str.w	r1, [r8, #520]	; 0x208

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800127a:	4620      	mov	r0, r4
 800127c:	4611      	mov	r1, r2
 800127e:	f7ff fb8b 	bl	8000998 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8001282:	b9d7      	cbnz	r7, 80012ba <HAL_PCD_IRQHandler+0x13e>
 8001284:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
 8001288:	b9bb      	cbnz	r3, 80012ba <HAL_PCD_IRQHandler+0x13e>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800128a:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800128e:	2101      	movs	r1, #1
 8001290:	6820      	ldr	r0, [r4, #0]
 8001292:	f001 f803 	bl	800229c <USB_EP0_OutStart>
 8001296:	e010      	b.n	80012ba <HAL_PCD_IRQHandler+0x13e>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8001298:	48b1      	ldr	r0, [pc, #708]	; (8001560 <HAL_PCD_IRQHandler+0x3e4>)
 800129a:	4586      	cmp	lr, r0
 800129c:	d109      	bne.n	80012b2 <HAL_PCD_IRQHandler+0x136>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800129e:	0408      	lsls	r0, r1, #16
 80012a0:	d503      	bpl.n	80012aa <HAL_PCD_IRQHandler+0x12e>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80012a2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80012a6:	609a      	str	r2, [r3, #8]
 80012a8:	e007      	b.n	80012ba <HAL_PCD_IRQHandler+0x13e>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80012aa:	0688      	lsls	r0, r1, #26
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80012ac:	bf44      	itt	mi
 80012ae:	2120      	movmi	r1, #32
 80012b0:	6099      	strmi	r1, [r3, #8]
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80012b2:	4611      	mov	r1, r2
 80012b4:	4620      	mov	r0, r4
 80012b6:	f7ff fb6f 	bl	8000998 <HAL_PCD_DataOutStageCallback>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80012ba:	f019 0f08 	tst.w	r9, #8
 80012be:	d025      	beq.n	800130c <HAL_PCD_IRQHandler+0x190>
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80012c0:	6823      	ldr	r3, [r4, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;

  if (hpcd->Init.dma_enable == 1U)
 80012c2:	6920      	ldr	r0, [r4, #16]
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80012c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80012c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80012ca:	eb03 1347 	add.w	r3, r3, r7, lsl #5

  if (hpcd->Init.dma_enable == 1U)
 80012ce:	2801      	cmp	r0, #1
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80012d0:	6899      	ldr	r1, [r3, #8]

  if (hpcd->Init.dma_enable == 1U)
 80012d2:	d102      	bne.n	80012da <HAL_PCD_IRQHandler+0x15e>
  {
    /* StupPktRcvd = 1 pending setup packet int */
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80012d4:	455a      	cmp	r2, fp
 80012d6:	d908      	bls.n	80012ea <HAL_PCD_IRQHandler+0x16e>
 80012d8:	e002      	b.n	80012e0 <HAL_PCD_IRQHandler+0x164>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
    }
  }
  else
  {
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 80012da:	48a1      	ldr	r0, [pc, #644]	; (8001560 <HAL_PCD_IRQHandler+0x3e4>)
 80012dc:	4282      	cmp	r2, r0
 80012de:	d104      	bne.n	80012ea <HAL_PCD_IRQHandler+0x16e>
 80012e0:	0409      	lsls	r1, r1, #16
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80012e2:	bf44      	itt	mi
 80012e4:	f44f 4100 	movmi.w	r1, #32768	; 0x8000
 80012e8:	6099      	strmi	r1, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80012ea:	4620      	mov	r0, r4
 80012ec:	9203      	str	r2, [sp, #12]
 80012ee:	f7ff fb4d 	bl	800098c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80012f2:	9a03      	ldr	r2, [sp, #12]
 80012f4:	455a      	cmp	r2, fp
 80012f6:	d907      	bls.n	8001308 <HAL_PCD_IRQHandler+0x18c>
 80012f8:	6921      	ldr	r1, [r4, #16]
 80012fa:	2901      	cmp	r1, #1
 80012fc:	d104      	bne.n	8001308 <HAL_PCD_IRQHandler+0x18c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80012fe:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8001302:	6820      	ldr	r0, [r4, #0]
 8001304:	f000 ffca 	bl	800229c <USB_EP0_OutStart>

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
          {
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001308:	2308      	movs	r3, #8
 800130a:	60b3      	str	r3, [r6, #8]
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800130c:	f019 0f10 	tst.w	r9, #16
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001310:	bf1c      	itt	ne
 8001312:	2310      	movne	r3, #16
 8001314:	60b3      	strne	r3, [r6, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001316:	f019 0f20 	tst.w	r9, #32
 800131a:	d009      	beq.n	8001330 <HAL_PCD_IRQHandler+0x1b4>
          {
            if (hpcd->Init.dma_enable == 1U)
 800131c:	6921      	ldr	r1, [r4, #16]
 800131e:	2901      	cmp	r1, #1
 8001320:	d104      	bne.n	800132c <HAL_PCD_IRQHandler+0x1b0>
            {
              (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001322:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8001326:	6820      	ldr	r0, [r4, #0]
 8001328:	f000 ffb8 	bl	800229c <USB_EP0_OutStart>
            }
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800132c:	2320      	movs	r3, #32
 800132e:	60b3      	str	r3, [r6, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001330:	f419 5f00 	tst.w	r9, #8192	; 0x2000
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001334:	bf1c      	itt	ne
 8001336:	f44f 5300 	movne.w	r3, #8192	; 0x2000
 800133a:	60b3      	strne	r3, [r6, #8]
          }
        }
        epnum++;
 800133c:	3701      	adds	r7, #1
        ep_intr >>= 1U;
 800133e:	ea4f 0a5a 	mov.w	sl, sl, lsr #1
 8001342:	3620      	adds	r6, #32
 8001344:	f108 081c 	add.w	r8, r8, #28
 8001348:	e74a      	b.n	80011e0 <HAL_PCD_IRQHandler+0x64>
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800134a:	6820      	ldr	r0, [r4, #0]
 800134c:	f000 ff63 	bl	8002216 <USB_ReadDevAllInEpInterrupt>
 8001350:	4626      	mov	r6, r4
 8001352:	4683      	mov	fp, r0
 8001354:	f505 6910 	add.w	r9, r5, #2304	; 0x900

      epnum = 0U;
 8001358:	f04f 0800 	mov.w	r8, #0

      while (ep_intr != 0U)
 800135c:	f1bb 0f00 	cmp.w	fp, #0
 8001360:	d106      	bne.n	8001370 <HAL_PCD_IRQHandler+0x1f4>
        ep_intr >>= 1U;
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001362:	6820      	ldr	r0, [r4, #0]
 8001364:	f000 ff4b 	bl	80021fe <USB_ReadInterrupts>
 8001368:	2800      	cmp	r0, #0
 800136a:	f280 80af 	bge.w	80014cc <HAL_PCD_IRQHandler+0x350>
 800136e:	e094      	b.n	800149a <HAL_PCD_IRQHandler+0x31e>

      epnum = 0U;

      while (ep_intr != 0U)
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001370:	f01b 0f01 	tst.w	fp, #1
 8001374:	f000 8089 	beq.w	800148a <HAL_PCD_IRQHandler+0x30e>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001378:	fa5f fa88 	uxtb.w	sl, r8
 800137c:	4651      	mov	r1, sl
 800137e:	6820      	ldr	r0, [r4, #0]
 8001380:	f000 ff5a 	bl	8002238 <USB_ReadDevInEPInterrupt>

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001384:	07c3      	lsls	r3, r0, #31

      while (ep_intr != 0U)
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001386:	4607      	mov	r7, r0

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001388:	d524      	bpl.n	80013d4 <HAL_PCD_IRQHandler+0x258>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800138a:	f8d5 2834 	ldr.w	r2, [r5, #2100]	; 0x834
 800138e:	2001      	movs	r0, #1
 8001390:	f008 030f 	and.w	r3, r8, #15
 8001394:	fa00 f303 	lsl.w	r3, r0, r3
 8001398:	ea22 0303 	bic.w	r3, r2, r3
 800139c:	f8c5 3834 	str.w	r3, [r5, #2100]	; 0x834

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);

            if (hpcd->Init.dma_enable == 1U)
 80013a0:	6923      	ldr	r3, [r4, #16]
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80013a2:	f8c9 0008 	str.w	r0, [r9, #8]

            if (hpcd->Init.dma_enable == 1U)
 80013a6:	4283      	cmp	r3, r0
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80013a8:	bf01      	itttt	eq
 80013aa:	6cb2      	ldreq	r2, [r6, #72]	; 0x48
 80013ac:	6c73      	ldreq	r3, [r6, #68]	; 0x44
 80013ae:	189b      	addeq	r3, r3, r2
 80013b0:	64b3      	streq	r3, [r6, #72]	; 0x48
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80013b2:	4651      	mov	r1, sl
 80013b4:	4620      	mov	r0, r4
 80013b6:	f7ff faf8 	bl	80009aa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

            if (hpcd->Init.dma_enable == 1U)
 80013ba:	6921      	ldr	r1, [r4, #16]
 80013bc:	2901      	cmp	r1, #1
 80013be:	d109      	bne.n	80013d4 <HAL_PCD_IRQHandler+0x258>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80013c0:	f1b8 0f00 	cmp.w	r8, #0
 80013c4:	d106      	bne.n	80013d4 <HAL_PCD_IRQHandler+0x258>
 80013c6:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80013c8:	b923      	cbnz	r3, 80013d4 <HAL_PCD_IRQHandler+0x258>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80013ca:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80013ce:	6820      	ldr	r0, [r4, #0]
 80013d0:	f000 ff64 	bl	800229c <USB_EP0_OutStart>
              }
            }
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80013d4:	0738      	lsls	r0, r7, #28
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80013d6:	bf44      	itt	mi
 80013d8:	2308      	movmi	r3, #8
 80013da:	f8c9 3008 	strmi.w	r3, [r9, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80013de:	06f9      	lsls	r1, r7, #27
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80013e0:	bf44      	itt	mi
 80013e2:	2310      	movmi	r3, #16
 80013e4:	f8c9 3008 	strmi.w	r3, [r9, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80013e8:	067a      	lsls	r2, r7, #25
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80013ea:	bf44      	itt	mi
 80013ec:	2340      	movmi	r3, #64	; 0x40
 80013ee:	f8c9 3008 	strmi.w	r3, [r9, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80013f2:	07bb      	lsls	r3, r7, #30
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80013f4:	bf44      	itt	mi
 80013f6:	2302      	movmi	r3, #2
 80013f8:	f8c9 3008 	strmi.w	r3, [r9, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80013fc:	063f      	lsls	r7, r7, #24
 80013fe:	d544      	bpl.n	800148a <HAL_PCD_IRQHandler+0x30e>
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
 8001400:	6d72      	ldr	r2, [r6, #84]	; 0x54
 8001402:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8001404:	429a      	cmp	r2, r3
 8001406:	d840      	bhi.n	800148a <HAL_PCD_IRQHandler+0x30e>
  {
    return HAL_ERROR;
  }

  len = ep->xfer_len - ep->xfer_count;
 8001408:	1a9a      	subs	r2, r3, r2

  if (len > ep->maxpacket)
 800140a:	6c73      	ldr	r3, [r6, #68]	; 0x44
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800140c:	6821      	ldr	r1, [r4, #0]
 800140e:	9103      	str	r1, [sp, #12]
  if (len > ep->maxpacket)
  {
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;
 8001410:	4293      	cmp	r3, r2
 8001412:	bf28      	it	cs
 8001414:	4613      	movcs	r3, r2
 8001416:	3303      	adds	r3, #3
 8001418:	089b      	lsrs	r3, r3, #2
 800141a:	9304      	str	r3, [sp, #16]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800141c:	f501 6310 	add.w	r3, r1, #2304	; 0x900
 8001420:	eb03 1348 	add.w	r3, r3, r8, lsl #5
 8001424:	9305      	str	r3, [sp, #20]
 8001426:	9b05      	ldr	r3, [sp, #20]
 8001428:	9a04      	ldr	r2, [sp, #16]
 800142a:	699b      	ldr	r3, [r3, #24]
 800142c:	6d77      	ldr	r7, [r6, #84]	; 0x54
 800142e:	b29b      	uxth	r3, r3
 8001430:	4293      	cmp	r3, r2
 8001432:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8001434:	d319      	bcc.n	800146a <HAL_PCD_IRQHandler+0x2ee>
 8001436:	42bb      	cmp	r3, r7
 8001438:	d917      	bls.n	800146a <HAL_PCD_IRQHandler+0x2ee>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800143a:	b1c3      	cbz	r3, 800146e <HAL_PCD_IRQHandler+0x2f2>
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800143c:	1bdb      	subs	r3, r3, r7

    if (len > ep->maxpacket)
 800143e:	6c77      	ldr	r7, [r6, #68]	; 0x44
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8001440:	9803      	ldr	r0, [sp, #12]
 8001442:	429f      	cmp	r7, r3
 8001444:	bf28      	it	cs
 8001446:	461f      	movcs	r7, r3

    if (len > ep->maxpacket)
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;
 8001448:	1cfb      	adds	r3, r7, #3
 800144a:	089b      	lsrs	r3, r3, #2
 800144c:	9304      	str	r3, [sp, #16]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800144e:	7c23      	ldrb	r3, [r4, #16]
 8001450:	9300      	str	r3, [sp, #0]
 8001452:	4652      	mov	r2, sl
 8001454:	b2bb      	uxth	r3, r7
 8001456:	6cb1      	ldr	r1, [r6, #72]	; 0x48
 8001458:	f000 fd6c 	bl	8001f34 <USB_WritePacket>
                          (uint8_t)hpcd->Init.dma_enable);

    ep->xfer_buff  += len;
 800145c:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 800145e:	443b      	add	r3, r7
 8001460:	64b3      	str	r3, [r6, #72]	; 0x48
    ep->xfer_count += len;
 8001462:	6d73      	ldr	r3, [r6, #84]	; 0x54
 8001464:	441f      	add	r7, r3
 8001466:	6577      	str	r7, [r6, #84]	; 0x54
 8001468:	e7dd      	b.n	8001426 <HAL_PCD_IRQHandler+0x2aa>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800146a:	42bb      	cmp	r3, r7
 800146c:	d80d      	bhi.n	800148a <HAL_PCD_IRQHandler+0x30e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800146e:	9b03      	ldr	r3, [sp, #12]
 8001470:	2101      	movs	r1, #1
 8001472:	f8d3 2834 	ldr.w	r2, [r3, #2100]	; 0x834
 8001476:	f503 6a00 	add.w	sl, r3, #2048	; 0x800
 800147a:	f008 030f 	and.w	r3, r8, #15
 800147e:	fa01 f303 	lsl.w	r3, r1, r3
 8001482:	ea22 0303 	bic.w	r3, r2, r3
 8001486:	f8ca 3034 	str.w	r3, [sl, #52]	; 0x34
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
          }
        }
        epnum++;
 800148a:	f108 0801 	add.w	r8, r8, #1
        ep_intr >>= 1U;
 800148e:	ea4f 0b5b 	mov.w	fp, fp, lsr #1
 8001492:	361c      	adds	r6, #28
 8001494:	f109 0920 	add.w	r9, r9, #32
 8001498:	e760      	b.n	800135c <HAL_PCD_IRQHandler+0x1e0>

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800149a:	f8d5 3804 	ldr.w	r3, [r5, #2052]	; 0x804
 800149e:	f023 0301 	bic.w	r3, r3, #1
 80014a2:	f8c5 3804 	str.w	r3, [r5, #2052]	; 0x804

      if (hpcd->LPM_State == LPM_L1)
 80014a6:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 80014aa:	2b01      	cmp	r3, #1
 80014ac:	d106      	bne.n	80014bc <HAL_PCD_IRQHandler+0x340>
      {
        hpcd->LPM_State = LPM_L0;
 80014ae:	2100      	movs	r1, #0
 80014b0:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80014b4:	4620      	mov	r0, r4
 80014b6:	f000 fa5b 	bl	8001970 <HAL_PCDEx_LPM_Callback>
 80014ba:	e002      	b.n	80014c2 <HAL_PCD_IRQHandler+0x346>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80014bc:	4620      	mov	r0, r4
 80014be:	f7ff faab 	bl	8000a18 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80014c2:	6822      	ldr	r2, [r4, #0]
 80014c4:	6953      	ldr	r3, [r2, #20]
 80014c6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80014ca:	6153      	str	r3, [r2, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80014cc:	6820      	ldr	r0, [r4, #0]
 80014ce:	f000 fe96 	bl	80021fe <USB_ReadInterrupts>
 80014d2:	0500      	lsls	r0, r0, #20
 80014d4:	d50b      	bpl.n	80014ee <HAL_PCD_IRQHandler+0x372>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80014d6:	f8d5 3808 	ldr.w	r3, [r5, #2056]	; 0x808
 80014da:	07d9      	lsls	r1, r3, #31
 80014dc:	d502      	bpl.n	80014e4 <HAL_PCD_IRQHandler+0x368>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80014de:	4620      	mov	r0, r4
 80014e0:	f7ff fa82 	bl	80009e8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80014e4:	6822      	ldr	r2, [r4, #0]
 80014e6:	6953      	ldr	r3, [r2, #20]
 80014e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80014ec:	6153      	str	r3, [r2, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80014ee:	6820      	ldr	r0, [r4, #0]
 80014f0:	f000 fe85 	bl	80021fe <USB_ReadInterrupts>
 80014f4:	04c2      	lsls	r2, r0, #19
 80014f6:	d552      	bpl.n	800159e <HAL_PCD_IRQHandler+0x422>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80014f8:	f505 6600 	add.w	r6, r5, #2048	; 0x800
 80014fc:	6873      	ldr	r3, [r6, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80014fe:	6820      	ldr	r0, [r4, #0]
    }
    #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001500:	f023 0301 	bic.w	r3, r3, #1
 8001504:	6073      	str	r3, [r6, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001506:	2110      	movs	r1, #16
 8001508:	f000 fb24 	bl	8001b54 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800150c:	6867      	ldr	r7, [r4, #4]
 800150e:	f505 6310 	add.w	r3, r5, #2304	; 0x900
 8001512:	2200      	movs	r2, #0
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001514:	f64f 307f 	movw	r0, #64383	; 0xfb7f
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001518:	42ba      	cmp	r2, r7
 800151a:	d00f      	beq.n	800153c <HAL_PCD_IRQHandler+0x3c0>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800151c:	6098      	str	r0, [r3, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800151e:	6819      	ldr	r1, [r3, #0]
 8001520:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
 8001524:	6019      	str	r1, [r3, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001526:	f8c3 0208 	str.w	r0, [r3, #520]	; 0x208
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800152a:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 800152e:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
 8001532:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001536:	3201      	adds	r2, #1
 8001538:	3320      	adds	r3, #32
 800153a:	e7ed      	b.n	8001518 <HAL_PCD_IRQHandler+0x39c>
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800153c:	69f3      	ldr	r3, [r6, #28]
 800153e:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8001542:	61f3      	str	r3, [r6, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001544:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001546:	b17b      	cbz	r3, 8001568 <HAL_PCD_IRQHandler+0x3ec>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001548:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
 800154c:	f043 030b 	orr.w	r3, r3, #11
 8001550:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001554:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8001556:	f043 030b 	orr.w	r3, r3, #11
 800155a:	6473      	str	r3, [r6, #68]	; 0x44
 800155c:	e00e      	b.n	800157c <HAL_PCD_IRQHandler+0x400>
 800155e:	bf00      	nop
 8001560:	4f54310a 	.word	0x4f54310a
 8001564:	4f54300a 	.word	0x4f54300a
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001568:	6973      	ldr	r3, [r6, #20]
 800156a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800156e:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8001572:	6173      	str	r3, [r6, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001574:	6933      	ldr	r3, [r6, #16]
 8001576:	f043 030b 	orr.w	r3, r3, #11
 800157a:	6133      	str	r3, [r6, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800157c:	f8d5 3800 	ldr.w	r3, [r5, #2048]	; 0x800

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001580:	7c21      	ldrb	r1, [r4, #16]
 8001582:	6820      	ldr	r0, [r4, #0]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001584:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8001588:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800158c:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8001590:	f000 fe84 	bl	800229c <USB_EP0_OutStart>
                             (uint8_t *)hpcd->Setup);

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001594:	6822      	ldr	r2, [r4, #0]
 8001596:	6953      	ldr	r3, [r2, #20]
 8001598:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800159c:	6153      	str	r3, [r2, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800159e:	6820      	ldr	r0, [r4, #0]
 80015a0:	f000 fe2d 	bl	80021fe <USB_ReadInterrupts>
 80015a4:	0483      	lsls	r3, r0, #18
 80015a6:	d516      	bpl.n	80015d6 <HAL_PCD_IRQHandler+0x45a>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80015a8:	6820      	ldr	r0, [r4, #0]
 80015aa:	f000 fe5c 	bl	8002266 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80015ae:	6820      	ldr	r0, [r4, #0]
 80015b0:	f000 fbb8 	bl	8001d24 <USB_GetDevSpeed>
 80015b4:	60e0      	str	r0, [r4, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80015b6:	6826      	ldr	r6, [r4, #0]
 80015b8:	f001 f902 	bl	80027c0 <HAL_RCC_GetHCLKFreq>
 80015bc:	7b22      	ldrb	r2, [r4, #12]
 80015be:	4601      	mov	r1, r0
 80015c0:	4630      	mov	r0, r6
 80015c2:	f000 fa2f 	bl	8001a24 <USB_SetTurnaroundTime>
                                  (uint8_t)hpcd->Init.speed);

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80015c6:	4620      	mov	r0, r4
 80015c8:	f7ff f9fb 	bl	80009c2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80015cc:	6822      	ldr	r2, [r4, #0]
 80015ce:	6953      	ldr	r3, [r2, #20]
 80015d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80015d4:	6153      	str	r3, [r2, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80015d6:	6820      	ldr	r0, [r4, #0]
 80015d8:	f000 fe11 	bl	80021fe <USB_ReadInterrupts>
 80015dc:	06c7      	lsls	r7, r0, #27
 80015de:	d537      	bpl.n	8001650 <HAL_PCD_IRQHandler+0x4d4>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80015e0:	6822      	ldr	r2, [r4, #0]
 80015e2:	6993      	ldr	r3, [r2, #24]
 80015e4:	f023 0310 	bic.w	r3, r3, #16
 80015e8:	6193      	str	r3, [r2, #24]

      temp = USBx->GRXSTSP;
 80015ea:	6a2e      	ldr	r6, [r5, #32]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80015ec:	f3c6 4343 	ubfx	r3, r6, #17, #4
 80015f0:	2b02      	cmp	r3, #2
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);

      temp = USBx->GRXSTSP;

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80015f2:	f006 080f 	and.w	r8, r6, #15

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80015f6:	d114      	bne.n	8001622 <HAL_PCD_IRQHandler+0x4a6>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80015f8:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80015fc:	4033      	ands	r3, r6
 80015fe:	b313      	cbz	r3, 8001646 <HAL_PCD_IRQHandler+0x4ca>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001600:	271c      	movs	r7, #28
 8001602:	fb07 4708 	mla	r7, r7, r8, r4
 8001606:	f3c6 160a 	ubfx	r6, r6, #4, #11
 800160a:	4632      	mov	r2, r6
 800160c:	f8d7 1208 	ldr.w	r1, [r7, #520]	; 0x208
 8001610:	4628      	mov	r0, r5
 8001612:	f000 fd89 	bl	8002128 <USB_ReadPacket>
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001616:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 800161a:	4433      	add	r3, r6
 800161c:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
 8001620:	e00c      	b.n	800163c <HAL_PCD_IRQHandler+0x4c0>
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8001622:	2b06      	cmp	r3, #6
 8001624:	d10f      	bne.n	8001646 <HAL_PCD_IRQHandler+0x4ca>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001626:	2208      	movs	r2, #8
 8001628:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 800162c:	4628      	mov	r0, r5
 800162e:	f000 fd7b 	bl	8002128 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001632:	271c      	movs	r7, #28
 8001634:	fb07 4708 	mla	r7, r7, r8, r4
 8001638:	f3c6 160a 	ubfx	r6, r6, #4, #11
 800163c:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8001640:	441e      	add	r6, r3
 8001642:	f8c7 6214 	str.w	r6, [r7, #532]	; 0x214
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001646:	6822      	ldr	r2, [r4, #0]
 8001648:	6993      	ldr	r3, [r2, #24]
 800164a:	f043 0310 	orr.w	r3, r3, #16
 800164e:	6193      	str	r3, [r2, #24]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001650:	6820      	ldr	r0, [r4, #0]
 8001652:	f000 fdd4 	bl	80021fe <USB_ReadInterrupts>
 8001656:	0706      	lsls	r6, r0, #28
 8001658:	d507      	bpl.n	800166a <HAL_PCD_IRQHandler+0x4ee>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800165a:	4620      	mov	r0, r4
 800165c:	f7ff f9ad 	bl	80009ba <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001660:	6822      	ldr	r2, [r4, #0]
 8001662:	6953      	ldr	r3, [r2, #20]
 8001664:	f003 0308 	and.w	r3, r3, #8
 8001668:	6153      	str	r3, [r2, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800166a:	6820      	ldr	r0, [r4, #0]
 800166c:	f000 fdc7 	bl	80021fe <USB_ReadInterrupts>
 8001670:	02c5      	lsls	r5, r0, #11
 8001672:	d508      	bpl.n	8001686 <HAL_PCD_IRQHandler+0x50a>
      epnum = 0U;

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001674:	2100      	movs	r1, #0
 8001676:	4620      	mov	r0, r4
 8001678:	f7ff f9d6 	bl	8000a28 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800167c:	6822      	ldr	r2, [r4, #0]
 800167e:	6953      	ldr	r3, [r2, #20]
 8001680:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001684:	6153      	str	r3, [r2, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001686:	6820      	ldr	r0, [r4, #0]
 8001688:	f000 fdb9 	bl	80021fe <USB_ReadInterrupts>
 800168c:	0280      	lsls	r0, r0, #10
 800168e:	d508      	bpl.n	80016a2 <HAL_PCD_IRQHandler+0x526>
      epnum = 0U;

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001690:	2100      	movs	r1, #0
 8001692:	4620      	mov	r0, r4
 8001694:	f7ff f9c4 	bl	8000a20 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001698:	6822      	ldr	r2, [r4, #0]
 800169a:	6953      	ldr	r3, [r2, #20]
 800169c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016a0:	6153      	str	r3, [r2, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80016a2:	6820      	ldr	r0, [r4, #0]
 80016a4:	f000 fdab 	bl	80021fe <USB_ReadInterrupts>
 80016a8:	0041      	lsls	r1, r0, #1
 80016aa:	d507      	bpl.n	80016bc <HAL_PCD_IRQHandler+0x540>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80016ac:	4620      	mov	r0, r4
 80016ae:	f7ff f9bf 	bl	8000a30 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80016b2:	6822      	ldr	r2, [r4, #0]
 80016b4:	6953      	ldr	r3, [r2, #20]
 80016b6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80016ba:	6153      	str	r3, [r2, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80016bc:	6820      	ldr	r0, [r4, #0]
 80016be:	f000 fd9e 	bl	80021fe <USB_ReadInterrupts>
 80016c2:	0742      	lsls	r2, r0, #29
 80016c4:	d50a      	bpl.n	80016dc <HAL_PCD_IRQHandler+0x560>
    {
      temp = hpcd->Instance->GOTGINT;
 80016c6:	6823      	ldr	r3, [r4, #0]
 80016c8:	685d      	ldr	r5, [r3, #4]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80016ca:	076b      	lsls	r3, r5, #29
 80016cc:	d502      	bpl.n	80016d4 <HAL_PCD_IRQHandler+0x558>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80016ce:	4620      	mov	r0, r4
 80016d0:	f7ff f9b2 	bl	8000a38 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80016d4:	6822      	ldr	r2, [r4, #0]
 80016d6:	6853      	ldr	r3, [r2, #4]
 80016d8:	432b      	orrs	r3, r5
 80016da:	6053      	str	r3, [r2, #4]
    }
  }
}
 80016dc:	b007      	add	sp, #28
 80016de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80016e2:	bf00      	nop

080016e4 <HAL_PCD_SetAddress>:
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd);
 80016e4:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 80016e8:	2a01      	cmp	r2, #1
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80016ea:	b510      	push	{r4, lr}
 80016ec:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80016ee:	d00b      	beq.n	8001708 <HAL_PCD_SetAddress+0x24>
 80016f0:	2201      	movs	r2, #1
 80016f2:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80016f6:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80016fa:	6800      	ldr	r0, [r0, #0]
 80016fc:	f000 fd57 	bl	80021ae <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001700:	2000      	movs	r0, #0
 8001702:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
  return HAL_OK;
 8001706:	bd10      	pop	{r4, pc}
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd);
 8001708:	2002      	movs	r0, #2
  hpcd->USB_Address = address;
  (void)USB_SetDevAddress(hpcd->Instance, address);
  __HAL_UNLOCK(hpcd);
  return HAL_OK;
}
 800170a:	bd10      	pop	{r4, pc}

0800170c <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 800170c:	b570      	push	{r4, r5, r6, lr}
 800170e:	4605      	mov	r5, r0
 8001710:	f001 040f 	and.w	r4, r1, #15
 8001714:	201c      	movs	r0, #28
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001716:	f011 0f80 	tst.w	r1, #128	; 0x80
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800171a:	fb00 f004 	mul.w	r0, r0, r4
 800171e:	eb05 0100 	add.w	r1, r5, r0
    ep->is_in = 1U;
 8001722:	bf15      	itete	ne
 8001724:	1940      	addne	r0, r0, r5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 0U;
 8001726:	1940      	addeq	r0, r0, r5
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001728:	313c      	addne	r1, #60	; 0x3c
    ep->is_in = 1U;
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800172a:	f501 71fe 	addeq.w	r1, r1, #508	; 0x1fc
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 1U;
 800172e:	bf15      	itete	ne
 8001730:	2601      	movne	r6, #1
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 0U;
 8001732:	2600      	moveq	r6, #0
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 1U;
 8001734:	f880 603d 	strbne.w	r6, [r0, #61]	; 0x3d
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 0U;
 8001738:	f880 61fd 	strbeq.w	r6, [r0, #509]	; 0x1fd
  }

  ep->num = ep_addr & EP_ADDR_MSK;
  ep->maxpacket = ep_mps;
 800173c:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;

  if (ep->is_in != 0U)
 800173e:	784a      	ldrb	r2, [r1, #1]
    ep->is_in = 0U;
  }

  ep->num = ep_addr & EP_ADDR_MSK;
  ep->maxpacket = ep_mps;
  ep->type = ep_type;
 8001740:	70cb      	strb	r3, [r1, #3]
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 0U;
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001742:	b2e4      	uxtb	r4, r4
 8001744:	700c      	strb	r4, [r1, #0]
  ep->maxpacket = ep_mps;
  ep->type = ep_type;

  if (ep->is_in != 0U)
 8001746:	b102      	cbz	r2, 800174a <HAL_PCD_EP_Open+0x3e>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001748:	80cc      	strh	r4, [r1, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800174a:	2b02      	cmp	r3, #2
  {
    ep->data_pid_start = 0U;
 800174c:	bf04      	itt	eq
 800174e:	2300      	moveq	r3, #0
 8001750:	710b      	strbeq	r3, [r1, #4]
  }

  __HAL_LOCK(hpcd);
 8001752:	f895 33bc 	ldrb.w	r3, [r5, #956]	; 0x3bc
 8001756:	2b01      	cmp	r3, #1
 8001758:	d009      	beq.n	800176e <HAL_PCD_EP_Open+0x62>
 800175a:	2301      	movs	r3, #1
 800175c:	f885 33bc 	strb.w	r3, [r5, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001760:	6828      	ldr	r0, [r5, #0]
 8001762:	f000 faeb 	bl	8001d3c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001766:	2000      	movs	r0, #0
 8001768:	f885 03bc 	strb.w	r0, [r5, #956]	; 0x3bc

  return ret;
 800176c:	bd70      	pop	{r4, r5, r6, pc}
  if (ep_type == EP_TYPE_BULK)
  {
    ep->data_pid_start = 0U;
  }

  __HAL_LOCK(hpcd);
 800176e:	2002      	movs	r0, #2
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
  __HAL_UNLOCK(hpcd);

  return ret;
}
 8001770:	bd70      	pop	{r4, r5, r6, pc}

08001772 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001772:	f001 020f 	and.w	r2, r1, #15
 8001776:	231c      	movs	r3, #28
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001778:	4353      	muls	r3, r2
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800177a:	f011 0f80 	tst.w	r1, #128	; 0x80
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800177e:	b510      	push	{r4, lr}
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001780:	eb00 0103 	add.w	r1, r0, r3
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001784:	4604      	mov	r4, r0
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 1U;
 8001786:	bf15      	itete	ne
 8001788:	181b      	addne	r3, r3, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 0U;
 800178a:	191b      	addeq	r3, r3, r4
{
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800178c:	313c      	addne	r1, #60	; 0x3c
    ep->is_in = 1U;
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800178e:	f501 71fe 	addeq.w	r1, r1, #508	; 0x1fc
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 1U;
 8001792:	bf15      	itete	ne
 8001794:	2001      	movne	r0, #1
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 0U;
 8001796:	2000      	moveq	r0, #0
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 1U;
 8001798:	f883 003d 	strbne.w	r0, [r3, #61]	; 0x3d
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 0U;
 800179c:	f883 01fd 	strbeq.w	r0, [r3, #509]	; 0x1fd
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80017a0:	700a      	strb	r2, [r1, #0]

  __HAL_LOCK(hpcd);
 80017a2:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 80017a6:	2b01      	cmp	r3, #1
 80017a8:	d009      	beq.n	80017be <HAL_PCD_EP_Close+0x4c>
 80017aa:	2301      	movs	r3, #1
 80017ac:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80017b0:	6820      	ldr	r0, [r4, #0]
 80017b2:	f000 fb05 	bl	8001dc0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80017b6:	2000      	movs	r0, #0
 80017b8:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
  return HAL_OK;
 80017bc:	bd10      	pop	{r4, pc}
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 0U;
  }
  ep->num   = ep_addr & EP_ADDR_MSK;

  __HAL_LOCK(hpcd);
 80017be:	2002      	movs	r0, #2
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
  __HAL_UNLOCK(hpcd);
  return HAL_OK;
}
 80017c0:	bd10      	pop	{r4, pc}

080017c2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80017c2:	b538      	push	{r3, r4, r5, lr}
 80017c4:	f001 050f 	and.w	r5, r1, #15
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80017c8:	241c      	movs	r4, #28
 80017ca:	436c      	muls	r4, r5
 80017cc:	1901      	adds	r1, r0, r4

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80017ce:	4404      	add	r4, r0
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80017d0:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
  ep->xfer_len = len;
 80017d4:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
  ep->xfer_count = 0U;
 80017d8:	2300      	movs	r3, #0
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80017da:	f8c4 2208 	str.w	r2, [r4, #520]	; 0x208
  ep->xfer_len = len;
  ep->xfer_count = 0U;
 80017de:	f8c4 3214 	str.w	r3, [r4, #532]	; 0x214
  ep->is_in = 0U;
 80017e2:	f884 31fd 	strb.w	r3, [r4, #509]	; 0x1fd
  ep->num = ep_addr & EP_ADDR_MSK;
 80017e6:	f884 51fc 	strb.w	r5, [r4, #508]	; 0x1fc

  if (hpcd->Init.dma_enable == 1U)
 80017ea:	6903      	ldr	r3, [r0, #16]
 80017ec:	2b01      	cmp	r3, #1
  {
    ep->dma_addr = (uint32_t)pBuf;
 80017ee:	bf08      	it	eq
 80017f0:	f8c4 220c 	streq.w	r2, [r4, #524]	; 0x20c
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80017f4:	6800      	ldr	r0, [r0, #0]
 80017f6:	b2da      	uxtb	r2, r3
  if (hpcd->Init.dma_enable == 1U)
  {
    ep->dma_addr = (uint32_t)pBuf;
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80017f8:	b915      	cbnz	r5, 8001800 <HAL_PCD_EP_Receive+0x3e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80017fa:	f000 fb1d 	bl	8001e38 <USB_EP0StartXfer>
 80017fe:	e001      	b.n	8001804 <HAL_PCD_EP_Receive+0x42>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001800:	f000 fbac 	bl	8001f5c <USB_EPStartXfer>
  }

  return HAL_OK;
}
 8001804:	2000      	movs	r0, #0
 8001806:	bd38      	pop	{r3, r4, r5, pc}

08001808 <HAL_PCD_EP_GetRxCount>:
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001808:	f001 010f 	and.w	r1, r1, #15
 800180c:	231c      	movs	r3, #28
 800180e:	fb03 0001 	mla	r0, r3, r1, r0
}
 8001812:	f8d0 0214 	ldr.w	r0, [r0, #532]	; 0x214
 8001816:	4770      	bx	lr

08001818 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001818:	b538      	push	{r3, r4, r5, lr}
 800181a:	f001 050f 	and.w	r5, r1, #15
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800181e:	241c      	movs	r4, #28
 8001820:	436c      	muls	r4, r5
 8001822:	1901      	adds	r1, r0, r4

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001824:	4404      	add	r4, r0
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001826:	313c      	adds	r1, #60	; 0x3c

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
  ep->xfer_len = len;
 8001828:	6523      	str	r3, [r4, #80]	; 0x50
  ep->xfer_count = 0U;
 800182a:	2300      	movs	r3, #0
 800182c:	6563      	str	r3, [r4, #84]	; 0x54
  ep->is_in = 1U;
 800182e:	2301      	movs	r3, #1
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001830:	64a2      	str	r2, [r4, #72]	; 0x48
  ep->xfer_len = len;
  ep->xfer_count = 0U;
  ep->is_in = 1U;
 8001832:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  ep->num = ep_addr & EP_ADDR_MSK;
 8001836:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c

  if (hpcd->Init.dma_enable == 1U)
 800183a:	6903      	ldr	r3, [r0, #16]
 800183c:	2b01      	cmp	r3, #1
  {
    ep->dma_addr = (uint32_t)pBuf;
 800183e:	bf08      	it	eq
 8001840:	64e2      	streq	r2, [r4, #76]	; 0x4c
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001842:	6800      	ldr	r0, [r0, #0]
 8001844:	b2da      	uxtb	r2, r3
  if (hpcd->Init.dma_enable == 1U)
  {
    ep->dma_addr = (uint32_t)pBuf;
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001846:	b915      	cbnz	r5, 800184e <HAL_PCD_EP_Transmit+0x36>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001848:	f000 faf6 	bl	8001e38 <USB_EP0StartXfer>
 800184c:	e001      	b.n	8001852 <HAL_PCD_EP_Transmit+0x3a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800184e:	f000 fb85 	bl	8001f5c <USB_EPStartXfer>
  }

  return HAL_OK;
}
 8001852:	2000      	movs	r0, #0
 8001854:	bd38      	pop	{r3, r4, r5, pc}

08001856 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001856:	b538      	push	{r3, r4, r5, lr}
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001858:	6843      	ldr	r3, [r0, #4]
 800185a:	f001 050f 	and.w	r5, r1, #15
 800185e:	429d      	cmp	r5, r3
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001860:	4604      	mov	r4, r0
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001862:	d82b      	bhi.n	80018bc <HAL_PCD_EP_SetStall+0x66>
  {
    return HAL_ERROR;
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001864:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001868:	f04f 031c 	mov.w	r3, #28
 800186c:	d007      	beq.n	800187e <HAL_PCD_EP_SetStall+0x28>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800186e:	436b      	muls	r3, r5
 8001870:	18c1      	adds	r1, r0, r3
    ep->is_in = 1U;
 8001872:	4403      	add	r3, r0
 8001874:	2201      	movs	r2, #1
    return HAL_ERROR;
  }

  if ((0x80U & ep_addr) == 0x80U)
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001876:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 8001878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800187c:	e007      	b.n	800188e <HAL_PCD_EP_SetStall+0x38>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800187e:	434b      	muls	r3, r1
 8001880:	18c1      	adds	r1, r0, r3
    ep->is_in = 0U;
 8001882:	4403      	add	r3, r0
 8001884:	2200      	movs	r2, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 1U;
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001886:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 800188a:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  }

  ep->is_stall = 1U;
 800188e:	2301      	movs	r3, #1
 8001890:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001892:	700d      	strb	r5, [r1, #0]

  __HAL_LOCK(hpcd);
 8001894:	f894 23bc 	ldrb.w	r2, [r4, #956]	; 0x3bc
 8001898:	429a      	cmp	r2, r3
 800189a:	d011      	beq.n	80018c0 <HAL_PCD_EP_SetStall+0x6a>
 800189c:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80018a0:	6820      	ldr	r0, [r4, #0]
 80018a2:	f000 fc4f 	bl	8002144 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80018a6:	b92d      	cbnz	r5, 80018b4 <HAL_PCD_EP_SetStall+0x5e>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80018a8:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80018ac:	7c21      	ldrb	r1, [r4, #16]
 80018ae:	6820      	ldr	r0, [r4, #0]
 80018b0:	f000 fcf4 	bl	800229c <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 80018b4:	2000      	movs	r0, #0
 80018b6:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc

  return HAL_OK;
 80018ba:	bd38      	pop	{r3, r4, r5, pc}
{
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
  {
    return HAL_ERROR;
 80018bc:	2001      	movs	r0, #1
 80018be:	bd38      	pop	{r3, r4, r5, pc}
  }

  ep->is_stall = 1U;
  ep->num = ep_addr & EP_ADDR_MSK;

  __HAL_LOCK(hpcd);
 80018c0:	2002      	movs	r0, #2
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
  }
  __HAL_UNLOCK(hpcd);

  return HAL_OK;
}
 80018c2:	bd38      	pop	{r3, r4, r5, pc}

080018c4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80018c4:	b538      	push	{r3, r4, r5, lr}
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80018c6:	6843      	ldr	r3, [r0, #4]
 80018c8:	f001 020f 	and.w	r2, r1, #15
 80018cc:	429a      	cmp	r2, r3
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80018ce:	4604      	mov	r4, r0
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80018d0:	d825      	bhi.n	800191e <HAL_PCD_EP_ClrStall+0x5a>
 80018d2:	231c      	movs	r3, #28
    return HAL_ERROR;
  }

  if ((0x80U & ep_addr) == 0x80U)
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80018d4:	4353      	muls	r3, r2
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
  {
    return HAL_ERROR;
  }

  if ((0x80U & ep_addr) == 0x80U)
 80018d6:	f011 0f80 	tst.w	r1, #128	; 0x80
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80018da:	eb00 0103 	add.w	r1, r0, r3
 80018de:	bf19      	ittee	ne
 80018e0:	313c      	addne	r1, #60	; 0x3c
    ep->is_in = 1U;
 80018e2:	181b      	addne	r3, r3, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80018e4:	f501 71fe 	addeq.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 80018e8:	191b      	addeq	r3, r3, r4
  }

  if ((0x80U & ep_addr) == 0x80U)
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 1U;
 80018ea:	bf14      	ite	ne
 80018ec:	2001      	movne	r0, #1
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 0U;
 80018ee:	2000      	moveq	r0, #0
  }

  ep->is_stall = 0U;
 80018f0:	f04f 0500 	mov.w	r5, #0
  }

  if ((0x80U & ep_addr) == 0x80U)
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 1U;
 80018f4:	bf14      	ite	ne
 80018f6:	f883 003d 	strbne.w	r0, [r3, #61]	; 0x3d
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 0U;
 80018fa:	f883 01fd 	strbeq.w	r0, [r3, #509]	; 0x1fd
  }

  ep->is_stall = 0U;
 80018fe:	708d      	strb	r5, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001900:	700a      	strb	r2, [r1, #0]

  __HAL_LOCK(hpcd);
 8001902:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8001906:	2b01      	cmp	r3, #1
 8001908:	d00b      	beq.n	8001922 <HAL_PCD_EP_ClrStall+0x5e>
 800190a:	2301      	movs	r3, #1
 800190c:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001910:	6820      	ldr	r0, [r4, #0]
 8001912:	f000 fc32 	bl	800217a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001916:	f884 53bc 	strb.w	r5, [r4, #956]	; 0x3bc

  return HAL_OK;
 800191a:	4628      	mov	r0, r5
 800191c:	bd38      	pop	{r3, r4, r5, pc}
{
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
  {
    return HAL_ERROR;
 800191e:	2001      	movs	r0, #1
 8001920:	bd38      	pop	{r3, r4, r5, pc}
  }

  ep->is_stall = 0U;
  ep->num = ep_addr & EP_ADDR_MSK;

  __HAL_LOCK(hpcd);
 8001922:	2002      	movs	r0, #2
  (void)USB_EPClearStall(hpcd->Instance, ep);
  __HAL_UNLOCK(hpcd);

  return HAL_OK;
}
 8001924:	bd38      	pop	{r3, r4, r5, pc}

08001926 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8001926:	b570      	push	{r4, r5, r6, lr}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8001928:	6804      	ldr	r4, [r0, #0]
 800192a:	6a60      	ldr	r0, [r4, #36]	; 0x24

  if (fifo == 0U)
 800192c:	b919      	cbnz	r1, 8001936 <HAL_PCDEx_SetTxFiFo+0x10>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800192e:	ea40 4302 	orr.w	r3, r0, r2, lsl #16
 8001932:	62a3      	str	r3, [r4, #40]	; 0x28
 8001934:	e016      	b.n	8001964 <HAL_PCDEx_SetTxFiFo+0x3e>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8001936:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 8001938:	2500      	movs	r5, #0
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800193a:	eb00 4313 	add.w	r3, r0, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800193e:	1e4e      	subs	r6, r1, #1
 8001940:	b2e8      	uxtb	r0, r5
 8001942:	4286      	cmp	r6, r0
 8001944:	f105 0501 	add.w	r5, r5, #1
 8001948:	d906      	bls.n	8001958 <HAL_PCDEx_SetTxFiFo+0x32>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800194a:	3040      	adds	r0, #64	; 0x40
 800194c:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001950:	6840      	ldr	r0, [r0, #4]
 8001952:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8001956:	e7f3      	b.n	8001940 <HAL_PCDEx_SetTxFiFo+0x1a>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8001958:	313f      	adds	r1, #63	; 0x3f
 800195a:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 800195e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001962:	6063      	str	r3, [r4, #4]
  }

  return HAL_OK;
}
 8001964:	2000      	movs	r0, #0
 8001966:	bd70      	pop	{r4, r5, r6, pc}

08001968 <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 8001968:	6803      	ldr	r3, [r0, #0]

  return HAL_OK;
}
 800196a:	2000      	movs	r0, #0
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 800196c:	6259      	str	r1, [r3, #36]	; 0x24

  return HAL_OK;
}
 800196e:	4770      	bx	lr

08001970 <HAL_PCDEx_LPM_Callback>:
 8001970:	4770      	bx	lr
	...

08001974 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8001974:	4b0a      	ldr	r3, [pc, #40]	; (80019a0 <USB_CoreReset+0x2c>)
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8001976:	3b01      	subs	r3, #1
 8001978:	d101      	bne.n	800197e <USB_CoreReset+0xa>
    {
      return HAL_TIMEOUT;
 800197a:	2003      	movs	r0, #3
 800197c:	4770      	bx	lr
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800197e:	6902      	ldr	r2, [r0, #16]
 8001980:	2a00      	cmp	r2, #0
 8001982:	daf8      	bge.n	8001976 <USB_CoreReset+0x2>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8001984:	6903      	ldr	r3, [r0, #16]
 8001986:	4a06      	ldr	r2, [pc, #24]	; (80019a0 <USB_CoreReset+0x2c>)
 8001988:	f043 0301 	orr.w	r3, r3, #1
 800198c:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 800198e:	3a01      	subs	r2, #1
 8001990:	d0f3      	beq.n	800197a <USB_CoreReset+0x6>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8001992:	6903      	ldr	r3, [r0, #16]
 8001994:	f013 0301 	ands.w	r3, r3, #1
 8001998:	d1f9      	bne.n	800198e <USB_CoreReset+0x1a>

  return HAL_OK;
 800199a:	4618      	mov	r0, r3
}
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	00030d41 	.word	0x00030d41

080019a4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80019a4:	b084      	sub	sp, #16
 80019a6:	b538      	push	{r3, r4, r5, lr}
 80019a8:	ad05      	add	r5, sp, #20
 80019aa:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80019ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80019b0:	2b01      	cmp	r3, #1
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80019b2:	4604      	mov	r4, r0
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80019b4:	d117      	bne.n	80019e6 <USB_CoreInit+0x42>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80019b6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80019b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019bc:	6383      	str	r3, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80019be:	68c3      	ldr	r3, [r0, #12]
 80019c0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80019c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80019c8:	60c3      	str	r3, [r0, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80019ca:	68c3      	ldr	r3, [r0, #12]
 80019cc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80019d0:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 80019d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80019d4:	2b01      	cmp	r3, #1
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80019d6:	bf02      	ittt	eq
 80019d8:	68c3      	ldreq	r3, [r0, #12]
 80019da:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
 80019de:	60c3      	streq	r3, [r0, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 80019e0:	f7ff ffc8 	bl	8001974 <USB_CoreReset>
 80019e4:	e00f      	b.n	8001a06 <USB_CoreInit+0x62>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80019e6:	68c3      	ldr	r3, [r0, #12]
 80019e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019ec:	60c3      	str	r3, [r0, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 80019ee:	f7ff ffc1 	bl	8001974 <USB_CoreReset>

    if (cfg.battery_charging_enable == 0U)
 80019f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80019f4:	b91b      	cbnz	r3, 80019fe <USB_CoreInit+0x5a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80019f6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80019f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019fc:	e002      	b.n	8001a04 <USB_CoreInit+0x60>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80019fe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001a00:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a04:	63a3      	str	r3, [r4, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8001a06:	9b08      	ldr	r3, [sp, #32]
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d107      	bne.n	8001a1c <USB_CoreInit+0x78>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8001a0c:	68a3      	ldr	r3, [r4, #8]
 8001a0e:	f043 0306 	orr.w	r3, r3, #6
 8001a12:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8001a14:	68a3      	ldr	r3, [r4, #8]
 8001a16:	f043 0320 	orr.w	r3, r3, #32
 8001a1a:	60a3      	str	r3, [r4, #8]
  }

  return ret;
}
 8001a1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001a20:	b004      	add	sp, #16
 8001a22:	4770      	bx	lr

08001a24 <USB_SetTurnaroundTime>:

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8001a24:	2a02      	cmp	r2, #2
 8001a26:	d14f      	bne.n	8001ac8 <USB_SetTurnaroundTime+0xa4>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8001a28:	4b2e      	ldr	r3, [pc, #184]	; (8001ae4 <USB_SetTurnaroundTime+0xc0>)
 8001a2a:	4a2f      	ldr	r2, [pc, #188]	; (8001ae8 <USB_SetTurnaroundTime+0xc4>)
 8001a2c:	440b      	add	r3, r1
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d93e      	bls.n	8001ab0 <USB_SetTurnaroundTime+0x8c>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8001a32:	4b2e      	ldr	r3, [pc, #184]	; (8001aec <USB_SetTurnaroundTime+0xc8>)
 8001a34:	4a2e      	ldr	r2, [pc, #184]	; (8001af0 <USB_SetTurnaroundTime+0xcc>)
 8001a36:	440b      	add	r3, r1
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d93b      	bls.n	8001ab4 <USB_SetTurnaroundTime+0x90>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8001a3c:	f5a1 0374 	sub.w	r3, r1, #15990784	; 0xf40000
 8001a40:	4a2c      	ldr	r2, [pc, #176]	; (8001af4 <USB_SetTurnaroundTime+0xd0>)
 8001a42:	f5a3 5310 	sub.w	r3, r3, #9216	; 0x2400
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d936      	bls.n	8001ab8 <USB_SetTurnaroundTime+0x94>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8001a4a:	f1a1 7383 	sub.w	r3, r1, #17170432	; 0x1060000
 8001a4e:	f502 32c3 	add.w	r2, r2, #99840	; 0x18600
 8001a52:	f5a3 43e7 	sub.w	r3, r3, #29568	; 0x7380
 8001a56:	32a0      	adds	r2, #160	; 0xa0
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d92f      	bls.n	8001abc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8001a5c:	4b26      	ldr	r3, [pc, #152]	; (8001af8 <USB_SetTurnaroundTime+0xd4>)
 8001a5e:	4a27      	ldr	r2, [pc, #156]	; (8001afc <USB_SetTurnaroundTime+0xd8>)
 8001a60:	440b      	add	r3, r1
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d92c      	bls.n	8001ac0 <USB_SetTurnaroundTime+0x9c>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8001a66:	4b26      	ldr	r3, [pc, #152]	; (8001b00 <USB_SetTurnaroundTime+0xdc>)
 8001a68:	f502 2292 	add.w	r2, r2, #299008	; 0x49000
 8001a6c:	440b      	add	r3, r1
 8001a6e:	f502 7278 	add.w	r2, r2, #992	; 0x3e0
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d926      	bls.n	8001ac4 <USB_SetTurnaroundTime+0xa0>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8001a76:	4b23      	ldr	r3, [pc, #140]	; (8001b04 <USB_SetTurnaroundTime+0xe0>)
 8001a78:	f502 22c3 	add.w	r2, r2, #399360	; 0x61800
 8001a7c:	440b      	add	r3, r1
 8001a7e:	f502 7220 	add.w	r2, r2, #640	; 0x280
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d920      	bls.n	8001ac8 <USB_SetTurnaroundTime+0xa4>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8001a86:	f1a1 73b7 	sub.w	r3, r1, #23986176	; 0x16e0000
 8001a8a:	f502 12b7 	add.w	r2, r2, #1499136	; 0x16e000
 8001a8e:	f5a3 5358 	sub.w	r3, r3, #13824	; 0x3600
 8001a92:	f502 7258 	add.w	r2, r2, #864	; 0x360
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d918      	bls.n	8001acc <USB_SetTurnaroundTime+0xa8>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8001a9a:	4b1b      	ldr	r3, [pc, #108]	; (8001b08 <USB_SetTurnaroundTime+0xe4>)
      UsbTrd = 0x7U;
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8001a9c:	f502 2212 	add.w	r2, r2, #598016	; 0x92000
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8001aa0:	440b      	add	r3, r1
      UsbTrd = 0x7U;
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8001aa2:	f502 62f8 	add.w	r2, r2, #1984	; 0x7c0
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	bf94      	ite	ls
 8001aaa:	2307      	movls	r3, #7
 8001aac:	2306      	movhi	r3, #6
 8001aae:	e00e      	b.n	8001ace <USB_SetTurnaroundTime+0xaa>
  if (speed == USBD_FS_SPEED)
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8001ab0:	230f      	movs	r3, #15
 8001ab2:	e00c      	b.n	8001ace <USB_SetTurnaroundTime+0xaa>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8001ab4:	230e      	movs	r3, #14
 8001ab6:	e00a      	b.n	8001ace <USB_SetTurnaroundTime+0xaa>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8001ab8:	230d      	movs	r3, #13
 8001aba:	e008      	b.n	8001ace <USB_SetTurnaroundTime+0xaa>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8001abc:	230c      	movs	r3, #12
 8001abe:	e006      	b.n	8001ace <USB_SetTurnaroundTime+0xaa>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8001ac0:	230b      	movs	r3, #11
 8001ac2:	e004      	b.n	8001ace <USB_SetTurnaroundTime+0xaa>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8001ac4:	230a      	movs	r3, #10
 8001ac6:	e002      	b.n	8001ace <USB_SetTurnaroundTime+0xaa>
      UsbTrd = 0x6U;
    }
  }
  else if (speed == USBD_HS_SPEED)
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8001ac8:	2309      	movs	r3, #9
 8001aca:	e000      	b.n	8001ace <USB_SetTurnaroundTime+0xaa>
      UsbTrd = 0x9U;
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8001acc:	2308      	movs	r3, #8
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8001ace:	68c2      	ldr	r2, [r0, #12]
 8001ad0:	f422 5270 	bic.w	r2, r2, #15360	; 0x3c00
 8001ad4:	60c2      	str	r2, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8001ad6:	68c2      	ldr	r2, [r0, #12]
 8001ad8:	ea42 2383 	orr.w	r3, r2, r3, lsl #10
 8001adc:	60c3      	str	r3, [r0, #12]

  return HAL_OK;
}
 8001ade:	2000      	movs	r0, #0
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	ff275340 	.word	0xff275340
 8001ae8:	000c34ff 	.word	0x000c34ff
 8001aec:	ff1b1e40 	.word	0xff1b1e40
 8001af0:	000f423f 	.word	0x000f423f
 8001af4:	00124f7f 	.word	0x00124f7f
 8001af8:	fee5b660 	.word	0xfee5b660
 8001afc:	0016e35f 	.word	0x0016e35f
 8001b00:	feced300 	.word	0xfeced300
 8001b04:	feb35bc0 	.word	0xfeb35bc0
 8001b08:	fe5954e0 	.word	0xfe5954e0

08001b0c <USB_EnableGlobalInt>:
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8001b0c:	6883      	ldr	r3, [r0, #8]
 8001b0e:	f043 0301 	orr.w	r3, r3, #1
 8001b12:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8001b14:	2000      	movs	r0, #0
 8001b16:	4770      	bx	lr

08001b18 <USB_DisableGlobalInt>:
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8001b18:	6883      	ldr	r3, [r0, #8]
 8001b1a:	f023 0301 	bic.w	r3, r3, #1
 8001b1e:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8001b20:	2000      	movs	r0, #0
 8001b22:	4770      	bx	lr

08001b24 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8001b24:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8001b26:	68c3      	ldr	r3, [r0, #12]

  if (mode == USB_HOST_MODE)
 8001b28:	2901      	cmp	r1, #1
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8001b2a:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8001b2e:	60c3      	str	r3, [r0, #12]

  if (mode == USB_HOST_MODE)
 8001b30:	d103      	bne.n	8001b3a <USB_SetCurrentMode+0x16>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8001b32:	68c3      	ldr	r3, [r0, #12]
 8001b34:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001b38:	e003      	b.n	8001b42 <USB_SetCurrentMode+0x1e>
  }
  else if (mode == USB_DEVICE_MODE)
 8001b3a:	b941      	cbnz	r1, 8001b4e <USB_SetCurrentMode+0x2a>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8001b3c:	68c3      	ldr	r3, [r0, #12]
 8001b3e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001b42:	60c3      	str	r3, [r0, #12]
  }
  else
  {
    return HAL_ERROR;
  }
  HAL_Delay(50U);
 8001b44:	2032      	movs	r0, #50	; 0x32
 8001b46:	f001 f907 	bl	8002d58 <HAL_Delay>

  return HAL_OK;
 8001b4a:	2000      	movs	r0, #0
 8001b4c:	bd08      	pop	{r3, pc}
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
  }
  else
  {
    return HAL_ERROR;
 8001b4e:	2001      	movs	r0, #1
  }
  HAL_Delay(50U);

  return HAL_OK;
}
 8001b50:	bd08      	pop	{r3, pc}
	...

08001b54 <USB_FlushTxFifo>:
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
  uint32_t count = 0U;

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8001b54:	0189      	lsls	r1, r1, #6
 8001b56:	f041 0120 	orr.w	r1, r1, #32
 8001b5a:	4a06      	ldr	r2, [pc, #24]	; (8001b74 <USB_FlushTxFifo+0x20>)
 8001b5c:	6101      	str	r1, [r0, #16]

  do
  {
    if (++count > 200000U)
 8001b5e:	3a01      	subs	r2, #1
 8001b60:	d005      	beq.n	8001b6e <USB_FlushTxFifo+0x1a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8001b62:	6903      	ldr	r3, [r0, #16]
 8001b64:	f013 0320 	ands.w	r3, r3, #32
 8001b68:	d1f9      	bne.n	8001b5e <USB_FlushTxFifo+0xa>

  return HAL_OK;
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	4770      	bx	lr

  do
  {
    if (++count > 200000U)
    {
      return HAL_TIMEOUT;
 8001b6e:	2003      	movs	r0, #3
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);

  return HAL_OK;
}
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	00030d41 	.word	0x00030d41

08001b78 <USB_FlushRxFifo>:
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0;

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8001b78:	2310      	movs	r3, #16
 8001b7a:	4a06      	ldr	r2, [pc, #24]	; (8001b94 <USB_FlushRxFifo+0x1c>)
 8001b7c:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 8001b7e:	3a01      	subs	r2, #1
 8001b80:	d005      	beq.n	8001b8e <USB_FlushRxFifo+0x16>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8001b82:	6903      	ldr	r3, [r0, #16]
 8001b84:	f013 0310 	ands.w	r3, r3, #16
 8001b88:	d1f9      	bne.n	8001b7e <USB_FlushRxFifo+0x6>

  return HAL_OK;
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	4770      	bx	lr

  do
  {
    if (++count > 200000U)
    {
      return HAL_TIMEOUT;
 8001b8e:	2003      	movs	r0, #3
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);

  return HAL_OK;
}
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	00030d41 	.word	0x00030d41

08001b98 <USB_SetDevSpeed>:
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  USBx_DEVICE->DCFG |= speed;
 8001b98:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8001b9c:	4319      	orrs	r1, r3
 8001b9e:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  return HAL_OK;
}
 8001ba2:	2000      	movs	r0, #0
 8001ba4:	4770      	bx	lr
	...

08001ba8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8001ba8:	b084      	sub	sp, #16
 8001baa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001bae:	4604      	mov	r4, r0
 8001bb0:	a809      	add	r0, sp, #36	; 0x24
 8001bb2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8001bba:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 8001bbc:	4688      	mov	r8, r1
  {
    USBx->DIEPTXF[i] = 0U;
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8001bc4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
{
  HAL_StatusTypeDef ret = HAL_OK;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8001bc8:	3301      	adds	r3, #1
 8001bca:	2b0f      	cmp	r3, #15
  {
    USBx->DIEPTXF[i] = 0U;
 8001bcc:	6051      	str	r1, [r2, #4]
{
  HAL_StatusTypeDef ret = HAL_OK;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8001bce:	d1f7      	bne.n	8001bc0 <USB_DevInit+0x18>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8001bd0:	b95e      	cbnz	r6, 8001bea <USB_DevInit+0x42>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8001bd2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001bd4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001bd8:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8001bda:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001bdc:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8001be0:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8001be2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001be4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001be8:	e006      	b.n	8001bf8 <USB_DevInit+0x50>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GOTGCTL &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8001bea:	6823      	ldr	r3, [r4, #0]
 8001bec:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001bf0:	6023      	str	r3, [r4, #0]
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8001bf2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001bf4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001bf8:	63a3      	str	r3, [r4, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8001c00:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 8001c04:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8001c08:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001c0a:	2b01      	cmp	r3, #1

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8001c0c:	f504 6500 	add.w	r5, r4, #2048	; 0x800

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8001c10:	d103      	bne.n	8001c1a <USB_DevInit+0x72>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8001c12:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8001c14:	b111      	cbz	r1, 8001c1c <USB_DevInit+0x74>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8001c16:	4619      	mov	r1, r3
 8001c18:	e000      	b.n	8001c1c <USB_DevInit+0x74>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8001c1a:	2103      	movs	r1, #3
 8001c1c:	4620      	mov	r0, r4
 8001c1e:	f7ff ffbb 	bl	8001b98 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8001c22:	2110      	movs	r1, #16
 8001c24:	4620      	mov	r0, r4
 8001c26:	f7ff ff95 	bl	8001b54 <USB_FlushTxFifo>
 8001c2a:	4601      	mov	r1, r0
  {
    ret = HAL_ERROR;
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8001c2c:	4620      	mov	r0, r4
 8001c2e:	f7ff ffa3 	bl	8001b78 <USB_FlushRxFifo>
 8001c32:	b918      	cbnz	r0, 8001c3c <USB_DevInit+0x94>
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
  HAL_StatusTypeDef ret = HAL_OK;
 8001c34:	1c08      	adds	r0, r1, #0
 8001c36:	bf18      	it	ne
 8001c38:	2001      	movne	r0, #1
 8001c3a:	e000      	b.n	8001c3e <USB_DevInit+0x96>
    ret = HAL_ERROR;
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
  {
    ret = HAL_ERROR;
 8001c3c:	2001      	movs	r0, #1
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	612b      	str	r3, [r5, #16]
 8001c42:	f504 6210 	add.w	r2, r4, #2304	; 0x900
  USBx_DEVICE->DOEPMSK = 0U;
 8001c46:	616b      	str	r3, [r5, #20]
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8001c48:	4619      	mov	r1, r3
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
  USBx_DEVICE->DOEPMSK = 0U;
  USBx_DEVICE->DAINTMSK = 0U;
 8001c4a:	61eb      	str	r3, [r5, #28]
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8001c4c:	f04f 4e90 	mov.w	lr, #1207959552	; 0x48000000
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
    {
      if (i == 0U)
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8001c50:	f04f 6c00 	mov.w	ip, #134217728	; 0x8000000
    {
      USBx_INEP(i)->DIEPCTL = 0U;
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8001c54:	f64f 397f 	movw	r9, #64383	; 0xfb7f
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
  USBx_DEVICE->DOEPMSK = 0U;
  USBx_DEVICE->DAINTMSK = 0U;

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8001c58:	4543      	cmp	r3, r8
 8001c5a:	d012      	beq.n	8001c82 <USB_DevInit+0xda>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8001c5c:	f8d2 a000 	ldr.w	sl, [r2]
 8001c60:	f1ba 0f00 	cmp.w	sl, #0
 8001c64:	da06      	bge.n	8001c74 <USB_DevInit+0xcc>
    {
      if (i == 0U)
 8001c66:	b913      	cbnz	r3, 8001c6e <USB_DevInit+0xc6>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8001c68:	f8c2 c000 	str.w	ip, [r2]
 8001c6c:	e003      	b.n	8001c76 <USB_DevInit+0xce>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8001c6e:	f8c2 e000 	str.w	lr, [r2]
 8001c72:	e000      	b.n	8001c76 <USB_DevInit+0xce>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8001c74:	6011      	str	r1, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8001c76:	6111      	str	r1, [r2, #16]
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
  USBx_DEVICE->DOEPMSK = 0U;
  USBx_DEVICE->DAINTMSK = 0U;

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8001c78:	3301      	adds	r3, #1
    {
      USBx_INEP(i)->DIEPCTL = 0U;
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8001c7a:	f8c2 9008 	str.w	r9, [r2, #8]
 8001c7e:	3220      	adds	r2, #32
 8001c80:	e7ea      	b.n	8001c58 <USB_DevInit+0xb0>
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
  USBx_DEVICE->DOEPMSK = 0U;
  USBx_DEVICE->DAINTMSK = 0U;

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8001c82:	2200      	movs	r2, #0
 8001c84:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8001c88:	4611      	mov	r1, r2
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8001c8a:	f04f 4e90 	mov.w	lr, #1207959552	; 0x48000000
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
    {
      if (i == 0U)
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8001c8e:	f04f 6c00 	mov.w	ip, #134217728	; 0x8000000
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8001c92:	f64f 397f 	movw	r9, #64383	; 0xfb7f

    USBx_INEP(i)->DIEPTSIZ = 0U;
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8001c96:	4542      	cmp	r2, r8
 8001c98:	d012      	beq.n	8001cc0 <USB_DevInit+0x118>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8001c9a:	f8d3 a000 	ldr.w	sl, [r3]
 8001c9e:	f1ba 0f00 	cmp.w	sl, #0
 8001ca2:	da06      	bge.n	8001cb2 <USB_DevInit+0x10a>
    {
      if (i == 0U)
 8001ca4:	b912      	cbnz	r2, 8001cac <USB_DevInit+0x104>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8001ca6:	f8c3 c000 	str.w	ip, [r3]
 8001caa:	e003      	b.n	8001cb4 <USB_DevInit+0x10c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8001cac:	f8c3 e000 	str.w	lr, [r3]
 8001cb0:	e000      	b.n	8001cb4 <USB_DevInit+0x10c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8001cb2:	6019      	str	r1, [r3, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8001cb4:	6119      	str	r1, [r3, #16]

    USBx_INEP(i)->DIEPTSIZ = 0U;
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8001cb6:	3201      	adds	r2, #1
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8001cb8:	f8c3 9008 	str.w	r9, [r3, #8]
 8001cbc:	3320      	adds	r3, #32
 8001cbe:	e7ea      	b.n	8001c96 <USB_DevInit+0xee>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8001cc0:	692b      	ldr	r3, [r5, #16]

  if (cfg.dma_enable == 1U)
 8001cc2:	2f01      	cmp	r7, #1

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8001cc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001cc8:	612b      	str	r3, [r5, #16]

  if (cfg.dma_enable == 1U)
 8001cca:	d107      	bne.n	8001cdc <USB_DevInit+0x134>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 8001ccc:	4b13      	ldr	r3, [pc, #76]	; (8001d1c <USB_DevInit+0x174>)
 8001cce:	632b      	str	r3, [r5, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 8001cd0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001cd2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cd6:	f043 0303 	orr.w	r3, r3, #3
 8001cda:	632b      	str	r3, [r5, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	61a3      	str	r3, [r4, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8001ce0:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 8001ce4:	6163      	str	r3, [r4, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8001ce6:	b91f      	cbnz	r7, 8001cf0 <USB_DevInit+0x148>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8001ce8:	69a3      	ldr	r3, [r4, #24]
 8001cea:	f043 0310 	orr.w	r3, r3, #16
 8001cee:	61a3      	str	r3, [r4, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8001cf0:	69a2      	ldr	r2, [r4, #24]
 8001cf2:	4b0b      	ldr	r3, [pc, #44]	; (8001d20 <USB_DevInit+0x178>)
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	61a3      	str	r3, [r4, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8001cf8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8001cfa:	b11b      	cbz	r3, 8001d04 <USB_DevInit+0x15c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8001cfc:	69a3      	ldr	r3, [r4, #24]
 8001cfe:	f043 0308 	orr.w	r3, r3, #8
 8001d02:	61a3      	str	r3, [r4, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8001d04:	2e01      	cmp	r6, #1
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8001d06:	bf01      	itttt	eq
 8001d08:	69a3      	ldreq	r3, [r4, #24]
 8001d0a:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8001d0e:	f043 0304 	orreq.w	r3, r3, #4
 8001d12:	61a3      	streq	r3, [r4, #24]
  }

  return ret;
}
 8001d14:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001d18:	b004      	add	sp, #16
 8001d1a:	4770      	bx	lr
 8001d1c:	00800100 	.word	0x00800100
 8001d20:	803c3800 	.word	0x803c3800

08001d24 <USB_GetDevSpeed>:
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8001d24:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8001d28:	f013 0006 	ands.w	r0, r3, #6
 8001d2c:	d005      	beq.n	8001d3a <USB_GetDevSpeed+0x16>
  {
    speed = USBD_HS_SPEED;
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8001d2e:	f003 0302 	and.w	r3, r3, #2
 8001d32:	2b02      	cmp	r3, #2
  {
    speed = USBD_FS_SPEED;
  }
  else
  {
    speed = 0xFU;
 8001d34:	bf0c      	ite	eq
 8001d36:	2002      	moveq	r0, #2
 8001d38:	200f      	movne	r0, #15
  }

  return speed;
}
 8001d3a:	4770      	bx	lr

08001d3c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8001d3c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;

  if (ep->is_in == 1U)
 8001d3e:	784a      	ldrb	r2, [r1, #1]
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;
 8001d40:	780e      	ldrb	r6, [r1, #0]

  if (ep->is_in == 1U)
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8001d42:	f8d0 481c 	ldr.w	r4, [r0, #2076]	; 0x81c
 8001d46:	f500 6300 	add.w	r3, r0, #2048	; 0x800
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;

  if (ep->is_in == 1U)
 8001d4a:	2a01      	cmp	r2, #1
 8001d4c:	f006 070f 	and.w	r7, r6, #15
 8001d50:	d119      	bne.n	8001d86 <USB_ActivateEndpoint+0x4a>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8001d52:	40ba      	lsls	r2, r7

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8001d54:	f44f 6510 	mov.w	r5, #2304	; 0x900
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;

  if (ep->is_in == 1U)
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8001d58:	4322      	orrs	r2, r4

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8001d5a:	eb05 1546 	add.w	r5, r5, r6, lsl #5
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;

  if (ep->is_in == 1U)
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8001d5e:	61da      	str	r2, [r3, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8001d60:	582b      	ldr	r3, [r5, r0]
 8001d62:	041c      	lsls	r4, r3, #16
 8001d64:	d429      	bmi.n	8001dba <USB_ActivateEndpoint+0x7e>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8001d66:	688b      	ldr	r3, [r1, #8]
 8001d68:	582c      	ldr	r4, [r5, r0]
 8001d6a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001d6e:	f044 5380 	orr.w	r3, r4, #268435456	; 0x10000000
 8001d72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d76:	431a      	orrs	r2, r3
 8001d78:	78cb      	ldrb	r3, [r1, #3]
 8001d7a:	ea42 4383 	orr.w	r3, r2, r3, lsl #18
 8001d7e:	ea43 5386 	orr.w	r3, r3, r6, lsl #22
 8001d82:	502b      	str	r3, [r5, r0]
 8001d84:	e019      	b.n	8001dba <USB_ActivateEndpoint+0x7e>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8001d86:	f44f 3580 	mov.w	r5, #65536	; 0x10000
 8001d8a:	fa05 f207 	lsl.w	r2, r5, r7
 8001d8e:	4322      	orrs	r2, r4
 8001d90:	61da      	str	r2, [r3, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8001d92:	f44f 6230 	mov.w	r2, #2816	; 0xb00
 8001d96:	eb02 1346 	add.w	r3, r2, r6, lsl #5
 8001d9a:	581a      	ldr	r2, [r3, r0]
 8001d9c:	0412      	lsls	r2, r2, #16
 8001d9e:	d40c      	bmi.n	8001dba <USB_ActivateEndpoint+0x7e>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8001da0:	688a      	ldr	r2, [r1, #8]
 8001da2:	581c      	ldr	r4, [r3, r0]
 8001da4:	78c9      	ldrb	r1, [r1, #3]
 8001da6:	f3c2 050a 	ubfx	r5, r2, #0, #11
 8001daa:	f044 5280 	orr.w	r2, r4, #268435456	; 0x10000000
 8001dae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001db2:	432a      	orrs	r2, r5
 8001db4:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
 8001db8:	501a      	str	r2, [r3, r0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
}
 8001dba:	2000      	movs	r0, #0
 8001dbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001dc0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8001dc0:	b570      	push	{r4, r5, r6, lr}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8001dc2:	784c      	ldrb	r4, [r1, #1]
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;
 8001dc4:	780d      	ldrb	r5, [r1, #0]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8001dc6:	f8d0 683c 	ldr.w	r6, [r0, #2108]	; 0x83c
 8001dca:	f500 6300 	add.w	r3, r0, #2048	; 0x800
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8001dce:	2c01      	cmp	r4, #1
 8001dd0:	f005 020f 	and.w	r2, r5, #15
 8001dd4:	d113      	bne.n	8001dfe <USB_DeactivateEndpoint+0x3e>
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8001dd6:	fa04 f202 	lsl.w	r2, r4, r2
 8001dda:	ea26 0202 	bic.w	r2, r6, r2
 8001dde:	63da      	str	r2, [r3, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8001de0:	7809      	ldrb	r1, [r1, #0]
 8001de2:	69da      	ldr	r2, [r3, #28]
 8001de4:	f001 010f 	and.w	r1, r1, #15
 8001de8:	408c      	lsls	r4, r1
 8001dea:	ea22 0404 	bic.w	r4, r2, r4
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8001dee:	f44f 6210 	mov.w	r2, #2304	; 0x900

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8001df2:	61dc      	str	r4, [r3, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8001df4:	eb02 1345 	add.w	r3, r2, r5, lsl #5
 8001df8:	4a0d      	ldr	r2, [pc, #52]	; (8001e30 <USB_DeactivateEndpoint+0x70>)
 8001dfa:	5819      	ldr	r1, [r3, r0]
 8001dfc:	e013      	b.n	8001e26 <USB_DeactivateEndpoint+0x66>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8001dfe:	2401      	movs	r4, #1
 8001e00:	fa04 f202 	lsl.w	r2, r4, r2
 8001e04:	ea26 4202 	bic.w	r2, r6, r2, lsl #16
 8001e08:	63da      	str	r2, [r3, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8001e0a:	7809      	ldrb	r1, [r1, #0]
 8001e0c:	69da      	ldr	r2, [r3, #28]
 8001e0e:	f001 010f 	and.w	r1, r1, #15
 8001e12:	408c      	lsls	r4, r1
 8001e14:	ea22 4404 	bic.w	r4, r2, r4, lsl #16
 8001e18:	61dc      	str	r4, [r3, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8001e1a:	f44f 6330 	mov.w	r3, #2816	; 0xb00
 8001e1e:	eb03 1345 	add.w	r3, r3, r5, lsl #5
 8001e22:	4a04      	ldr	r2, [pc, #16]	; (8001e34 <USB_DeactivateEndpoint+0x74>)
 8001e24:	5819      	ldr	r1, [r3, r0]
 8001e26:	400a      	ands	r2, r1
 8001e28:	501a      	str	r2, [r3, r0]
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
}
 8001e2a:	2000      	movs	r0, #0
 8001e2c:	bd70      	pop	{r4, r5, r6, pc}
 8001e2e:	bf00      	nop
 8001e30:	ec337800 	.word	0xec337800
 8001e34:	eff37800 	.word	0xeff37800

08001e38 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8001e38:	b570      	push	{r4, r5, r6, lr}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8001e3a:	784b      	ldrb	r3, [r1, #1]
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;
 8001e3c:	780d      	ldrb	r5, [r1, #0]
 8001e3e:	694e      	ldr	r6, [r1, #20]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	f04f 0420 	mov.w	r4, #32
 8001e46:	d14f      	bne.n	8001ee8 <USB_EP0StartXfer+0xb0>
 8001e48:	f44f 6310 	mov.w	r3, #2304	; 0x900
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8001e4c:	fb14 3305 	smlabb	r3, r4, r5, r3
 8001e50:	4403      	add	r3, r0
 8001e52:	691c      	ldr	r4, [r3, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8001e54:	b966      	cbnz	r6, 8001e70 <USB_EP0StartXfer+0x38>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8001e56:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 8001e5a:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 8001e5e:	611c      	str	r4, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8001e60:	691c      	ldr	r4, [r3, #16]
 8001e62:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8001e66:	611c      	str	r4, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8001e68:	691c      	ldr	r4, [r3, #16]
 8001e6a:	0ce4      	lsrs	r4, r4, #19
 8001e6c:	04e4      	lsls	r4, r4, #19
 8001e6e:	e015      	b.n	8001e9c <USB_EP0StartXfer+0x64>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8001e70:	0ce4      	lsrs	r4, r4, #19
 8001e72:	04e4      	lsls	r4, r4, #19
 8001e74:	611c      	str	r4, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8001e76:	691c      	ldr	r4, [r3, #16]
 8001e78:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 8001e7c:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 8001e80:	611c      	str	r4, [r3, #16]

      if (ep->xfer_len > ep->maxpacket)
 8001e82:	688c      	ldr	r4, [r1, #8]
 8001e84:	42a6      	cmp	r6, r4
      {
        ep->xfer_len = ep->maxpacket;
 8001e86:	bf88      	it	hi
 8001e88:	614c      	strhi	r4, [r1, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8001e8a:	691c      	ldr	r4, [r3, #16]
 8001e8c:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8001e90:	611c      	str	r4, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8001e92:	694c      	ldr	r4, [r1, #20]
 8001e94:	691e      	ldr	r6, [r3, #16]
 8001e96:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8001e9a:	4334      	orrs	r4, r6
    }

    if (dma == 1U)
 8001e9c:	2a01      	cmp	r2, #1
      if (ep->xfer_len > ep->maxpacket)
      {
        ep->xfer_len = ep->maxpacket;
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8001e9e:	611c      	str	r4, [r3, #16]
 8001ea0:	f04f 0220 	mov.w	r2, #32
    }

    if (dma == 1U)
 8001ea4:	d10a      	bne.n	8001ebc <USB_EP0StartXfer+0x84>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8001ea6:	690b      	ldr	r3, [r1, #16]
 8001ea8:	b11b      	cbz	r3, 8001eb2 <USB_EP0StartXfer+0x7a>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8001eaa:	fb02 0205 	mla	r2, r2, r5, r0
 8001eae:	f8c2 3914 	str.w	r3, [r2, #2324]	; 0x914
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8001eb2:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8001eb6:	eb03 1345 	add.w	r3, r3, r5, lsl #5
 8001eba:	e035      	b.n	8001f28 <USB_EP0StartXfer+0xf0>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8001ebc:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8001ec0:	fb12 3305 	smlabb	r3, r2, r5, r3
 8001ec4:	58c2      	ldr	r2, [r0, r3]
 8001ec6:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8001eca:	50c2      	str	r2, [r0, r3]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8001ecc:	694b      	ldr	r3, [r1, #20]
 8001ece:	b37b      	cbz	r3, 8001f30 <USB_EP0StartXfer+0xf8>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8001ed0:	780b      	ldrb	r3, [r1, #0]
 8001ed2:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 8001ed6:	f003 030f 	and.w	r3, r3, #15
 8001eda:	2101      	movs	r1, #1
 8001edc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
 8001ee6:	e023      	b.n	8001f30 <USB_EP0StartXfer+0xf8>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8001ee8:	f44f 6330 	mov.w	r3, #2816	; 0xb00
 8001eec:	fb14 3305 	smlabb	r3, r4, r5, r3
 8001ef0:	181c      	adds	r4, r3, r0
 8001ef2:	6925      	ldr	r5, [r4, #16]
 8001ef4:	0ced      	lsrs	r5, r5, #19
 8001ef6:	04ed      	lsls	r5, r5, #19
 8001ef8:	6125      	str	r5, [r4, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8001efa:	6925      	ldr	r5, [r4, #16]
 8001efc:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 8001f00:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 8001f04:	6125      	str	r5, [r4, #16]
 8001f06:	688d      	ldr	r5, [r1, #8]

    if (ep->xfer_len > 0U)
 8001f08:	b106      	cbz	r6, 8001f0c <USB_EP0StartXfer+0xd4>
    {
      ep->xfer_len = ep->maxpacket;
 8001f0a:	614d      	str	r5, [r1, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8001f0c:	6926      	ldr	r6, [r4, #16]
 8001f0e:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 8001f12:	6126      	str	r6, [r4, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8001f14:	6926      	ldr	r6, [r4, #16]
 8001f16:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8001f1a:	4335      	orrs	r5, r6

    if (dma == 1U)
 8001f1c:	2a01      	cmp	r2, #1
    {
      ep->xfer_len = ep->maxpacket;
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8001f1e:	6125      	str	r5, [r4, #16]

    if (dma == 1U)
 8001f20:	d102      	bne.n	8001f28 <USB_EP0StartXfer+0xf0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8001f22:	68ca      	ldr	r2, [r1, #12]
 8001f24:	b102      	cbz	r2, 8001f28 <USB_EP0StartXfer+0xf0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8001f26:	6162      	str	r2, [r4, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8001f28:	581a      	ldr	r2, [r3, r0]
 8001f2a:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8001f2e:	501a      	str	r2, [r3, r0]
  }

  return HAL_OK;
}
 8001f30:	2000      	movs	r0, #0
 8001f32:	bd70      	pop	{r4, r5, r6, pc}

08001f34 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8001f34:	b510      	push	{r4, lr}
 8001f36:	f89d 4008 	ldrb.w	r4, [sp, #8]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t *pSrc = (uint32_t *)src;
  uint32_t count32b, i;

  if (dma == 0U)
 8001f3a:	b96c      	cbnz	r4, 8001f58 <USB_WritePacket+0x24>
 8001f3c:	3303      	adds	r3, #3
  {
    count32b = ((uint32_t)len + 3U) / 4U;
    for (i = 0U; i < count32b; i++)
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8001f3e:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 8001f42:	f023 0303 	bic.w	r3, r3, #3
 8001f46:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 8001f4a:	440b      	add	r3, r1
  uint32_t count32b, i;

  if (dma == 0U)
  {
    count32b = ((uint32_t)len + 3U) / 4U;
    for (i = 0U; i < count32b; i++)
 8001f4c:	4299      	cmp	r1, r3
 8001f4e:	d003      	beq.n	8001f58 <USB_WritePacket+0x24>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8001f50:	f851 2b04 	ldr.w	r2, [r1], #4
 8001f54:	6002      	str	r2, [r0, #0]
 8001f56:	e7f9      	b.n	8001f4c <USB_WritePacket+0x18>
      pSrc++;
    }
  }

  return HAL_OK;
}
 8001f58:	2000      	movs	r0, #0
 8001f5a:	bd10      	pop	{r4, pc}

08001f5c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8001f5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8001f5e:	784b      	ldrb	r3, [r1, #1]
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;
 8001f60:	780e      	ldrb	r6, [r1, #0]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8001f62:	2b01      	cmp	r3, #1
 8001f64:	f04f 0520 	mov.w	r5, #32
 8001f68:	694b      	ldr	r3, [r1, #20]
 8001f6a:	f040 8091 	bne.w	8002090 <USB_EPStartXfer+0x134>
 8001f6e:	f44f 6410 	mov.w	r4, #2304	; 0x900
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8001f72:	b98b      	cbnz	r3, 8001f98 <USB_EPStartXfer+0x3c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8001f74:	fb15 4506 	smlabb	r5, r5, r6, r4
 8001f78:	4405      	add	r5, r0
 8001f7a:	692c      	ldr	r4, [r5, #16]
 8001f7c:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 8001f80:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 8001f84:	612c      	str	r4, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8001f86:	692c      	ldr	r4, [r5, #16]
 8001f88:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8001f8c:	612c      	str	r4, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8001f8e:	692c      	ldr	r4, [r5, #16]
 8001f90:	0ce4      	lsrs	r4, r4, #19
 8001f92:	04e4      	lsls	r4, r4, #19
 8001f94:	612c      	str	r4, [r5, #16]
 8001f96:	e02c      	b.n	8001ff2 <USB_EPStartXfer+0x96>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8001f98:	fb15 4406 	smlabb	r4, r5, r6, r4
 8001f9c:	4404      	add	r4, r0
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8001f9e:	f8d1 e008 	ldr.w	lr, [r1, #8]
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8001fa2:	6925      	ldr	r5, [r4, #16]
 8001fa4:	0ced      	lsrs	r5, r5, #19
 8001fa6:	04ed      	lsls	r5, r5, #19
 8001fa8:	6125      	str	r5, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8001faa:	6925      	ldr	r5, [r4, #16]
 8001fac:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 8001fb0:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 8001fb4:	6125      	str	r5, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8001fb6:	eb03 050e 	add.w	r5, r3, lr
 8001fba:	3d01      	subs	r5, #1
 8001fbc:	fbb5 f5fe 	udiv	r5, r5, lr
 8001fc0:	f8df e160 	ldr.w	lr, [pc, #352]	; 8002124 <USB_EPStartXfer+0x1c8>
 8001fc4:	6927      	ldr	r7, [r4, #16]
 8001fc6:	04ed      	lsls	r5, r5, #19
 8001fc8:	ea05 0e0e 	and.w	lr, r5, lr
 8001fcc:	ea4e 0507 	orr.w	r5, lr, r7
 8001fd0:	6125      	str	r5, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8001fd2:	6925      	ldr	r5, [r4, #16]
 8001fd4:	f3c3 0712 	ubfx	r7, r3, #0, #19
 8001fd8:	433d      	orrs	r5, r7
 8001fda:	6125      	str	r5, [r4, #16]

      if (ep->type == EP_TYPE_ISOC)
 8001fdc:	78cd      	ldrb	r5, [r1, #3]
 8001fde:	2d01      	cmp	r5, #1
 8001fe0:	d107      	bne.n	8001ff2 <USB_EPStartXfer+0x96>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8001fe2:	6925      	ldr	r5, [r4, #16]
 8001fe4:	f025 45c0 	bic.w	r5, r5, #1610612736	; 0x60000000
 8001fe8:	6125      	str	r5, [r4, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8001fea:	6925      	ldr	r5, [r4, #16]
 8001fec:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8001ff0:	6125      	str	r5, [r4, #16]
      }
    }

    if (dma == 1U)
 8001ff2:	2a01      	cmp	r2, #1
 8001ff4:	f04f 0520 	mov.w	r5, #32
 8001ff8:	d11e      	bne.n	8002038 <USB_EPStartXfer+0xdc>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8001ffa:	690b      	ldr	r3, [r1, #16]
 8001ffc:	b11b      	cbz	r3, 8002006 <USB_EPStartXfer+0xaa>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8001ffe:	fb05 0506 	mla	r5, r5, r6, r0
 8002002:	f8c5 3914 	str.w	r3, [r5, #2324]	; 0x914
      }

      if (ep->type == EP_TYPE_ISOC)
 8002006:	78cb      	ldrb	r3, [r1, #3]
 8002008:	2b01      	cmp	r3, #1
 800200a:	d110      	bne.n	800202e <USB_EPStartXfer+0xd2>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800200c:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 8002010:	f44f 6210 	mov.w	r2, #2304	; 0x900
 8002014:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002018:	f04f 0320 	mov.w	r3, #32
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800201c:	fb13 2306 	smlabb	r3, r3, r6, r2
 8002020:	58c2      	ldr	r2, [r0, r3]
 8002022:	bf0c      	ite	eq
 8002024:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8002028:	f042 5280 	orrne.w	r2, r2, #268435456	; 0x10000000
 800202c:	50c2      	str	r2, [r0, r3]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800202e:	f44f 6410 	mov.w	r4, #2304	; 0x900
 8002032:	eb04 1446 	add.w	r4, r4, r6, lsl #5
 8002036:	e06d      	b.n	8002114 <USB_EPStartXfer+0x1b8>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8002038:	f44f 6410 	mov.w	r4, #2304	; 0x900
 800203c:	fb15 4406 	smlabb	r4, r5, r6, r4
 8002040:	5905      	ldr	r5, [r0, r4]
 8002042:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
 8002046:	5105      	str	r5, [r0, r4]

      if (ep->type != EP_TYPE_ISOC)
 8002048:	78cd      	ldrb	r5, [r1, #3]
 800204a:	2d01      	cmp	r5, #1
 800204c:	d00d      	beq.n	800206a <USB_EPStartXfer+0x10e>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800204e:	2b00      	cmp	r3, #0
 8002050:	d064      	beq.n	800211c <USB_EPStartXfer+0x1c0>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8002052:	780b      	ldrb	r3, [r1, #0]
 8002054:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 8002058:	f003 030f 	and.w	r3, r3, #15
 800205c:	2101      	movs	r1, #1
 800205e:	fa01 f303 	lsl.w	r3, r1, r3
 8002062:	4313      	orrs	r3, r2
 8002064:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
 8002068:	e058      	b.n	800211c <USB_EPStartXfer+0x1c0>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800206a:	f8d0 5808 	ldr.w	r5, [r0, #2056]	; 0x808
 800206e:	f415 7f80 	tst.w	r5, #256	; 0x100
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8002072:	5905      	ldr	r5, [r0, r4]
 8002074:	bf0c      	ite	eq
 8002076:	f045 5500 	orreq.w	r5, r5, #536870912	; 0x20000000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800207a:	f045 5580 	orrne.w	r5, r5, #268435456	; 0x10000000
 800207e:	5105      	str	r5, [r0, r4]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8002080:	780c      	ldrb	r4, [r1, #0]
 8002082:	9200      	str	r2, [sp, #0]
 8002084:	b29b      	uxth	r3, r3
 8002086:	4622      	mov	r2, r4
 8002088:	68c9      	ldr	r1, [r1, #12]
 800208a:	f7ff ff53 	bl	8001f34 <USB_WritePacket>
 800208e:	e045      	b.n	800211c <USB_EPStartXfer+0x1c0>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8002090:	f44f 6430 	mov.w	r4, #2816	; 0xb00
 8002094:	fb15 4406 	smlabb	r4, r5, r6, r4
 8002098:	1905      	adds	r5, r0, r4
 800209a:	692e      	ldr	r6, [r5, #16]
 800209c:	0cf6      	lsrs	r6, r6, #19
 800209e:	04f6      	lsls	r6, r6, #19
 80020a0:	612e      	str	r6, [r5, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80020a2:	692e      	ldr	r6, [r5, #16]
 80020a4:	f026 56ff 	bic.w	r6, r6, #534773760	; 0x1fe00000
 80020a8:	f426 16c0 	bic.w	r6, r6, #1572864	; 0x180000
 80020ac:	612e      	str	r6, [r5, #16]
 80020ae:	688e      	ldr	r6, [r1, #8]

    if (ep->xfer_len == 0U)
 80020b0:	b943      	cbnz	r3, 80020c4 <USB_EPStartXfer+0x168>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80020b2:	692f      	ldr	r7, [r5, #16]
 80020b4:	f3c6 0612 	ubfx	r6, r6, #0, #19
 80020b8:	433e      	orrs	r6, r7
 80020ba:	612e      	str	r6, [r5, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80020bc:	692b      	ldr	r3, [r5, #16]
 80020be:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80020c2:	e013      	b.n	80020ec <USB_EPStartXfer+0x190>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80020c4:	4433      	add	r3, r6
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80020c6:	f8df e05c 	ldr.w	lr, [pc, #92]	; 8002124 <USB_EPStartXfer+0x1c8>
 80020ca:	692f      	ldr	r7, [r5, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80020cc:	3b01      	subs	r3, #1
 80020ce:	fbb3 f3f6 	udiv	r3, r3, r6
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80020d2:	ea4f 4cc3 	mov.w	ip, r3, lsl #19
 80020d6:	ea0c 0e0e 	and.w	lr, ip, lr
 80020da:	ea4e 0707 	orr.w	r7, lr, r7
 80020de:	612f      	str	r7, [r5, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80020e0:	b29b      	uxth	r3, r3
 80020e2:	692f      	ldr	r7, [r5, #16]
 80020e4:	4373      	muls	r3, r6
 80020e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020ea:	433b      	orrs	r3, r7
    }

    if (dma == 1U)
 80020ec:	2a01      	cmp	r2, #1
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80020ee:	612b      	str	r3, [r5, #16]
    }

    if (dma == 1U)
 80020f0:	d102      	bne.n	80020f8 <USB_EPStartXfer+0x19c>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80020f2:	68cb      	ldr	r3, [r1, #12]
 80020f4:	b103      	cbz	r3, 80020f8 <USB_EPStartXfer+0x19c>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80020f6:	616b      	str	r3, [r5, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80020f8:	78cb      	ldrb	r3, [r1, #3]
 80020fa:	2b01      	cmp	r3, #1
 80020fc:	d10a      	bne.n	8002114 <USB_EPStartXfer+0x1b8>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80020fe:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 8002102:	f413 7f80 	tst.w	r3, #256	; 0x100
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8002106:	5903      	ldr	r3, [r0, r4]
 8002108:	bf0c      	ite	eq
 800210a:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800210e:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 8002112:	5103      	str	r3, [r0, r4]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8002114:	5903      	ldr	r3, [r0, r4]
 8002116:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800211a:	5103      	str	r3, [r0, r4]
  }

  return HAL_OK;
}
 800211c:	2000      	movs	r0, #0
 800211e:	b003      	add	sp, #12
 8002120:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002122:	bf00      	nop
 8002124:	1ff80000 	.word	0x1ff80000

08002128 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8002128:	3203      	adds	r2, #3
 800212a:	f022 0203 	bic.w	r2, r2, #3
 800212e:	440a      	add	r2, r1
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;

  for (i = 0U; i < count32b; i++)
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8002130:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t *pDest = (uint32_t *)dest;
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;

  for (i = 0U; i < count32b; i++)
 8002134:	4291      	cmp	r1, r2
 8002136:	d003      	beq.n	8002140 <USB_ReadPacket+0x18>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8002138:	6803      	ldr	r3, [r0, #0]
 800213a:	f841 3b04 	str.w	r3, [r1], #4
 800213e:	e7f9      	b.n	8002134 <USB_ReadPacket+0xc>
    pDest++;
  }

  return ((void *)pDest);
}
 8002140:	4608      	mov	r0, r1
 8002142:	4770      	bx	lr

08002144 <USB_EPSetStall>:
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;

  if (ep->is_in == 1U)
 8002144:	784b      	ldrb	r3, [r1, #1]
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8002146:	b510      	push	{r4, lr}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;

  if (ep->is_in == 1U)
 8002148:	2b01      	cmp	r3, #1
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;
 800214a:	780c      	ldrb	r4, [r1, #0]
 800214c:	f04f 0220 	mov.w	r2, #32

  if (ep->is_in == 1U)
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8002150:	bf0c      	ite	eq
 8002152:	f44f 6310 	moveq.w	r3, #2304	; 0x900
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8002156:	f44f 6330 	movne.w	r3, #2816	; 0xb00
 800215a:	fb12 3304 	smlabb	r3, r2, r4, r3
 800215e:	581a      	ldr	r2, [r3, r0]
 8002160:	2a00      	cmp	r2, #0
 8002162:	db04      	blt.n	800216e <USB_EPSetStall+0x2a>
 8002164:	b11c      	cbz	r4, 800216e <USB_EPSetStall+0x2a>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8002166:	581a      	ldr	r2, [r3, r0]
 8002168:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 800216c:	501a      	str	r2, [r3, r0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800216e:	581a      	ldr	r2, [r3, r0]
 8002170:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8002174:	501a      	str	r2, [r3, r0]
  }

  return HAL_OK;
}
 8002176:	2000      	movs	r0, #0
 8002178:	bd10      	pop	{r4, pc}

0800217a <USB_EPClearStall>:
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;

  if (ep->is_in == 1U)
 800217a:	784b      	ldrb	r3, [r1, #1]
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800217c:	b510      	push	{r4, lr}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;

  if (ep->is_in == 1U)
 800217e:	2b01      	cmp	r3, #1
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;
 8002180:	780c      	ldrb	r4, [r1, #0]

  if (ep->is_in == 1U)
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002182:	bf0c      	ite	eq
 8002184:	f44f 6310 	moveq.w	r3, #2304	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002188:	f44f 6330 	movne.w	r3, #2816	; 0xb00
 800218c:	2220      	movs	r2, #32
 800218e:	fb12 3304 	smlabb	r3, r2, r4, r3
 8002192:	581a      	ldr	r2, [r3, r0]
 8002194:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8002198:	501a      	str	r2, [r3, r0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800219a:	78ca      	ldrb	r2, [r1, #3]
 800219c:	3a02      	subs	r2, #2
 800219e:	2a01      	cmp	r2, #1
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80021a0:	bf9e      	ittt	ls
 80021a2:	581a      	ldrls	r2, [r3, r0]
 80021a4:	f042 5280 	orrls.w	r2, r2, #268435456	; 0x10000000
 80021a8:	501a      	strls	r2, [r3, r0]
    }
  }
  return HAL_OK;
}
 80021aa:	2000      	movs	r0, #0
 80021ac:	bd10      	pop	{r4, pc}

080021ae <USB_SetDevAddress>:
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80021ae:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 80021b2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80021b6:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80021ba:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 80021be:	0109      	lsls	r1, r1, #4
 80021c0:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
 80021c4:	430b      	orrs	r3, r1
 80021c6:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800

  return HAL_OK;
}
 80021ca:	2000      	movs	r0, #0
 80021cc:	4770      	bx	lr

080021ce <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80021ce:	b508      	push	{r3, lr}
  uint32_t USBx_BASE = (uint32_t)USBx;

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80021d0:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 80021d4:	f023 0302 	bic.w	r3, r3, #2
 80021d8:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 80021dc:	2003      	movs	r0, #3
 80021de:	f000 fdbb 	bl	8002d58 <HAL_Delay>

  return HAL_OK;
}
 80021e2:	2000      	movs	r0, #0
 80021e4:	bd08      	pop	{r3, pc}

080021e6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80021e6:	b508      	push	{r3, lr}
  uint32_t USBx_BASE = (uint32_t)USBx;

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80021e8:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 80021ec:	f043 0302 	orr.w	r3, r3, #2
 80021f0:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 80021f4:	2003      	movs	r0, #3
 80021f6:	f000 fdaf 	bl	8002d58 <HAL_Delay>

  return HAL_OK;
}
 80021fa:	2000      	movs	r0, #0
 80021fc:	bd08      	pop	{r3, pc}

080021fe <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80021fe:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 8002200:	6980      	ldr	r0, [r0, #24]

  return tmpreg;
}
 8002202:	4010      	ands	r0, r2
 8002204:	4770      	bx	lr

08002206 <USB_ReadDevAllOutEpInterrupt>:
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8002206:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 800220a:	f8d0 0818 	ldr.w	r0, [r0, #2072]	; 0x818
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800220e:	69db      	ldr	r3, [r3, #28]

  return ((tmpreg & 0xffff0000U) >> 16);
 8002210:	4018      	ands	r0, r3
}
 8002212:	0c00      	lsrs	r0, r0, #16
 8002214:	4770      	bx	lr

08002216 <USB_ReadDevAllInEpInterrupt>:
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8002216:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 800221a:	f8d0 0818 	ldr.w	r0, [r0, #2072]	; 0x818
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800221e:	69db      	ldr	r3, [r3, #28]

  return ((tmpreg & 0xFFFFU));
 8002220:	4018      	ands	r0, r3
}
 8002222:	b280      	uxth	r0, r0
 8002224:	4770      	bx	lr

08002226 <USB_ReadDevOutEPInterrupt>:
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8002226:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800222a:	f500 6000 	add.w	r0, r0, #2048	; 0x800
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800222e:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8002232:	6940      	ldr	r0, [r0, #20]

  return tmpreg;
}
 8002234:	4010      	ands	r0, r2
 8002236:	4770      	bx	lr

08002238 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8002238:	b510      	push	{r4, lr}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800223a:	f8d0 4810 	ldr.w	r4, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 800223e:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;

  return tmpreg;
 8002242:	f001 030f 	and.w	r3, r1, #15
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
  emp = USBx_DEVICE->DIEPEMPMSK;
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8002246:	eb00 1041 	add.w	r0, r0, r1, lsl #5

  return tmpreg;
 800224a:	fa22 f303 	lsr.w	r3, r2, r3
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
  emp = USBx_DEVICE->DIEPEMPMSK;
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800224e:	f500 6010 	add.w	r0, r0, #2304	; 0x900

  return tmpreg;
 8002252:	01db      	lsls	r3, r3, #7
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
  emp = USBx_DEVICE->DIEPEMPMSK;
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8002254:	6880      	ldr	r0, [r0, #8]

  return tmpreg;
 8002256:	b2db      	uxtb	r3, r3
 8002258:	4323      	orrs	r3, r4
}
 800225a:	4018      	ands	r0, r3
 800225c:	bd10      	pop	{r4, pc}

0800225e <USB_GetMode>:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
  return ((USBx->GINTSTS) & 0x1U);
 800225e:	6940      	ldr	r0, [r0, #20]
}
 8002260:	f000 0001 	and.w	r0, r0, #1
 8002264:	4770      	bx	lr

08002266 <USB_ActivateSetup>:
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8002266:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800226a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800226e:	f023 0307 	bic.w	r3, r3, #7
 8002272:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 8002276:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 800227a:	689a      	ldr	r2, [r3, #8]
 800227c:	f002 0206 	and.w	r2, r2, #6
 8002280:	2a04      	cmp	r2, #4
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 8002282:	bf02      	ittt	eq
 8002284:	f8d0 2900 	ldreq.w	r2, [r0, #2304]	; 0x900
 8002288:	f042 0203 	orreq.w	r2, r2, #3
 800228c:	f8c0 2900 	streq.w	r2, [r0, #2304]	; 0x900
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8002290:	685a      	ldr	r2, [r3, #4]
 8002292:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002296:	605a      	str	r2, [r3, #4]

  return HAL_OK;
}
 8002298:	2000      	movs	r0, #0
 800229a:	4770      	bx	lr

0800229c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800229c:	b510      	push	{r4, lr}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800229e:	4b16      	ldr	r3, [pc, #88]	; (80022f8 <USB_EP0_OutStart+0x5c>)
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80022a0:	6c04      	ldr	r4, [r0, #64]	; 0x40

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80022a2:	429c      	cmp	r4, r3
 80022a4:	d903      	bls.n	80022ae <USB_EP0_OutStart+0x12>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80022a6:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	db21      	blt.n	80022f2 <USB_EP0_OutStart+0x56>
    {
      return HAL_OK;
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80022ae:	2400      	movs	r4, #0
 80022b0:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80022b4:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 80022b8:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 80022bc:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80022c0:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 80022c4:	f044 0418 	orr.w	r4, r4, #24
 80022c8:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80022cc:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10

  if (dma == 1U)
 80022d0:	2901      	cmp	r1, #1
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80022d2:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
 80022d6:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10

  if (dma == 1U)
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80022da:	bf08      	it	eq
 80022dc:	f8c0 2b14 	streq.w	r2, [r0, #2836]	; 0xb14
    {
      return HAL_OK;
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80022e0:	f500 6330 	add.w	r3, r0, #2816	; 0xb00

  if (dma == 1U)
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80022e4:	bf02      	ittt	eq
 80022e6:	f8d0 3b00 	ldreq.w	r3, [r0, #2816]	; 0xb00
 80022ea:	f043 2380 	orreq.w	r3, r3, #2147516416	; 0x80008000
 80022ee:	f8c0 3b00 	streq.w	r3, [r0, #2816]	; 0xb00
  }

  return HAL_OK;
}
 80022f2:	2000      	movs	r0, #0
 80022f4:	bd10      	pop	{r4, pc}
 80022f6:	bf00      	nop
 80022f8:	4f54300a 	.word	0x4f54300a

080022fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022fc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002300:	4604      	mov	r4, r0
 8002302:	2800      	cmp	r0, #0
 8002304:	f000 8190 	beq.w	8002628 <HAL_RCC_OscConfig+0x32c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002308:	6803      	ldr	r3, [r0, #0]
 800230a:	07dd      	lsls	r5, r3, #31
 800230c:	d403      	bmi.n	8002316 <HAL_RCC_OscConfig+0x1a>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800230e:	6823      	ldr	r3, [r4, #0]
 8002310:	0798      	lsls	r0, r3, #30
 8002312:	d44a      	bmi.n	80023aa <HAL_RCC_OscConfig+0xae>
 8002314:	e08f      	b.n	8002436 <HAL_RCC_OscConfig+0x13a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002316:	4b9b      	ldr	r3, [pc, #620]	; (8002584 <HAL_RCC_OscConfig+0x288>)
 8002318:	689a      	ldr	r2, [r3, #8]
 800231a:	f002 020c 	and.w	r2, r2, #12
 800231e:	2a04      	cmp	r2, #4
 8002320:	d007      	beq.n	8002332 <HAL_RCC_OscConfig+0x36>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002322:	689a      	ldr	r2, [r3, #8]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002324:	f002 020c 	and.w	r2, r2, #12
 8002328:	2a08      	cmp	r2, #8
 800232a:	d10a      	bne.n	8002342 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	0259      	lsls	r1, r3, #9
 8002330:	d507      	bpl.n	8002342 <HAL_RCC_OscConfig+0x46>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002332:	4b94      	ldr	r3, [pc, #592]	; (8002584 <HAL_RCC_OscConfig+0x288>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	039a      	lsls	r2, r3, #14
 8002338:	d5e9      	bpl.n	800230e <HAL_RCC_OscConfig+0x12>
 800233a:	6863      	ldr	r3, [r4, #4]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d1e6      	bne.n	800230e <HAL_RCC_OscConfig+0x12>
 8002340:	e172      	b.n	8002628 <HAL_RCC_OscConfig+0x32c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002342:	6863      	ldr	r3, [r4, #4]
 8002344:	4d8f      	ldr	r5, [pc, #572]	; (8002584 <HAL_RCC_OscConfig+0x288>)
 8002346:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800234a:	d006      	beq.n	800235a <HAL_RCC_OscConfig+0x5e>
 800234c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002350:	d108      	bne.n	8002364 <HAL_RCC_OscConfig+0x68>
 8002352:	682b      	ldr	r3, [r5, #0]
 8002354:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002358:	602b      	str	r3, [r5, #0]
 800235a:	682b      	ldr	r3, [r5, #0]
 800235c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002360:	602b      	str	r3, [r5, #0]
 8002362:	e008      	b.n	8002376 <HAL_RCC_OscConfig+0x7a>
 8002364:	682a      	ldr	r2, [r5, #0]
 8002366:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800236a:	602a      	str	r2, [r5, #0]
 800236c:	682a      	ldr	r2, [r5, #0]
 800236e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002372:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002374:	b16b      	cbz	r3, 8002392 <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002376:	f000 fce9 	bl	8002d4c <HAL_GetTick>

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800237a:	4d82      	ldr	r5, [pc, #520]	; (8002584 <HAL_RCC_OscConfig+0x288>)

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800237c:	4606      	mov	r6, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800237e:	682b      	ldr	r3, [r5, #0]
 8002380:	039b      	lsls	r3, r3, #14
 8002382:	d4c4      	bmi.n	800230e <HAL_RCC_OscConfig+0x12>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002384:	f000 fce2 	bl	8002d4c <HAL_GetTick>
 8002388:	1b80      	subs	r0, r0, r6
 800238a:	2864      	cmp	r0, #100	; 0x64
 800238c:	d9f7      	bls.n	800237e <HAL_RCC_OscConfig+0x82>
          {
            return HAL_TIMEOUT;
 800238e:	2003      	movs	r0, #3
 8002390:	e14b      	b.n	800262a <HAL_RCC_OscConfig+0x32e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002392:	f000 fcdb 	bl	8002d4c <HAL_GetTick>
 8002396:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002398:	682b      	ldr	r3, [r5, #0]
 800239a:	039f      	lsls	r7, r3, #14
 800239c:	d5b7      	bpl.n	800230e <HAL_RCC_OscConfig+0x12>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800239e:	f000 fcd5 	bl	8002d4c <HAL_GetTick>
 80023a2:	1b80      	subs	r0, r0, r6
 80023a4:	2864      	cmp	r0, #100	; 0x64
 80023a6:	d9f7      	bls.n	8002398 <HAL_RCC_OscConfig+0x9c>
 80023a8:	e7f1      	b.n	800238e <HAL_RCC_OscConfig+0x92>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80023aa:	4b76      	ldr	r3, [pc, #472]	; (8002584 <HAL_RCC_OscConfig+0x288>)
 80023ac:	689a      	ldr	r2, [r3, #8]
 80023ae:	f012 0f0c 	tst.w	r2, #12
 80023b2:	d007      	beq.n	80023c4 <HAL_RCC_OscConfig+0xc8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80023b4:	689a      	ldr	r2, [r3, #8]
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80023b6:	f002 020c 	and.w	r2, r2, #12
 80023ba:	2a08      	cmp	r2, #8
 80023bc:	d112      	bne.n	80023e4 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	025e      	lsls	r6, r3, #9
 80023c2:	d40f      	bmi.n	80023e4 <HAL_RCC_OscConfig+0xe8>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023c4:	4b6f      	ldr	r3, [pc, #444]	; (8002584 <HAL_RCC_OscConfig+0x288>)
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	0795      	lsls	r5, r2, #30
 80023ca:	d503      	bpl.n	80023d4 <HAL_RCC_OscConfig+0xd8>
 80023cc:	68e2      	ldr	r2, [r4, #12]
 80023ce:	2a01      	cmp	r2, #1
 80023d0:	f040 812a 	bne.w	8002628 <HAL_RCC_OscConfig+0x32c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	6921      	ldr	r1, [r4, #16]
 80023d8:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80023dc:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80023e0:	601a      	str	r2, [r3, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023e2:	e028      	b.n	8002436 <HAL_RCC_OscConfig+0x13a>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80023e4:	68e2      	ldr	r2, [r4, #12]
 80023e6:	4b68      	ldr	r3, [pc, #416]	; (8002588 <HAL_RCC_OscConfig+0x28c>)
 80023e8:	b1ba      	cbz	r2, 800241a <HAL_RCC_OscConfig+0x11e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023ea:	2201      	movs	r2, #1
 80023ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023ee:	f000 fcad 	bl	8002d4c <HAL_GetTick>

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023f2:	4d64      	ldr	r5, [pc, #400]	; (8002584 <HAL_RCC_OscConfig+0x288>)
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023f4:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023f6:	682b      	ldr	r3, [r5, #0]
 80023f8:	4a62      	ldr	r2, [pc, #392]	; (8002584 <HAL_RCC_OscConfig+0x288>)
 80023fa:	0798      	lsls	r0, r3, #30
 80023fc:	d405      	bmi.n	800240a <HAL_RCC_OscConfig+0x10e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023fe:	f000 fca5 	bl	8002d4c <HAL_GetTick>
 8002402:	1b80      	subs	r0, r0, r6
 8002404:	2802      	cmp	r0, #2
 8002406:	d9f6      	bls.n	80023f6 <HAL_RCC_OscConfig+0xfa>
 8002408:	e7c1      	b.n	800238e <HAL_RCC_OscConfig+0x92>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800240a:	6813      	ldr	r3, [r2, #0]
 800240c:	6921      	ldr	r1, [r4, #16]
 800240e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002412:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002416:	6013      	str	r3, [r2, #0]
 8002418:	e00d      	b.n	8002436 <HAL_RCC_OscConfig+0x13a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800241a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800241c:	f000 fc96 	bl	8002d4c <HAL_GetTick>

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002420:	4d58      	ldr	r5, [pc, #352]	; (8002584 <HAL_RCC_OscConfig+0x288>)
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002422:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002424:	682b      	ldr	r3, [r5, #0]
 8002426:	0799      	lsls	r1, r3, #30
 8002428:	d505      	bpl.n	8002436 <HAL_RCC_OscConfig+0x13a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800242a:	f000 fc8f 	bl	8002d4c <HAL_GetTick>
 800242e:	1b80      	subs	r0, r0, r6
 8002430:	2802      	cmp	r0, #2
 8002432:	d9f7      	bls.n	8002424 <HAL_RCC_OscConfig+0x128>
 8002434:	e7ab      	b.n	800238e <HAL_RCC_OscConfig+0x92>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002436:	6823      	ldr	r3, [r4, #0]
 8002438:	071a      	lsls	r2, r3, #28
 800243a:	d403      	bmi.n	8002444 <HAL_RCC_OscConfig+0x148>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800243c:	6823      	ldr	r3, [r4, #0]
 800243e:	075b      	lsls	r3, r3, #29
 8002440:	d420      	bmi.n	8002484 <HAL_RCC_OscConfig+0x188>
 8002442:	e082      	b.n	800254a <HAL_RCC_OscConfig+0x24e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002444:	6962      	ldr	r2, [r4, #20]
 8002446:	4b51      	ldr	r3, [pc, #324]	; (800258c <HAL_RCC_OscConfig+0x290>)
 8002448:	b172      	cbz	r2, 8002468 <HAL_RCC_OscConfig+0x16c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800244a:	2201      	movs	r2, #1
 800244c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800244e:	f000 fc7d 	bl	8002d4c <HAL_GetTick>

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002452:	4d4c      	ldr	r5, [pc, #304]	; (8002584 <HAL_RCC_OscConfig+0x288>)
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002454:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002456:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002458:	079f      	lsls	r7, r3, #30
 800245a:	d4ef      	bmi.n	800243c <HAL_RCC_OscConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800245c:	f000 fc76 	bl	8002d4c <HAL_GetTick>
 8002460:	1b80      	subs	r0, r0, r6
 8002462:	2802      	cmp	r0, #2
 8002464:	d9f7      	bls.n	8002456 <HAL_RCC_OscConfig+0x15a>
 8002466:	e792      	b.n	800238e <HAL_RCC_OscConfig+0x92>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002468:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800246a:	f000 fc6f 	bl	8002d4c <HAL_GetTick>

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800246e:	4d45      	ldr	r5, [pc, #276]	; (8002584 <HAL_RCC_OscConfig+0x288>)
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002470:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002472:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002474:	0798      	lsls	r0, r3, #30
 8002476:	d5e1      	bpl.n	800243c <HAL_RCC_OscConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002478:	f000 fc68 	bl	8002d4c <HAL_GetTick>
 800247c:	1b80      	subs	r0, r0, r6
 800247e:	2802      	cmp	r0, #2
 8002480:	d9f7      	bls.n	8002472 <HAL_RCC_OscConfig+0x176>
 8002482:	e784      	b.n	800238e <HAL_RCC_OscConfig+0x92>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002484:	4b3f      	ldr	r3, [pc, #252]	; (8002584 <HAL_RCC_OscConfig+0x288>)
 8002486:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002488:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 800248c:	d10b      	bne.n	80024a6 <HAL_RCC_OscConfig+0x1aa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800248e:	9201      	str	r2, [sp, #4]
 8002490:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002492:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002496:	641a      	str	r2, [r3, #64]	; 0x40
 8002498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800249a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800249e:	9301      	str	r3, [sp, #4]
 80024a0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80024a2:	2601      	movs	r6, #1
 80024a4:	e000      	b.n	80024a8 <HAL_RCC_OscConfig+0x1ac>
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
  {
    FlagStatus       pwrclkchanged = RESET;
 80024a6:	2600      	movs	r6, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024a8:	4d39      	ldr	r5, [pc, #228]	; (8002590 <HAL_RCC_OscConfig+0x294>)
 80024aa:	682b      	ldr	r3, [r5, #0]
 80024ac:	05d9      	lsls	r1, r3, #23
 80024ae:	d504      	bpl.n	80024ba <HAL_RCC_OscConfig+0x1be>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024b0:	68a3      	ldr	r3, [r4, #8]
 80024b2:	4d34      	ldr	r5, [pc, #208]	; (8002584 <HAL_RCC_OscConfig+0x288>)
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d110      	bne.n	80024da <HAL_RCC_OscConfig+0x1de>
 80024b8:	e015      	b.n	80024e6 <HAL_RCC_OscConfig+0x1ea>
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024ba:	682b      	ldr	r3, [r5, #0]
 80024bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024c0:	602b      	str	r3, [r5, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024c2:	f000 fc43 	bl	8002d4c <HAL_GetTick>
 80024c6:	4607      	mov	r7, r0

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024c8:	682b      	ldr	r3, [r5, #0]
 80024ca:	05da      	lsls	r2, r3, #23
 80024cc:	d4f0      	bmi.n	80024b0 <HAL_RCC_OscConfig+0x1b4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024ce:	f000 fc3d 	bl	8002d4c <HAL_GetTick>
 80024d2:	1bc0      	subs	r0, r0, r7
 80024d4:	2802      	cmp	r0, #2
 80024d6:	d9f7      	bls.n	80024c8 <HAL_RCC_OscConfig+0x1cc>
 80024d8:	e759      	b.n	800238e <HAL_RCC_OscConfig+0x92>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024da:	2b05      	cmp	r3, #5
 80024dc:	d108      	bne.n	80024f0 <HAL_RCC_OscConfig+0x1f4>
 80024de:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80024e0:	f043 0304 	orr.w	r3, r3, #4
 80024e4:	672b      	str	r3, [r5, #112]	; 0x70
 80024e6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80024e8:	f043 0301 	orr.w	r3, r3, #1
 80024ec:	672b      	str	r3, [r5, #112]	; 0x70
 80024ee:	e008      	b.n	8002502 <HAL_RCC_OscConfig+0x206>
 80024f0:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80024f2:	f022 0201 	bic.w	r2, r2, #1
 80024f6:	672a      	str	r2, [r5, #112]	; 0x70
 80024f8:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80024fa:	f022 0204 	bic.w	r2, r2, #4
 80024fe:	672a      	str	r2, [r5, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002500:	b173      	cbz	r3, 8002520 <HAL_RCC_OscConfig+0x224>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002502:	f000 fc23 	bl	8002d4c <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002506:	4d1f      	ldr	r5, [pc, #124]	; (8002584 <HAL_RCC_OscConfig+0x288>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002508:	4607      	mov	r7, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800250a:	f241 3888 	movw	r8, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800250e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002510:	079b      	lsls	r3, r3, #30
 8002512:	d40d      	bmi.n	8002530 <HAL_RCC_OscConfig+0x234>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002514:	f000 fc1a 	bl	8002d4c <HAL_GetTick>
 8002518:	1bc0      	subs	r0, r0, r7
 800251a:	4540      	cmp	r0, r8
 800251c:	d9f7      	bls.n	800250e <HAL_RCC_OscConfig+0x212>
 800251e:	e736      	b.n	800238e <HAL_RCC_OscConfig+0x92>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002520:	f000 fc14 	bl	8002d4c <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002524:	f241 3888 	movw	r8, #5000	; 0x1388
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002528:	4607      	mov	r7, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800252a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800252c:	0798      	lsls	r0, r3, #30
 800252e:	d406      	bmi.n	800253e <HAL_RCC_OscConfig+0x242>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002530:	b15e      	cbz	r6, 800254a <HAL_RCC_OscConfig+0x24e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002532:	4a14      	ldr	r2, [pc, #80]	; (8002584 <HAL_RCC_OscConfig+0x288>)
 8002534:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002536:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800253a:	6413      	str	r3, [r2, #64]	; 0x40
 800253c:	e005      	b.n	800254a <HAL_RCC_OscConfig+0x24e>
      tickstart = HAL_GetTick();

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800253e:	f000 fc05 	bl	8002d4c <HAL_GetTick>
 8002542:	1bc0      	subs	r0, r0, r7
 8002544:	4540      	cmp	r0, r8
 8002546:	d9f0      	bls.n	800252a <HAL_RCC_OscConfig+0x22e>
 8002548:	e721      	b.n	800238e <HAL_RCC_OscConfig+0x92>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800254a:	69a0      	ldr	r0, [r4, #24]
 800254c:	b908      	cbnz	r0, 8002552 <HAL_RCC_OscConfig+0x256>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 800254e:	2000      	movs	r0, #0
 8002550:	e06b      	b.n	800262a <HAL_RCC_OscConfig+0x32e>
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002552:	4d0c      	ldr	r5, [pc, #48]	; (8002584 <HAL_RCC_OscConfig+0x288>)
 8002554:	68ab      	ldr	r3, [r5, #8]
 8002556:	f003 030c 	and.w	r3, r3, #12
 800255a:	2b08      	cmp	r3, #8
 800255c:	d045      	beq.n	80025ea <HAL_RCC_OscConfig+0x2ee>
 800255e:	4e0d      	ldr	r6, [pc, #52]	; (8002594 <HAL_RCC_OscConfig+0x298>)
 8002560:	2300      	movs	r3, #0
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002562:	2802      	cmp	r0, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002564:	6033      	str	r3, [r6, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002566:	d134      	bne.n	80025d2 <HAL_RCC_OscConfig+0x2d6>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002568:	f000 fbf0 	bl	8002d4c <HAL_GetTick>
 800256c:	4680      	mov	r8, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800256e:	682b      	ldr	r3, [r5, #0]
 8002570:	4f04      	ldr	r7, [pc, #16]	; (8002584 <HAL_RCC_OscConfig+0x288>)
 8002572:	0199      	lsls	r1, r3, #6
 8002574:	d510      	bpl.n	8002598 <HAL_RCC_OscConfig+0x29c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002576:	f000 fbe9 	bl	8002d4c <HAL_GetTick>
 800257a:	ebc8 0000 	rsb	r0, r8, r0
 800257e:	2802      	cmp	r0, #2
 8002580:	d9f5      	bls.n	800256e <HAL_RCC_OscConfig+0x272>
 8002582:	e704      	b.n	800238e <HAL_RCC_OscConfig+0x92>
 8002584:	40023800 	.word	0x40023800
 8002588:	42470000 	.word	0x42470000
 800258c:	42470e80 	.word	0x42470e80
 8002590:	40007000 	.word	0x40007000
 8002594:	42470060 	.word	0x42470060
            return HAL_TIMEOUT;
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002598:	69e2      	ldr	r2, [r4, #28]
 800259a:	6a23      	ldr	r3, [r4, #32]
 800259c:	4313      	orrs	r3, r2
 800259e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80025a0:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80025a4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80025a6:	ea43 6202 	orr.w	r2, r3, r2, lsl #24
 80025aa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80025ac:	085b      	lsrs	r3, r3, #1
 80025ae:	3b01      	subs	r3, #1
 80025b0:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80025b4:	607b      	str	r3, [r7, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025b6:	2301      	movs	r3, #1
 80025b8:	6033      	str	r3, [r6, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ba:	f000 fbc7 	bl	8002d4c <HAL_GetTick>
 80025be:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	019a      	lsls	r2, r3, #6
 80025c4:	d4c3      	bmi.n	800254e <HAL_RCC_OscConfig+0x252>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025c6:	f000 fbc1 	bl	8002d4c <HAL_GetTick>
 80025ca:	1b00      	subs	r0, r0, r4
 80025cc:	2802      	cmp	r0, #2
 80025ce:	d9f7      	bls.n	80025c0 <HAL_RCC_OscConfig+0x2c4>
 80025d0:	e6dd      	b.n	800238e <HAL_RCC_OscConfig+0x92>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025d2:	f000 fbbb 	bl	8002d4c <HAL_GetTick>
 80025d6:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025d8:	682b      	ldr	r3, [r5, #0]
 80025da:	019b      	lsls	r3, r3, #6
 80025dc:	d5b7      	bpl.n	800254e <HAL_RCC_OscConfig+0x252>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025de:	f000 fbb5 	bl	8002d4c <HAL_GetTick>
 80025e2:	1b00      	subs	r0, r0, r4
 80025e4:	2802      	cmp	r0, #2
 80025e6:	d9f7      	bls.n	80025d8 <HAL_RCC_OscConfig+0x2dc>
 80025e8:	e6d1      	b.n	800238e <HAL_RCC_OscConfig+0x92>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025ea:	2801      	cmp	r0, #1
 80025ec:	d01d      	beq.n	800262a <HAL_RCC_OscConfig+0x32e>
        return HAL_ERROR;
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80025ee:	68a8      	ldr	r0, [r5, #8]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025f0:	69e3      	ldr	r3, [r4, #28]
 80025f2:	f400 0280 	and.w	r2, r0, #4194304	; 0x400000
 80025f6:	429a      	cmp	r2, r3
 80025f8:	d116      	bne.n	8002628 <HAL_RCC_OscConfig+0x32c>
 80025fa:	6a22      	ldr	r2, [r4, #32]
 80025fc:	f000 033f 	and.w	r3, r0, #63	; 0x3f
 8002600:	4293      	cmp	r3, r2
 8002602:	d111      	bne.n	8002628 <HAL_RCC_OscConfig+0x32c>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002604:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002608:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800260a:	4003      	ands	r3, r0
 800260c:	4293      	cmp	r3, r2
 800260e:	d10b      	bne.n	8002628 <HAL_RCC_OscConfig+0x32c>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002610:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002612:	f400 3340 	and.w	r3, r0, #196608	; 0x30000
 8002616:	4293      	cmp	r3, r2
 8002618:	d106      	bne.n	8002628 <HAL_RCC_OscConfig+0x32c>
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
  {
    return HAL_ERROR;
 800261a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800261c:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
 8002620:	1ac0      	subs	r0, r0, r3
 8002622:	bf18      	it	ne
 8002624:	2001      	movne	r0, #1
 8002626:	e000      	b.n	800262a <HAL_RCC_OscConfig+0x32e>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8002628:	2001      	movs	r0, #1
        }
      }
    }
  }
  return HAL_OK;
}
 800262a:	b002      	add	sp, #8
 800262c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002630 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002630:	4913      	ldr	r1, [pc, #76]	; (8002680 <HAL_RCC_GetSysClockFreq+0x50>)
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002632:	b508      	push	{r3, lr}
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002634:	688b      	ldr	r3, [r1, #8]
 8002636:	f003 030c 	and.w	r3, r3, #12
 800263a:	2b04      	cmp	r3, #4
 800263c:	d01c      	beq.n	8002678 <HAL_RCC_GetSysClockFreq+0x48>
 800263e:	2b08      	cmp	r3, #8
 8002640:	d11c      	bne.n	800267c <HAL_RCC_GetSysClockFreq+0x4c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002642:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002644:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002646:	6849      	ldr	r1, [r1, #4]
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002648:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800264c:	bf14      	ite	ne
 800264e:	480d      	ldrne	r0, [pc, #52]	; (8002684 <HAL_RCC_GetSysClockFreq+0x54>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002650:	480d      	ldreq	r0, [pc, #52]	; (8002688 <HAL_RCC_GetSysClockFreq+0x58>)
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002652:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002656:	bf18      	it	ne
 8002658:	2300      	movne	r3, #0
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800265a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800265e:	fba1 0100 	umull	r0, r1, r1, r0
 8002662:	f7fd fdcb 	bl	80001fc <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002666:	4b06      	ldr	r3, [pc, #24]	; (8002680 <HAL_RCC_GetSysClockFreq+0x50>)
 8002668:	685b      	ldr	r3, [r3, #4]

      sysclockfreq = pllvco/pllp;
 800266a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800266e:	3301      	adds	r3, #1
 8002670:	005b      	lsls	r3, r3, #1
 8002672:	fbb0 f0f3 	udiv	r0, r0, r3
 8002676:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
       break;
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002678:	4802      	ldr	r0, [pc, #8]	; (8002684 <HAL_RCC_GetSysClockFreq+0x54>)
 800267a:	bd08      	pop	{r3, pc}
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800267c:	4802      	ldr	r0, [pc, #8]	; (8002688 <HAL_RCC_GetSysClockFreq+0x58>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800267e:	bd08      	pop	{r3, pc}
 8002680:	40023800 	.word	0x40023800
 8002684:	007a1200 	.word	0x007a1200
 8002688:	00f42400 	.word	0x00f42400

0800268c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800268c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002690:	460d      	mov	r5, r1
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002692:	4604      	mov	r4, r0
 8002694:	b910      	cbnz	r0, 800269c <HAL_RCC_ClockConfig+0x10>
  {
    return HAL_ERROR;
 8002696:	2001      	movs	r0, #1
 8002698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800269c:	4b43      	ldr	r3, [pc, #268]	; (80027ac <HAL_RCC_ClockConfig+0x120>)
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	f002 020f 	and.w	r2, r2, #15
 80026a4:	428a      	cmp	r2, r1
 80026a6:	d317      	bcc.n	80026d8 <HAL_RCC_ClockConfig+0x4c>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026a8:	6822      	ldr	r2, [r4, #0]
 80026aa:	0796      	lsls	r6, r2, #30
 80026ac:	d51c      	bpl.n	80026e8 <HAL_RCC_ClockConfig+0x5c>
 80026ae:	4b40      	ldr	r3, [pc, #256]	; (80027b0 <HAL_RCC_ClockConfig+0x124>)
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026b0:	f012 0f04 	tst.w	r2, #4
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026b4:	bf1e      	ittt	ne
 80026b6:	6899      	ldrne	r1, [r3, #8]
 80026b8:	f441 51e0 	orrne.w	r1, r1, #7168	; 0x1c00
 80026bc:	6099      	strne	r1, [r3, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026be:	0710      	lsls	r0, r2, #28
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026c0:	bf42      	ittt	mi
 80026c2:	6899      	ldrmi	r1, [r3, #8]
 80026c4:	f441 4160 	orrmi.w	r1, r1, #57344	; 0xe000
 80026c8:	6099      	strmi	r1, [r3, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026ca:	6899      	ldr	r1, [r3, #8]
 80026cc:	f021 00f0 	bic.w	r0, r1, #240	; 0xf0
 80026d0:	68a1      	ldr	r1, [r4, #8]
 80026d2:	4301      	orrs	r1, r0
 80026d4:	6099      	str	r1, [r3, #8]
 80026d6:	e007      	b.n	80026e8 <HAL_RCC_ClockConfig+0x5c>

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026d8:	b2ca      	uxtb	r2, r1
 80026da:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f003 030f 	and.w	r3, r3, #15
 80026e2:	4299      	cmp	r1, r3
 80026e4:	d1d7      	bne.n	8002696 <HAL_RCC_ClockConfig+0xa>
 80026e6:	e7df      	b.n	80026a8 <HAL_RCC_ClockConfig+0x1c>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026e8:	07d1      	lsls	r1, r2, #31
 80026ea:	d406      	bmi.n	80026fa <HAL_RCC_ClockConfig+0x6e>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80026ec:	4b2f      	ldr	r3, [pc, #188]	; (80027ac <HAL_RCC_ClockConfig+0x120>)
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	f002 020f 	and.w	r2, r2, #15
 80026f4:	4295      	cmp	r5, r2
 80026f6:	d32c      	bcc.n	8002752 <HAL_RCC_ClockConfig+0xc6>
 80026f8:	e032      	b.n	8002760 <HAL_RCC_ClockConfig+0xd4>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026fa:	6863      	ldr	r3, [r4, #4]
 80026fc:	4a2c      	ldr	r2, [pc, #176]	; (80027b0 <HAL_RCC_ClockConfig+0x124>)
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d103      	bne.n	800270a <HAL_RCC_ClockConfig+0x7e>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002702:	6812      	ldr	r2, [r2, #0]
 8002704:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8002708:	e008      	b.n	800271c <HAL_RCC_ClockConfig+0x90>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800270a:	1e99      	subs	r1, r3, #2
 800270c:	2901      	cmp	r1, #1
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800270e:	6812      	ldr	r2, [r2, #0]
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002710:	d802      	bhi.n	8002718 <HAL_RCC_ClockConfig+0x8c>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002712:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8002716:	e001      	b.n	800271c <HAL_RCC_ClockConfig+0x90>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002718:	f012 0f02 	tst.w	r2, #2
 800271c:	d0bb      	beq.n	8002696 <HAL_RCC_ClockConfig+0xa>
      {
        return HAL_ERROR;
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800271e:	4e24      	ldr	r6, [pc, #144]	; (80027b0 <HAL_RCC_ClockConfig+0x124>)
 8002720:	68b2      	ldr	r2, [r6, #8]
 8002722:	f022 0203 	bic.w	r2, r2, #3
 8002726:	4313      	orrs	r3, r2
 8002728:	60b3      	str	r3, [r6, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800272a:	f000 fb0f 	bl	8002d4c <HAL_GetTick>

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800272e:	f241 3888 	movw	r8, #5000	; 0x1388
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002732:	4607      	mov	r7, r0

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002734:	68b3      	ldr	r3, [r6, #8]
 8002736:	6862      	ldr	r2, [r4, #4]
 8002738:	f003 030c 	and.w	r3, r3, #12
 800273c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002740:	d0d4      	beq.n	80026ec <HAL_RCC_ClockConfig+0x60>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002742:	f000 fb03 	bl	8002d4c <HAL_GetTick>
 8002746:	1bc0      	subs	r0, r0, r7
 8002748:	4540      	cmp	r0, r8
 800274a:	d9f3      	bls.n	8002734 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_TIMEOUT;
 800274c:	2003      	movs	r0, #3

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);

  return HAL_OK;
}
 800274e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002752:	b2ea      	uxtb	r2, r5
 8002754:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 030f 	and.w	r3, r3, #15
 800275c:	429d      	cmp	r5, r3
 800275e:	d19a      	bne.n	8002696 <HAL_RCC_ClockConfig+0xa>
      return HAL_ERROR;
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002760:	6821      	ldr	r1, [r4, #0]
 8002762:	074a      	lsls	r2, r1, #29
 8002764:	d506      	bpl.n	8002774 <HAL_RCC_ClockConfig+0xe8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002766:	4812      	ldr	r0, [pc, #72]	; (80027b0 <HAL_RCC_ClockConfig+0x124>)
 8002768:	6883      	ldr	r3, [r0, #8]
 800276a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800276e:	68e3      	ldr	r3, [r4, #12]
 8002770:	4313      	orrs	r3, r2
 8002772:	6083      	str	r3, [r0, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002774:	070b      	lsls	r3, r1, #28
 8002776:	d507      	bpl.n	8002788 <HAL_RCC_ClockConfig+0xfc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002778:	4a0d      	ldr	r2, [pc, #52]	; (80027b0 <HAL_RCC_ClockConfig+0x124>)
 800277a:	6921      	ldr	r1, [r4, #16]
 800277c:	6893      	ldr	r3, [r2, #8]
 800277e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002782:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002786:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002788:	f7ff ff52 	bl	8002630 <HAL_RCC_GetSysClockFreq>
 800278c:	4b08      	ldr	r3, [pc, #32]	; (80027b0 <HAL_RCC_ClockConfig+0x124>)
 800278e:	4a09      	ldr	r2, [pc, #36]	; (80027b4 <HAL_RCC_ClockConfig+0x128>)
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002796:	5cd3      	ldrb	r3, [r2, r3]
 8002798:	40d8      	lsrs	r0, r3
 800279a:	4b07      	ldr	r3, [pc, #28]	; (80027b8 <HAL_RCC_ClockConfig+0x12c>)
 800279c:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800279e:	4b07      	ldr	r3, [pc, #28]	; (80027bc <HAL_RCC_ClockConfig+0x130>)
 80027a0:	6818      	ldr	r0, [r3, #0]
 80027a2:	f7fe fc05 	bl	8000fb0 <HAL_InitTick>

  return HAL_OK;
 80027a6:	2000      	movs	r0, #0
 80027a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80027ac:	40023c00 	.word	0x40023c00
 80027b0:	40023800 	.word	0x40023800
 80027b4:	08005cbe 	.word	0x08005cbe
 80027b8:	20000068 	.word	0x20000068
 80027bc:	20000060 	.word	0x20000060

080027c0 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80027c0:	4b01      	ldr	r3, [pc, #4]	; (80027c8 <HAL_RCC_GetHCLKFreq+0x8>)
 80027c2:	6818      	ldr	r0, [r3, #0]
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	20000068 	.word	0x20000068

080027cc <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80027cc:	4b04      	ldr	r3, [pc, #16]	; (80027e0 <HAL_RCC_GetPCLK2Freq+0x14>)
 80027ce:	4a05      	ldr	r2, [pc, #20]	; (80027e4 <HAL_RCC_GetPCLK2Freq+0x18>)
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80027d6:	5cd3      	ldrb	r3, [r2, r3]
 80027d8:	4a03      	ldr	r2, [pc, #12]	; (80027e8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80027da:	6810      	ldr	r0, [r2, #0]
}
 80027dc:	40d8      	lsrs	r0, r3
 80027de:	4770      	bx	lr
 80027e0:	40023800 	.word	0x40023800
 80027e4:	08005cce 	.word	0x08005cce
 80027e8:	20000068 	.word	0x20000068

080027ec <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80027ec:	230f      	movs	r3, #15
 80027ee:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80027f0:	4b0b      	ldr	r3, [pc, #44]	; (8002820 <HAL_RCC_GetClockConfig+0x34>)
 80027f2:	689a      	ldr	r2, [r3, #8]
 80027f4:	f002 0203 	and.w	r2, r2, #3
 80027f8:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80027fa:	689a      	ldr	r2, [r3, #8]
 80027fc:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8002800:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002802:	689a      	ldr	r2, [r3, #8]
 8002804:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8002808:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	08db      	lsrs	r3, r3, #3
 800280e:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8002812:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002814:	4b03      	ldr	r3, [pc, #12]	; (8002824 <HAL_RCC_GetClockConfig+0x38>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f003 030f 	and.w	r3, r3, #15
 800281c:	600b      	str	r3, [r1, #0]
 800281e:	4770      	bx	lr
 8002820:	40023800 	.word	0x40023800
 8002824:	40023c00 	.word	0x40023c00

08002828 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800282c:	f8df e18c 	ldr.w	lr, [pc, #396]	; 80029bc <HAL_GPIO_Init+0x194>
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002830:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002832:	f8df 918c 	ldr.w	r9, [pc, #396]	; 80029c0 <HAL_GPIO_Init+0x198>
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002836:	b085      	sub	sp, #20
 8002838:	46f0      	mov	r8, lr
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800283a:	9301      	str	r3, [sp, #4]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800283c:	2300      	movs	r3, #0
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800283e:	2201      	movs	r2, #1
 8002840:	fa02 f403 	lsl.w	r4, r2, r3
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 8002844:	9a01      	ldr	r2, [sp, #4]
 8002846:	ea34 0202 	bics.w	r2, r4, r2
 800284a:	f040 80ad 	bne.w	80029a8 <HAL_GPIO_Init+0x180>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800284e:	684a      	ldr	r2, [r1, #4]
 8002850:	f022 0710 	bic.w	r7, r2, #16
 8002854:	1e7d      	subs	r5, r7, #1
 8002856:	2d01      	cmp	r5, #1
 8002858:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800285c:	d812      	bhi.n	8002884 <HAL_GPIO_Init+0x5c>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800285e:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002860:	2503      	movs	r5, #3
 8002862:	fa05 f50c 	lsl.w	r5, r5, ip
 8002866:	ea26 0605 	bic.w	r6, r6, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 800286a:	68cd      	ldr	r5, [r1, #12]
 800286c:	fa05 f50c 	lsl.w	r5, r5, ip
 8002870:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8002872:	6085      	str	r5, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002874:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002876:	f3c2 1600 	ubfx	r6, r2, #4, #1
        temp |= (GPIO_Init->Speed << (position * 2U));
        GPIOx->OSPEEDR = temp;

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800287a:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800287e:	409e      	lsls	r6, r3
 8002880:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8002882:	6045      	str	r5, [r0, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002884:	2603      	movs	r6, #3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
        GPIOx->OTYPER = temp;
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002886:	68c5      	ldr	r5, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002888:	fa06 f60c 	lsl.w	r6, r6, ip
 800288c:	43f6      	mvns	r6, r6
 800288e:	ea05 0a06 	and.w	sl, r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002892:	688d      	ldr	r5, [r1, #8]
 8002894:	fa05 f50c 	lsl.w	r5, r5, ip
 8002898:	ea45 050a 	orr.w	r5, r5, sl
      GPIOx->PUPDR = temp;

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800289c:	2f02      	cmp	r7, #2

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
      temp |= ((GPIO_Init->Pull) << (position * 2U));
      GPIOx->PUPDR = temp;
 800289e:	60c5      	str	r5, [r0, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028a0:	d114      	bne.n	80028cc <HAL_GPIO_Init+0xa4>
 80028a2:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 80028a6:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80028aa:	f003 0b07 	and.w	fp, r3, #7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80028ae:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80028b2:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80028b6:	250f      	movs	r5, #15
 80028b8:	fa05 f50b 	lsl.w	r5, r5, fp
 80028bc:	ea27 0505 	bic.w	r5, r7, r5
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80028c0:	690f      	ldr	r7, [r1, #16]
 80028c2:	fa07 f70b 	lsl.w	r7, r7, fp
 80028c6:	432f      	orrs	r7, r5
        GPIOx->AFR[position >> 3U] = temp;
 80028c8:	f8ca 7020 	str.w	r7, [sl, #32]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028cc:	6805      	ldr	r5, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80028ce:	402e      	ands	r6, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028d0:	f002 0503 	and.w	r5, r2, #3
 80028d4:	fa05 fc0c 	lsl.w	ip, r5, ip
 80028d8:	ea4c 0606 	orr.w	r6, ip, r6
      GPIOx->MODER = temp;

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028dc:	00d5      	lsls	r5, r2, #3

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
      GPIOx->MODER = temp;
 80028de:	6006      	str	r6, [r0, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028e0:	d562      	bpl.n	80029a8 <HAL_GPIO_Init+0x180>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028e2:	f04f 0b00 	mov.w	fp, #0
 80028e6:	f8cd b00c 	str.w	fp, [sp, #12]
 80028ea:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028ee:	4d32      	ldr	r5, [pc, #200]	; (80029b8 <HAL_GPIO_Init+0x190>)
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028f0:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 80028f4:	f8c9 6044 	str.w	r6, [r9, #68]	; 0x44
 80028f8:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
 80028fc:	f023 0703 	bic.w	r7, r3, #3
 8002900:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8002904:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 8002908:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
 800290c:	9603      	str	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800290e:	f003 0c03 	and.w	ip, r3, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002912:	9e03      	ldr	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002914:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002918:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800291c:	260f      	movs	r6, #15
 800291e:	fa06 f60c 	lsl.w	r6, r6, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002922:	42a8      	cmp	r0, r5
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002924:	ea2a 0606 	bic.w	r6, sl, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002928:	d012      	beq.n	8002950 <HAL_GPIO_Init+0x128>
 800292a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800292e:	42a8      	cmp	r0, r5
 8002930:	d010      	beq.n	8002954 <HAL_GPIO_Init+0x12c>
 8002932:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002936:	42a8      	cmp	r0, r5
 8002938:	d00e      	beq.n	8002958 <HAL_GPIO_Init+0x130>
 800293a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800293e:	42a8      	cmp	r0, r5
 8002940:	d00c      	beq.n	800295c <HAL_GPIO_Init+0x134>
 8002942:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002946:	42a8      	cmp	r0, r5
 8002948:	bf14      	ite	ne
 800294a:	2507      	movne	r5, #7
 800294c:	2504      	moveq	r5, #4
 800294e:	e006      	b.n	800295e <HAL_GPIO_Init+0x136>
 8002950:	465d      	mov	r5, fp
 8002952:	e004      	b.n	800295e <HAL_GPIO_Init+0x136>
 8002954:	2501      	movs	r5, #1
 8002956:	e002      	b.n	800295e <HAL_GPIO_Init+0x136>
 8002958:	2502      	movs	r5, #2
 800295a:	e000      	b.n	800295e <HAL_GPIO_Init+0x136>
 800295c:	2503      	movs	r5, #3
 800295e:	fa05 f50c 	lsl.w	r5, r5, ip
 8002962:	4335      	orrs	r5, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002964:	60bd      	str	r5, [r7, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002966:	f8de 5000 	ldr.w	r5, [lr]
        temp &= ~((uint32_t)iocurrent);
 800296a:	43e6      	mvns	r6, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800296c:	03d7      	lsls	r7, r2, #15
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 800296e:	bf54      	ite	pl
 8002970:	4035      	andpl	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
 8002972:	4325      	orrmi	r5, r4
        }
        EXTI->IMR = temp;
 8002974:	f8c8 5000 	str.w	r5, [r8]

        temp = EXTI->EMR;
 8002978:	f8d8 5004 	ldr.w	r5, [r8, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800297c:	0397      	lsls	r7, r2, #14
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
 800297e:	bf54      	ite	pl
 8002980:	4035      	andpl	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
 8002982:	4325      	orrmi	r5, r4
        }
        EXTI->EMR = temp;
 8002984:	f8ce 5004 	str.w	r5, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002988:	f8de 5008 	ldr.w	r5, [lr, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800298c:	02d7      	lsls	r7, r2, #11
        }
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 800298e:	bf54      	ite	pl
 8002990:	4035      	andpl	r5, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
 8002992:	4325      	orrmi	r5, r4
        }
        EXTI->RTSR = temp;
 8002994:	f8c8 5008 	str.w	r5, [r8, #8]

        temp = EXTI->FTSR;
 8002998:	f8d8 500c 	ldr.w	r5, [r8, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800299c:	0292      	lsls	r2, r2, #10
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
 800299e:	bf54      	ite	pl
 80029a0:	4035      	andpl	r5, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 80029a2:	4325      	orrmi	r5, r4
        }
        EXTI->FTSR = temp;
 80029a4:	f8ce 500c 	str.w	r5, [lr, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029a8:	3301      	adds	r3, #1
 80029aa:	2b10      	cmp	r3, #16
 80029ac:	f47f af47 	bne.w	800283e <HAL_GPIO_Init+0x16>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 80029b0:	b005      	add	sp, #20
 80029b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80029b6:	bf00      	nop
 80029b8:	40020000 	.word	0x40020000
 80029bc:	40013c00 	.word	0x40013c00
 80029c0:	40023800 	.word	0x40023800

080029c4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029c4:	b902      	cbnz	r2, 80029c8 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029c6:	0409      	lsls	r1, r1, #16
 80029c8:	6181      	str	r1, [r0, #24]
 80029ca:	4770      	bx	lr

080029cc <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80029cc:	6803      	ldr	r3, [r0, #0]
 80029ce:	b2da      	uxtb	r2, r3
 80029d0:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80029d4:	f023 0303 	bic.w	r3, r3, #3
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80029d8:	2118      	movs	r1, #24
 80029da:	3a10      	subs	r2, #16
 80029dc:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80029e0:	4904      	ldr	r1, [pc, #16]	; (80029f4 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 80029e2:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80029e4:	bf88      	it	hi
 80029e6:	3304      	addhi	r3, #4
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80029e8:	5c89      	ldrb	r1, [r1, r2]
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80029ea:	6583      	str	r3, [r0, #88]	; 0x58
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80029ec:	65c1      	str	r1, [r0, #92]	; 0x5c
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 80029ee:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	08005cb6 	.word	0x08005cb6

080029f8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80029f8:	b570      	push	{r4, r5, r6, lr}
 80029fa:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 80029fc:	f000 f9a6 	bl	8002d4c <HAL_GetTick>
 8002a00:	4605      	mov	r5, r0
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a02:	2c00      	cmp	r4, #0
 8002a04:	d064      	beq.n	8002ad0 <HAL_DMA_Init+0xd8>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002a06:	2300      	movs	r3, #0
 8002a08:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a0c:	6822      	ldr	r2, [r4, #0]
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a0e:	2302      	movs	r3, #2
 8002a10:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a14:	6813      	ldr	r3, [r2, #0]
 8002a16:	f023 0301 	bic.w	r3, r3, #1
 8002a1a:	6013      	str	r3, [r2, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a1c:	6820      	ldr	r0, [r4, #0]
 8002a1e:	6803      	ldr	r3, [r0, #0]
 8002a20:	07d9      	lsls	r1, r3, #31
 8002a22:	d508      	bpl.n	8002a36 <HAL_DMA_Init+0x3e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a24:	f000 f992 	bl	8002d4c <HAL_GetTick>
 8002a28:	1b40      	subs	r0, r0, r5
 8002a2a:	2805      	cmp	r0, #5
 8002a2c:	d9f6      	bls.n	8002a1c <HAL_DMA_Init+0x24>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a2e:	2320      	movs	r3, #32
 8002a30:	6563      	str	r3, [r4, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a32:	2003      	movs	r0, #3
 8002a34:	e051      	b.n	8002ada <HAL_DMA_Init+0xe2>
      return HAL_TIMEOUT;
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002a36:	6803      	ldr	r3, [r0, #0]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a38:	4a29      	ldr	r2, [pc, #164]	; (8002ae0 <HAL_DMA_Init+0xe8>)
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a3a:	6861      	ldr	r1, [r4, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a3c:	69a5      	ldr	r5, [r4, #24]
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a3e:	401a      	ands	r2, r3
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a40:	68a3      	ldr	r3, [r4, #8]
 8002a42:	4319      	orrs	r1, r3
 8002a44:	68e3      	ldr	r3, [r4, #12]
 8002a46:	4319      	orrs	r1, r3
 8002a48:	6923      	ldr	r3, [r4, #16]
 8002a4a:	4319      	orrs	r1, r3
 8002a4c:	6963      	ldr	r3, [r4, #20]
 8002a4e:	430b      	orrs	r3, r1
 8002a50:	69e1      	ldr	r1, [r4, #28]
 8002a52:	432b      	orrs	r3, r5
 8002a54:	430b      	orrs	r3, r1
 8002a56:	6a21      	ldr	r1, [r4, #32]
 8002a58:	430b      	orrs	r3, r1
 8002a5a:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a5c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002a5e:	2a04      	cmp	r2, #4
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002a60:	bf01      	itttt	eq
 8002a62:	6b21      	ldreq	r1, [r4, #48]	; 0x30
 8002a64:	6ae6      	ldreq	r6, [r4, #44]	; 0x2c
 8002a66:	4331      	orreq	r1, r6
 8002a68:	430b      	orreq	r3, r1
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002a6a:	6003      	str	r3, [r0, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002a6c:	6943      	ldr	r3, [r0, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a6e:	2a04      	cmp	r2, #4

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002a70:	f023 0307 	bic.w	r3, r3, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002a74:	ea43 0302 	orr.w	r3, r3, r2

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a78:	d11c      	bne.n	8002ab4 <HAL_DMA_Init+0xbc>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002a7a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002a7c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002a7e:	4313      	orrs	r3, r2
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002a80:	b1c1      	cbz	r1, 8002ab4 <HAL_DMA_Init+0xbc>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002a82:	b925      	cbnz	r5, 8002a8e <HAL_DMA_Init+0x96>
  {
    switch (tmp)
 8002a84:	2a01      	cmp	r2, #1
 8002a86:	d00b      	beq.n	8002aa0 <HAL_DMA_Init+0xa8>
 8002a88:	d312      	bcc.n	8002ab0 <HAL_DMA_Init+0xb8>
 8002a8a:	2a02      	cmp	r2, #2
 8002a8c:	e00f      	b.n	8002aae <HAL_DMA_Init+0xb6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002a8e:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
 8002a92:	d109      	bne.n	8002aa8 <HAL_DMA_Init+0xb0>
  {
    switch (tmp)
 8002a94:	2a03      	cmp	r2, #3
 8002a96:	d80d      	bhi.n	8002ab4 <HAL_DMA_Init+0xbc>
 8002a98:	e8df f002 	tbb	[pc, r2]
 8002a9c:	021c0a1c 	.word	0x021c0a1c
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002aa0:	f1b1 7fc0 	cmp.w	r1, #25165824	; 0x1800000
 8002aa4:	d106      	bne.n	8002ab4 <HAL_DMA_Init+0xbc>
 8002aa6:	e015      	b.n	8002ad4 <HAL_DMA_Init+0xdc>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002aa8:	2a02      	cmp	r2, #2
 8002aaa:	d913      	bls.n	8002ad4 <HAL_DMA_Init+0xdc>
 8002aac:	2a03      	cmp	r2, #3
 8002aae:	d101      	bne.n	8002ab4 <HAL_DMA_Init+0xbc>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ab0:	01ca      	lsls	r2, r1, #7
 8002ab2:	d40f      	bmi.n	8002ad4 <HAL_DMA_Init+0xdc>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002ab4:	6143      	str	r3, [r0, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ab6:	4620      	mov	r0, r4
 8002ab8:	f7ff ff88 	bl	80029cc <DMA_CalcBaseAndBitshift>
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002abc:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002abe:	233f      	movs	r3, #63	; 0x3f
 8002ac0:	4093      	lsls	r3, r2
 8002ac2:	6083      	str	r3, [r0, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ac4:	2000      	movs	r0, #0
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002ac6:	2301      	movs	r3, #1
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ac8:	6560      	str	r0, [r4, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002aca:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

  return HAL_OK;
 8002ace:	bd70      	pop	{r4, r5, r6, pc}
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 8002ad0:	2001      	movs	r0, #1
 8002ad2:	bd70      	pop	{r4, r5, r6, pc}
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002ad4:	2340      	movs	r3, #64	; 0x40
 8002ad6:	6563      	str	r3, [r4, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ad8:	2001      	movs	r0, #1
 8002ada:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;

  return HAL_OK;
}
 8002ade:	bd70      	pop	{r4, r5, r6, pc}
 8002ae0:	f010803f 	.word	0xf010803f

08002ae4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ae4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002aea:	6d85      	ldr	r5, [r0, #88]	; 0x58
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
  uint32_t timeout = SystemCoreClock / 9600U;
 8002aec:	4b59      	ldr	r3, [pc, #356]	; (8002c54 <HAL_DMA_IRQHandler+0x170>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002aee:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
  uint32_t timeout = SystemCoreClock / 9600U;
 8002af0:	681f      	ldr	r7, [r3, #0]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;
 8002af2:	682e      	ldr	r6, [r5, #0]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002af4:	2308      	movs	r3, #8
 8002af6:	4093      	lsls	r3, r2
 8002af8:	421e      	tst	r6, r3
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002afa:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002afc:	d00c      	beq.n	8002b18 <HAL_DMA_IRQHandler+0x34>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002afe:	6801      	ldr	r1, [r0, #0]
 8002b00:	6808      	ldr	r0, [r1, #0]
 8002b02:	0740      	lsls	r0, r0, #29
 8002b04:	d508      	bpl.n	8002b18 <HAL_DMA_IRQHandler+0x34>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002b06:	6808      	ldr	r0, [r1, #0]
 8002b08:	f020 0004 	bic.w	r0, r0, #4
 8002b0c:	6008      	str	r0, [r1, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002b0e:	60ab      	str	r3, [r5, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002b10:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002b12:	f043 0301 	orr.w	r3, r3, #1
 8002b16:	6563      	str	r3, [r4, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b18:	2301      	movs	r3, #1
 8002b1a:	4093      	lsls	r3, r2
 8002b1c:	421e      	tst	r6, r3
 8002b1e:	d008      	beq.n	8002b32 <HAL_DMA_IRQHandler+0x4e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002b20:	6821      	ldr	r1, [r4, #0]
 8002b22:	6949      	ldr	r1, [r1, #20]
 8002b24:	0609      	lsls	r1, r1, #24
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002b26:	bf41      	itttt	mi
 8002b28:	60ab      	strmi	r3, [r5, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002b2a:	6d63      	ldrmi	r3, [r4, #84]	; 0x54
 8002b2c:	f043 0302 	orrmi.w	r3, r3, #2
 8002b30:	6563      	strmi	r3, [r4, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b32:	2304      	movs	r3, #4
 8002b34:	4093      	lsls	r3, r2
 8002b36:	421e      	tst	r6, r3
 8002b38:	d008      	beq.n	8002b4c <HAL_DMA_IRQHandler+0x68>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002b3a:	6821      	ldr	r1, [r4, #0]
 8002b3c:	6809      	ldr	r1, [r1, #0]
 8002b3e:	0788      	lsls	r0, r1, #30
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002b40:	bf41      	itttt	mi
 8002b42:	60ab      	strmi	r3, [r5, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002b44:	6d63      	ldrmi	r3, [r4, #84]	; 0x54
 8002b46:	f043 0304 	orrmi.w	r3, r3, #4
 8002b4a:	6563      	strmi	r3, [r4, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002b4c:	2310      	movs	r3, #16
 8002b4e:	fa03 f202 	lsl.w	r2, r3, r2
 8002b52:	4216      	tst	r6, r2
 8002b54:	d017      	beq.n	8002b86 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002b56:	6823      	ldr	r3, [r4, #0]
 8002b58:	6819      	ldr	r1, [r3, #0]
 8002b5a:	0709      	lsls	r1, r1, #28
 8002b5c:	d513      	bpl.n	8002b86 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002b5e:	60aa      	str	r2, [r5, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	0350      	lsls	r0, r2, #13
 8002b64:	d504      	bpl.n	8002b70 <HAL_DMA_IRQHandler+0x8c>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	0319      	lsls	r1, r3, #12
 8002b6a:	d508      	bpl.n	8002b7e <HAL_DMA_IRQHandler+0x9a>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b6c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002b6e:	e007      	b.n	8002b80 <HAL_DMA_IRQHandler+0x9c>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	05d2      	lsls	r2, r2, #23
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b74:	bf5e      	ittt	pl
 8002b76:	681a      	ldrpl	r2, [r3, #0]
 8002b78:	f022 0208 	bicpl.w	r2, r2, #8
 8002b7c:	601a      	strpl	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002b7e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002b80:	b10b      	cbz	r3, 8002b86 <HAL_DMA_IRQHandler+0xa2>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002b82:	4620      	mov	r0, r4
 8002b84:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002b86:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8002b88:	2220      	movs	r2, #32
 8002b8a:	408a      	lsls	r2, r1
 8002b8c:	4216      	tst	r6, r2
 8002b8e:	d03b      	beq.n	8002c08 <HAL_DMA_IRQHandler+0x124>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002b90:	6823      	ldr	r3, [r4, #0]
 8002b92:	6818      	ldr	r0, [r3, #0]
 8002b94:	06c6      	lsls	r6, r0, #27
 8002b96:	d537      	bpl.n	8002c08 <HAL_DMA_IRQHandler+0x124>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002b98:	60aa      	str	r2, [r5, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002b9a:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8002b9e:	2a05      	cmp	r2, #5
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ba0:	681a      	ldr	r2, [r3, #0]
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002ba2:	d119      	bne.n	8002bd8 <HAL_DMA_IRQHandler+0xf4>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ba4:	f022 0216 	bic.w	r2, r2, #22
 8002ba8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002baa:	695a      	ldr	r2, [r3, #20]
 8002bac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002bb0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002bb2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002bb4:	b90a      	cbnz	r2, 8002bba <HAL_DMA_IRQHandler+0xd6>
 8002bb6:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8002bb8:	b11a      	cbz	r2, 8002bc2 <HAL_DMA_IRQHandler+0xde>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	f022 0208 	bic.w	r2, r2, #8
 8002bc0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bc2:	233f      	movs	r3, #63	; 0x3f
 8002bc4:	408b      	lsls	r3, r1
 8002bc6:	60ab      	str	r3, [r5, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002bc8:	2300      	movs	r3, #0
 8002bca:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002bd4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002bd6:	e037      	b.n	8002c48 <HAL_DMA_IRQHandler+0x164>
          hdma->XferAbortCallback(hdma);
        }
        return;
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002bd8:	0350      	lsls	r0, r2, #13
 8002bda:	d504      	bpl.n	8002be6 <HAL_DMA_IRQHandler+0x102>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	0319      	lsls	r1, r3, #12
 8002be0:	d40e      	bmi.n	8002c00 <HAL_DMA_IRQHandler+0x11c>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002be2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002be4:	e00d      	b.n	8002c02 <HAL_DMA_IRQHandler+0x11e>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8002bec:	d108      	bne.n	8002c00 <HAL_DMA_IRQHandler+0x11c>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002bee:	6819      	ldr	r1, [r3, #0]
 8002bf0:	f021 0110 	bic.w	r1, r1, #16
 8002bf4:	6019      	str	r1, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002bf6:	2301      	movs	r3, #1
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002bf8:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002bfc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002c00:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002c02:	b10b      	cbz	r3, 8002c08 <HAL_DMA_IRQHandler+0x124>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002c04:	4620      	mov	r0, r4
 8002c06:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002c08:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002c0a:	b303      	cbz	r3, 8002c4e <HAL_DMA_IRQHandler+0x16a>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002c0c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002c0e:	07da      	lsls	r2, r3, #31
 8002c10:	d519      	bpl.n	8002c46 <HAL_DMA_IRQHandler+0x162>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002c12:	2305      	movs	r3, #5

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002c14:	6822      	ldr	r2, [r4, #0]
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002c16:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002c1a:	6813      	ldr	r3, [r2, #0]
 8002c1c:	f023 0301 	bic.w	r3, r3, #1
 8002c20:	6013      	str	r3, [r2, #0]
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c22:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8002c26:	fbb7 f7f3 	udiv	r7, r7, r3
      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);

      do
      {
        if (++count > timeout)
 8002c2a:	9b01      	ldr	r3, [sp, #4]
 8002c2c:	3301      	adds	r3, #1
 8002c2e:	429f      	cmp	r7, r3
 8002c30:	9301      	str	r3, [sp, #4]
 8002c32:	d302      	bcc.n	8002c3a <HAL_DMA_IRQHandler+0x156>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002c34:	6813      	ldr	r3, [r2, #0]
 8002c36:	07db      	lsls	r3, r3, #31
 8002c38:	d4f7      	bmi.n	8002c2a <HAL_DMA_IRQHandler+0x146>

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c40:	2301      	movs	r3, #1
 8002c42:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002c46:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002c48:	b10b      	cbz	r3, 8002c4e <HAL_DMA_IRQHandler+0x16a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c4a:	4620      	mov	r0, r4
 8002c4c:	4798      	blx	r3
    }
  }
}
 8002c4e:	b003      	add	sp, #12
 8002c50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c52:	bf00      	nop
 8002c54:	20000068 	.word	0x20000068

08002c58 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c58:	4a07      	ldr	r2, [pc, #28]	; (8002c78 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002c5a:	68d3      	ldr	r3, [r2, #12]
 8002c5c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002c60:	041b      	lsls	r3, r3, #16
 8002c62:	0c1b      	lsrs	r3, r3, #16
 8002c64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8002c68:	0200      	lsls	r0, r0, #8
 8002c6a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c6e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8002c72:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
  SCB->AIRCR =  reg_value;
 8002c74:	60d3      	str	r3, [r2, #12]
 8002c76:	4770      	bx	lr
 8002c78:	e000ed00 	.word	0xe000ed00

08002c7c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c7c:	4b17      	ldr	r3, [pc, #92]	; (8002cdc <HAL_NVIC_SetPriority+0x60>)
 8002c7e:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c80:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c84:	b530      	push	{r4, r5, lr}
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c86:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c8a:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c8c:	2c04      	cmp	r4, #4
 8002c8e:	bf28      	it	cs
 8002c90:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c92:	2d06      	cmp	r5, #6

  return (
 8002c94:	f04f 0501 	mov.w	r5, #1
 8002c98:	fa05 f404 	lsl.w	r4, r5, r4
 8002c9c:	f104 34ff 	add.w	r4, r4, #4294967295
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ca0:	bf8c      	ite	hi
 8002ca2:	3b03      	subhi	r3, #3
 8002ca4:	2300      	movls	r3, #0

  return (
 8002ca6:	400c      	ands	r4, r1
 8002ca8:	409c      	lsls	r4, r3
 8002caa:	fa05 f303 	lsl.w	r3, r5, r3
 8002cae:	3b01      	subs	r3, #1
 8002cb0:	401a      	ands	r2, r3
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8002cb2:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8002cb4:	ea42 0204 	orr.w	r2, r2, r4
 8002cb8:	ea4f 1202 	mov.w	r2, r2, lsl #4
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cbc:	bfad      	iteet	ge
 8002cbe:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cc2:	f000 000f 	andlt.w	r0, r0, #15
 8002cc6:	4b06      	ldrlt	r3, [pc, #24]	; (8002ce0 <HAL_NVIC_SetPriority+0x64>)
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cc8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ccc:	bfb5      	itete	lt
 8002cce:	b2d2      	uxtblt	r2, r2
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cd0:	b2d2      	uxtbge	r2, r2
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cd2:	541a      	strblt	r2, [r3, r0]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cd4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8002cd8:	bd30      	pop	{r4, r5, pc}
 8002cda:	bf00      	nop
 8002cdc:	e000ed00 	.word	0xe000ed00
 8002ce0:	e000ed14 	.word	0xe000ed14

08002ce4 <HAL_NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8002ce4:	2800      	cmp	r0, #0
 8002ce6:	db08      	blt.n	8002cfa <HAL_NVIC_EnableIRQ+0x16>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ce8:	0942      	lsrs	r2, r0, #5
 8002cea:	2301      	movs	r3, #1
 8002cec:	f000 001f 	and.w	r0, r0, #31
 8002cf0:	fa03 f000 	lsl.w	r0, r3, r0
 8002cf4:	4b01      	ldr	r3, [pc, #4]	; (8002cfc <HAL_NVIC_EnableIRQ+0x18>)
 8002cf6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8002cfa:	4770      	bx	lr
 8002cfc:	e000e100 	.word	0xe000e100

08002d00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d00:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d02:	4b0b      	ldr	r3, [pc, #44]	; (8002d30 <HAL_Init+0x30>)
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d0a:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002d12:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d1a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d1c:	2003      	movs	r0, #3
 8002d1e:	f7ff ff9b 	bl	8002c58 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d22:	2000      	movs	r0, #0
 8002d24:	f7fe f944 	bl	8000fb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d28:	f7fe f81c 	bl	8000d64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8002d2c:	2000      	movs	r0, #0
 8002d2e:	bd08      	pop	{r3, pc}
 8002d30:	40023c00 	.word	0x40023c00

08002d34 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002d34:	4a03      	ldr	r2, [pc, #12]	; (8002d44 <HAL_IncTick+0x10>)
 8002d36:	4904      	ldr	r1, [pc, #16]	; (8002d48 <HAL_IncTick+0x14>)
 8002d38:	6813      	ldr	r3, [r2, #0]
 8002d3a:	7809      	ldrb	r1, [r1, #0]
 8002d3c:	440b      	add	r3, r1
 8002d3e:	6013      	str	r3, [r2, #0]
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop
 8002d44:	20009a78 	.word	0x20009a78
 8002d48:	20000064 	.word	0x20000064

08002d4c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002d4c:	4b01      	ldr	r3, [pc, #4]	; (8002d54 <HAL_GetTick+0x8>)
 8002d4e:	6818      	ldr	r0, [r3, #0]
}
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	20009a78 	.word	0x20009a78

08002d58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d58:	b538      	push	{r3, r4, r5, lr}
 8002d5a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002d5c:	f7ff fff6 	bl	8002d4c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d60:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8002d62:	bf1c      	itt	ne
 8002d64:	4b05      	ldrne	r3, [pc, #20]	; (8002d7c <HAL_Delay+0x24>)
 8002d66:	781b      	ldrbne	r3, [r3, #0]
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
  uint32_t tickstart = HAL_GetTick();
 8002d68:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
    wait += (uint32_t)(uwTickFreq);
 8002d6a:	bf18      	it	ne
 8002d6c:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d6e:	f7ff ffed 	bl	8002d4c <HAL_GetTick>
 8002d72:	1b40      	subs	r0, r0, r5
 8002d74:	4284      	cmp	r4, r0
 8002d76:	d8fa      	bhi.n	8002d6e <HAL_Delay+0x16>
  {
  }
}
 8002d78:	bd38      	pop	{r3, r4, r5, pc}
 8002d7a:	bf00      	nop
 8002d7c:	20000064 	.word	0x20000064

08002d80 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d80:	6a03      	ldr	r3, [r0, #32]
 8002d82:	f023 0301 	bic.w	r3, r3, #1
 8002d86:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d88:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d8a:	6842      	ldr	r2, [r0, #4]
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002d8c:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002d8e:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002d90:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002d92:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002d96:	4325      	orrs	r5, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002d98:	f023 0402 	bic.w	r4, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002d9c:	688b      	ldr	r3, [r1, #8]
 8002d9e:	4323      	orrs	r3, r4

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002da0:	4c0a      	ldr	r4, [pc, #40]	; (8002dcc <TIM_OC1_SetConfig+0x4c>)
 8002da2:	42a0      	cmp	r0, r4
 8002da4:	d10b      	bne.n	8002dbe <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002da6:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002da8:	694e      	ldr	r6, [r1, #20]
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002daa:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002dae:	4323      	orrs	r3, r4
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002db0:	698c      	ldr	r4, [r1, #24]
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002db2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002db6:	4334      	orrs	r4, r6
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002db8:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002dbc:	4322      	orrs	r2, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002dbe:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002dc0:	684a      	ldr	r2, [r1, #4]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002dc2:	6185      	str	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002dc4:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002dc6:	6203      	str	r3, [r0, #32]
 8002dc8:	bd70      	pop	{r4, r5, r6, pc}
 8002dca:	bf00      	nop
 8002dcc:	40010000 	.word	0x40010000

08002dd0 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002dd0:	6a03      	ldr	r3, [r0, #32]
 8002dd2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002dd6:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002dd8:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002dda:	6842      	ldr	r2, [r0, #4]
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002ddc:	b530      	push	{r4, r5, lr}
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002dde:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002de0:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002de2:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002de6:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002de8:	688d      	ldr	r5, [r1, #8]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002dea:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002dee:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002df2:	4d0c      	ldr	r5, [pc, #48]	; (8002e24 <TIM_OC3_SetConfig+0x54>)
 8002df4:	42a8      	cmp	r0, r5
 8002df6:	d10e      	bne.n	8002e16 <TIM_OC3_SetConfig+0x46>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002df8:	68cd      	ldr	r5, [r1, #12]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002dfa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002dfe:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002e02:	694d      	ldr	r5, [r1, #20]
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002e04:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002e08:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002e0c:	698d      	ldr	r5, [r1, #24]
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002e0e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002e12:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e16:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002e18:	684a      	ldr	r2, [r1, #4]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002e1a:	61c4      	str	r4, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002e1c:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e1e:	6203      	str	r3, [r0, #32]
 8002e20:	bd30      	pop	{r4, r5, pc}
 8002e22:	bf00      	nop
 8002e24:	40010000 	.word	0x40010000

08002e28 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002e28:	6a03      	ldr	r3, [r0, #32]
 8002e2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002e2e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e30:	6a03      	ldr	r3, [r0, #32]
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002e32:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e34:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002e36:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002e38:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002e3a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002e3e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002e42:	688d      	ldr	r5, [r1, #8]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002e44:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002e48:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e4c:	4d06      	ldr	r5, [pc, #24]	; (8002e68 <TIM_OC4_SetConfig+0x40>)
 8002e4e:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002e50:	bf02      	ittt	eq
 8002e52:	694d      	ldreq	r5, [r1, #20]
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002e54:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002e58:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e5c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002e5e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002e60:	684a      	ldr	r2, [r1, #4]
 8002e62:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e64:	6203      	str	r3, [r0, #32]
 8002e66:	bd30      	pop	{r4, r5, pc}
 8002e68:	40010000 	.word	0x40010000

08002e6c <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e6c:	6803      	ldr	r3, [r0, #0]
 8002e6e:	68da      	ldr	r2, [r3, #12]
 8002e70:	f042 0201 	orr.w	r2, r2, #1
 8002e74:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e76:	689a      	ldr	r2, [r3, #8]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e78:	f002 0207 	and.w	r2, r2, #7
 8002e7c:	2a06      	cmp	r2, #6
  {
    __HAL_TIM_ENABLE(htim);
 8002e7e:	bf1e      	ittt	ne
 8002e80:	681a      	ldrne	r2, [r3, #0]
 8002e82:	f042 0201 	orrne.w	r2, r2, #1
 8002e86:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8002e88:	2000      	movs	r0, #0
 8002e8a:	4770      	bx	lr

08002e8c <HAL_TIM_OC_MspInit>:
 8002e8c:	4770      	bx	lr

08002e8e <HAL_TIM_PWM_MspInit>:
 8002e8e:	4770      	bx	lr

08002e90 <HAL_TIM_OC_DelayElapsedCallback>:
 8002e90:	4770      	bx	lr

08002e92 <HAL_TIM_IC_CaptureCallback>:
 8002e92:	4770      	bx	lr

08002e94 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002e94:	4770      	bx	lr

08002e96 <HAL_TIM_TriggerCallback>:
 8002e96:	4770      	bx	lr

08002e98 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002e98:	6803      	ldr	r3, [r0, #0]
 8002e9a:	691a      	ldr	r2, [r3, #16]
 8002e9c:	0791      	lsls	r1, r2, #30
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002e9e:	b510      	push	{r4, lr}
 8002ea0:	4604      	mov	r4, r0
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ea2:	d514      	bpl.n	8002ece <HAL_TIM_IRQHandler+0x36>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002ea4:	68da      	ldr	r2, [r3, #12]
 8002ea6:	0792      	lsls	r2, r2, #30
 8002ea8:	d511      	bpl.n	8002ece <HAL_TIM_IRQHandler+0x36>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002eaa:	f06f 0202 	mvn.w	r2, #2
 8002eae:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002eb0:	699b      	ldr	r3, [r3, #24]
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002eb2:	2201      	movs	r2, #1

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002eb4:	079b      	lsls	r3, r3, #30
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002eb6:	7702      	strb	r2, [r0, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002eb8:	d002      	beq.n	8002ec0 <HAL_TIM_IRQHandler+0x28>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002eba:	f7ff ffea 	bl	8002e92 <HAL_TIM_IC_CaptureCallback>
 8002ebe:	e004      	b.n	8002eca <HAL_TIM_IRQHandler+0x32>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ec0:	f7ff ffe6 	bl	8002e90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ec4:	4620      	mov	r0, r4
 8002ec6:	f7ff ffe5 	bl	8002e94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002ece:	6823      	ldr	r3, [r4, #0]
 8002ed0:	691a      	ldr	r2, [r3, #16]
 8002ed2:	0750      	lsls	r0, r2, #29
 8002ed4:	d516      	bpl.n	8002f04 <HAL_TIM_IRQHandler+0x6c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002ed6:	68da      	ldr	r2, [r3, #12]
 8002ed8:	0751      	lsls	r1, r2, #29
 8002eda:	d513      	bpl.n	8002f04 <HAL_TIM_IRQHandler+0x6c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002edc:	f06f 0204 	mvn.w	r2, #4
 8002ee0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ee2:	699b      	ldr	r3, [r3, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ee4:	2202      	movs	r2, #2
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ee6:	f413 7f40 	tst.w	r3, #768	; 0x300
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002eea:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002eec:	4620      	mov	r0, r4
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002eee:	d002      	beq.n	8002ef6 <HAL_TIM_IRQHandler+0x5e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ef0:	f7ff ffcf 	bl	8002e92 <HAL_TIM_IC_CaptureCallback>
 8002ef4:	e004      	b.n	8002f00 <HAL_TIM_IRQHandler+0x68>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ef6:	f7ff ffcb 	bl	8002e90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002efa:	4620      	mov	r0, r4
 8002efc:	f7ff ffca 	bl	8002e94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f00:	2300      	movs	r3, #0
 8002f02:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002f04:	6823      	ldr	r3, [r4, #0]
 8002f06:	691a      	ldr	r2, [r3, #16]
 8002f08:	0712      	lsls	r2, r2, #28
 8002f0a:	d515      	bpl.n	8002f38 <HAL_TIM_IRQHandler+0xa0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002f0c:	68da      	ldr	r2, [r3, #12]
 8002f0e:	0710      	lsls	r0, r2, #28
 8002f10:	d512      	bpl.n	8002f38 <HAL_TIM_IRQHandler+0xa0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002f12:	f06f 0208 	mvn.w	r2, #8
 8002f16:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f18:	69db      	ldr	r3, [r3, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f1a:	2204      	movs	r2, #4
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f1c:	0799      	lsls	r1, r3, #30
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f1e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f20:	4620      	mov	r0, r4
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f22:	d002      	beq.n	8002f2a <HAL_TIM_IRQHandler+0x92>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f24:	f7ff ffb5 	bl	8002e92 <HAL_TIM_IC_CaptureCallback>
 8002f28:	e004      	b.n	8002f34 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f2a:	f7ff ffb1 	bl	8002e90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f2e:	4620      	mov	r0, r4
 8002f30:	f7ff ffb0 	bl	8002e94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f34:	2300      	movs	r3, #0
 8002f36:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002f38:	6823      	ldr	r3, [r4, #0]
 8002f3a:	691a      	ldr	r2, [r3, #16]
 8002f3c:	06d2      	lsls	r2, r2, #27
 8002f3e:	d516      	bpl.n	8002f6e <HAL_TIM_IRQHandler+0xd6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002f40:	68da      	ldr	r2, [r3, #12]
 8002f42:	06d0      	lsls	r0, r2, #27
 8002f44:	d513      	bpl.n	8002f6e <HAL_TIM_IRQHandler+0xd6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002f46:	f06f 0210 	mvn.w	r2, #16
 8002f4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f4c:	69db      	ldr	r3, [r3, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f4e:	2208      	movs	r2, #8
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f50:	f413 7f40 	tst.w	r3, #768	; 0x300
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f54:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f56:	4620      	mov	r0, r4
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f58:	d002      	beq.n	8002f60 <HAL_TIM_IRQHandler+0xc8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f5a:	f7ff ff9a 	bl	8002e92 <HAL_TIM_IC_CaptureCallback>
 8002f5e:	e004      	b.n	8002f6a <HAL_TIM_IRQHandler+0xd2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f60:	f7ff ff96 	bl	8002e90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f64:	4620      	mov	r0, r4
 8002f66:	f7ff ff95 	bl	8002e94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002f6e:	6823      	ldr	r3, [r4, #0]
 8002f70:	691a      	ldr	r2, [r3, #16]
 8002f72:	07d1      	lsls	r1, r2, #31
 8002f74:	d508      	bpl.n	8002f88 <HAL_TIM_IRQHandler+0xf0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002f76:	68da      	ldr	r2, [r3, #12]
 8002f78:	07d2      	lsls	r2, r2, #31
 8002f7a:	d505      	bpl.n	8002f88 <HAL_TIM_IRQHandler+0xf0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002f7c:	f06f 0201 	mvn.w	r2, #1
 8002f80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f82:	4620      	mov	r0, r4
 8002f84:	f7fd fc84 	bl	8000890 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002f88:	6823      	ldr	r3, [r4, #0]
 8002f8a:	691a      	ldr	r2, [r3, #16]
 8002f8c:	0610      	lsls	r0, r2, #24
 8002f8e:	d508      	bpl.n	8002fa2 <HAL_TIM_IRQHandler+0x10a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002f90:	68da      	ldr	r2, [r3, #12]
 8002f92:	0611      	lsls	r1, r2, #24
 8002f94:	d505      	bpl.n	8002fa2 <HAL_TIM_IRQHandler+0x10a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002f96:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002f9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002f9c:	4620      	mov	r0, r4
 8002f9e:	f000 fa78 	bl	8003492 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002fa2:	6823      	ldr	r3, [r4, #0]
 8002fa4:	691a      	ldr	r2, [r3, #16]
 8002fa6:	0652      	lsls	r2, r2, #25
 8002fa8:	d508      	bpl.n	8002fbc <HAL_TIM_IRQHandler+0x124>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002faa:	68da      	ldr	r2, [r3, #12]
 8002fac:	0650      	lsls	r0, r2, #25
 8002fae:	d505      	bpl.n	8002fbc <HAL_TIM_IRQHandler+0x124>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002fb0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002fb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002fb6:	4620      	mov	r0, r4
 8002fb8:	f7ff ff6d 	bl	8002e96 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002fbc:	6823      	ldr	r3, [r4, #0]
 8002fbe:	691a      	ldr	r2, [r3, #16]
 8002fc0:	0691      	lsls	r1, r2, #26
 8002fc2:	d50a      	bpl.n	8002fda <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002fc4:	68da      	ldr	r2, [r3, #12]
 8002fc6:	0692      	lsls	r2, r2, #26
 8002fc8:	d507      	bpl.n	8002fda <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002fca:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002fce:	4620      	mov	r0, r4
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002fd0:	611a      	str	r2, [r3, #16]
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002fd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002fd6:	f000 ba5b 	b.w	8003490 <HAL_TIMEx_CommutCallback>
 8002fda:	bd10      	pop	{r4, pc}

08002fdc <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002fdc:	4a24      	ldr	r2, [pc, #144]	; (8003070 <TIM_Base_SetConfig+0x94>)
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002fde:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002fe0:	4290      	cmp	r0, r2
 8002fe2:	d00e      	beq.n	8003002 <TIM_Base_SetConfig+0x26>
 8002fe4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002fe8:	d00b      	beq.n	8003002 <TIM_Base_SetConfig+0x26>
 8002fea:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002fee:	4290      	cmp	r0, r2
 8002ff0:	d007      	beq.n	8003002 <TIM_Base_SetConfig+0x26>
 8002ff2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002ff6:	4290      	cmp	r0, r2
 8002ff8:	d003      	beq.n	8003002 <TIM_Base_SetConfig+0x26>
 8002ffa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002ffe:	4290      	cmp	r0, r2
 8003000:	d115      	bne.n	800302e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8003002:	684a      	ldr	r2, [r1, #4]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003004:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003008:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800300a:	4a19      	ldr	r2, [pc, #100]	; (8003070 <TIM_Base_SetConfig+0x94>)
 800300c:	4290      	cmp	r0, r2
 800300e:	d019      	beq.n	8003044 <TIM_Base_SetConfig+0x68>
 8003010:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003014:	d016      	beq.n	8003044 <TIM_Base_SetConfig+0x68>
 8003016:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800301a:	4290      	cmp	r0, r2
 800301c:	d012      	beq.n	8003044 <TIM_Base_SetConfig+0x68>
 800301e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003022:	4290      	cmp	r0, r2
 8003024:	d00e      	beq.n	8003044 <TIM_Base_SetConfig+0x68>
 8003026:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800302a:	4290      	cmp	r0, r2
 800302c:	d00a      	beq.n	8003044 <TIM_Base_SetConfig+0x68>
 800302e:	4a11      	ldr	r2, [pc, #68]	; (8003074 <TIM_Base_SetConfig+0x98>)
 8003030:	4290      	cmp	r0, r2
 8003032:	d007      	beq.n	8003044 <TIM_Base_SetConfig+0x68>
 8003034:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003038:	4290      	cmp	r0, r2
 800303a:	d003      	beq.n	8003044 <TIM_Base_SetConfig+0x68>
 800303c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003040:	4290      	cmp	r0, r2
 8003042:	d103      	bne.n	800304c <TIM_Base_SetConfig+0x70>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003044:	68ca      	ldr	r2, [r1, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003046:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800304a:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800304c:	694a      	ldr	r2, [r1, #20]
 800304e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003052:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8003054:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003056:	688b      	ldr	r3, [r1, #8]
 8003058:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800305a:	680b      	ldr	r3, [r1, #0]
 800305c:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800305e:	4b04      	ldr	r3, [pc, #16]	; (8003070 <TIM_Base_SetConfig+0x94>)
 8003060:	4298      	cmp	r0, r3
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003062:	bf04      	itt	eq
 8003064:	690b      	ldreq	r3, [r1, #16]
 8003066:	6303      	streq	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003068:	2301      	movs	r3, #1
 800306a:	6143      	str	r3, [r0, #20]
 800306c:	4770      	bx	lr
 800306e:	bf00      	nop
 8003070:	40010000 	.word	0x40010000
 8003074:	40014000 	.word	0x40014000

08003078 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003078:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800307a:	4604      	mov	r4, r0
 800307c:	b1a0      	cbz	r0, 80030a8 <HAL_TIM_Base_Init+0x30>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800307e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003082:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003086:	b91b      	cbnz	r3, 8003090 <HAL_TIM_Base_Init+0x18>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003088:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800308c:	f7fd fefc 	bl	8000e88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003090:	2302      	movs	r3, #2
 8003092:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003096:	6820      	ldr	r0, [r4, #0]
 8003098:	1d21      	adds	r1, r4, #4
 800309a:	f7ff ff9f 	bl	8002fdc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800309e:	2301      	movs	r3, #1
 80030a0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  return HAL_OK;
 80030a4:	2000      	movs	r0, #0
 80030a6:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
  {
    return HAL_ERROR;
 80030a8:	2001      	movs	r0, #1

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;

  return HAL_OK;
}
 80030aa:	bd10      	pop	{r4, pc}

080030ac <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80030ac:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030ae:	4604      	mov	r4, r0
 80030b0:	b1a0      	cbz	r0, 80030dc <HAL_TIM_OC_Init+0x30>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030b2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80030b6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80030ba:	b91b      	cbnz	r3, 80030c4 <HAL_TIM_OC_Init+0x18>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030bc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80030c0:	f7ff fee4 	bl	8002e8c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030c4:	2302      	movs	r3, #2
 80030c6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80030ca:	6820      	ldr	r0, [r4, #0]
 80030cc:	1d21      	adds	r1, r4, #4
 80030ce:	f7ff ff85 	bl	8002fdc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030d2:	2301      	movs	r3, #1
 80030d4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  return HAL_OK;
 80030d8:	2000      	movs	r0, #0
 80030da:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
  {
    return HAL_ERROR;
 80030dc:	2001      	movs	r0, #1

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;

  return HAL_OK;
}
 80030de:	bd10      	pop	{r4, pc}

080030e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80030e0:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030e2:	4604      	mov	r4, r0
 80030e4:	b1a0      	cbz	r0, 8003110 <HAL_TIM_PWM_Init+0x30>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030e6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80030ea:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80030ee:	b91b      	cbnz	r3, 80030f8 <HAL_TIM_PWM_Init+0x18>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030f0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80030f4:	f7ff fecb 	bl	8002e8e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030f8:	2302      	movs	r3, #2
 80030fa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030fe:	6820      	ldr	r0, [r4, #0]
 8003100:	1d21      	adds	r1, r4, #4
 8003102:	f7ff ff6b 	bl	8002fdc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003106:	2301      	movs	r3, #1
 8003108:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  return HAL_OK;
 800310c:	2000      	movs	r0, #0
 800310e:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
  {
    return HAL_ERROR;
 8003110:	2001      	movs	r0, #1

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;

  return HAL_OK;
}
 8003112:	bd10      	pop	{r4, pc}

08003114 <TIM_OC2_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003114:	6a03      	ldr	r3, [r0, #32]
 8003116:	f023 0310 	bic.w	r3, r3, #16
 800311a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800311c:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800311e:	6842      	ldr	r2, [r0, #4]
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003120:	b530      	push	{r4, r5, lr}
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003122:	6984      	ldr	r4, [r0, #24]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003124:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003126:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800312a:	ea44 2405 	orr.w	r4, r4, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800312e:	688d      	ldr	r5, [r1, #8]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003130:	f023 0320 	bic.w	r3, r3, #32
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003134:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003138:	4d0b      	ldr	r5, [pc, #44]	; (8003168 <TIM_OC2_SetConfig+0x54>)
 800313a:	42a8      	cmp	r0, r5
 800313c:	d10e      	bne.n	800315c <TIM_OC2_SetConfig+0x48>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800313e:	68cd      	ldr	r5, [r1, #12]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003140:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003144:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003148:	694d      	ldr	r5, [r1, #20]
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800314a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800314e:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003152:	698d      	ldr	r5, [r1, #24]
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003154:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003158:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800315c:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800315e:	684a      	ldr	r2, [r1, #4]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003160:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003162:	6382      	str	r2, [r0, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003164:	6203      	str	r3, [r0, #32]
 8003166:	bd30      	pop	{r4, r5, pc}
 8003168:	40010000 	.word	0x40010000

0800316c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800316c:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800316e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003172:	2b01      	cmp	r3, #1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003174:	4604      	mov	r4, r0
 8003176:	f04f 0002 	mov.w	r0, #2
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800317a:	d024      	beq.n	80031c6 <HAL_TIM_OC_ConfigChannel+0x5a>
 800317c:	2301      	movs	r3, #1
 800317e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003182:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
 8003186:	461d      	mov	r5, r3

  switch (Channel)
 8003188:	2a0c      	cmp	r2, #12
 800318a:	d817      	bhi.n	80031bc <HAL_TIM_OC_ConfigChannel+0x50>
 800318c:	e8df f002 	tbb	[pc, r2]
 8003190:	16161607 	.word	0x16161607
 8003194:	1616160b 	.word	0x1616160b
 8003198:	1616160f 	.word	0x1616160f
 800319c:	13          	.byte	0x13
 800319d:	00          	.byte	0x00
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800319e:	6820      	ldr	r0, [r4, #0]
 80031a0:	f7ff fdee 	bl	8002d80 <TIM_OC1_SetConfig>
      break;
 80031a4:	e00a      	b.n	80031bc <HAL_TIM_OC_ConfigChannel+0x50>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80031a6:	6820      	ldr	r0, [r4, #0]
 80031a8:	f7ff ffb4 	bl	8003114 <TIM_OC2_SetConfig>
      break;
 80031ac:	e006      	b.n	80031bc <HAL_TIM_OC_ConfigChannel+0x50>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80031ae:	6820      	ldr	r0, [r4, #0]
 80031b0:	f7ff fe0e 	bl	8002dd0 <TIM_OC3_SetConfig>
      break;
 80031b4:	e002      	b.n	80031bc <HAL_TIM_OC_ConfigChannel+0x50>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80031b6:	6820      	ldr	r0, [r4, #0]
 80031b8:	f7ff fe36 	bl	8002e28 <TIM_OC4_SetConfig>
      break;
  }

  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80031bc:	2000      	movs	r0, #0

    default:
      break;
  }

  htim->State = HAL_TIM_STATE_READY;
 80031be:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80031c2:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c

  return HAL_OK;
}
 80031c6:	bd38      	pop	{r3, r4, r5, pc}

080031c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80031c8:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80031ca:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80031ce:	2b01      	cmp	r3, #1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80031d0:	4604      	mov	r4, r0
 80031d2:	460d      	mov	r5, r1
 80031d4:	f04f 0002 	mov.w	r0, #2
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80031d8:	d058      	beq.n	800328c <HAL_TIM_PWM_ConfigChannel+0xc4>
 80031da:	2301      	movs	r3, #1
 80031dc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80031e0:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d

  switch (Channel)
 80031e4:	2a0c      	cmp	r2, #12
 80031e6:	d84b      	bhi.n	8003280 <HAL_TIM_PWM_ConfigChannel+0xb8>
 80031e8:	e8df f002 	tbb	[pc, r2]
 80031ec:	4a4a4a07 	.word	0x4a4a4a07
 80031f0:	4a4a4a17 	.word	0x4a4a4a17
 80031f4:	4a4a4a29 	.word	0x4a4a4a29
 80031f8:	39          	.byte	0x39
 80031f9:	00          	.byte	0x00
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80031fa:	6820      	ldr	r0, [r4, #0]
 80031fc:	f7ff fdc0 	bl	8002d80 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003200:	6823      	ldr	r3, [r4, #0]
 8003202:	699a      	ldr	r2, [r3, #24]
 8003204:	f042 0208 	orr.w	r2, r2, #8
 8003208:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800320a:	699a      	ldr	r2, [r3, #24]
 800320c:	f022 0204 	bic.w	r2, r2, #4
 8003210:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003212:	6999      	ldr	r1, [r3, #24]
 8003214:	692a      	ldr	r2, [r5, #16]
 8003216:	430a      	orrs	r2, r1
 8003218:	e00f      	b.n	800323a <HAL_TIM_PWM_ConfigChannel+0x72>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800321a:	6820      	ldr	r0, [r4, #0]
 800321c:	f7ff ff7a 	bl	8003114 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003220:	6823      	ldr	r3, [r4, #0]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003222:	6909      	ldr	r1, [r1, #16]

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003224:	699a      	ldr	r2, [r3, #24]
 8003226:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800322a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800322c:	699a      	ldr	r2, [r3, #24]
 800322e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003232:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003234:	699a      	ldr	r2, [r3, #24]
 8003236:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800323a:	619a      	str	r2, [r3, #24]
      break;
 800323c:	e020      	b.n	8003280 <HAL_TIM_PWM_ConfigChannel+0xb8>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800323e:	6820      	ldr	r0, [r4, #0]
 8003240:	f7ff fdc6 	bl	8002dd0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003244:	6823      	ldr	r3, [r4, #0]
 8003246:	69da      	ldr	r2, [r3, #28]
 8003248:	f042 0208 	orr.w	r2, r2, #8
 800324c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800324e:	69da      	ldr	r2, [r3, #28]
 8003250:	f022 0204 	bic.w	r2, r2, #4
 8003254:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003256:	69d9      	ldr	r1, [r3, #28]
 8003258:	692a      	ldr	r2, [r5, #16]
 800325a:	430a      	orrs	r2, r1
 800325c:	e00f      	b.n	800327e <HAL_TIM_PWM_ConfigChannel+0xb6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800325e:	6820      	ldr	r0, [r4, #0]
 8003260:	f7ff fde2 	bl	8002e28 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003264:	6823      	ldr	r3, [r4, #0]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003266:	6909      	ldr	r1, [r1, #16]

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003268:	69da      	ldr	r2, [r3, #28]
 800326a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800326e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003270:	69da      	ldr	r2, [r3, #28]
 8003272:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003276:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003278:	69da      	ldr	r2, [r3, #28]
 800327a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800327e:	61da      	str	r2, [r3, #28]

    default:
      break;
  }

  htim->State = HAL_TIM_STATE_READY;
 8003280:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8003282:	2000      	movs	r0, #0

    default:
      break;
  }

  htim->State = HAL_TIM_STATE_READY;
 8003284:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003288:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c

  return HAL_OK;
}
 800328c:	bd38      	pop	{r3, r4, r5, pc}

0800328e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800328e:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003290:	6884      	ldr	r4, [r0, #8]
 8003292:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
 8003296:	4321      	orrs	r1, r4
 8003298:	430a      	orrs	r2, r1

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800329a:	ea42 2303 	orr.w	r3, r2, r3, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800329e:	6083      	str	r3, [r0, #8]
 80032a0:	bd10      	pop	{r4, pc}

080032a2 <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80032a2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80032a6:	2b01      	cmp	r3, #1
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80032a8:	b570      	push	{r4, r5, r6, lr}
 80032aa:	4604      	mov	r4, r0
 80032ac:	f04f 0002 	mov.w	r0, #2
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80032b0:	f000 808d 	beq.w	80033ce <HAL_TIM_ConfigClockSource+0x12c>

  htim->State = HAL_TIM_STATE_BUSY;
 80032b4:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80032b8:	6820      	ldr	r0, [r4, #0]
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80032ba:	2301      	movs	r3, #1
 80032bc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80032c0:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80032c6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80032ca:	6083      	str	r3, [r0, #8]

  switch (sClockSourceConfig->ClockSource)
 80032cc:	680b      	ldr	r3, [r1, #0]
 80032ce:	2b40      	cmp	r3, #64	; 0x40
 80032d0:	d059      	beq.n	8003386 <HAL_TIM_ConfigClockSource+0xe4>
 80032d2:	d80a      	bhi.n	80032ea <HAL_TIM_ConfigClockSource+0x48>
 80032d4:	2b10      	cmp	r3, #16
 80032d6:	d06d      	beq.n	80033b4 <HAL_TIM_ConfigClockSource+0x112>
 80032d8:	d802      	bhi.n	80032e0 <HAL_TIM_ConfigClockSource+0x3e>
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d06a      	beq.n	80033b4 <HAL_TIM_ConfigClockSource+0x112>
 80032de:	e070      	b.n	80033c2 <HAL_TIM_ConfigClockSource+0x120>
 80032e0:	2b20      	cmp	r3, #32
 80032e2:	d067      	beq.n	80033b4 <HAL_TIM_ConfigClockSource+0x112>
 80032e4:	2b30      	cmp	r3, #48	; 0x30
 80032e6:	d065      	beq.n	80033b4 <HAL_TIM_ConfigClockSource+0x112>
 80032e8:	e06b      	b.n	80033c2 <HAL_TIM_ConfigClockSource+0x120>
 80032ea:	2b60      	cmp	r3, #96	; 0x60
 80032ec:	d033      	beq.n	8003356 <HAL_TIM_ConfigClockSource+0xb4>
 80032ee:	d818      	bhi.n	8003322 <HAL_TIM_ConfigClockSource+0x80>
 80032f0:	2b50      	cmp	r3, #80	; 0x50
 80032f2:	d166      	bne.n	80033c2 <HAL_TIM_ConfigClockSource+0x120>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80032f4:	6a03      	ldr	r3, [r0, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80032f6:	684d      	ldr	r5, [r1, #4]
 80032f8:	68ce      	ldr	r6, [r1, #12]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032fa:	6a01      	ldr	r1, [r0, #32]
 80032fc:	f021 0101 	bic.w	r1, r1, #1
 8003300:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003302:	6982      	ldr	r2, [r0, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003304:	f023 030a 	bic.w	r3, r3, #10
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003308:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
 800330c:	432b      	orrs	r3, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800330e:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003312:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003314:	6203      	str	r3, [r0, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003316:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003318:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800331c:	f043 0357 	orr.w	r3, r3, #87	; 0x57
 8003320:	e04e      	b.n	80033c0 <HAL_TIM_ConfigClockSource+0x11e>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;

  switch (sClockSourceConfig->ClockSource)
 8003322:	2b70      	cmp	r3, #112	; 0x70
 8003324:	d00c      	beq.n	8003340 <HAL_TIM_ConfigClockSource+0x9e>
 8003326:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800332a:	d14a      	bne.n	80033c2 <HAL_TIM_ConfigClockSource+0x120>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800332c:	68cb      	ldr	r3, [r1, #12]
 800332e:	684a      	ldr	r2, [r1, #4]
 8003330:	6889      	ldr	r1, [r1, #8]
 8003332:	f7ff ffac 	bl	800328e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003336:	6822      	ldr	r2, [r4, #0]
 8003338:	6893      	ldr	r3, [r2, #8]
 800333a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800333e:	e008      	b.n	8003352 <HAL_TIM_ConfigClockSource+0xb0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003340:	68cb      	ldr	r3, [r1, #12]
 8003342:	684a      	ldr	r2, [r1, #4]
 8003344:	6889      	ldr	r1, [r1, #8]
 8003346:	f7ff ffa2 	bl	800328e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800334a:	6822      	ldr	r2, [r4, #0]
 800334c:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800334e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      TIM_ETR_SetConfig(htim->Instance,
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003352:	6093      	str	r3, [r2, #8]
      break;
 8003354:	e035      	b.n	80033c2 <HAL_TIM_ConfigClockSource+0x120>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003356:	684d      	ldr	r5, [r1, #4]
 8003358:	68ce      	ldr	r6, [r1, #12]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800335a:	6a01      	ldr	r1, [r0, #32]
 800335c:	f021 0110 	bic.w	r1, r1, #16
 8003360:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003362:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8003364:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003366:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800336a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800336e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003372:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |= (TIM_ICPolarity << 4U);

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003376:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003378:	6203      	str	r3, [r0, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800337a:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800337c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003380:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8003384:	e01c      	b.n	80033c0 <HAL_TIM_ConfigClockSource+0x11e>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003386:	6a03      	ldr	r3, [r0, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003388:	684d      	ldr	r5, [r1, #4]
 800338a:	68ce      	ldr	r6, [r1, #12]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800338c:	6a01      	ldr	r1, [r0, #32]
 800338e:	f021 0101 	bic.w	r1, r1, #1
 8003392:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003394:	6982      	ldr	r2, [r0, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003396:	f023 030a 	bic.w	r3, r3, #10
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800339a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
 800339e:	432b      	orrs	r3, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80033a0:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80033a4:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80033a6:	6203      	str	r3, [r0, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80033a8:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80033aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033ae:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 80033b2:	e005      	b.n	80033c0 <HAL_TIM_ConfigClockSource+0x11e>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80033b4:	6882      	ldr	r2, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033b6:	f043 0307 	orr.w	r3, r3, #7
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80033ba:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033be:	4313      	orrs	r3, r2
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80033c0:	6083      	str	r3, [r0, #8]
    }

    default:
      break;
  }
  htim->State = HAL_TIM_STATE_READY;
 80033c2:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 80033c4:	2000      	movs	r0, #0
    }

    default:
      break;
  }
  htim->State = HAL_TIM_STATE_READY;
 80033c6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80033ca:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c

  return HAL_OK;
}
 80033ce:	bd70      	pop	{r4, r5, r6, pc}

080033d0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80033d0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80033d4:	2b01      	cmp	r3, #1
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80033d6:	b530      	push	{r4, r5, lr}
 80033d8:	f04f 0302 	mov.w	r3, #2
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80033dc:	d02d      	beq.n	800343a <HAL_TIMEx_MasterConfigSynchronization+0x6a>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033de:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80033e2:	6803      	ldr	r3, [r0, #0]
 80033e4:	685c      	ldr	r4, [r3, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80033e6:	f024 0570 	bic.w	r5, r4, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80033ea:	680c      	ldr	r4, [r1, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80033ec:	2201      	movs	r2, #1
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80033ee:	432c      	orrs	r4, r5
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80033f0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80033f4:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80033f6:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033f8:	4c11      	ldr	r4, [pc, #68]	; (8003440 <HAL_TIMEx_MasterConfigSynchronization+0x70>)
 80033fa:	42a3      	cmp	r3, r4
 80033fc:	d012      	beq.n	8003424 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 80033fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003402:	d00f      	beq.n	8003424 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8003404:	f5a4 447c 	sub.w	r4, r4, #64512	; 0xfc00
 8003408:	42a3      	cmp	r3, r4
 800340a:	d00b      	beq.n	8003424 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 800340c:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003410:	42a3      	cmp	r3, r4
 8003412:	d007      	beq.n	8003424 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8003414:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003418:	42a3      	cmp	r3, r4
 800341a:	d003      	beq.n	8003424 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 800341c:	f504 349a 	add.w	r4, r4, #78848	; 0x13400
 8003420:	42a3      	cmp	r3, r4
 8003422:	d104      	bne.n	800342e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003424:	f022 0480 	bic.w	r4, r2, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003428:	684a      	ldr	r2, [r1, #4]
 800342a:	4322      	orrs	r2, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800342c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800342e:	2301      	movs	r3, #1
 8003430:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003434:	2300      	movs	r3, #0
 8003436:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800343a:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);

  return HAL_OK;
}
 800343c:	bd30      	pop	{r4, r5, pc}
 800343e:	bf00      	nop
 8003440:	40010000 	.word	0x40010000

08003444 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003444:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003448:	2b01      	cmp	r3, #1
 800344a:	d01f      	beq.n	800348c <HAL_TIMEx_ConfigBreakDeadTime+0x48>
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800344c:	68cb      	ldr	r3, [r1, #12]
 800344e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003452:	688b      	ldr	r3, [r1, #8]
 8003454:	4313      	orrs	r3, r2
 8003456:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800345a:	684b      	ldr	r3, [r1, #4]
 800345c:	4313      	orrs	r3, r2
 800345e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003462:	680b      	ldr	r3, [r1, #0]
 8003464:	4313      	orrs	r3, r2
 8003466:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800346a:	690b      	ldr	r3, [r1, #16]
 800346c:	4313      	orrs	r3, r2
 800346e:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003472:	694b      	ldr	r3, [r1, #20]
 8003474:	4313      	orrs	r3, r2
 8003476:	69ca      	ldr	r2, [r1, #28]
 8003478:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800347c:	4313      	orrs	r3, r2


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800347e:	6802      	ldr	r2, [r0, #0]
 8003480:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003482:	2300      	movs	r3, #0
 8003484:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8003488:	4618      	mov	r0, r3
 800348a:	4770      	bx	lr
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800348c:	2002      	movs	r0, #2
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);

  return HAL_OK;
}
 800348e:	4770      	bx	lr

08003490 <HAL_TIMEx_CommutCallback>:
 8003490:	4770      	bx	lr

08003492 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003492:	4770      	bx	lr

08003494 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003494:	4b05      	ldr	r3, [pc, #20]	; (80034ac <SystemInit+0x18>)
 8003496:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800349a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800349e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80034a2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80034a6:	609a      	str	r2, [r3, #8]
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop
 80034ac:	e000ed00 	.word	0xe000ed00

080034b0 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80034b0:	f100 0308 	add.w	r3, r0, #8
 80034b4:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80034b6:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80034ba:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80034bc:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80034be:	2300      	movs	r3, #0
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80034c0:	6082      	str	r2, [r0, #8]
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80034c2:	6003      	str	r3, [r0, #0]
 80034c4:	4770      	bx	lr

080034c6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80034c6:	2300      	movs	r3, #0
 80034c8:	6103      	str	r3, [r0, #16]
 80034ca:	4770      	bx	lr

080034cc <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80034cc:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80034ce:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80034d0:	689a      	ldr	r2, [r3, #8]
 80034d2:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80034d4:	689a      	ldr	r2, [r3, #8]
 80034d6:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80034d8:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80034da:	6803      	ldr	r3, [r0, #0]

	pxIndex->pxPrevious->pxNext = pxNewListItem;
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80034dc:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 80034de:	3301      	adds	r3, #1
 80034e0:	6003      	str	r3, [r0, #0]
 80034e2:	4770      	bx	lr

080034e4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80034e4:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80034e6:	1c53      	adds	r3, r2, #1
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80034e8:	b530      	push	{r4, r5, lr}
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80034ea:	d101      	bne.n	80034f0 <vListInsert+0xc>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80034ec:	6903      	ldr	r3, [r0, #16]
 80034ee:	e007      	b.n	8003500 <vListInsert+0x1c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80034f0:	f100 0308 	add.w	r3, r0, #8
 80034f4:	685c      	ldr	r4, [r3, #4]
 80034f6:	6825      	ldr	r5, [r4, #0]
 80034f8:	42aa      	cmp	r2, r5
 80034fa:	d301      	bcc.n	8003500 <vListInsert+0x1c>
 80034fc:	4623      	mov	r3, r4
 80034fe:	e7f9      	b.n	80034f4 <vListInsert+0x10>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003500:	685a      	ldr	r2, [r3, #4]
 8003502:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003504:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003506:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8003508:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800350a:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxPrevious = pxIterator;
	pxIterator->pxNext = pxNewListItem;

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800350c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 800350e:	3301      	adds	r3, #1
 8003510:	6003      	str	r3, [r0, #0]
 8003512:	bd30      	pop	{r4, r5, pc}

08003514 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003514:	6841      	ldr	r1, [r0, #4]
 8003516:	6882      	ldr	r2, [r0, #8]

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003518:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800351a:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800351c:	6882      	ldr	r2, [r0, #8]
 800351e:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003520:	6859      	ldr	r1, [r3, #4]
 8003522:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003524:	bf08      	it	eq
 8003526:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003528:	2200      	movs	r2, #0
 800352a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	3a01      	subs	r2, #1
 8003530:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003532:	6818      	ldr	r0, [r3, #0]
}
 8003534:	4770      	bx	lr

08003536 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003536:	b510      	push	{r4, lr}
 8003538:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800353a:	f001 fbc3 	bl	8004cc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800353e:	6ba4      	ldr	r4, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8003540:	f001 fbe2 	bl	8004d08 <vPortExitCritical>

	return xReturn;
}
 8003544:	fab4 f084 	clz	r0, r4
 8003548:	0940      	lsrs	r0, r0, #5
 800354a:	bd10      	pop	{r4, pc}

0800354c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800354c:	b570      	push	{r4, r5, r6, lr}
 800354e:	4615      	mov	r5, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003550:	6c02      	ldr	r2, [r0, #64]	; 0x40
BaseType_t xReturn = pdFALSE;
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003552:	6b86      	ldr	r6, [r0, #56]	; 0x38

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003554:	4604      	mov	r4, r0

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003556:	b932      	cbnz	r2, 8003566 <prvCopyDataToQueue+0x1a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003558:	6805      	ldr	r5, [r0, #0]
 800355a:	bb2d      	cbnz	r5, 80035a8 <prvCopyDataToQueue+0x5c>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800355c:	6840      	ldr	r0, [r0, #4]
 800355e:	f000 ff7b 	bl	8004458 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8003562:	6065      	str	r5, [r4, #4]
 8003564:	e027      	b.n	80035b6 <prvCopyDataToQueue+0x6a>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003566:	b965      	cbnz	r5, 8003582 <prvCopyDataToQueue+0x36>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8003568:	6880      	ldr	r0, [r0, #8]
 800356a:	f002 fb49 	bl	8005c00 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800356e:	68a2      	ldr	r2, [r4, #8]
 8003570:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003572:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003574:	6862      	ldr	r2, [r4, #4]
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8003576:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003578:	4293      	cmp	r3, r2
 800357a:	d317      	bcc.n	80035ac <prvCopyDataToQueue+0x60>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800357c:	6823      	ldr	r3, [r4, #0]
 800357e:	60a3      	str	r3, [r4, #8]
 8003580:	e014      	b.n	80035ac <prvCopyDataToQueue+0x60>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003582:	68c0      	ldr	r0, [r0, #12]
 8003584:	f002 fb3c 	bl	8005c00 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8003588:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800358a:	68e2      	ldr	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800358c:	6821      	ldr	r1, [r4, #0]
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800358e:	425b      	negs	r3, r3
 8003590:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003592:	428a      	cmp	r2, r1
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8003594:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8003596:	bf3e      	ittt	cc
 8003598:	6862      	ldrcc	r2, [r4, #4]
 800359a:	189b      	addcc	r3, r3, r2
 800359c:	60e3      	strcc	r3, [r4, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800359e:	2d02      	cmp	r5, #2
 80035a0:	d106      	bne.n	80035b0 <prvCopyDataToQueue+0x64>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80035a2:	b13e      	cbz	r6, 80035b4 <prvCopyDataToQueue+0x68>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80035a4:	3e01      	subs	r6, #1
 80035a6:	e003      	b.n	80035b0 <prvCopyDataToQueue+0x64>
#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
 80035a8:	4610      	mov	r0, r2
 80035aa:	e004      	b.n	80035b6 <prvCopyDataToQueue+0x6a>
 80035ac:	4628      	mov	r0, r5
 80035ae:	e002      	b.n	80035b6 <prvCopyDataToQueue+0x6a>
 80035b0:	2000      	movs	r0, #0
 80035b2:	e000      	b.n	80035b6 <prvCopyDataToQueue+0x6a>
 80035b4:	4630      	mov	r0, r6
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80035b6:	3601      	adds	r6, #1
 80035b8:	63a6      	str	r6, [r4, #56]	; 0x38

	return xReturn;
}
 80035ba:	bd70      	pop	{r4, r5, r6, pc}

080035bc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80035bc:	4603      	mov	r3, r0
 80035be:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80035c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	return xReturn;
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80035c2:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80035c4:	b162      	cbz	r2, 80035e0 <prvCopyDataFromQueue+0x24>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80035c6:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80035c8:	685c      	ldr	r4, [r3, #4]

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80035ca:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80035cc:	42a1      	cmp	r1, r4

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80035ce:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80035d0:	bf24      	itt	cs
 80035d2:	6819      	ldrcs	r1, [r3, #0]
 80035d4:	60d9      	strcs	r1, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80035d6:	68d9      	ldr	r1, [r3, #12]
	}
}
 80035d8:	f85d 4b04 	ldr.w	r4, [sp], #4
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80035dc:	f002 bb10 	b.w	8005c00 <memcpy>
	}
}
 80035e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80035e4:	4770      	bx	lr

080035e6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80035e6:	b570      	push	{r4, r5, r6, lr}
 80035e8:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80035ea:	f001 fb6b 	bl	8004cc4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80035ee:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80035f2:	f104 0624 	add.w	r6, r4, #36	; 0x24
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80035f6:	b26d      	sxtb	r5, r5

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80035f8:	2d00      	cmp	r5, #0
 80035fa:	dd0a      	ble.n	8003612 <prvUnlockQueue+0x2c>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80035fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80035fe:	b143      	cbz	r3, 8003612 <prvUnlockQueue+0x2c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003600:	4630      	mov	r0, r6
 8003602:	f000 fe89 	bl	8004318 <xTaskRemoveFromEventList>
 8003606:	b108      	cbz	r0, 800360c <prvUnlockQueue+0x26>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003608:	f000 ff10 	bl	800442c <vTaskMissedYield>
 800360c:	3d01      	subs	r5, #1
 800360e:	b26d      	sxtb	r5, r5
 8003610:	e7f2      	b.n	80035f8 <prvUnlockQueue+0x12>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003612:	23ff      	movs	r3, #255	; 0xff
 8003614:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003618:	f001 fb76 	bl	8004d08 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800361c:	f001 fb52 	bl	8004cc4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003620:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44

		while( cRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003624:	f104 0610 	add.w	r6, r4, #16
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003628:	b26d      	sxtb	r5, r5

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800362a:	2d00      	cmp	r5, #0
 800362c:	dd0a      	ble.n	8003644 <prvUnlockQueue+0x5e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800362e:	6923      	ldr	r3, [r4, #16]
 8003630:	b143      	cbz	r3, 8003644 <prvUnlockQueue+0x5e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003632:	4630      	mov	r0, r6
 8003634:	f000 fe70 	bl	8004318 <xTaskRemoveFromEventList>
 8003638:	b108      	cbz	r0, 800363e <prvUnlockQueue+0x58>
				{
					vTaskMissedYield();
 800363a:	f000 fef7 	bl	800442c <vTaskMissedYield>
 800363e:	3d01      	subs	r5, #1
 8003640:	b26d      	sxtb	r5, r5
 8003642:	e7f2      	b.n	800362a <prvUnlockQueue+0x44>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003644:	23ff      	movs	r3, #255	; 0xff
 8003646:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 800364a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
	}
	taskEXIT_CRITICAL();
 800364e:	f001 bb5b 	b.w	8004d08 <vPortExitCritical>
	...

08003654 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003654:	b538      	push	{r3, r4, r5, lr}
 8003656:	460d      	mov	r5, r1
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 8003658:	4604      	mov	r4, r0
 800365a:	b940      	cbnz	r0, 800366e <xQueueGenericReset+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800365c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003660:	f383 8811 	msr	BASEPRI, r3
 8003664:	f3bf 8f6f 	isb	sy
 8003668:	f3bf 8f4f 	dsb	sy
 800366c:	e7fe      	b.n	800366c <xQueueGenericReset+0x18>

	taskENTER_CRITICAL();
 800366e:	f001 fb29 	bl	8004cc4 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8003672:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8003674:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003676:	6822      	ldr	r2, [r4, #0]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003678:	60a2      	str	r2, [r4, #8]

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800367a:	4343      	muls	r3, r0
 800367c:	18d1      	adds	r1, r2, r3
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800367e:	1a1b      	subs	r3, r3, r0
 8003680:	4413      	add	r3, r2

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8003682:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8003684:	60e3      	str	r3, [r4, #12]
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003686:	2100      	movs	r1, #0
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
		pxQueue->cRxLock = queueUNLOCKED;
 8003688:	23ff      	movs	r3, #255	; 0xff
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800368a:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
		pxQueue->cRxLock = queueUNLOCKED;
 800368c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003690:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003694:	b97d      	cbnz	r5, 80036b6 <xQueueGenericReset+0x62>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003696:	6923      	ldr	r3, [r4, #16]
 8003698:	b1ab      	cbz	r3, 80036c6 <xQueueGenericReset+0x72>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800369a:	f104 0010 	add.w	r0, r4, #16
 800369e:	f000 fe3b 	bl	8004318 <xTaskRemoveFromEventList>
 80036a2:	b180      	cbz	r0, 80036c6 <xQueueGenericReset+0x72>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80036a4:	4b0a      	ldr	r3, [pc, #40]	; (80036d0 <xQueueGenericReset+0x7c>)
 80036a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80036aa:	601a      	str	r2, [r3, #0]
 80036ac:	f3bf 8f4f 	dsb	sy
 80036b0:	f3bf 8f6f 	isb	sy
 80036b4:	e007      	b.n	80036c6 <xQueueGenericReset+0x72>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80036b6:	f104 0010 	add.w	r0, r4, #16
 80036ba:	f7ff fef9 	bl	80034b0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80036be:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80036c2:	f7ff fef5 	bl	80034b0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80036c6:	f001 fb1f 	bl	8004d08 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
 80036ca:	2001      	movs	r0, #1
 80036cc:	bd38      	pop	{r3, r4, r5, pc}
 80036ce:	bf00      	nop
 80036d0:	e000ed04 	.word	0xe000ed04

080036d4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80036d4:	b513      	push	{r0, r1, r4, lr}
 80036d6:	461c      	mov	r4, r3
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80036d8:	b940      	cbnz	r0, 80036ec <xQueueGenericCreateStatic+0x18>
 80036da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036de:	f383 8811 	msr	BASEPRI, r3
 80036e2:	f3bf 8f6f 	isb	sy
 80036e6:	f3bf 8f4f 	dsb	sy
 80036ea:	e7fe      	b.n	80036ea <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80036ec:	b943      	cbnz	r3, 8003700 <xQueueGenericCreateStatic+0x2c>
 80036ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036f2:	f383 8811 	msr	BASEPRI, r3
 80036f6:	f3bf 8f6f 	isb	sy
 80036fa:	f3bf 8f4f 	dsb	sy
 80036fe:	e7fe      	b.n	80036fe <xQueueGenericCreateStatic+0x2a>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003700:	b14a      	cbz	r2, 8003716 <xQueueGenericCreateStatic+0x42>
 8003702:	b991      	cbnz	r1, 800372a <xQueueGenericCreateStatic+0x56>
 8003704:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003708:	f383 8811 	msr	BASEPRI, r3
 800370c:	f3bf 8f6f 	isb	sy
 8003710:	f3bf 8f4f 	dsb	sy
 8003714:	e7fe      	b.n	8003714 <xQueueGenericCreateStatic+0x40>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003716:	b141      	cbz	r1, 800372a <xQueueGenericCreateStatic+0x56>
 8003718:	f04f 0350 	mov.w	r3, #80	; 0x50
 800371c:	f383 8811 	msr	BASEPRI, r3
 8003720:	f3bf 8f6f 	isb	sy
 8003724:	f3bf 8f4f 	dsb	sy
 8003728:	e7fe      	b.n	8003728 <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800372a:	2350      	movs	r3, #80	; 0x50
 800372c:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 800372e:	9b01      	ldr	r3, [sp, #4]
 8003730:	2b50      	cmp	r3, #80	; 0x50
 8003732:	d008      	beq.n	8003746 <xQueueGenericCreateStatic+0x72>
 8003734:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003738:	f383 8811 	msr	BASEPRI, r3
 800373c:	f3bf 8f6f 	isb	sy
 8003740:	f3bf 8f4f 	dsb	sy
 8003744:	e7fe      	b.n	8003744 <xQueueGenericCreateStatic+0x70>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003746:	2301      	movs	r3, #1
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003748:	2900      	cmp	r1, #0
 800374a:	bf08      	it	eq
 800374c:	4622      	moveq	r2, r4
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800374e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003752:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003754:	6421      	str	r1, [r4, #64]	; 0x40
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003756:	6022      	str	r2, [r4, #0]

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
	pxNewQueue->uxItemSize = uxItemSize;
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003758:	4619      	mov	r1, r3
 800375a:	4620      	mov	r0, r4
 800375c:	f7ff ff7a 	bl	8003654 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003760:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8003764:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
	}
 8003768:	4620      	mov	r0, r4
 800376a:	b002      	add	sp, #8
 800376c:	bd10      	pop	{r4, pc}
	...

08003770 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003770:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003774:	4689      	mov	r9, r1
 8003776:	9201      	str	r2, [sp, #4]
 8003778:	461f      	mov	r7, r3
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 800377a:	4604      	mov	r4, r0
 800377c:	b940      	cbnz	r0, 8003790 <xQueueGenericSend+0x20>
 800377e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003782:	f383 8811 	msr	BASEPRI, r3
 8003786:	f3bf 8f6f 	isb	sy
 800378a:	f3bf 8f4f 	dsb	sy
 800378e:	e7fe      	b.n	800378e <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003790:	b951      	cbnz	r1, 80037a8 <xQueueGenericSend+0x38>
 8003792:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003794:	b143      	cbz	r3, 80037a8 <xQueueGenericSend+0x38>
 8003796:	f04f 0350 	mov.w	r3, #80	; 0x50
 800379a:	f383 8811 	msr	BASEPRI, r3
 800379e:	f3bf 8f6f 	isb	sy
 80037a2:	f3bf 8f4f 	dsb	sy
 80037a6:	e7fe      	b.n	80037a6 <xQueueGenericSend+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80037a8:	2f02      	cmp	r7, #2
 80037aa:	d10b      	bne.n	80037c4 <xQueueGenericSend+0x54>
 80037ac:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d008      	beq.n	80037c4 <xQueueGenericSend+0x54>
 80037b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037b6:	f383 8811 	msr	BASEPRI, r3
 80037ba:	f3bf 8f6f 	isb	sy
 80037be:	f3bf 8f4f 	dsb	sy
 80037c2:	e7fe      	b.n	80037c2 <xQueueGenericSend+0x52>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80037c4:	f000 fe38 	bl	8004438 <xTaskGetSchedulerState>
 80037c8:	b910      	cbnz	r0, 80037d0 <xQueueGenericSend+0x60>
 80037ca:	9e01      	ldr	r6, [sp, #4]
 80037cc:	b10e      	cbz	r6, 80037d2 <xQueueGenericSend+0x62>
 80037ce:	e072      	b.n	80038b6 <xQueueGenericSend+0x146>
 80037d0:	2600      	movs	r6, #0
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
				{
					portYIELD_WITHIN_API();
 80037d2:	f8df a0fc 	ldr.w	sl, [pc, #252]	; 80038d0 <xQueueGenericSend+0x160>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
 80037d6:	f04f 0800 	mov.w	r8, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80037da:	f001 fa73 	bl	8004cc4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80037de:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80037e0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80037e2:	429a      	cmp	r2, r3
 80037e4:	d301      	bcc.n	80037ea <xQueueGenericSend+0x7a>
 80037e6:	2f02      	cmp	r7, #2
 80037e8:	d117      	bne.n	800381a <xQueueGenericSend+0xaa>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80037ea:	463a      	mov	r2, r7
 80037ec:	4649      	mov	r1, r9
 80037ee:	4620      	mov	r0, r4
 80037f0:	f7ff feac 	bl	800354c <prvCopyDataToQueue>
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80037f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80037f6:	b11b      	cbz	r3, 8003800 <xQueueGenericSend+0x90>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80037f8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80037fc:	f000 fd8c 	bl	8004318 <xTaskRemoveFromEventList>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003800:	b138      	cbz	r0, 8003812 <xQueueGenericSend+0xa2>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003802:	4b33      	ldr	r3, [pc, #204]	; (80038d0 <xQueueGenericSend+0x160>)
 8003804:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003808:	601a      	str	r2, [r3, #0]
 800380a:	f3bf 8f4f 	dsb	sy
 800380e:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003812:	f001 fa79 	bl	8004d08 <vPortExitCritical>
				return pdPASS;
 8003816:	2001      	movs	r0, #1
 8003818:	e056      	b.n	80038c8 <xQueueGenericSend+0x158>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800381a:	9d01      	ldr	r5, [sp, #4]
 800381c:	b91d      	cbnz	r5, 8003826 <xQueueGenericSend+0xb6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800381e:	f001 fa73 	bl	8004d08 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003822:	4628      	mov	r0, r5
 8003824:	e050      	b.n	80038c8 <xQueueGenericSend+0x158>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003826:	b916      	cbnz	r6, 800382e <xQueueGenericSend+0xbe>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003828:	a802      	add	r0, sp, #8
 800382a:	f000 fdb5 	bl	8004398 <vTaskInternalSetTimeOutState>
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800382e:	f001 fa6b 	bl	8004d08 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003832:	f000 fbe7 	bl	8004004 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003836:	f001 fa45 	bl	8004cc4 <vPortEnterCritical>
 800383a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800383e:	2bff      	cmp	r3, #255	; 0xff
 8003840:	bf08      	it	eq
 8003842:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 8003846:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800384a:	2bff      	cmp	r3, #255	; 0xff
 800384c:	bf08      	it	eq
 800384e:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 8003852:	f001 fa59 	bl	8004d08 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003856:	a901      	add	r1, sp, #4
 8003858:	a802      	add	r0, sp, #8
 800385a:	f000 fda9 	bl	80043b0 <xTaskCheckForTimeOut>
 800385e:	bb18      	cbnz	r0, 80038a8 <xQueueGenericSend+0x138>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003860:	f001 fa30 	bl	8004cc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003864:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8003866:	6be5      	ldr	r5, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8003868:	f001 fa4e 	bl	8004d08 <vPortExitCritical>
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800386c:	42ae      	cmp	r6, r5
 800386e:	d115      	bne.n	800389c <xQueueGenericSend+0x12c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003870:	9901      	ldr	r1, [sp, #4]
 8003872:	f104 0010 	add.w	r0, r4, #16
 8003876:	f000 fd17 	bl	80042a8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800387a:	4620      	mov	r0, r4
 800387c:	f7ff feb3 	bl	80035e6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003880:	f000 fc62 	bl	8004148 <xTaskResumeAll>
 8003884:	b108      	cbz	r0, 800388a <xQueueGenericSend+0x11a>
 8003886:	2601      	movs	r6, #1
 8003888:	e7a7      	b.n	80037da <xQueueGenericSend+0x6a>
				{
					portYIELD_WITHIN_API();
 800388a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800388e:	f8ca 3000 	str.w	r3, [sl]
 8003892:	f3bf 8f4f 	dsb	sy
 8003896:	f3bf 8f6f 	isb	sy
 800389a:	e7f4      	b.n	8003886 <xQueueGenericSend+0x116>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800389c:	4620      	mov	r0, r4
 800389e:	f7ff fea2 	bl	80035e6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80038a2:	f000 fc51 	bl	8004148 <xTaskResumeAll>
 80038a6:	e7ee      	b.n	8003886 <xQueueGenericSend+0x116>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80038a8:	4620      	mov	r0, r4
 80038aa:	f7ff fe9c 	bl	80035e6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80038ae:	f000 fc4b 	bl	8004148 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80038b2:	2000      	movs	r0, #0
 80038b4:	e008      	b.n	80038c8 <xQueueGenericSend+0x158>
 80038b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038ba:	f383 8811 	msr	BASEPRI, r3
 80038be:	f3bf 8f6f 	isb	sy
 80038c2:	f3bf 8f4f 	dsb	sy
 80038c6:	e7fe      	b.n	80038c6 <xQueueGenericSend+0x156>
		}
	}
}
 80038c8:	b004      	add	sp, #16
 80038ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038ce:	bf00      	nop
 80038d0:	e000ed04 	.word	0xe000ed04

080038d4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80038d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80038d8:	4688      	mov	r8, r1
 80038da:	4691      	mov	r9, r2
 80038dc:	461f      	mov	r7, r3
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 80038de:	4604      	mov	r4, r0
 80038e0:	b940      	cbnz	r0, 80038f4 <xQueueGenericSendFromISR+0x20>
 80038e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038e6:	f383 8811 	msr	BASEPRI, r3
 80038ea:	f3bf 8f6f 	isb	sy
 80038ee:	f3bf 8f4f 	dsb	sy
 80038f2:	e7fe      	b.n	80038f2 <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80038f4:	b951      	cbnz	r1, 800390c <xQueueGenericSendFromISR+0x38>
 80038f6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80038f8:	b143      	cbz	r3, 800390c <xQueueGenericSendFromISR+0x38>
 80038fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038fe:	f383 8811 	msr	BASEPRI, r3
 8003902:	f3bf 8f6f 	isb	sy
 8003906:	f3bf 8f4f 	dsb	sy
 800390a:	e7fe      	b.n	800390a <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800390c:	2f02      	cmp	r7, #2
 800390e:	d10b      	bne.n	8003928 <xQueueGenericSendFromISR+0x54>
 8003910:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003912:	2b01      	cmp	r3, #1
 8003914:	d008      	beq.n	8003928 <xQueueGenericSendFromISR+0x54>
 8003916:	f04f 0350 	mov.w	r3, #80	; 0x50
 800391a:	f383 8811 	msr	BASEPRI, r3
 800391e:	f3bf 8f6f 	isb	sy
 8003922:	f3bf 8f4f 	dsb	sy
 8003926:	e7fe      	b.n	8003926 <xQueueGenericSendFromISR+0x52>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003928:	f001 faea 	bl	8004f00 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800392c:	f3ef 8611 	mrs	r6, BASEPRI
 8003930:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003934:	f383 8811 	msr	BASEPRI, r3
 8003938:	f3bf 8f6f 	isb	sy
 800393c:	f3bf 8f4f 	dsb	sy
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003940:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003942:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003944:	429a      	cmp	r2, r3
 8003946:	d301      	bcc.n	800394c <xQueueGenericSendFromISR+0x78>
 8003948:	2f02      	cmp	r7, #2
 800394a:	d11d      	bne.n	8003988 <xQueueGenericSendFromISR+0xb4>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800394c:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003950:	463a      	mov	r2, r7
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003952:	b26d      	sxtb	r5, r5
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003954:	4641      	mov	r1, r8
 8003956:	4620      	mov	r0, r4
 8003958:	f7ff fdf8 	bl	800354c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800395c:	1c6b      	adds	r3, r5, #1
 800395e:	d10d      	bne.n	800397c <xQueueGenericSendFromISR+0xa8>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003960:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003962:	b17b      	cbz	r3, 8003984 <xQueueGenericSendFromISR+0xb0>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003964:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003968:	f000 fcd6 	bl	8004318 <xTaskRemoveFromEventList>
 800396c:	b150      	cbz	r0, 8003984 <xQueueGenericSendFromISR+0xb0>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800396e:	f1b9 0f00 	cmp.w	r9, #0
 8003972:	d007      	beq.n	8003984 <xQueueGenericSendFromISR+0xb0>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003974:	2001      	movs	r0, #1
 8003976:	f8c9 0000 	str.w	r0, [r9]
 800397a:	e006      	b.n	800398a <xQueueGenericSendFromISR+0xb6>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800397c:	3501      	adds	r5, #1
 800397e:	b26d      	sxtb	r5, r5
 8003980:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003984:	2001      	movs	r0, #1
 8003986:	e000      	b.n	800398a <xQueueGenericSendFromISR+0xb6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003988:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800398a:	f386 8811 	msr	BASEPRI, r6
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
}
 800398e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

08003994 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003994:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003998:	b085      	sub	sp, #20
 800399a:	4688      	mov	r8, r1
 800399c:	9201      	str	r2, [sp, #4]
BaseType_t xEntryTimeSet = pdFALSE;
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800399e:	4604      	mov	r4, r0
 80039a0:	b940      	cbnz	r0, 80039b4 <xQueueReceive+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80039a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039a6:	f383 8811 	msr	BASEPRI, r3
 80039aa:	f3bf 8f6f 	isb	sy
 80039ae:	f3bf 8f4f 	dsb	sy
 80039b2:	e7fe      	b.n	80039b2 <xQueueReceive+0x1e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80039b4:	b951      	cbnz	r1, 80039cc <xQueueReceive+0x38>
 80039b6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80039b8:	b143      	cbz	r3, 80039cc <xQueueReceive+0x38>
 80039ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039be:	f383 8811 	msr	BASEPRI, r3
 80039c2:	f3bf 8f6f 	isb	sy
 80039c6:	f3bf 8f4f 	dsb	sy
 80039ca:	e7fe      	b.n	80039ca <xQueueReceive+0x36>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80039cc:	f000 fd34 	bl	8004438 <xTaskGetSchedulerState>
 80039d0:	b910      	cbnz	r0, 80039d8 <xQueueReceive+0x44>
 80039d2:	9e01      	ldr	r6, [sp, #4]
 80039d4:	b10e      	cbz	r6, 80039da <xQueueReceive+0x46>
 80039d6:	e06f      	b.n	8003ab8 <xQueueReceive+0x124>
 80039d8:	2600      	movs	r6, #0
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
				prvUnlockQueue( pxQueue );
				if( xTaskResumeAll() == pdFALSE )
				{
					portYIELD_WITHIN_API();
 80039da:	f8df 90f4 	ldr.w	r9, [pc, #244]	; 8003ad0 <xQueueReceive+0x13c>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
 80039de:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80039e0:	f001 f970 	bl	8004cc4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80039e4:	6ba5      	ldr	r5, [r4, #56]	; 0x38

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80039e6:	b1c5      	cbz	r5, 8003a1a <xQueueReceive+0x86>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80039e8:	4641      	mov	r1, r8
 80039ea:	4620      	mov	r0, r4
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80039ec:	3d01      	subs	r5, #1
			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80039ee:	f7ff fde5 	bl	80035bc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80039f2:	63a5      	str	r5, [r4, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80039f4:	6923      	ldr	r3, [r4, #16]
 80039f6:	b163      	cbz	r3, 8003a12 <xQueueReceive+0x7e>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80039f8:	f104 0010 	add.w	r0, r4, #16
 80039fc:	f000 fc8c 	bl	8004318 <xTaskRemoveFromEventList>
 8003a00:	b138      	cbz	r0, 8003a12 <xQueueReceive+0x7e>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003a02:	4b33      	ldr	r3, [pc, #204]	; (8003ad0 <xQueueReceive+0x13c>)
 8003a04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a08:	601a      	str	r2, [r3, #0]
 8003a0a:	f3bf 8f4f 	dsb	sy
 8003a0e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003a12:	f001 f979 	bl	8004d08 <vPortExitCritical>
				return pdPASS;
 8003a16:	2001      	movs	r0, #1
 8003a18:	e057      	b.n	8003aca <xQueueReceive+0x136>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003a1a:	9d01      	ldr	r5, [sp, #4]
 8003a1c:	b91d      	cbnz	r5, 8003a26 <xQueueReceive+0x92>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003a1e:	f001 f973 	bl	8004d08 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003a22:	4628      	mov	r0, r5
 8003a24:	e051      	b.n	8003aca <xQueueReceive+0x136>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003a26:	b916      	cbnz	r6, 8003a2e <xQueueReceive+0x9a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003a28:	a802      	add	r0, sp, #8
 8003a2a:	f000 fcb5 	bl	8004398 <vTaskInternalSetTimeOutState>
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003a2e:	f001 f96b 	bl	8004d08 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003a32:	f000 fae7 	bl	8004004 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003a36:	f001 f945 	bl	8004cc4 <vPortEnterCritical>
 8003a3a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8003a3e:	2bff      	cmp	r3, #255	; 0xff
 8003a40:	bf08      	it	eq
 8003a42:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 8003a46:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8003a4a:	2bff      	cmp	r3, #255	; 0xff
 8003a4c:	bf08      	it	eq
 8003a4e:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 8003a52:	f001 f959 	bl	8004d08 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003a56:	a901      	add	r1, sp, #4
 8003a58:	a802      	add	r0, sp, #8
 8003a5a:	f000 fca9 	bl	80043b0 <xTaskCheckForTimeOut>
 8003a5e:	b9f8      	cbnz	r0, 8003aa0 <xQueueReceive+0x10c>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003a60:	4620      	mov	r0, r4
 8003a62:	f7ff fd68 	bl	8003536 <prvIsQueueEmpty>
 8003a66:	b1a8      	cbz	r0, 8003a94 <xQueueReceive+0x100>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003a68:	9901      	ldr	r1, [sp, #4]
 8003a6a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003a6e:	f000 fc1b 	bl	80042a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003a72:	4620      	mov	r0, r4
 8003a74:	f7ff fdb7 	bl	80035e6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003a78:	f000 fb66 	bl	8004148 <xTaskResumeAll>
 8003a7c:	b108      	cbz	r0, 8003a82 <xQueueReceive+0xee>
 8003a7e:	2601      	movs	r6, #1
 8003a80:	e7ae      	b.n	80039e0 <xQueueReceive+0x4c>
				{
					portYIELD_WITHIN_API();
 8003a82:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003a86:	f8c9 3000 	str.w	r3, [r9]
 8003a8a:	f3bf 8f4f 	dsb	sy
 8003a8e:	f3bf 8f6f 	isb	sy
 8003a92:	e7f4      	b.n	8003a7e <xQueueReceive+0xea>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003a94:	4620      	mov	r0, r4
 8003a96:	f7ff fda6 	bl	80035e6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003a9a:	f000 fb55 	bl	8004148 <xTaskResumeAll>
 8003a9e:	e7ee      	b.n	8003a7e <xQueueReceive+0xea>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003aa0:	4620      	mov	r0, r4
 8003aa2:	f7ff fda0 	bl	80035e6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003aa6:	f000 fb4f 	bl	8004148 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003aaa:	4620      	mov	r0, r4
 8003aac:	f7ff fd43 	bl	8003536 <prvIsQueueEmpty>
 8003ab0:	2800      	cmp	r0, #0
 8003ab2:	d0e4      	beq.n	8003a7e <xQueueReceive+0xea>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003ab4:	2000      	movs	r0, #0
 8003ab6:	e008      	b.n	8003aca <xQueueReceive+0x136>
 8003ab8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003abc:	f383 8811 	msr	BASEPRI, r3
 8003ac0:	f3bf 8f6f 	isb	sy
 8003ac4:	f3bf 8f4f 	dsb	sy
 8003ac8:	e7fe      	b.n	8003ac8 <xQueueReceive+0x134>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8003aca:	b005      	add	sp, #20
 8003acc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003ad0:	e000ed04 	.word	0xe000ed04

08003ad4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003ad4:	b530      	push	{r4, r5, lr}

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003ad6:	4a08      	ldr	r2, [pc, #32]	; (8003af8 <vQueueAddToRegistry+0x24>)
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003ad8:	2300      	movs	r3, #0
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003ada:	f852 5033 	ldr.w	r5, [r2, r3, lsl #3]
 8003ade:	eb02 04c3 	add.w	r4, r2, r3, lsl #3
 8003ae2:	b925      	cbnz	r5, 8003aee <vQueueAddToRegistry+0x1a>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003ae4:	4a04      	ldr	r2, [pc, #16]	; (8003af8 <vQueueAddToRegistry+0x24>)
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003ae6:	6060      	str	r0, [r4, #4]
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003ae8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003aec:	bd30      	pop	{r4, r5, pc}
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003aee:	3301      	adds	r3, #1
 8003af0:	2b08      	cmp	r3, #8
 8003af2:	d1f2      	bne.n	8003ada <vQueueAddToRegistry+0x6>
 8003af4:	bd30      	pop	{r4, r5, pc}
 8003af6:	bf00      	nop
 8003af8:	20009a7c 	.word	0x20009a7c

08003afc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003afc:	b570      	push	{r4, r5, r6, lr}
 8003afe:	4604      	mov	r4, r0
 8003b00:	460d      	mov	r5, r1
 8003b02:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003b04:	f001 f8de 	bl	8004cc4 <vPortEnterCritical>
 8003b08:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8003b0c:	2bff      	cmp	r3, #255	; 0xff
 8003b0e:	bf04      	itt	eq
 8003b10:	2300      	moveq	r3, #0
 8003b12:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 8003b16:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8003b1a:	2bff      	cmp	r3, #255	; 0xff
 8003b1c:	bf04      	itt	eq
 8003b1e:	2300      	moveq	r3, #0
 8003b20:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 8003b24:	f001 f8f0 	bl	8004d08 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003b28:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003b2a:	b92b      	cbnz	r3, 8003b38 <vQueueWaitForMessageRestricted+0x3c>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003b2c:	4632      	mov	r2, r6
 8003b2e:	4629      	mov	r1, r5
 8003b30:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003b34:	f000 fbd2 	bl	80042dc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003b38:	4620      	mov	r0, r4
	}
 8003b3a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003b3e:	f7ff bd52 	b.w	80035e6 <prvUnlockQueue>
	...

08003b44 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003b44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b48:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003b4a:	f001 f8bb 	bl	8004cc4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003b4e:	4b2d      	ldr	r3, [pc, #180]	; (8003c04 <prvAddNewTaskToReadyList+0xc0>)
		if( pxCurrentTCB == NULL )
 8003b50:	4d2d      	ldr	r5, [pc, #180]	; (8003c08 <prvAddNewTaskToReadyList+0xc4>)
{
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
	{
		uxCurrentNumberOfTasks++;
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	4f2d      	ldr	r7, [pc, #180]	; (8003c0c <prvAddNewTaskToReadyList+0xc8>)
 8003b56:	3201      	adds	r2, #1
 8003b58:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8003b5a:	682e      	ldr	r6, [r5, #0]
 8003b5c:	bb16      	cbnz	r6, 8003ba4 <prvAddNewTaskToReadyList+0x60>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003b5e:	602c      	str	r4, [r5, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d127      	bne.n	8003bb6 <prvAddNewTaskToReadyList+0x72>
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003b66:	19b8      	adds	r0, r7, r6
 8003b68:	3614      	adds	r6, #20
 8003b6a:	f7ff fca1 	bl	80034b0 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003b6e:	f5b6 6f8c 	cmp.w	r6, #1120	; 0x460
 8003b72:	d1f8      	bne.n	8003b66 <prvAddNewTaskToReadyList+0x22>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 8003b74:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 8003c38 <prvAddNewTaskToReadyList+0xf4>
	vListInitialise( &xDelayedTaskList2 );
 8003b78:	4e25      	ldr	r6, [pc, #148]	; (8003c10 <prvAddNewTaskToReadyList+0xcc>)
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 8003b7a:	4640      	mov	r0, r8
 8003b7c:	f7ff fc98 	bl	80034b0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003b80:	4630      	mov	r0, r6
 8003b82:	f7ff fc95 	bl	80034b0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003b86:	4823      	ldr	r0, [pc, #140]	; (8003c14 <prvAddNewTaskToReadyList+0xd0>)
 8003b88:	f7ff fc92 	bl	80034b0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003b8c:	4822      	ldr	r0, [pc, #136]	; (8003c18 <prvAddNewTaskToReadyList+0xd4>)
 8003b8e:	f7ff fc8f 	bl	80034b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003b92:	4822      	ldr	r0, [pc, #136]	; (8003c1c <prvAddNewTaskToReadyList+0xd8>)
 8003b94:	f7ff fc8c 	bl	80034b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003b98:	4b21      	ldr	r3, [pc, #132]	; (8003c20 <prvAddNewTaskToReadyList+0xdc>)
 8003b9a:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003b9e:	4b21      	ldr	r3, [pc, #132]	; (8003c24 <prvAddNewTaskToReadyList+0xe0>)
 8003ba0:	601e      	str	r6, [r3, #0]
 8003ba2:	e008      	b.n	8003bb6 <prvAddNewTaskToReadyList+0x72>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003ba4:	4b20      	ldr	r3, [pc, #128]	; (8003c28 <prvAddNewTaskToReadyList+0xe4>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	b92b      	cbnz	r3, 8003bb6 <prvAddNewTaskToReadyList+0x72>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003baa:	682b      	ldr	r3, [r5, #0]
 8003bac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bae:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003bb0:	429a      	cmp	r2, r3
				{
					pxCurrentTCB = pxNewTCB;
 8003bb2:	bf98      	it	ls
 8003bb4:	602c      	strls	r4, [r5, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003bb6:	4a1d      	ldr	r2, [pc, #116]	; (8003c2c <prvAddNewTaskToReadyList+0xe8>)
 8003bb8:	6813      	ldr	r3, [r2, #0]
 8003bba:	3301      	adds	r3, #1
 8003bbc:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003bbe:	4a1c      	ldr	r2, [pc, #112]	; (8003c30 <prvAddNewTaskToReadyList+0xec>)
		uxTaskNumber++;

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003bc0:	6463      	str	r3, [r4, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003bc2:	6811      	ldr	r1, [r2, #0]
 8003bc4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003bc6:	2014      	movs	r0, #20
 8003bc8:	428b      	cmp	r3, r1
 8003bca:	fb00 7003 	mla	r0, r0, r3, r7
 8003bce:	f104 0104 	add.w	r1, r4, #4
 8003bd2:	bf88      	it	hi
 8003bd4:	6013      	strhi	r3, [r2, #0]
 8003bd6:	f7ff fc79 	bl	80034cc <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003bda:	f001 f895 	bl	8004d08 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003bde:	4b12      	ldr	r3, [pc, #72]	; (8003c28 <prvAddNewTaskToReadyList+0xe4>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	b163      	cbz	r3, 8003bfe <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003be4:	682b      	ldr	r3, [r5, #0]
 8003be6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003be8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003bea:	429a      	cmp	r2, r3
 8003bec:	d207      	bcs.n	8003bfe <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003bee:	4b11      	ldr	r3, [pc, #68]	; (8003c34 <prvAddNewTaskToReadyList+0xf0>)
 8003bf0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bf4:	601a      	str	r2, [r3, #0]
 8003bf6:	f3bf 8f4f 	dsb	sy
 8003bfa:	f3bf 8f6f 	isb	sy
 8003bfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c02:	bf00      	nop
 8003c04:	2000068c 	.word	0x2000068c
 8003c08:	20000640 	.word	0x20000640
 8003c0c:	200001d8 	.word	0x200001d8
 8003c10:	20000678 	.word	0x20000678
 8003c14:	20000644 	.word	0x20000644
 8003c18:	200001ac 	.word	0x200001ac
 8003c1c:	200001c0 	.word	0x200001c0
 8003c20:	200001a4 	.word	0x200001a4
 8003c24:	2000065c 	.word	0x2000065c
 8003c28:	200001a8 	.word	0x200001a8
 8003c2c:	20000660 	.word	0x20000660
 8003c30:	20000690 	.word	0x20000690
 8003c34:	e000ed04 	.word	0xe000ed04
 8003c38:	20000664 	.word	0x20000664

08003c3c <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c3c:	4a06      	ldr	r2, [pc, #24]	; (8003c58 <prvResetNextTaskUnblockTime+0x1c>)
 8003c3e:	6813      	ldr	r3, [r2, #0]
 8003c40:	6819      	ldr	r1, [r3, #0]
 8003c42:	4b06      	ldr	r3, [pc, #24]	; (8003c5c <prvResetNextTaskUnblockTime+0x20>)
 8003c44:	b911      	cbnz	r1, 8003c4c <prvResetNextTaskUnblockTime+0x10>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003c46:	f04f 32ff 	mov.w	r2, #4294967295
 8003c4a:	e003      	b.n	8003c54 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003c4c:	6812      	ldr	r2, [r2, #0]
 8003c4e:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003c50:	68d2      	ldr	r2, [r2, #12]
 8003c52:	6852      	ldr	r2, [r2, #4]
 8003c54:	601a      	str	r2, [r3, #0]
 8003c56:	4770      	bx	lr
 8003c58:	200001a4 	.word	0x200001a4
 8003c5c:	2000019c 	.word	0x2000019c

08003c60 <prvInitialiseNewTask.isra.2>:
	}

#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8003c60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c64:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8003c66:	9e09      	ldr	r6, [sp, #36]	; 0x24

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003c68:	0095      	lsls	r5, r2, #2
	}

#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8003c6a:	468a      	mov	sl, r1

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003c6c:	462a      	mov	r2, r5
	}

#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8003c6e:	4607      	mov	r7, r0

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003c70:	21a5      	movs	r1, #165	; 0xa5
 8003c72:	6b20      	ldr	r0, [r4, #48]	; 0x30
	}

#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8003c74:	4698      	mov	r8, r3
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003c76:	f1a5 0904 	sub.w	r9, r5, #4

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003c7a:	f001 ffcc 	bl	8005c16 <memset>
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003c7e:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8003c80:	44a9      	add	r9, r5
 8003c82:	f10a 33ff 	add.w	r3, sl, #4294967295
 8003c86:	f029 0907 	bic.w	r9, r9, #7
 8003c8a:	f104 0233 	add.w	r2, r4, #51	; 0x33
 8003c8e:	f10a 0a0f 	add.w	sl, sl, #15
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003c92:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8003c96:	f802 1f01 	strb.w	r1, [r2, #1]!

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8003c9a:	7819      	ldrb	r1, [r3, #0]
 8003c9c:	b109      	cbz	r1, 8003ca2 <prvInitialiseNewTask.isra.2+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003c9e:	4553      	cmp	r3, sl
 8003ca0:	d1f7      	bne.n	8003c92 <prvInitialiseNewTask.isra.2+0x32>
 8003ca2:	9d08      	ldr	r5, [sp, #32]
 8003ca4:	2d37      	cmp	r5, #55	; 0x37
 8003ca6:	bf28      	it	cs
 8003ca8:	2537      	movcs	r5, #55	; 0x37
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003caa:	f04f 0a00 	mov.w	sl, #0
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003cae:	62e5      	str	r5, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003cb0:	64e5      	str	r5, [r4, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003cb2:	1d20      	adds	r0, r4, #4
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003cb4:	f884 a043 	strb.w	sl, [r4, #67]	; 0x43

	pxNewTCB->uxPriority = uxPriority;
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
		pxNewTCB->uxMutexesHeld = 0;
 8003cb8:	f8c4 a050 	str.w	sl, [r4, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003cbc:	f7ff fc03 	bl	80034c6 <vListInitialiseItem>
	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003cc0:	f1c5 0538 	rsb	r5, r5, #56	; 0x38
		pxNewTCB->uxMutexesHeld = 0;
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003cc4:	f104 0018 	add.w	r0, r4, #24
 8003cc8:	f7ff fbfd 	bl	80034c6 <vListInitialiseItem>
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003ccc:	f8c4 a054 	str.w	sl, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003cd0:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003cd2:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003cd4:	6264      	str	r4, [r4, #36]	; 0x24
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003cd6:	f884 a058 	strb.w	sl, [r4, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003cda:	4642      	mov	r2, r8
 8003cdc:	4639      	mov	r1, r7
 8003cde:	4648      	mov	r0, r9
 8003ce0:	f000 ffc6 	bl	8004c70 <pxPortInitialiseStack>
 8003ce4:	6020      	str	r0, [r4, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8003ce6:	b106      	cbz	r6, 8003cea <prvInitialiseNewTask.isra.2+0x8a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003ce8:	6034      	str	r4, [r6, #0]
 8003cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003cee <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003cee:	b510      	push	{r4, lr}
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003cf0:	f890 3059 	ldrb.w	r3, [r0, #89]	; 0x59
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003cf4:	4604      	mov	r4, r0
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003cf6:	b923      	cbnz	r3, 8003d02 <prvDeleteTCB+0x14>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003cf8:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8003cfa:	f000 ff43 	bl	8004b84 <vPortFree>
				vPortFree( pxTCB );
 8003cfe:	4620      	mov	r0, r4
 8003d00:	e001      	b.n	8003d06 <prvDeleteTCB+0x18>
			}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003d02:	2b01      	cmp	r3, #1
 8003d04:	d103      	bne.n	8003d0e <prvDeleteTCB+0x20>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003d06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
			{
				/* Only the stack was statically allocated, so the TCB is the
				only memory that must be freed. */
				vPortFree( pxTCB );
 8003d0a:	f000 bf3b 	b.w	8004b84 <vPortFree>
			}
			else
			{
				/* Neither the stack nor the TCB were allocated dynamically, so
				nothing needs to be freed. */
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003d0e:	2b02      	cmp	r3, #2
 8003d10:	d008      	beq.n	8003d24 <prvDeleteTCB+0x36>
 8003d12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d16:	f383 8811 	msr	BASEPRI, r3
 8003d1a:	f3bf 8f6f 	isb	sy
 8003d1e:	f3bf 8f4f 	dsb	sy
 8003d22:	e7fe      	b.n	8003d22 <prvDeleteTCB+0x34>
 8003d24:	bd10      	pop	{r4, pc}
	...

08003d28 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003d28:	b580      	push	{r7, lr}
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003d2a:	4c13      	ldr	r4, [pc, #76]	; (8003d78 <prvIdleTask+0x50>)
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
			{
				taskYIELD();
 8003d2c:	f8df 8058 	ldr.w	r8, [pc, #88]	; 8003d88 <prvIdleTask+0x60>
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
		{
			taskENTER_CRITICAL();
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003d30:	4f12      	ldr	r7, [pc, #72]	; (8003d7c <prvIdleTask+0x54>)
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
				--uxCurrentNumberOfTasks;
 8003d32:	4d13      	ldr	r5, [pc, #76]	; (8003d80 <prvIdleTask+0x58>)
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003d34:	6823      	ldr	r3, [r4, #0]
 8003d36:	b193      	cbz	r3, 8003d5e <prvIdleTask+0x36>
		{
			taskENTER_CRITICAL();
 8003d38:	f000 ffc4 	bl	8004cc4 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	68de      	ldr	r6, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003d40:	1d30      	adds	r0, r6, #4
 8003d42:	f7ff fbe7 	bl	8003514 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003d46:	682b      	ldr	r3, [r5, #0]
 8003d48:	3b01      	subs	r3, #1
 8003d4a:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003d4c:	6823      	ldr	r3, [r4, #0]
 8003d4e:	3b01      	subs	r3, #1
 8003d50:	6023      	str	r3, [r4, #0]
			}
			taskEXIT_CRITICAL();
 8003d52:	f000 ffd9 	bl	8004d08 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003d56:	4630      	mov	r0, r6
 8003d58:	f7ff ffc9 	bl	8003cee <prvDeleteTCB>
 8003d5c:	e7ea      	b.n	8003d34 <prvIdleTask+0xc>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003d5e:	4b09      	ldr	r3, [pc, #36]	; (8003d84 <prvIdleTask+0x5c>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	2b01      	cmp	r3, #1
 8003d64:	d9e5      	bls.n	8003d32 <prvIdleTask+0xa>
			{
				taskYIELD();
 8003d66:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003d6a:	f8c8 3000 	str.w	r3, [r8]
 8003d6e:	f3bf 8f4f 	dsb	sy
 8003d72:	f3bf 8f6f 	isb	sy
 8003d76:	e7db      	b.n	8003d30 <prvIdleTask+0x8>
 8003d78:	2000063c 	.word	0x2000063c
 8003d7c:	200001ac 	.word	0x200001ac
 8003d80:	2000068c 	.word	0x2000068c
 8003d84:	200001d8 	.word	0x200001d8
 8003d88:	e000ed04 	.word	0xe000ed04

08003d8c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003d8e:	4b17      	ldr	r3, [pc, #92]	; (8003dec <prvAddCurrentTaskToDelayedList+0x60>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003d90:	4d17      	ldr	r5, [pc, #92]	; (8003df0 <prvAddCurrentTaskToDelayedList+0x64>)


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003d92:	681e      	ldr	r6, [r3, #0]
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003d94:	4604      	mov	r4, r0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003d96:	6828      	ldr	r0, [r5, #0]
 8003d98:	3004      	adds	r0, #4
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003d9a:	460f      	mov	r7, r1
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003d9c:	f7ff fbba 	bl	8003514 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003da0:	1c63      	adds	r3, r4, #1
 8003da2:	462a      	mov	r2, r5
 8003da4:	d107      	bne.n	8003db6 <prvAddCurrentTaskToDelayedList+0x2a>
 8003da6:	b137      	cbz	r7, 8003db6 <prvAddCurrentTaskToDelayedList+0x2a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003da8:	6829      	ldr	r1, [r5, #0]
 8003daa:	4812      	ldr	r0, [pc, #72]	; (8003df4 <prvAddCurrentTaskToDelayedList+0x68>)
 8003dac:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003dae:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003db2:	f7ff bb8b 	b.w	80034cc <vListInsertEnd>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003db6:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003db8:	6812      	ldr	r2, [r2, #0]
 8003dba:	4b0d      	ldr	r3, [pc, #52]	; (8003df0 <prvAddCurrentTaskToDelayedList+0x64>)
 8003dbc:	6054      	str	r4, [r2, #4]

			if( xTimeToWake < xConstTickCount )
 8003dbe:	42a6      	cmp	r6, r4
 8003dc0:	d907      	bls.n	8003dd2 <prvAddCurrentTaskToDelayedList+0x46>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003dc2:	4a0d      	ldr	r2, [pc, #52]	; (8003df8 <prvAddCurrentTaskToDelayedList+0x6c>)
 8003dc4:	6810      	ldr	r0, [r2, #0]
 8003dc6:	6819      	ldr	r1, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003dc8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

			if( xTimeToWake < xConstTickCount )
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003dcc:	3104      	adds	r1, #4
 8003dce:	f7ff bb89 	b.w	80034e4 <vListInsert>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003dd2:	4a0a      	ldr	r2, [pc, #40]	; (8003dfc <prvAddCurrentTaskToDelayedList+0x70>)
 8003dd4:	6810      	ldr	r0, [r2, #0]
 8003dd6:	6819      	ldr	r1, [r3, #0]
 8003dd8:	3104      	adds	r1, #4
 8003dda:	f7ff fb83 	bl	80034e4 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 8003dde:	4b08      	ldr	r3, [pc, #32]	; (8003e00 <prvAddCurrentTaskToDelayedList+0x74>)
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	4294      	cmp	r4, r2
				{
					xNextTaskUnblockTime = xTimeToWake;
 8003de4:	bf38      	it	cc
 8003de6:	601c      	strcc	r4, [r3, #0]
 8003de8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003dea:	bf00      	nop
 8003dec:	20000658 	.word	0x20000658
 8003df0:	20000640 	.word	0x20000640
 8003df4:	200001c0 	.word	0x200001c0
 8003df8:	2000065c 	.word	0x2000065c
 8003dfc:	200001a4 	.word	0x200001a4
 8003e00:	2000019c 	.word	0x2000019c

08003e04 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003e04:	b570      	push	{r4, r5, r6, lr}
 8003e06:	b086      	sub	sp, #24
 8003e08:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8003e0a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003e0c:	b945      	cbnz	r5, 8003e20 <xTaskCreateStatic+0x1c>
 8003e0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e12:	f383 8811 	msr	BASEPRI, r3
 8003e16:	f3bf 8f6f 	isb	sy
 8003e1a:	f3bf 8f4f 	dsb	sy
 8003e1e:	e7fe      	b.n	8003e1e <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 8003e20:	b944      	cbnz	r4, 8003e34 <xTaskCreateStatic+0x30>
 8003e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e26:	f383 8811 	msr	BASEPRI, r3
 8003e2a:	f3bf 8f6f 	isb	sy
 8003e2e:	f3bf 8f4f 	dsb	sy
 8003e32:	e7fe      	b.n	8003e32 <xTaskCreateStatic+0x2e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003e34:	265c      	movs	r6, #92	; 0x5c
 8003e36:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003e38:	9e04      	ldr	r6, [sp, #16]
 8003e3a:	2e5c      	cmp	r6, #92	; 0x5c
 8003e3c:	d008      	beq.n	8003e50 <xTaskCreateStatic+0x4c>
 8003e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e42:	f383 8811 	msr	BASEPRI, r3
 8003e46:	f3bf 8f6f 	isb	sy
 8003e4a:	f3bf 8f4f 	dsb	sy
 8003e4e:	e7fe      	b.n	8003e4e <xTaskCreateStatic+0x4a>
		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003e50:	6325      	str	r5, [r4, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003e52:	2502      	movs	r5, #2
 8003e54:	f884 5059 	strb.w	r5, [r4, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003e58:	ad05      	add	r5, sp, #20
 8003e5a:	9501      	str	r5, [sp, #4]
 8003e5c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8003e5e:	9402      	str	r4, [sp, #8]
 8003e60:	9500      	str	r5, [sp, #0]
 8003e62:	f7ff fefd 	bl	8003c60 <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003e66:	4620      	mov	r0, r4
 8003e68:	f7ff fe6c 	bl	8003b44 <prvAddNewTaskToReadyList>
		{
			xReturn = NULL;
		}

		return xReturn;
	}
 8003e6c:	9805      	ldr	r0, [sp, #20]
 8003e6e:	b006      	add	sp, #24
 8003e70:	bd70      	pop	{r4, r5, r6, pc}

08003e72 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003e72:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003e76:	4607      	mov	r7, r0
 8003e78:	b085      	sub	sp, #20
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e7a:	0090      	lsls	r0, r2, #2
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003e7c:	4688      	mov	r8, r1
 8003e7e:	4616      	mov	r6, r2
 8003e80:	4699      	mov	r9, r3
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e82:	f000 fded 	bl	8004a60 <pvPortMalloc>

			if( pxStack != NULL )
 8003e86:	4605      	mov	r5, r0
 8003e88:	b1d8      	cbz	r0, 8003ec2 <xTaskCreate+0x50>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8003e8a:	205c      	movs	r0, #92	; 0x5c
 8003e8c:	f000 fde8 	bl	8004a60 <pvPortMalloc>

				if( pxNewTCB != NULL )
 8003e90:	4604      	mov	r4, r0
 8003e92:	b198      	cbz	r0, 8003ebc <xTaskCreate+0x4a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003e94:	2300      	movs	r3, #0
 8003e96:	f880 3059 	strb.w	r3, [r0, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003e9a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */

				if( pxNewTCB != NULL )
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003e9c:	6305      	str	r5, [r0, #48]	; 0x30
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003e9e:	9301      	str	r3, [sp, #4]
 8003ea0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003ea2:	9002      	str	r0, [sp, #8]
 8003ea4:	9300      	str	r3, [sp, #0]
 8003ea6:	4632      	mov	r2, r6
 8003ea8:	464b      	mov	r3, r9
 8003eaa:	4641      	mov	r1, r8
 8003eac:	4638      	mov	r0, r7
 8003eae:	f7ff fed7 	bl	8003c60 <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003eb2:	4620      	mov	r0, r4
 8003eb4:	f7ff fe46 	bl	8003b44 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003eb8:	2001      	movs	r0, #1
 8003eba:	e004      	b.n	8003ec6 <xTaskCreate+0x54>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003ebc:	4628      	mov	r0, r5
 8003ebe:	f000 fe61 	bl	8004b84 <vPortFree>
			prvAddNewTaskToReadyList( pxNewTCB );
			xReturn = pdPASS;
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003ec2:	f04f 30ff 	mov.w	r0, #4294967295
		}

		return xReturn;
	}
 8003ec6:	b005      	add	sp, #20
 8003ec8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08003ecc <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8003ecc:	b570      	push	{r4, r5, r6, lr}
 8003ece:	4604      	mov	r4, r0
 8003ed0:	4d22      	ldr	r5, [pc, #136]	; (8003f5c <vTaskDelete+0x90>)
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8003ed2:	f000 fef7 	bl	8004cc4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8003ed6:	b904      	cbnz	r4, 8003eda <vTaskDelete+0xe>
 8003ed8:	682c      	ldr	r4, [r5, #0]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003eda:	1d26      	adds	r6, r4, #4
 8003edc:	4630      	mov	r0, r6
 8003ede:	f7ff fb19 	bl	8003514 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003ee2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003ee4:	b11b      	cbz	r3, 8003eee <vTaskDelete+0x22>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003ee6:	f104 0018 	add.w	r0, r4, #24
 8003eea:	f7ff fb13 	bl	8003514 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8003eee:	4a1c      	ldr	r2, [pc, #112]	; (8003f60 <vTaskDelete+0x94>)
 8003ef0:	6813      	ldr	r3, [r2, #0]
 8003ef2:	3301      	adds	r3, #1
 8003ef4:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8003ef6:	682b      	ldr	r3, [r5, #0]
 8003ef8:	429c      	cmp	r4, r3
 8003efa:	d108      	bne.n	8003f0e <vTaskDelete+0x42>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8003efc:	4631      	mov	r1, r6
 8003efe:	4819      	ldr	r0, [pc, #100]	; (8003f64 <vTaskDelete+0x98>)
 8003f00:	f7ff fae4 	bl	80034cc <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8003f04:	4a18      	ldr	r2, [pc, #96]	; (8003f68 <vTaskDelete+0x9c>)
 8003f06:	6813      	ldr	r3, [r2, #0]
 8003f08:	3301      	adds	r3, #1
 8003f0a:	6013      	str	r3, [r2, #0]
 8003f0c:	e008      	b.n	8003f20 <vTaskDelete+0x54>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8003f0e:	4a17      	ldr	r2, [pc, #92]	; (8003f6c <vTaskDelete+0xa0>)
 8003f10:	6813      	ldr	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 8003f12:	4620      	mov	r0, r4
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8003f14:	3b01      	subs	r3, #1
 8003f16:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 8003f18:	f7ff fee9 	bl	8003cee <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8003f1c:	f7ff fe8e 	bl	8003c3c <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 8003f20:	f000 fef2 	bl	8004d08 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8003f24:	4b12      	ldr	r3, [pc, #72]	; (8003f70 <vTaskDelete+0xa4>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	b1b3      	cbz	r3, 8003f58 <vTaskDelete+0x8c>
		{
			if( pxTCB == pxCurrentTCB )
 8003f2a:	682b      	ldr	r3, [r5, #0]
 8003f2c:	429c      	cmp	r4, r3
 8003f2e:	d113      	bne.n	8003f58 <vTaskDelete+0x8c>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8003f30:	4b10      	ldr	r3, [pc, #64]	; (8003f74 <vTaskDelete+0xa8>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	b143      	cbz	r3, 8003f48 <vTaskDelete+0x7c>
 8003f36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f3a:	f383 8811 	msr	BASEPRI, r3
 8003f3e:	f3bf 8f6f 	isb	sy
 8003f42:	f3bf 8f4f 	dsb	sy
 8003f46:	e7fe      	b.n	8003f46 <vTaskDelete+0x7a>
				portYIELD_WITHIN_API();
 8003f48:	4b0b      	ldr	r3, [pc, #44]	; (8003f78 <vTaskDelete+0xac>)
 8003f4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f4e:	601a      	str	r2, [r3, #0]
 8003f50:	f3bf 8f4f 	dsb	sy
 8003f54:	f3bf 8f6f 	isb	sy
 8003f58:	bd70      	pop	{r4, r5, r6, pc}
 8003f5a:	bf00      	nop
 8003f5c:	20000640 	.word	0x20000640
 8003f60:	20000660 	.word	0x20000660
 8003f64:	200001ac 	.word	0x200001ac
 8003f68:	2000063c 	.word	0x2000063c
 8003f6c:	2000068c 	.word	0x2000068c
 8003f70:	200001a8 	.word	0x200001a8
 8003f74:	20000638 	.word	0x20000638
 8003f78:	e000ed04 	.word	0xe000ed04

08003f7c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003f7c:	b510      	push	{r4, lr}
 8003f7e:	b088      	sub	sp, #32
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003f80:	2400      	movs	r4, #0
		StackType_t *pxIdleTaskStackBuffer = NULL;
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003f82:	aa07      	add	r2, sp, #28
 8003f84:	a906      	add	r1, sp, #24
 8003f86:	a805      	add	r0, sp, #20
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003f88:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003f8a:	9406      	str	r4, [sp, #24]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003f8c:	f000 fd2c 	bl	80049e8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003f90:	9b05      	ldr	r3, [sp, #20]
 8003f92:	9302      	str	r3, [sp, #8]
 8003f94:	9b06      	ldr	r3, [sp, #24]
 8003f96:	9301      	str	r3, [sp, #4]
 8003f98:	9400      	str	r4, [sp, #0]
 8003f9a:	4623      	mov	r3, r4
 8003f9c:	9a07      	ldr	r2, [sp, #28]
 8003f9e:	4914      	ldr	r1, [pc, #80]	; (8003ff0 <vTaskStartScheduler+0x74>)
 8003fa0:	4814      	ldr	r0, [pc, #80]	; (8003ff4 <vTaskStartScheduler+0x78>)
 8003fa2:	f7ff ff2f 	bl	8003e04 <xTaskCreateStatic>
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003fa6:	b308      	cbz	r0, 8003fec <vTaskStartScheduler+0x70>
		{
			xReturn = xTimerCreateTimerTask();
 8003fa8:	f000 faea 	bl	8004580 <xTimerCreateTimerTask>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003fac:	2801      	cmp	r0, #1
 8003fae:	d112      	bne.n	8003fd6 <vTaskStartScheduler+0x5a>
 8003fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fb4:	f383 8811 	msr	BASEPRI, r3
 8003fb8:	f3bf 8f6f 	isb	sy
 8003fbc:	f3bf 8f4f 	dsb	sy
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003fc0:	4b0d      	ldr	r3, [pc, #52]	; (8003ff8 <vTaskStartScheduler+0x7c>)
 8003fc2:	f04f 32ff 	mov.w	r2, #4294967295
 8003fc6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003fc8:	4b0c      	ldr	r3, [pc, #48]	; (8003ffc <vTaskStartScheduler+0x80>)
 8003fca:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003fcc:	4b0c      	ldr	r3, [pc, #48]	; (8004000 <vTaskStartScheduler+0x84>)
 8003fce:	601c      	str	r4, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003fd0:	f000 ff10 	bl	8004df4 <xPortStartScheduler>
 8003fd4:	e00a      	b.n	8003fec <vTaskStartScheduler+0x70>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003fd6:	3001      	adds	r0, #1
 8003fd8:	d108      	bne.n	8003fec <vTaskStartScheduler+0x70>
 8003fda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fde:	f383 8811 	msr	BASEPRI, r3
 8003fe2:	f3bf 8f6f 	isb	sy
 8003fe6:	f3bf 8f4f 	dsb	sy
 8003fea:	e7fe      	b.n	8003fea <vTaskStartScheduler+0x6e>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003fec:	b008      	add	sp, #32
 8003fee:	bd10      	pop	{r4, pc}
 8003ff0:	08005cd6 	.word	0x08005cd6
 8003ff4:	08003d29 	.word	0x08003d29
 8003ff8:	2000019c 	.word	0x2000019c
 8003ffc:	200001a8 	.word	0x200001a8
 8004000:	20000658 	.word	0x20000658

08004004 <vTaskSuspendAll>:
{
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004004:	4a02      	ldr	r2, [pc, #8]	; (8004010 <vTaskSuspendAll+0xc>)
 8004006:	6813      	ldr	r3, [r2, #0]
 8004008:	3301      	adds	r3, #1
 800400a:	6013      	str	r3, [r2, #0]
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop
 8004010:	20000638 	.word	0x20000638

08004014 <xTaskGetTickCount>:
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004014:	4b01      	ldr	r3, [pc, #4]	; (800401c <xTaskGetTickCount+0x8>)
 8004016:	6818      	ldr	r0, [r3, #0]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
}
 8004018:	4770      	bx	lr
 800401a:	bf00      	nop
 800401c:	20000658 	.word	0x20000658

08004020 <xTaskIncrementTick>:

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004020:	4b3e      	ldr	r3, [pc, #248]	; (800411c <xTaskIncrementTick+0xfc>)
 8004022:	681b      	ldr	r3, [r3, #0]

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004024:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004028:	2b00      	cmp	r3, #0
 800402a:	d13b      	bne.n	80040a4 <xTaskIncrementTick+0x84>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800402c:	4b3c      	ldr	r3, [pc, #240]	; (8004120 <xTaskIncrementTick+0x100>)
 800402e:	681c      	ldr	r4, [r3, #0]
 8004030:	3401      	adds	r4, #1

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004032:	601c      	str	r4, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004034:	b9bc      	cbnz	r4, 8004066 <xTaskIncrementTick+0x46>
		{
			taskSWITCH_DELAYED_LISTS();
 8004036:	4b3b      	ldr	r3, [pc, #236]	; (8004124 <xTaskIncrementTick+0x104>)
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	6812      	ldr	r2, [r2, #0]
 800403c:	b142      	cbz	r2, 8004050 <xTaskIncrementTick+0x30>
 800403e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004042:	f383 8811 	msr	BASEPRI, r3
 8004046:	f3bf 8f6f 	isb	sy
 800404a:	f3bf 8f4f 	dsb	sy
 800404e:	e7fe      	b.n	800404e <xTaskIncrementTick+0x2e>
 8004050:	4a35      	ldr	r2, [pc, #212]	; (8004128 <xTaskIncrementTick+0x108>)
 8004052:	6819      	ldr	r1, [r3, #0]
 8004054:	6810      	ldr	r0, [r2, #0]
 8004056:	6018      	str	r0, [r3, #0]
 8004058:	6011      	str	r1, [r2, #0]
 800405a:	4a34      	ldr	r2, [pc, #208]	; (800412c <xTaskIncrementTick+0x10c>)
 800405c:	6813      	ldr	r3, [r2, #0]
 800405e:	3301      	adds	r3, #1
 8004060:	6013      	str	r3, [r2, #0]
 8004062:	f7ff fdeb 	bl	8003c3c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004066:	4d32      	ldr	r5, [pc, #200]	; (8004130 <xTaskIncrementTick+0x110>)
 8004068:	9501      	str	r5, [sp, #4]
 800406a:	682b      	ldr	r3, [r5, #0]
 800406c:	4e31      	ldr	r6, [pc, #196]	; (8004134 <xTaskIncrementTick+0x114>)
 800406e:	4f32      	ldr	r7, [pc, #200]	; (8004138 <xTaskIncrementTick+0x118>)
 8004070:	429c      	cmp	r4, r3
 8004072:	f04f 0b00 	mov.w	fp, #0
 8004076:	d30b      	bcc.n	8004090 <xTaskIncrementTick+0x70>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004078:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8004124 <xTaskIncrementTick+0x104>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800407c:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 8004144 <xTaskIncrementTick+0x124>
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004080:	f8d8 2000 	ldr.w	r2, [r8]
 8004084:	6812      	ldr	r2, [r2, #0]
 8004086:	b9a2      	cbnz	r2, 80040b2 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004088:	9b01      	ldr	r3, [sp, #4]
 800408a:	f04f 32ff 	mov.w	r2, #4294967295
 800408e:	601a      	str	r2, [r3, #0]
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004090:	683a      	ldr	r2, [r7, #0]
 8004092:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004094:	2214      	movs	r2, #20
 8004096:	434a      	muls	r2, r1
 8004098:	58b2      	ldr	r2, [r6, r2]
			{
				xSwitchRequired = pdTRUE;
 800409a:	2a02      	cmp	r2, #2
 800409c:	bf28      	it	cs
 800409e:	f04f 0b01 	movcs.w	fp, #1
 80040a2:	e030      	b.n	8004106 <xTaskIncrementTick+0xe6>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80040a4:	4a25      	ldr	r2, [pc, #148]	; (800413c <xTaskIncrementTick+0x11c>)
 80040a6:	6813      	ldr	r3, [r2, #0]
 80040a8:	3301      	adds	r3, #1
 80040aa:	6013      	str	r3, [r2, #0]

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80040ac:	f04f 0b00 	mov.w	fp, #0
 80040b0:	e029      	b.n	8004106 <xTaskIncrementTick+0xe6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80040b2:	f8d8 2000 	ldr.w	r2, [r8]
 80040b6:	68d2      	ldr	r2, [r2, #12]
 80040b8:	68d5      	ldr	r5, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80040ba:	6869      	ldr	r1, [r5, #4]

					if( xConstTickCount < xItemValue )
 80040bc:	428c      	cmp	r4, r1
 80040be:	d202      	bcs.n	80040c6 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80040c0:	9b01      	ldr	r3, [sp, #4]
 80040c2:	6019      	str	r1, [r3, #0]
						break;
 80040c4:	e7e4      	b.n	8004090 <xTaskIncrementTick+0x70>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80040c6:	f105 0a04 	add.w	sl, r5, #4
 80040ca:	4650      	mov	r0, sl
 80040cc:	f7ff fa22 	bl	8003514 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80040d0:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 80040d2:	b119      	cbz	r1, 80040dc <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80040d4:	f105 0018 	add.w	r0, r5, #24
 80040d8:	f7ff fa1c 	bl	8003514 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80040dc:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 80040de:	f8d9 1000 	ldr.w	r1, [r9]
 80040e2:	2314      	movs	r3, #20
 80040e4:	4288      	cmp	r0, r1
 80040e6:	bf88      	it	hi
 80040e8:	f8c9 0000 	strhi.w	r0, [r9]
 80040ec:	4651      	mov	r1, sl
 80040ee:	fb03 6000 	mla	r0, r3, r0, r6
 80040f2:	f7ff f9eb 	bl	80034cc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80040f6:	6838      	ldr	r0, [r7, #0]
 80040f8:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 80040fa:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
						{
							xSwitchRequired = pdTRUE;
 80040fc:	4291      	cmp	r1, r2
 80040fe:	bf28      	it	cs
 8004100:	f04f 0b01 	movcs.w	fp, #1
 8004104:	e7bc      	b.n	8004080 <xTaskIncrementTick+0x60>
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004106:	4a0e      	ldr	r2, [pc, #56]	; (8004140 <xTaskIncrementTick+0x120>)
 8004108:	6812      	ldr	r2, [r2, #0]
		{
			xSwitchRequired = pdTRUE;
 800410a:	2a00      	cmp	r2, #0
 800410c:	bf18      	it	ne
 800410e:	f04f 0b01 	movne.w	fp, #1
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
}
 8004112:	4658      	mov	r0, fp
 8004114:	b003      	add	sp, #12
 8004116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800411a:	bf00      	nop
 800411c:	20000638 	.word	0x20000638
 8004120:	20000658 	.word	0x20000658
 8004124:	200001a4 	.word	0x200001a4
 8004128:	2000065c 	.word	0x2000065c
 800412c:	200001a0 	.word	0x200001a0
 8004130:	2000019c 	.word	0x2000019c
 8004134:	200001d8 	.word	0x200001d8
 8004138:	20000640 	.word	0x20000640
 800413c:	200001d4 	.word	0x200001d4
 8004140:	20000694 	.word	0x20000694
 8004144:	20000690 	.word	0x20000690

08004148 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004148:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
TCB_t *pxTCB = NULL;
BaseType_t xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800414c:	4c2f      	ldr	r4, [pc, #188]	; (800420c <xTaskResumeAll+0xc4>)
 800414e:	6823      	ldr	r3, [r4, #0]
 8004150:	b943      	cbnz	r3, 8004164 <xTaskResumeAll+0x1c>
 8004152:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004156:	f383 8811 	msr	BASEPRI, r3
 800415a:	f3bf 8f6f 	isb	sy
 800415e:	f3bf 8f4f 	dsb	sy
 8004162:	e7fe      	b.n	8004162 <xTaskResumeAll+0x1a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004164:	f000 fdae 	bl	8004cc4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004168:	6823      	ldr	r3, [r4, #0]
 800416a:	3b01      	subs	r3, #1
 800416c:	6023      	str	r3, [r4, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800416e:	6824      	ldr	r4, [r4, #0]
 8004170:	b10c      	cbz	r4, 8004176 <xTaskResumeAll+0x2e>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB = NULL;
BaseType_t xAlreadyYielded = pdFALSE;
 8004172:	2400      	movs	r4, #0
 8004174:	e045      	b.n	8004202 <xTaskResumeAll+0xba>
	{
		--uxSchedulerSuspended;

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004176:	4b26      	ldr	r3, [pc, #152]	; (8004210 <xTaskResumeAll+0xc8>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d0f9      	beq.n	8004172 <xTaskResumeAll+0x2a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800417e:	4e25      	ldr	r6, [pc, #148]	; (8004214 <xTaskResumeAll+0xcc>)
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
					prvAddTaskToReadyList( pxTCB );
 8004180:	4f25      	ldr	r7, [pc, #148]	; (8004218 <xTaskResumeAll+0xd0>)
 8004182:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 800422c <xTaskResumeAll+0xe4>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004186:	6833      	ldr	r3, [r6, #0]
 8004188:	b1f3      	cbz	r3, 80041c8 <xTaskResumeAll+0x80>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800418a:	68f3      	ldr	r3, [r6, #12]
 800418c:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800418e:	1d25      	adds	r5, r4, #4
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004190:	f104 0018 	add.w	r0, r4, #24
 8004194:	f7ff f9be 	bl	8003514 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004198:	4628      	mov	r0, r5
 800419a:	f7ff f9bb 	bl	8003514 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800419e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80041a0:	683a      	ldr	r2, [r7, #0]
 80041a2:	2014      	movs	r0, #20
 80041a4:	4293      	cmp	r3, r2
 80041a6:	fb00 8003 	mla	r0, r0, r3, r8
 80041aa:	4629      	mov	r1, r5
 80041ac:	bf88      	it	hi
 80041ae:	603b      	strhi	r3, [r7, #0]
 80041b0:	f7ff f98c 	bl	80034cc <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80041b4:	4b19      	ldr	r3, [pc, #100]	; (800421c <xTaskResumeAll+0xd4>)
 80041b6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041bc:	429a      	cmp	r2, r3
					{
						xYieldPending = pdTRUE;
 80041be:	bf22      	ittt	cs
 80041c0:	4b17      	ldrcs	r3, [pc, #92]	; (8004220 <xTaskResumeAll+0xd8>)
 80041c2:	2201      	movcs	r2, #1
 80041c4:	601a      	strcs	r2, [r3, #0]
 80041c6:	e7de      	b.n	8004186 <xTaskResumeAll+0x3e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80041c8:	b10c      	cbz	r4, 80041ce <xTaskResumeAll+0x86>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80041ca:	f7ff fd37 	bl	8003c3c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80041ce:	4b15      	ldr	r3, [pc, #84]	; (8004224 <xTaskResumeAll+0xdc>)
 80041d0:	681c      	ldr	r4, [r3, #0]
 80041d2:	461d      	mov	r5, r3

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80041d4:	b144      	cbz	r4, 80041e8 <xTaskResumeAll+0xa0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
							{
								xYieldPending = pdTRUE;
 80041d6:	4e12      	ldr	r6, [pc, #72]	; (8004220 <xTaskResumeAll+0xd8>)
 80041d8:	2701      	movs	r7, #1

					if( uxPendedCounts > ( UBaseType_t ) 0U )
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80041da:	f7ff ff21 	bl	8004020 <xTaskIncrementTick>
 80041de:	b100      	cbz	r0, 80041e2 <xTaskResumeAll+0x9a>
							{
								xYieldPending = pdTRUE;
 80041e0:	6037      	str	r7, [r6, #0]
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80041e2:	3c01      	subs	r4, #1
 80041e4:	d1f9      	bne.n	80041da <xTaskResumeAll+0x92>

						uxPendedTicks = 0;
 80041e6:	602c      	str	r4, [r5, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80041e8:	4b0d      	ldr	r3, [pc, #52]	; (8004220 <xTaskResumeAll+0xd8>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d0c0      	beq.n	8004172 <xTaskResumeAll+0x2a>
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80041f0:	4b0d      	ldr	r3, [pc, #52]	; (8004228 <xTaskResumeAll+0xe0>)
 80041f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041f6:	601a      	str	r2, [r3, #0]
 80041f8:	f3bf 8f4f 	dsb	sy
 80041fc:	f3bf 8f6f 	isb	sy

				if( xYieldPending != pdFALSE )
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004200:	2401      	movs	r4, #1
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004202:	f000 fd81 	bl	8004d08 <vPortExitCritical>

	return xAlreadyYielded;
}
 8004206:	4620      	mov	r0, r4
 8004208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800420c:	20000638 	.word	0x20000638
 8004210:	2000068c 	.word	0x2000068c
 8004214:	20000644 	.word	0x20000644
 8004218:	20000690 	.word	0x20000690
 800421c:	20000640 	.word	0x20000640
 8004220:	20000694 	.word	0x20000694
 8004224:	200001d4 	.word	0x200001d4
 8004228:	e000ed04 	.word	0xe000ed04
 800422c:	200001d8 	.word	0x200001d8

08004230 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004230:	4b18      	ldr	r3, [pc, #96]	; (8004294 <vTaskSwitchContext+0x64>)
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	4b18      	ldr	r3, [pc, #96]	; (8004298 <vTaskSwitchContext+0x68>)

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004236:	b5f0      	push	{r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004238:	b112      	cbz	r2, 8004240 <vTaskSwitchContext+0x10>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800423a:	2201      	movs	r2, #1
 800423c:	601a      	str	r2, [r3, #0]
 800423e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	}
	else
	{
		xYieldPending = pdFALSE;
 8004240:	601a      	str	r2, [r3, #0]
		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004242:	4b16      	ldr	r3, [pc, #88]	; (800429c <vTaskSwitchContext+0x6c>)
 8004244:	4816      	ldr	r0, [pc, #88]	; (80042a0 <vTaskSwitchContext+0x70>)
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	461d      	mov	r5, r3
 800424a:	2714      	movs	r7, #20
 800424c:	fb07 f302 	mul.w	r3, r7, r2
 8004250:	18c1      	adds	r1, r0, r3
 8004252:	58c6      	ldr	r6, [r0, r3]
 8004254:	4c12      	ldr	r4, [pc, #72]	; (80042a0 <vTaskSwitchContext+0x70>)
 8004256:	b95e      	cbnz	r6, 8004270 <vTaskSwitchContext+0x40>
 8004258:	b942      	cbnz	r2, 800426c <vTaskSwitchContext+0x3c>
 800425a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800425e:	f383 8811 	msr	BASEPRI, r3
 8004262:	f3bf 8f6f 	isb	sy
 8004266:	f3bf 8f4f 	dsb	sy
 800426a:	e7fe      	b.n	800426a <vTaskSwitchContext+0x3a>
 800426c:	3a01      	subs	r2, #1
 800426e:	e7ed      	b.n	800424c <vTaskSwitchContext+0x1c>
 8004270:	6848      	ldr	r0, [r1, #4]
 8004272:	3308      	adds	r3, #8
 8004274:	6840      	ldr	r0, [r0, #4]
 8004276:	6048      	str	r0, [r1, #4]
 8004278:	4423      	add	r3, r4
 800427a:	4298      	cmp	r0, r3
 800427c:	bf04      	itt	eq
 800427e:	6843      	ldreq	r3, [r0, #4]
 8004280:	604b      	streq	r3, [r1, #4]
 8004282:	2314      	movs	r3, #20
 8004284:	fb03 4302 	mla	r3, r3, r2, r4
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	68d9      	ldr	r1, [r3, #12]
 800428c:	4b05      	ldr	r3, [pc, #20]	; (80042a4 <vTaskSwitchContext+0x74>)
 800428e:	6019      	str	r1, [r3, #0]
 8004290:	602a      	str	r2, [r5, #0]
 8004292:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004294:	20000638 	.word	0x20000638
 8004298:	20000694 	.word	0x20000694
 800429c:	20000690 	.word	0x20000690
 80042a0:	200001d8 	.word	0x200001d8
 80042a4:	20000640 	.word	0x20000640

080042a8 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80042a8:	b510      	push	{r4, lr}
 80042aa:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 80042ac:	b940      	cbnz	r0, 80042c0 <vTaskPlaceOnEventList+0x18>
 80042ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042b2:	f383 8811 	msr	BASEPRI, r3
 80042b6:	f3bf 8f6f 	isb	sy
 80042ba:	f3bf 8f4f 	dsb	sy
 80042be:	e7fe      	b.n	80042be <vTaskPlaceOnEventList+0x16>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80042c0:	4b05      	ldr	r3, [pc, #20]	; (80042d8 <vTaskPlaceOnEventList+0x30>)
 80042c2:	6819      	ldr	r1, [r3, #0]
 80042c4:	3118      	adds	r1, #24
 80042c6:	f7ff f90d 	bl	80034e4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80042ca:	4620      	mov	r0, r4
 80042cc:	2101      	movs	r1, #1
}
 80042ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80042d2:	f7ff bd5b 	b.w	8003d8c <prvAddCurrentTaskToDelayedList>
 80042d6:	bf00      	nop
 80042d8:	20000640 	.word	0x20000640

080042dc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80042dc:	b538      	push	{r3, r4, r5, lr}
 80042de:	460d      	mov	r5, r1
 80042e0:	4614      	mov	r4, r2
		configASSERT( pxEventList );
 80042e2:	b940      	cbnz	r0, 80042f6 <vTaskPlaceOnEventListRestricted+0x1a>
 80042e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042e8:	f383 8811 	msr	BASEPRI, r3
 80042ec:	f3bf 8f6f 	isb	sy
 80042f0:	f3bf 8f4f 	dsb	sy
 80042f4:	e7fe      	b.n	80042f4 <vTaskPlaceOnEventListRestricted+0x18>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80042f6:	4b07      	ldr	r3, [pc, #28]	; (8004314 <vTaskPlaceOnEventListRestricted+0x38>)
 80042f8:	6819      	ldr	r1, [r3, #0]
 80042fa:	3118      	adds	r1, #24
 80042fc:	f7ff f8e6 	bl	80034cc <vListInsertEnd>
		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
		{
			xTicksToWait = portMAX_DELAY;
 8004300:	2c00      	cmp	r4, #0
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004302:	4621      	mov	r1, r4
 8004304:	bf0c      	ite	eq
 8004306:	4628      	moveq	r0, r5
 8004308:	f04f 30ff 	movne.w	r0, #4294967295
	}
 800430c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		{
			xTicksToWait = portMAX_DELAY;
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004310:	f7ff bd3c 	b.w	8003d8c <prvAddCurrentTaskToDelayedList>
 8004314:	20000640 	.word	0x20000640

08004318 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004318:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800431a:	68c3      	ldr	r3, [r0, #12]
 800431c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800431e:	b944      	cbnz	r4, 8004332 <xTaskRemoveFromEventList+0x1a>
 8004320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004324:	f383 8811 	msr	BASEPRI, r3
 8004328:	f3bf 8f6f 	isb	sy
 800432c:	f3bf 8f4f 	dsb	sy
 8004330:	e7fe      	b.n	8004330 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004332:	f104 0518 	add.w	r5, r4, #24
 8004336:	4628      	mov	r0, r5
 8004338:	f7ff f8ec 	bl	8003514 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800433c:	4b10      	ldr	r3, [pc, #64]	; (8004380 <xTaskRemoveFromEventList+0x68>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	b97b      	cbnz	r3, 8004362 <xTaskRemoveFromEventList+0x4a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004342:	1d25      	adds	r5, r4, #4
 8004344:	4628      	mov	r0, r5
 8004346:	f7ff f8e5 	bl	8003514 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800434a:	4a0e      	ldr	r2, [pc, #56]	; (8004384 <xTaskRemoveFromEventList+0x6c>)
 800434c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800434e:	6811      	ldr	r1, [r2, #0]
 8004350:	428b      	cmp	r3, r1
 8004352:	bf88      	it	hi
 8004354:	6013      	strhi	r3, [r2, #0]
 8004356:	4a0c      	ldr	r2, [pc, #48]	; (8004388 <xTaskRemoveFromEventList+0x70>)
 8004358:	2014      	movs	r0, #20
 800435a:	4629      	mov	r1, r5
 800435c:	fb00 2003 	mla	r0, r0, r3, r2
 8004360:	e001      	b.n	8004366 <xTaskRemoveFromEventList+0x4e>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004362:	480a      	ldr	r0, [pc, #40]	; (800438c <xTaskRemoveFromEventList+0x74>)
 8004364:	4629      	mov	r1, r5
 8004366:	f7ff f8b1 	bl	80034cc <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800436a:	4b09      	ldr	r3, [pc, #36]	; (8004390 <xTaskRemoveFromEventList+0x78>)
 800436c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004372:	429a      	cmp	r2, r3
		it should force a context switch now. */
		xReturn = pdTRUE;

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004374:	bf83      	ittte	hi
 8004376:	4b07      	ldrhi	r3, [pc, #28]	; (8004394 <xTaskRemoveFromEventList+0x7c>)
 8004378:	2001      	movhi	r0, #1
 800437a:	6018      	strhi	r0, [r3, #0]
	}
	else
	{
		xReturn = pdFALSE;
 800437c:	2000      	movls	r0, #0
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
}
 800437e:	bd38      	pop	{r3, r4, r5, pc}
 8004380:	20000638 	.word	0x20000638
 8004384:	20000690 	.word	0x20000690
 8004388:	200001d8 	.word	0x200001d8
 800438c:	20000644 	.word	0x20000644
 8004390:	20000640 	.word	0x20000640
 8004394:	20000694 	.word	0x20000694

08004398 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004398:	4b03      	ldr	r3, [pc, #12]	; (80043a8 <vTaskInternalSetTimeOutState+0x10>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800439e:	4b03      	ldr	r3, [pc, #12]	; (80043ac <vTaskInternalSetTimeOutState+0x14>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	6043      	str	r3, [r0, #4]
 80043a4:	4770      	bx	lr
 80043a6:	bf00      	nop
 80043a8:	200001a0 	.word	0x200001a0
 80043ac:	20000658 	.word	0x20000658

080043b0 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80043b0:	b570      	push	{r4, r5, r6, lr}
 80043b2:	460c      	mov	r4, r1
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80043b4:	4605      	mov	r5, r0
 80043b6:	b940      	cbnz	r0, 80043ca <xTaskCheckForTimeOut+0x1a>
 80043b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043bc:	f383 8811 	msr	BASEPRI, r3
 80043c0:	f3bf 8f6f 	isb	sy
 80043c4:	f3bf 8f4f 	dsb	sy
 80043c8:	e7fe      	b.n	80043c8 <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 80043ca:	b941      	cbnz	r1, 80043de <xTaskCheckForTimeOut+0x2e>
 80043cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043d0:	f383 8811 	msr	BASEPRI, r3
 80043d4:	f3bf 8f6f 	isb	sy
 80043d8:	f3bf 8f4f 	dsb	sy
 80043dc:	e7fe      	b.n	80043dc <xTaskCheckForTimeOut+0x2c>

	taskENTER_CRITICAL();
 80043de:	f000 fc71 	bl	8004cc4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80043e2:	4b10      	ldr	r3, [pc, #64]	; (8004424 <xTaskCheckForTimeOut+0x74>)
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80043e4:	6869      	ldr	r1, [r5, #4]
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80043e6:	681a      	ldr	r2, [r3, #0]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80043e8:	6823      	ldr	r3, [r4, #0]
 80043ea:	1c58      	adds	r0, r3, #1
 80043ec:	d012      	beq.n	8004414 <xTaskCheckForTimeOut+0x64>
				xReturn = pdFALSE;
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80043ee:	480e      	ldr	r0, [pc, #56]	; (8004428 <xTaskCheckForTimeOut+0x78>)
 80043f0:	682e      	ldr	r6, [r5, #0]
 80043f2:	6800      	ldr	r0, [r0, #0]
 80043f4:	4286      	cmp	r6, r0
 80043f6:	d001      	beq.n	80043fc <xTaskCheckForTimeOut+0x4c>
 80043f8:	428a      	cmp	r2, r1
 80043fa:	d20d      	bcs.n	8004418 <xTaskCheckForTimeOut+0x68>

	taskENTER_CRITICAL();
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80043fc:	1a52      	subs	r2, r2, r1
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80043fe:	429a      	cmp	r2, r3
 8004400:	d205      	bcs.n	800440e <xTaskCheckForTimeOut+0x5e>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004402:	1a9b      	subs	r3, r3, r2
 8004404:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004406:	4628      	mov	r0, r5
 8004408:	f7ff ffc6 	bl	8004398 <vTaskInternalSetTimeOutState>
 800440c:	e002      	b.n	8004414 <xTaskCheckForTimeOut+0x64>
			xReturn = pdFALSE;
		}
		else
		{
			*pxTicksToWait = 0;
 800440e:	2300      	movs	r3, #0
 8004410:	6023      	str	r3, [r4, #0]
 8004412:	e001      	b.n	8004418 <xTaskCheckForTimeOut+0x68>
			if( *pxTicksToWait == portMAX_DELAY )
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004414:	2400      	movs	r4, #0
 8004416:	e000      	b.n	800441a <xTaskCheckForTimeOut+0x6a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004418:	2401      	movs	r4, #1
		{
			*pxTicksToWait = 0;
			xReturn = pdTRUE;
		}
	}
	taskEXIT_CRITICAL();
 800441a:	f000 fc75 	bl	8004d08 <vPortExitCritical>

	return xReturn;
}
 800441e:	4620      	mov	r0, r4
 8004420:	bd70      	pop	{r4, r5, r6, pc}
 8004422:	bf00      	nop
 8004424:	20000658 	.word	0x20000658
 8004428:	200001a0 	.word	0x200001a0

0800442c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xYieldPending = pdTRUE;
 800442c:	4b01      	ldr	r3, [pc, #4]	; (8004434 <vTaskMissedYield+0x8>)
 800442e:	2201      	movs	r2, #1
 8004430:	601a      	str	r2, [r3, #0]
 8004432:	4770      	bx	lr
 8004434:	20000694 	.word	0x20000694

08004438 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004438:	4b05      	ldr	r3, [pc, #20]	; (8004450 <xTaskGetSchedulerState+0x18>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	b133      	cbz	r3, 800444c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800443e:	4b05      	ldr	r3, [pc, #20]	; (8004454 <xTaskGetSchedulerState+0x1c>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	2b00      	cmp	r3, #0
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004444:	bf0c      	ite	eq
 8004446:	2002      	moveq	r0, #2
 8004448:	2000      	movne	r0, #0
 800444a:	4770      	bx	lr
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800444c:	2001      	movs	r0, #1
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
 800444e:	4770      	bx	lr
 8004450:	200001a8 	.word	0x200001a8
 8004454:	20000638 	.word	0x20000638

08004458 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004458:	b538      	push	{r3, r4, r5, lr}
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
 800445a:	4604      	mov	r4, r0
 800445c:	b908      	cbnz	r0, 8004462 <xTaskPriorityDisinherit+0xa>
#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;
 800445e:	2000      	movs	r0, #0
 8004460:	bd38      	pop	{r3, r4, r5, pc}
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004462:	4b1b      	ldr	r3, [pc, #108]	; (80044d0 <xTaskPriorityDisinherit+0x78>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4298      	cmp	r0, r3
 8004468:	d008      	beq.n	800447c <xTaskPriorityDisinherit+0x24>
 800446a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800446e:	f383 8811 	msr	BASEPRI, r3
 8004472:	f3bf 8f6f 	isb	sy
 8004476:	f3bf 8f4f 	dsb	sy
 800447a:	e7fe      	b.n	800447a <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 800447c:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800447e:	b943      	cbnz	r3, 8004492 <xTaskPriorityDisinherit+0x3a>
 8004480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004484:	f383 8811 	msr	BASEPRI, r3
 8004488:	f3bf 8f6f 	isb	sy
 800448c:	f3bf 8f4f 	dsb	sy
 8004490:	e7fe      	b.n	8004490 <xTaskPriorityDisinherit+0x38>
			( pxTCB->uxMutexesHeld )--;

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004492:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8004494:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
 8004496:	3b01      	subs	r3, #1

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004498:	4291      	cmp	r1, r2
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
 800449a:	6503      	str	r3, [r0, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800449c:	d0df      	beq.n	800445e <xTaskPriorityDisinherit+0x6>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d1dd      	bne.n	800445e <xTaskPriorityDisinherit+0x6>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80044a2:	1d05      	adds	r5, r0, #4
 80044a4:	4628      	mov	r0, r5
 80044a6:	f7ff f835 	bl	8003514 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80044aa:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80044ac:	62e3      	str	r3, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80044ae:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80044b2:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 80044b4:	4a07      	ldr	r2, [pc, #28]	; (80044d4 <xTaskPriorityDisinherit+0x7c>)
 80044b6:	6811      	ldr	r1, [r2, #0]
 80044b8:	428b      	cmp	r3, r1
 80044ba:	bf88      	it	hi
 80044bc:	6013      	strhi	r3, [r2, #0]
 80044be:	4a06      	ldr	r2, [pc, #24]	; (80044d8 <xTaskPriorityDisinherit+0x80>)
 80044c0:	2014      	movs	r0, #20
 80044c2:	fb00 2003 	mla	r0, r0, r3, r2
 80044c6:	4629      	mov	r1, r5
 80044c8:	f7ff f800 	bl	80034cc <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80044cc:	2001      	movs	r0, #1
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
 80044ce:	bd38      	pop	{r3, r4, r5, pc}
 80044d0:	20000640 	.word	0x20000640
 80044d4:	20000690 	.word	0x20000690
 80044d8:	200001d8 	.word	0x200001d8

080044dc <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80044dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 80044de:	4c11      	ldr	r4, [pc, #68]	; (8004524 <prvCheckForValidListAndQueue+0x48>)
static void prvCheckForValidListAndQueue( void )
{
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80044e0:	f000 fbf0 	bl	8004cc4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80044e4:	6825      	ldr	r5, [r4, #0]
 80044e6:	b9bd      	cbnz	r5, 8004518 <prvCheckForValidListAndQueue+0x3c>
		{
			vListInitialise( &xActiveTimerList1 );
 80044e8:	4f0f      	ldr	r7, [pc, #60]	; (8004528 <prvCheckForValidListAndQueue+0x4c>)
			vListInitialise( &xActiveTimerList2 );
 80044ea:	4e10      	ldr	r6, [pc, #64]	; (800452c <prvCheckForValidListAndQueue+0x50>)
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
		{
			vListInitialise( &xActiveTimerList1 );
 80044ec:	4638      	mov	r0, r7
 80044ee:	f7fe ffdf 	bl	80034b0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80044f2:	4630      	mov	r0, r6
 80044f4:	f7fe ffdc 	bl	80034b0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80044f8:	4b0d      	ldr	r3, [pc, #52]	; (8004530 <prvCheckForValidListAndQueue+0x54>)
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80044fa:	4a0e      	ldr	r2, [pc, #56]	; (8004534 <prvCheckForValidListAndQueue+0x58>)
	{
		if( xTimerQueue == NULL )
		{
			vListInitialise( &xActiveTimerList1 );
			vListInitialise( &xActiveTimerList2 );
			pxCurrentTimerList = &xActiveTimerList1;
 80044fc:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80044fe:	4b0e      	ldr	r3, [pc, #56]	; (8004538 <prvCheckForValidListAndQueue+0x5c>)
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004500:	2110      	movs	r1, #16
		if( xTimerQueue == NULL )
		{
			vListInitialise( &xActiveTimerList1 );
			vListInitialise( &xActiveTimerList2 );
			pxCurrentTimerList = &xActiveTimerList1;
			pxOverflowTimerList = &xActiveTimerList2;
 8004502:	601e      	str	r6, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004504:	200a      	movs	r0, #10
 8004506:	9500      	str	r5, [sp, #0]
 8004508:	4b0c      	ldr	r3, [pc, #48]	; (800453c <prvCheckForValidListAndQueue+0x60>)
 800450a:	f7ff f8e3 	bl	80036d4 <xQueueGenericCreateStatic>
 800450e:	6020      	str	r0, [r4, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004510:	b110      	cbz	r0, 8004518 <prvCheckForValidListAndQueue+0x3c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004512:	490b      	ldr	r1, [pc, #44]	; (8004540 <prvCheckForValidListAndQueue+0x64>)
 8004514:	f7ff fade 	bl	8003ad4 <vQueueAddToRegistry>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 8004518:	b003      	add	sp, #12
 800451a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800451e:	f000 bbf3 	b.w	8004d08 <vPortExitCritical>
 8004522:	bf00      	nop
 8004524:	200007b8 	.word	0x200007b8
 8004528:	2000069c 	.word	0x2000069c
 800452c:	200006b0 	.word	0x200006b0
 8004530:	20000698 	.word	0x20000698
 8004534:	200006c8 	.word	0x200006c8
 8004538:	200007bc 	.word	0x200007bc
 800453c:	20000768 	.word	0x20000768
 8004540:	08005cdb 	.word	0x08005cdb

08004544 <prvInsertTimerInActiveList>:
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );

	if( xNextExpiryTime <= xTimeNow )
 8004544:	4291      	cmp	r1, r2
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004546:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004548:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800454a:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 800454c:	d806      	bhi.n	800455c <prvInsertTimerInActiveList+0x18>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800454e:	1ad2      	subs	r2, r2, r3
 8004550:	6983      	ldr	r3, [r0, #24]
 8004552:	429a      	cmp	r2, r3
 8004554:	d20d      	bcs.n	8004572 <prvInsertTimerInActiveList+0x2e>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004556:	1d01      	adds	r1, r0, #4
 8004558:	4b07      	ldr	r3, [pc, #28]	; (8004578 <prvInsertTimerInActiveList+0x34>)
 800455a:	e005      	b.n	8004568 <prvInsertTimerInActiveList+0x24>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800455c:	429a      	cmp	r2, r3
 800455e:	d201      	bcs.n	8004564 <prvInsertTimerInActiveList+0x20>
 8004560:	4299      	cmp	r1, r3
 8004562:	d206      	bcs.n	8004572 <prvInsertTimerInActiveList+0x2e>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004564:	4b05      	ldr	r3, [pc, #20]	; (800457c <prvInsertTimerInActiveList+0x38>)
 8004566:	1d01      	adds	r1, r0, #4
 8004568:	6818      	ldr	r0, [r3, #0]
 800456a:	f7fe ffbb 	bl	80034e4 <vListInsert>
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
BaseType_t xProcessTimerNow = pdFALSE;
 800456e:	2000      	movs	r0, #0
 8004570:	bd08      	pop	{r3, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004572:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
 8004574:	bd08      	pop	{r3, pc}
 8004576:	bf00      	nop
 8004578:	200007bc 	.word	0x200007bc
 800457c:	20000698 	.word	0x20000698

08004580 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004580:	b510      	push	{r4, lr}
 8004582:	b088      	sub	sp, #32

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004584:	f7ff ffaa 	bl	80044dc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004588:	4b13      	ldr	r3, [pc, #76]	; (80045d8 <xTimerCreateTimerTask+0x58>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	b943      	cbnz	r3, 80045a0 <xTimerCreateTimerTask+0x20>
 800458e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004592:	f383 8811 	msr	BASEPRI, r3
 8004596:	f3bf 8f6f 	isb	sy
 800459a:	f3bf 8f4f 	dsb	sy
 800459e:	e01a      	b.n	80045d6 <xTimerCreateTimerTask+0x56>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80045a0:	2400      	movs	r4, #0
			StackType_t *pxTimerTaskStackBuffer = NULL;
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80045a2:	aa07      	add	r2, sp, #28
 80045a4:	a906      	add	r1, sp, #24
 80045a6:	a805      	add	r0, sp, #20

	if( xTimerQueue != NULL )
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80045a8:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80045aa:	9406      	str	r4, [sp, #24]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80045ac:	f000 fa28 	bl	8004a00 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80045b0:	9b05      	ldr	r3, [sp, #20]
 80045b2:	9302      	str	r3, [sp, #8]
 80045b4:	9b06      	ldr	r3, [sp, #24]
 80045b6:	9301      	str	r3, [sp, #4]
 80045b8:	2302      	movs	r3, #2
 80045ba:	9300      	str	r3, [sp, #0]
 80045bc:	9a07      	ldr	r2, [sp, #28]
 80045be:	4907      	ldr	r1, [pc, #28]	; (80045dc <xTimerCreateTimerTask+0x5c>)
 80045c0:	4807      	ldr	r0, [pc, #28]	; (80045e0 <xTimerCreateTimerTask+0x60>)
 80045c2:	4623      	mov	r3, r4
 80045c4:	f7ff fc1e 	bl	8003e04 <xTaskCreateStatic>
 80045c8:	4b06      	ldr	r3, [pc, #24]	; (80045e4 <xTimerCreateTimerTask+0x64>)
 80045ca:	6018      	str	r0, [r3, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80045cc:	2800      	cmp	r0, #0
 80045ce:	d0de      	beq.n	800458e <xTimerCreateTimerTask+0xe>
	return xReturn;
}
 80045d0:	2001      	movs	r0, #1
 80045d2:	b008      	add	sp, #32
 80045d4:	bd10      	pop	{r4, pc}
 80045d6:	e7fe      	b.n	80045d6 <xTimerCreateTimerTask+0x56>
 80045d8:	200007b8 	.word	0x200007b8
 80045dc:	08005ce0 	.word	0x08005ce0
 80045e0:	080046c5 	.word	0x080046c5
 80045e4:	200007c0 	.word	0x200007c0

080045e8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80045e8:	b530      	push	{r4, r5, lr}
 80045ea:	4615      	mov	r5, r2
 80045ec:	b085      	sub	sp, #20
 80045ee:	461a      	mov	r2, r3
BaseType_t xReturn = pdFAIL;
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80045f0:	4603      	mov	r3, r0
 80045f2:	b940      	cbnz	r0, 8004606 <xTimerGenericCommand+0x1e>
 80045f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045f8:	f383 8811 	msr	BASEPRI, r3
 80045fc:	f3bf 8f6f 	isb	sy
 8004600:	f3bf 8f4f 	dsb	sy
 8004604:	e7fe      	b.n	8004604 <xTimerGenericCommand+0x1c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004606:	4c0d      	ldr	r4, [pc, #52]	; (800463c <xTimerGenericCommand+0x54>)
 8004608:	6820      	ldr	r0, [r4, #0]
 800460a:	b1a8      	cbz	r0, 8004638 <xTimerGenericCommand+0x50>
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800460c:	2905      	cmp	r1, #5
	on a particular timer definition. */
	if( xTimerQueue != NULL )
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800460e:	e88d 0022 	stmia.w	sp, {r1, r5}
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8004612:	9302      	str	r3, [sp, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004614:	dc0c      	bgt.n	8004630 <xTimerGenericCommand+0x48>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004616:	f7ff ff0f 	bl	8004438 <xTaskGetSchedulerState>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800461a:	2300      	movs	r3, #0
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800461c:	2802      	cmp	r0, #2
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800461e:	bf08      	it	eq
 8004620:	9a08      	ldreq	r2, [sp, #32]
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004622:	6820      	ldr	r0, [r4, #0]
 8004624:	bf18      	it	ne
 8004626:	461a      	movne	r2, r3
 8004628:	4669      	mov	r1, sp
 800462a:	f7ff f8a1 	bl	8003770 <xQueueGenericSend>
 800462e:	e003      	b.n	8004638 <xTimerGenericCommand+0x50>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004630:	2300      	movs	r3, #0
 8004632:	4669      	mov	r1, sp
 8004634:	f7ff f94e 	bl	80038d4 <xQueueGenericSendFromISR>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
}
 8004638:	b005      	add	sp, #20
 800463a:	bd30      	pop	{r4, r5, pc}
 800463c:	200007b8 	.word	0x200007b8

08004640 <prvSwitchTimerLists>:
	}
}
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004640:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004644:	4e1d      	ldr	r6, [pc, #116]	; (80046bc <prvSwitchTimerLists+0x7c>)
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004646:	f04f 0800 	mov.w	r8, #0

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800464a:	4637      	mov	r7, r6
 800464c:	6833      	ldr	r3, [r6, #0]
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	b35a      	cbz	r2, 80046aa <prvSwitchTimerLists+0x6a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004652:	68db      	ldr	r3, [r3, #12]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004654:	68dc      	ldr	r4, [r3, #12]
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004656:	681d      	ldr	r5, [r3, #0]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004658:	f104 0904 	add.w	r9, r4, #4
 800465c:	4648      	mov	r0, r9
 800465e:	f7fe ff59 	bl	8003514 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004662:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004664:	4620      	mov	r0, r4
 8004666:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004668:	69e3      	ldr	r3, [r4, #28]
 800466a:	2b01      	cmp	r3, #1
 800466c:	d1ee      	bne.n	800464c <prvSwitchTimerLists+0xc>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800466e:	69a3      	ldr	r3, [r4, #24]
 8004670:	442b      	add	r3, r5
			if( xReloadTime > xNextExpireTime )
 8004672:	429d      	cmp	r5, r3
 8004674:	d206      	bcs.n	8004684 <prvSwitchTimerLists+0x44>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004676:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004678:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800467a:	4649      	mov	r1, r9
 800467c:	6838      	ldr	r0, [r7, #0]
 800467e:	f7fe ff31 	bl	80034e4 <vListInsert>
 8004682:	e7e3      	b.n	800464c <prvSwitchTimerLists+0xc>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004684:	2300      	movs	r3, #0
 8004686:	f8cd 8000 	str.w	r8, [sp]
 800468a:	462a      	mov	r2, r5
 800468c:	4619      	mov	r1, r3
 800468e:	4620      	mov	r0, r4
 8004690:	f7ff ffaa 	bl	80045e8 <xTimerGenericCommand>
				configASSERT( xResult );
 8004694:	2800      	cmp	r0, #0
 8004696:	d1d9      	bne.n	800464c <prvSwitchTimerLists+0xc>
 8004698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800469c:	f383 8811 	msr	BASEPRI, r3
 80046a0:	f3bf 8f6f 	isb	sy
 80046a4:	f3bf 8f4f 	dsb	sy
 80046a8:	e7fe      	b.n	80046a8 <prvSwitchTimerLists+0x68>
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
 80046aa:	4a05      	ldr	r2, [pc, #20]	; (80046c0 <prvSwitchTimerLists+0x80>)
 80046ac:	4903      	ldr	r1, [pc, #12]	; (80046bc <prvSwitchTimerLists+0x7c>)
 80046ae:	6810      	ldr	r0, [r2, #0]
 80046b0:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 80046b2:	6013      	str	r3, [r2, #0]
}
 80046b4:	b003      	add	sp, #12
 80046b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80046ba:	bf00      	nop
 80046bc:	20000698 	.word	0x20000698
 80046c0:	200007bc 	.word	0x200007bc

080046c4 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80046c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80046c8:	4d73      	ldr	r5, [pc, #460]	; (8004898 <prvTimerTask+0x1d4>)
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
 80046ca:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 80048a8 <prvTimerTask+0x1e4>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80046ce:	b089      	sub	sp, #36	; 0x24
 80046d0:	462f      	mov	r7, r5
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80046d2:	682b      	ldr	r3, [r5, #0]
 80046d4:	f8d3 b000 	ldr.w	fp, [r3]
	if( *pxListWasEmpty == pdFALSE )
 80046d8:	f1bb 0f00 	cmp.w	fp, #0
 80046dc:	d003      	beq.n	80046e6 <prvTimerTask+0x22>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80046de:	68db      	ldr	r3, [r3, #12]
 80046e0:	f8d3 9000 	ldr.w	r9, [r3]
 80046e4:	e000      	b.n	80046e8 <prvTimerTask+0x24>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80046e6:	46d9      	mov	r9, fp
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80046e8:	f7ff fc8c 	bl	8004004 <vTaskSuspendAll>
static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80046ec:	f7ff fc92 	bl	8004014 <xTaskGetTickCount>

	if( xTimeNow < xLastTime )
 80046f0:	4b6a      	ldr	r3, [pc, #424]	; (800489c <prvTimerTask+0x1d8>)
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	4290      	cmp	r0, r2
static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80046f6:	4682      	mov	sl, r0
 80046f8:	461e      	mov	r6, r3

	if( xTimeNow < xLastTime )
 80046fa:	d205      	bcs.n	8004708 <prvTimerTask+0x44>
 80046fc:	9303      	str	r3, [sp, #12]
	{
		prvSwitchTimerLists();
		*pxTimerListsWereSwitched = pdTRUE;
 80046fe:	2401      	movs	r4, #1

	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists();
 8004700:	f7ff ff9e 	bl	8004640 <prvSwitchTimerLists>
 8004704:	9b03      	ldr	r3, [sp, #12]
 8004706:	e000      	b.n	800470a <prvTimerTask+0x46>
		*pxTimerListsWereSwitched = pdTRUE;
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004708:	2400      	movs	r4, #0
	}

	xLastTime = xTimeNow;
 800470a:	f8c3 a000 	str.w	sl, [r3]
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
		if( xTimerListsWereSwitched == pdFALSE )
 800470e:	2c00      	cmp	r4, #0
 8004710:	d14e      	bne.n	80047b0 <prvTimerTask+0xec>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004712:	f1bb 0f00 	cmp.w	fp, #0
 8004716:	d030      	beq.n	800477a <prvTimerTask+0xb6>
 8004718:	45ca      	cmp	sl, r9
 800471a:	d335      	bcc.n	8004788 <prvTimerTask+0xc4>
			{
				( void ) xTaskResumeAll();
 800471c:	f7ff fd14 	bl	8004148 <xTaskResumeAll>
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	68db      	ldr	r3, [r3, #12]
 8004724:	f8d3 b00c 	ldr.w	fp, [r3, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004728:	f10b 0004 	add.w	r0, fp, #4
 800472c:	f7fe fef2 	bl	8003514 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004730:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004734:	2b01      	cmp	r3, #1
 8004736:	d119      	bne.n	800476c <prvTimerTask+0xa8>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004738:	f8db 1018 	ldr.w	r1, [fp, #24]
 800473c:	464b      	mov	r3, r9
 800473e:	4652      	mov	r2, sl
 8004740:	4449      	add	r1, r9
 8004742:	4658      	mov	r0, fp
 8004744:	f7ff fefe 	bl	8004544 <prvInsertTimerInActiveList>
 8004748:	b180      	cbz	r0, 800476c <prvTimerTask+0xa8>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800474a:	9400      	str	r4, [sp, #0]
 800474c:	4623      	mov	r3, r4
 800474e:	464a      	mov	r2, r9
 8004750:	4621      	mov	r1, r4
 8004752:	4658      	mov	r0, fp
 8004754:	f7ff ff48 	bl	80045e8 <xTimerGenericCommand>
			configASSERT( xResult );
 8004758:	b940      	cbnz	r0, 800476c <prvTimerTask+0xa8>
 800475a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800475e:	f383 8811 	msr	BASEPRI, r3
 8004762:	f3bf 8f6f 	isb	sy
 8004766:	f3bf 8f4f 	dsb	sy
 800476a:	e7fe      	b.n	800476a <prvTimerTask+0xa6>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800476c:	f8db 3024 	ldr.w	r3, [fp, #36]	; 0x24
 8004770:	4658      	mov	r0, fp
 8004772:	4798      	blx	r3
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004774:	f8df 912c 	ldr.w	r9, [pc, #300]	; 80048a4 <prvTimerTask+0x1e0>
 8004778:	e027      	b.n	80047ca <prvTimerTask+0x106>
				case when the current timer list is empty. */
				if( xListWasEmpty != pdFALSE )
				{
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800477a:	4b49      	ldr	r3, [pc, #292]	; (80048a0 <prvTimerTask+0x1dc>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	681a      	ldr	r2, [r3, #0]
 8004780:	fab2 f282 	clz	r2, r2
 8004784:	0952      	lsrs	r2, r2, #5
 8004786:	e000      	b.n	800478a <prvTimerTask+0xc6>
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
		if( xTimerListsWereSwitched == pdFALSE )
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004788:	4622      	mov	r2, r4
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800478a:	4b46      	ldr	r3, [pc, #280]	; (80048a4 <prvTimerTask+0x1e0>)
 800478c:	ebca 0109 	rsb	r1, sl, r9
 8004790:	6818      	ldr	r0, [r3, #0]
 8004792:	f7ff f9b3 	bl	8003afc <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
 8004796:	f7ff fcd7 	bl	8004148 <xTaskResumeAll>
 800479a:	2800      	cmp	r0, #0
 800479c:	d1ea      	bne.n	8004774 <prvTimerTask+0xb0>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
 800479e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80047a2:	f8c8 3000 	str.w	r3, [r8]
 80047a6:	f3bf 8f4f 	dsb	sy
 80047aa:	f3bf 8f6f 	isb	sy
 80047ae:	e7e1      	b.n	8004774 <prvTimerTask+0xb0>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
 80047b0:	f7ff fcca 	bl	8004148 <xTaskResumeAll>
 80047b4:	e7de      	b.n	8004774 <prvTimerTask+0xb0>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80047b6:	9b04      	ldr	r3, [sp, #16]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	da03      	bge.n	80047c4 <prvTimerTask+0x100>
				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80047bc:	9907      	ldr	r1, [sp, #28]
 80047be:	9806      	ldr	r0, [sp, #24]
 80047c0:	9b05      	ldr	r3, [sp, #20]
 80047c2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80047c4:	9b04      	ldr	r3, [sp, #16]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	da08      	bge.n	80047dc <prvTimerTask+0x118>
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80047ca:	2200      	movs	r2, #0
 80047cc:	a904      	add	r1, sp, #16
 80047ce:	f8d9 0000 	ldr.w	r0, [r9]
 80047d2:	f7ff f8df 	bl	8003994 <xQueueReceive>
 80047d6:	2800      	cmp	r0, #0
 80047d8:	d1ed      	bne.n	80047b6 <prvTimerTask+0xf2>
 80047da:	e77a      	b.n	80046d2 <prvTimerTask+0xe>
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80047dc:	9c06      	ldr	r4, [sp, #24]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80047de:	6963      	ldr	r3, [r4, #20]
 80047e0:	b113      	cbz	r3, 80047e8 <prvTimerTask+0x124>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80047e2:	1d20      	adds	r0, r4, #4
 80047e4:	f7fe fe96 	bl	8003514 <uxListRemove>
static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80047e8:	f7ff fc14 	bl	8004014 <xTaskGetTickCount>

	if( xTimeNow < xLastTime )
 80047ec:	6833      	ldr	r3, [r6, #0]
 80047ee:	4298      	cmp	r0, r3
static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80047f0:	4683      	mov	fp, r0

	if( xTimeNow < xLastTime )
 80047f2:	d201      	bcs.n	80047f8 <prvTimerTask+0x134>
	{
		prvSwitchTimerLists();
 80047f4:	f7ff ff24 	bl	8004640 <prvSwitchTimerLists>
 80047f8:	9a04      	ldr	r2, [sp, #16]
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
	}

	xLastTime = xTimeNow;
 80047fa:	f8c6 b000 	str.w	fp, [r6]
 80047fe:	2a09      	cmp	r2, #9
 8004800:	d8e3      	bhi.n	80047ca <prvTimerTask+0x106>
 8004802:	2301      	movs	r3, #1
 8004804:	4093      	lsls	r3, r2
 8004806:	f413 7a04 	ands.w	sl, r3, #528	; 0x210
 800480a:	d129      	bne.n	8004860 <prvTimerTask+0x19c>
 800480c:	f013 0fc7 	tst.w	r3, #199	; 0xc7
 8004810:	d102      	bne.n	8004818 <prvTimerTask+0x154>
 8004812:	069b      	lsls	r3, r3, #26
 8004814:	d437      	bmi.n	8004886 <prvTimerTask+0x1c2>
 8004816:	e7d8      	b.n	80047ca <prvTimerTask+0x106>
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004818:	69a1      	ldr	r1, [r4, #24]
 800481a:	9b05      	ldr	r3, [sp, #20]
 800481c:	465a      	mov	r2, fp
 800481e:	4419      	add	r1, r3
 8004820:	4620      	mov	r0, r4
 8004822:	f7ff fe8f 	bl	8004544 <prvInsertTimerInActiveList>
 8004826:	2800      	cmp	r0, #0
 8004828:	d0cf      	beq.n	80047ca <prvTimerTask+0x106>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800482a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800482c:	4620      	mov	r0, r4
 800482e:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004830:	69e3      	ldr	r3, [r4, #28]
 8004832:	2b01      	cmp	r3, #1
 8004834:	d1c9      	bne.n	80047ca <prvTimerTask+0x106>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004836:	69a2      	ldr	r2, [r4, #24]
 8004838:	9905      	ldr	r1, [sp, #20]
 800483a:	f8cd a000 	str.w	sl, [sp]
 800483e:	440a      	add	r2, r1
 8004840:	4653      	mov	r3, sl
 8004842:	4651      	mov	r1, sl
 8004844:	4620      	mov	r0, r4
 8004846:	f7ff fecf 	bl	80045e8 <xTimerGenericCommand>
							configASSERT( xResult );
 800484a:	2800      	cmp	r0, #0
 800484c:	d1bd      	bne.n	80047ca <prvTimerTask+0x106>
 800484e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004852:	f383 8811 	msr	BASEPRI, r3
 8004856:	f3bf 8f6f 	isb	sy
 800485a:	f3bf 8f4f 	dsb	sy
 800485e:	e7fe      	b.n	800485e <prvTimerTask+0x19a>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004860:	9905      	ldr	r1, [sp, #20]
 8004862:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004864:	b941      	cbnz	r1, 8004878 <prvTimerTask+0x1b4>
 8004866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800486a:	f383 8811 	msr	BASEPRI, r3
 800486e:	f3bf 8f6f 	isb	sy
 8004872:	f3bf 8f4f 	dsb	sy
 8004876:	e7fe      	b.n	8004876 <prvTimerTask+0x1b2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004878:	465b      	mov	r3, fp
 800487a:	465a      	mov	r2, fp
 800487c:	4459      	add	r1, fp
 800487e:	4620      	mov	r0, r4
 8004880:	f7ff fe60 	bl	8004544 <prvInsertTimerInActiveList>
 8004884:	e7a1      	b.n	80047ca <prvTimerTask+0x106>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8004886:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 800488a:	2b00      	cmp	r3, #0
 800488c:	d19d      	bne.n	80047ca <prvTimerTask+0x106>
						{
							vPortFree( pxTimer );
 800488e:	4620      	mov	r0, r4
 8004890:	f000 f978 	bl	8004b84 <vPortFree>
 8004894:	e799      	b.n	80047ca <prvTimerTask+0x106>
 8004896:	bf00      	nop
 8004898:	20000698 	.word	0x20000698
 800489c:	200006c4 	.word	0x200006c4
 80048a0:	200007bc 	.word	0x200007bc
 80048a4:	200007b8 	.word	0x200007b8
 80048a8:	e000ed04 	.word	0xe000ed04

080048ac <osKernelInitialize>:
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80048ac:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 80048b0:	b113      	cbz	r3, 80048b8 <osKernelInitialize+0xc>
    stat = osErrorISR;
 80048b2:	f06f 0005 	mvn.w	r0, #5
 80048b6:	4770      	bx	lr
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048b8:	f3ef 8310 	mrs	r3, PRIMASK
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d1f8      	bne.n	80048b2 <osKernelInitialize+0x6>
 80048c0:	4b07      	ldr	r3, [pc, #28]	; (80048e0 <osKernelInitialize+0x34>)
 80048c2:	6818      	ldr	r0, [r3, #0]
 80048c4:	2802      	cmp	r0, #2
 80048c6:	d103      	bne.n	80048d0 <osKernelInitialize+0x24>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80048c8:	f3ef 8311 	mrs	r3, BASEPRI
 80048cc:	b123      	cbz	r3, 80048d8 <osKernelInitialize+0x2c>
 80048ce:	e7f0      	b.n	80048b2 <osKernelInitialize+0x6>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 80048d0:	b910      	cbnz	r0, 80048d8 <osKernelInitialize+0x2c>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 80048d2:	2201      	movs	r2, #1
 80048d4:	601a      	str	r2, [r3, #0]
 80048d6:	4770      	bx	lr
      stat = osOK;
    } else {
      stat = osError;
 80048d8:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 80048dc:	4770      	bx	lr
 80048de:	bf00      	nop
 80048e0:	20000c20 	.word	0x20000c20

080048e4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80048e4:	b510      	push	{r4, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80048e6:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 80048ea:	b113      	cbz	r3, 80048f2 <osKernelStart+0xe>
    stat = osErrorISR;
 80048ec:	f06f 0005 	mvn.w	r0, #5
 80048f0:	bd10      	pop	{r4, pc}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048f2:	f3ef 8410 	mrs	r4, PRIMASK
}

osStatus_t osKernelStart (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 80048f6:	2c00      	cmp	r4, #0
 80048f8:	d1f8      	bne.n	80048ec <osKernelStart+0x8>
 80048fa:	4b09      	ldr	r3, [pc, #36]	; (8004920 <osKernelStart+0x3c>)
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	2a02      	cmp	r2, #2
 8004900:	d103      	bne.n	800490a <osKernelStart+0x26>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004902:	f3ef 8311 	mrs	r3, BASEPRI
 8004906:	b143      	cbz	r3, 800491a <osKernelStart+0x36>
 8004908:	e7f0      	b.n	80048ec <osKernelStart+0x8>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 800490a:	2a01      	cmp	r2, #1
 800490c:	d105      	bne.n	800491a <osKernelStart+0x36>
      KernelState = osKernelRunning;
 800490e:	2202      	movs	r2, #2
 8004910:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8004912:	f7ff fb33 	bl	8003f7c <vTaskStartScheduler>
      stat = osOK;
 8004916:	4620      	mov	r0, r4
 8004918:	bd10      	pop	{r4, pc}
    } else {
      stat = osError;
 800491a:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 800491e:	bd10      	pop	{r4, pc}
 8004920:	20000c20 	.word	0x20000c20

08004924 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004924:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004926:	b087      	sub	sp, #28
 8004928:	4614      	mov	r4, r2
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800492a:	2200      	movs	r2, #0
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800492c:	460b      	mov	r3, r1
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800492e:	9205      	str	r2, [sp, #20]
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004930:	f3ef 8205 	mrs	r2, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8004934:	2a00      	cmp	r2, #0
 8004936:	d149      	bne.n	80049cc <osThreadNew+0xa8>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004938:	f3ef 8210 	mrs	r2, PRIMASK
 800493c:	2a00      	cmp	r2, #0
 800493e:	d145      	bne.n	80049cc <osThreadNew+0xa8>
 8004940:	4a25      	ldr	r2, [pc, #148]	; (80049d8 <osThreadNew+0xb4>)
 8004942:	6812      	ldr	r2, [r2, #0]
 8004944:	2a02      	cmp	r2, #2
 8004946:	d103      	bne.n	8004950 <osThreadNew+0x2c>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004948:	f3ef 8211 	mrs	r2, BASEPRI
 800494c:	2a00      	cmp	r2, #0
 800494e:	d13d      	bne.n	80049cc <osThreadNew+0xa8>
 8004950:	2800      	cmp	r0, #0
 8004952:	d03b      	beq.n	80049cc <osThreadNew+0xa8>
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
 8004954:	2200      	movs	r2, #0
 8004956:	f88d 2013 	strb.w	r2, [sp, #19]
    name  = &empty;
    mem   = -1;

    if (attr != NULL) {
 800495a:	b34c      	cbz	r4, 80049b0 <osThreadNew+0x8c>
      if (attr->name != NULL) {
 800495c:	6821      	ldr	r1, [r4, #0]
 800495e:	b909      	cbnz	r1, 8004964 <osThreadNew+0x40>
  if (!IS_IRQ() && (func != NULL)) {
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
    name  = &empty;
 8004960:	f10d 0113 	add.w	r1, sp, #19

    if (attr != NULL) {
      if (attr->name != NULL) {
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 8004964:	69a5      	ldr	r5, [r4, #24]
        prio = (UBaseType_t)attr->priority;
 8004966:	2d00      	cmp	r5, #0
 8004968:	bf08      	it	eq
 800496a:	2518      	moveq	r5, #24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800496c:	1e6a      	subs	r2, r5, #1
 800496e:	2a37      	cmp	r2, #55	; 0x37
 8004970:	d82e      	bhi.n	80049d0 <osThreadNew+0xac>
 8004972:	6862      	ldr	r2, [r4, #4]
 8004974:	07d2      	lsls	r2, r2, #31
 8004976:	d42b      	bmi.n	80049d0 <osThreadNew+0xac>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 8004978:	6966      	ldr	r6, [r4, #20]
 800497a:	b10e      	cbz	r6, 8004980 <osThreadNew+0x5c>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800497c:	08b2      	lsrs	r2, r6, #2
 800497e:	e000      	b.n	8004982 <osThreadNew+0x5e>
  int32_t mem;

  hTask = NULL;

  if (!IS_IRQ() && (func != NULL)) {
    stack = configMINIMAL_STACK_SIZE;
 8004980:	2280      	movs	r2, #128	; 0x80
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004982:	68a7      	ldr	r7, [r4, #8]
 8004984:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 8004988:	b167      	cbz	r7, 80049a4 <osThreadNew+0x80>
 800498a:	f1be 0f5b 	cmp.w	lr, #91	; 0x5b
 800498e:	d91d      	bls.n	80049cc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004990:	6924      	ldr	r4, [r4, #16]
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004992:	b1dc      	cbz	r4, 80049cc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004994:	b1d6      	cbz	r6, 80049cc <osThreadNew+0xa8>
    else {
      mem = 0;
    }

    if (mem == 1) {
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004996:	9702      	str	r7, [sp, #8]
 8004998:	9401      	str	r4, [sp, #4]
 800499a:	9500      	str	r5, [sp, #0]
 800499c:	f7ff fa32 	bl	8003e04 <xTaskCreateStatic>
 80049a0:	9005      	str	r0, [sp, #20]
 80049a2:	e013      	b.n	80049cc <osThreadNew+0xa8>
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80049a4:	f1be 0f00 	cmp.w	lr, #0
 80049a8:	d110      	bne.n	80049cc <osThreadNew+0xa8>
    if (mem == 1) {
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
                                                                                    (StaticTask_t *)attr->cb_mem);
    }
    else {
      if (mem == 0) {
 80049aa:	6924      	ldr	r4, [r4, #16]
 80049ac:	b124      	cbz	r4, 80049b8 <osThreadNew+0x94>
 80049ae:	e00d      	b.n	80049cc <osThreadNew+0xa8>
  if (!IS_IRQ() && (func != NULL)) {
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
    name  = &empty;
 80049b0:	f10d 0113 	add.w	r1, sp, #19
  int32_t mem;

  hTask = NULL;

  if (!IS_IRQ() && (func != NULL)) {
    stack = configMINIMAL_STACK_SIZE;
 80049b4:	2280      	movs	r2, #128	; 0x80
    prio  = (UBaseType_t)osPriorityNormal;
 80049b6:	2518      	movs	r5, #24
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
                                                                                    (StaticTask_t *)attr->cb_mem);
    }
    else {
      if (mem == 0) {
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80049b8:	ac05      	add	r4, sp, #20
 80049ba:	9401      	str	r4, [sp, #4]
 80049bc:	9500      	str	r5, [sp, #0]
 80049be:	b292      	uxth	r2, r2
 80049c0:	f7ff fa57 	bl	8003e72 <xTaskCreate>
 80049c4:	2801      	cmp	r0, #1
          hTask = NULL;
 80049c6:	bf1c      	itt	ne
 80049c8:	2300      	movne	r3, #0
 80049ca:	9305      	strne	r3, [sp, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80049cc:	9805      	ldr	r0, [sp, #20]
 80049ce:	e000      	b.n	80049d2 <osThreadNew+0xae>
      if (attr->priority != osPriorityNone) {
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
        return (NULL);
 80049d0:	2000      	movs	r0, #0
      }
    }
  }

  return ((osThreadId_t)hTask);
}
 80049d2:	b007      	add	sp, #28
 80049d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049d6:	bf00      	nop
 80049d8:	20000c20 	.word	0x20000c20

080049dc <osThreadExit>:
  }

  return (stat);
}

__NO_RETURN void osThreadExit (void) {
 80049dc:	b508      	push	{r3, lr}
#ifndef USE_FreeRTOS_HEAP_1
  vTaskDelete (NULL);
 80049de:	2000      	movs	r0, #0
 80049e0:	f7ff fa74 	bl	8003ecc <vTaskDelete>
 80049e4:	e7fe      	b.n	80049e4 <osThreadExit+0x8>
	...

080049e8 <vApplicationGetIdleTaskMemory>:
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80049e8:	4b03      	ldr	r3, [pc, #12]	; (80049f8 <vApplicationGetIdleTaskMemory+0x10>)
 80049ea:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80049ec:	4b03      	ldr	r3, [pc, #12]	; (80049fc <vApplicationGetIdleTaskMemory+0x14>)
 80049ee:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80049f0:	2380      	movs	r3, #128	; 0x80
 80049f2:	6013      	str	r3, [r2, #0]
 80049f4:	4770      	bx	lr
 80049f6:	bf00      	nop
 80049f8:	200007c4 	.word	0x200007c4
 80049fc:	20000c24 	.word	0x20000c24

08004a00 <vApplicationGetTimerTaskMemory>:
/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004a00:	4b03      	ldr	r3, [pc, #12]	; (8004a10 <vApplicationGetTimerTaskMemory+0x10>)
 8004a02:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004a04:	4b03      	ldr	r3, [pc, #12]	; (8004a14 <vApplicationGetTimerTaskMemory+0x14>)
 8004a06:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004a08:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004a0c:	6013      	str	r3, [r2, #0]
 8004a0e:	4770      	bx	lr
 8004a10:	20000e24 	.word	0x20000e24
 8004a14:	20000820 	.word	0x20000820

08004a18 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004a18:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004a1a:	4b0f      	ldr	r3, [pc, #60]	; (8004a58 <prvInsertBlockIntoFreeList+0x40>)
 8004a1c:	681a      	ldr	r2, [r3, #0]
 8004a1e:	4282      	cmp	r2, r0
 8004a20:	d201      	bcs.n	8004a26 <prvInsertBlockIntoFreeList+0xe>
 8004a22:	4613      	mov	r3, r2
 8004a24:	e7fa      	b.n	8004a1c <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004a26:	6859      	ldr	r1, [r3, #4]
 8004a28:	185c      	adds	r4, r3, r1
 8004a2a:	42a0      	cmp	r0, r4
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004a2c:	bf01      	itttt	eq
 8004a2e:	6840      	ldreq	r0, [r0, #4]
 8004a30:	1809      	addeq	r1, r1, r0
 8004a32:	4618      	moveq	r0, r3
 8004a34:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004a36:	6841      	ldr	r1, [r0, #4]
 8004a38:	1844      	adds	r4, r0, r1
 8004a3a:	42a2      	cmp	r2, r4
 8004a3c:	d107      	bne.n	8004a4e <prvInsertBlockIntoFreeList+0x36>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004a3e:	4c07      	ldr	r4, [pc, #28]	; (8004a5c <prvInsertBlockIntoFreeList+0x44>)
 8004a40:	6824      	ldr	r4, [r4, #0]
 8004a42:	42a2      	cmp	r2, r4
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004a44:	bf1f      	itttt	ne
 8004a46:	6854      	ldrne	r4, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004a48:	6812      	ldrne	r2, [r2, #0]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004a4a:	1909      	addne	r1, r1, r4
 8004a4c:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004a4e:	4298      	cmp	r0, r3
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004a50:	6002      	str	r2, [r0, #0]
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004a52:	bf18      	it	ne
 8004a54:	6018      	strne	r0, [r3, #0]
 8004a56:	bd10      	pop	{r4, pc}
 8004a58:	20000e88 	.word	0x20000e88
 8004a5c:	20000e84 	.word	0x20000e84

08004a60 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004a60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a64:	4604      	mov	r4, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
 8004a66:	f7ff facd 	bl	8004004 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004a6a:	4940      	ldr	r1, [pc, #256]	; (8004b6c <pvPortMalloc+0x10c>)
 8004a6c:	4d40      	ldr	r5, [pc, #256]	; (8004b70 <pvPortMalloc+0x110>)
 8004a6e:	680b      	ldr	r3, [r1, #0]
 8004a70:	bb0b      	cbnz	r3, 8004ab6 <pvPortMalloc+0x56>
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004a72:	4a40      	ldr	r2, [pc, #256]	; (8004b74 <pvPortMalloc+0x114>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004a74:	0756      	lsls	r6, r2, #29
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004a76:	bf1f      	itttt	ne
 8004a78:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004a7a:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004a7e:	f502 4300 	addne.w	r3, r2, #32768	; 0x8000
 8004a82:	1a1b      	subne	r3, r3, r0
	uxAddress = ( size_t ) ucHeap;

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004a84:	bf14      	ite	ne
 8004a86:	4602      	movne	r2, r0
static void prvHeapInit( void )
{
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004a88:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
	xStart.xBlockSize = ( size_t ) 0;

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004a8c:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8004a8e:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004a90:	f023 0307 	bic.w	r3, r3, #7

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004a94:	4e38      	ldr	r6, [pc, #224]	; (8004b78 <pvPortMalloc+0x118>)
	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
	pxEnd = ( void * ) uxAddress;
 8004a96:	600b      	str	r3, [r1, #0]
	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
	xStart.xBlockSize = ( size_t ) 0;
 8004a98:	2000      	movs	r0, #0
 8004a9a:	6070      	str	r0, [r6, #4]

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004a9c:	6032      	str	r2, [r6, #0]
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
	pxEnd = ( void * ) uxAddress;
	pxEnd->xBlockSize = 0;
 8004a9e:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004aa0:	6018      	str	r0, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004aa2:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004aa4:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004aa6:	4b35      	ldr	r3, [pc, #212]	; (8004b7c <pvPortMalloc+0x11c>)
	pxEnd->pxNextFreeBlock = NULL;

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004aa8:	6050      	str	r0, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004aaa:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004aac:	4b34      	ldr	r3, [pc, #208]	; (8004b80 <pvPortMalloc+0x120>)
 8004aae:	6018      	str	r0, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004ab0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004ab4:	602b      	str	r3, [r5, #0]

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004ab6:	682f      	ldr	r7, [r5, #0]
 8004ab8:	4227      	tst	r7, r4
 8004aba:	d146      	bne.n	8004b4a <pvPortMalloc+0xea>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004abc:	2c00      	cmp	r4, #0
 8004abe:	d045      	beq.n	8004b4c <pvPortMalloc+0xec>
			{
				xWantedSize += xHeapStructSize;
 8004ac0:	f104 0308 	add.w	r3, r4, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004ac4:	0758      	lsls	r0, r3, #29
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004ac6:	bf1c      	itt	ne
 8004ac8:	f023 0307 	bicne.w	r3, r3, #7
 8004acc:	3308      	addne	r3, #8
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d039      	beq.n	8004b46 <pvPortMalloc+0xe6>
 8004ad2:	4a2b      	ldr	r2, [pc, #172]	; (8004b80 <pvPortMalloc+0x120>)
 8004ad4:	6816      	ldr	r6, [r2, #0]
 8004ad6:	42b3      	cmp	r3, r6
 8004ad8:	4690      	mov	r8, r2
 8004ada:	d836      	bhi.n	8004b4a <pvPortMalloc+0xea>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
 8004adc:	4a26      	ldr	r2, [pc, #152]	; (8004b78 <pvPortMalloc+0x118>)
 8004ade:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004ae0:	6868      	ldr	r0, [r5, #4]
 8004ae2:	4283      	cmp	r3, r0
 8004ae4:	d803      	bhi.n	8004aee <pvPortMalloc+0x8e>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004ae6:	6809      	ldr	r1, [r1, #0]
 8004ae8:	428d      	cmp	r5, r1
 8004aea:	d106      	bne.n	8004afa <pvPortMalloc+0x9a>
 8004aec:	e02d      	b.n	8004b4a <pvPortMalloc+0xea>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004aee:	682c      	ldr	r4, [r5, #0]
 8004af0:	2c00      	cmp	r4, #0
 8004af2:	d0f8      	beq.n	8004ae6 <pvPortMalloc+0x86>
 8004af4:	462a      	mov	r2, r5
 8004af6:	4625      	mov	r5, r4
 8004af8:	e7f2      	b.n	8004ae0 <pvPortMalloc+0x80>
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004afa:	6829      	ldr	r1, [r5, #0]
				was	not found. */
				if( pxBlock != pxEnd )
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004afc:	6814      	ldr	r4, [r2, #0]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004afe:	6011      	str	r1, [r2, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004b00:	1ac2      	subs	r2, r0, r3
 8004b02:	2a10      	cmp	r2, #16
 8004b04:	d90f      	bls.n	8004b26 <pvPortMalloc+0xc6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004b06:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b08:	0741      	lsls	r1, r0, #29
 8004b0a:	d008      	beq.n	8004b1e <pvPortMalloc+0xbe>
 8004b0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b10:	f383 8811 	msr	BASEPRI, r3
 8004b14:	f3bf 8f6f 	isb	sy
 8004b18:	f3bf 8f4f 	dsb	sy
 8004b1c:	e7fe      	b.n	8004b1c <pvPortMalloc+0xbc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004b1e:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004b20:	606b      	str	r3, [r5, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004b22:	f7ff ff79 	bl	8004a18 <prvInsertBlockIntoFreeList>
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004b26:	4915      	ldr	r1, [pc, #84]	; (8004b7c <pvPortMalloc+0x11c>)
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004b28:	686b      	ldr	r3, [r5, #4]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004b2a:	6808      	ldr	r0, [r1, #0]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004b2c:	1af2      	subs	r2, r6, r3
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004b2e:	431f      	orrs	r7, r3
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004b30:	4282      	cmp	r2, r0
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
					pxBlock->pxNextFreeBlock = NULL;
 8004b32:	f04f 0300 	mov.w	r3, #0
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004b36:	f8c8 2000 	str.w	r2, [r8]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004b3a:	bf38      	it	cc
 8004b3c:	600a      	strcc	r2, [r1, #0]
				was	not found. */
				if( pxBlock != pxEnd )
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004b3e:	3408      	adds	r4, #8
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004b40:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004b42:	602b      	str	r3, [r5, #0]
 8004b44:	e002      	b.n	8004b4c <pvPortMalloc+0xec>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004b46:	461c      	mov	r4, r3
 8004b48:	e000      	b.n	8004b4c <pvPortMalloc+0xec>
 8004b4a:	2400      	movs	r4, #0
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004b4c:	f7ff fafc 	bl	8004148 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b50:	0763      	lsls	r3, r4, #29
 8004b52:	d008      	beq.n	8004b66 <pvPortMalloc+0x106>
 8004b54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b58:	f383 8811 	msr	BASEPRI, r3
 8004b5c:	f3bf 8f6f 	isb	sy
 8004b60:	f3bf 8f4f 	dsb	sy
 8004b64:	e7fe      	b.n	8004b64 <pvPortMalloc+0x104>
	return pvReturn;
}
 8004b66:	4620      	mov	r0, r4
 8004b68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b6c:	20000e84 	.word	0x20000e84
 8004b70:	20008e90 	.word	0x20008e90
 8004b74:	20000e90 	.word	0x20000e90
 8004b78:	20000e88 	.word	0x20000e88
 8004b7c:	20008e94 	.word	0x20008e94
 8004b80:	20000e80 	.word	0x20000e80

08004b84 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004b84:	b510      	push	{r4, lr}
uint8_t *puc = ( uint8_t * ) pv;
BlockLink_t *pxLink;

	if( pv != NULL )
 8004b86:	4604      	mov	r4, r0
 8004b88:	b370      	cbz	r0, 8004be8 <vPortFree+0x64>

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004b8a:	4a18      	ldr	r2, [pc, #96]	; (8004bec <vPortFree+0x68>)
 8004b8c:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8004b90:	6812      	ldr	r2, [r2, #0]
 8004b92:	4213      	tst	r3, r2
 8004b94:	d108      	bne.n	8004ba8 <vPortFree+0x24>
 8004b96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b9a:	f383 8811 	msr	BASEPRI, r3
 8004b9e:	f3bf 8f6f 	isb	sy
 8004ba2:	f3bf 8f4f 	dsb	sy
 8004ba6:	e7fe      	b.n	8004ba6 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004ba8:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8004bac:	b141      	cbz	r1, 8004bc0 <vPortFree+0x3c>
 8004bae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bb2:	f383 8811 	msr	BASEPRI, r3
 8004bb6:	f3bf 8f6f 	isb	sy
 8004bba:	f3bf 8f4f 	dsb	sy
 8004bbe:	e7fe      	b.n	8004bbe <vPortFree+0x3a>
		{
			if( pxLink->pxNextFreeBlock == NULL )
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004bc0:	ea23 0302 	bic.w	r3, r3, r2
 8004bc4:	f840 3c04 	str.w	r3, [r0, #-4]

				vTaskSuspendAll();
 8004bc8:	f7ff fa1c 	bl	8004004 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004bcc:	4a08      	ldr	r2, [pc, #32]	; (8004bf0 <vPortFree+0x6c>)
 8004bce:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8004bd2:	6813      	ldr	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004bd4:	f1a4 0008 	sub.w	r0, r4, #8
				pxLink->xBlockSize &= ~xBlockAllocatedBit;

				vTaskSuspendAll();
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004bd8:	440b      	add	r3, r1
 8004bda:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004bdc:	f7ff ff1c 	bl	8004a18 <prvInsertBlockIntoFreeList>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004be0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
				}
				( void ) xTaskResumeAll();
 8004be4:	f7ff bab0 	b.w	8004148 <xTaskResumeAll>
 8004be8:	bd10      	pop	{r4, pc}
 8004bea:	bf00      	nop
 8004bec:	20008e90 	.word	0x20008e90
 8004bf0:	20000e80 	.word	0x20000e80

08004bf4 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004bf4:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004bfa:	4b0d      	ldr	r3, [pc, #52]	; (8004c30 <prvTaskExitError+0x3c>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	3301      	adds	r3, #1
 8004c00:	d008      	beq.n	8004c14 <prvTaskExitError+0x20>
 8004c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c06:	f383 8811 	msr	BASEPRI, r3
 8004c0a:	f3bf 8f6f 	isb	sy
 8004c0e:	f3bf 8f4f 	dsb	sy
 8004c12:	e7fe      	b.n	8004c12 <prvTaskExitError+0x1e>
 8004c14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c18:	f383 8811 	msr	BASEPRI, r3
 8004c1c:	f3bf 8f6f 	isb	sy
 8004c20:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004c24:	9b01      	ldr	r3, [sp, #4]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d0fc      	beq.n	8004c24 <prvTaskExitError+0x30>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004c2a:	b002      	add	sp, #8
 8004c2c:	4770      	bx	lr
 8004c2e:	bf00      	nop
 8004c30:	2000006c 	.word	0x2000006c

08004c34 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004c34:	4808      	ldr	r0, [pc, #32]	; (8004c58 <prvPortStartFirstTask+0x24>)
 8004c36:	6800      	ldr	r0, [r0, #0]
 8004c38:	6800      	ldr	r0, [r0, #0]
 8004c3a:	f380 8808 	msr	MSP, r0
 8004c3e:	f04f 0000 	mov.w	r0, #0
 8004c42:	f380 8814 	msr	CONTROL, r0
 8004c46:	b662      	cpsie	i
 8004c48:	b661      	cpsie	f
 8004c4a:	f3bf 8f4f 	dsb	sy
 8004c4e:	f3bf 8f6f 	isb	sy
 8004c52:	df00      	svc	0
 8004c54:	bf00      	nop
 8004c56:	0000      	.short	0x0000
 8004c58:	e000ed08 	.word	0xe000ed08

08004c5c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004c5c:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004c6c <vPortEnableVFP+0x10>
 8004c60:	6801      	ldr	r1, [r0, #0]
 8004c62:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004c66:	6001      	str	r1, [r0, #0]
 8004c68:	4770      	bx	lr
 8004c6a:	0000      	.short	0x0000
 8004c6c:	e000ed88 	.word	0xe000ed88

08004c70 <pxPortInitialiseStack>:

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004c70:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004c74:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004c78:	4b07      	ldr	r3, [pc, #28]	; (8004c98 <pxPortInitialiseStack+0x28>)
 8004c7a:	f840 3c0c 	str.w	r3, [r0, #-12]
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
	pxTopOfStack--;
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004c7e:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004c82:	f06f 0302 	mvn.w	r3, #2
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
	pxTopOfStack--;
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004c86:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004c8a:	f840 2c20 	str.w	r2, [r0, #-32]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004c8e:	f840 3c24 	str.w	r3, [r0, #-36]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
 8004c92:	3844      	subs	r0, #68	; 0x44
 8004c94:	4770      	bx	lr
 8004c96:	bf00      	nop
 8004c98:	08004bf5 	.word	0x08004bf5
 8004c9c:	00000000 	.word	0x00000000

08004ca0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004ca0:	4b07      	ldr	r3, [pc, #28]	; (8004cc0 <pxCurrentTCBConst2>)
 8004ca2:	6819      	ldr	r1, [r3, #0]
 8004ca4:	6808      	ldr	r0, [r1, #0]
 8004ca6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004caa:	f380 8809 	msr	PSP, r0
 8004cae:	f3bf 8f6f 	isb	sy
 8004cb2:	f04f 0000 	mov.w	r0, #0
 8004cb6:	f380 8811 	msr	BASEPRI, r0
 8004cba:	4770      	bx	lr
 8004cbc:	f3af 8000 	nop.w

08004cc0 <pxCurrentTCBConst2>:
 8004cc0:	20000640 	.word	0x20000640

08004cc4 <vPortEnterCritical>:
 8004cc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cc8:	f383 8811 	msr	BASEPRI, r3
 8004ccc:	f3bf 8f6f 	isb	sy
 8004cd0:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004cd4:	4a0a      	ldr	r2, [pc, #40]	; (8004d00 <vPortEnterCritical+0x3c>)
 8004cd6:	6813      	ldr	r3, [r2, #0]
 8004cd8:	3301      	adds	r3, #1
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004cda:	2b01      	cmp	r3, #1
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004cdc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004cde:	d10d      	bne.n	8004cfc <vPortEnterCritical+0x38>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004ce0:	4b08      	ldr	r3, [pc, #32]	; (8004d04 <vPortEnterCritical+0x40>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004ce8:	d008      	beq.n	8004cfc <vPortEnterCritical+0x38>
 8004cea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cee:	f383 8811 	msr	BASEPRI, r3
 8004cf2:	f3bf 8f6f 	isb	sy
 8004cf6:	f3bf 8f4f 	dsb	sy
 8004cfa:	e7fe      	b.n	8004cfa <vPortEnterCritical+0x36>
 8004cfc:	4770      	bx	lr
 8004cfe:	bf00      	nop
 8004d00:	2000006c 	.word	0x2000006c
 8004d04:	e000ed04 	.word	0xe000ed04

08004d08 <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8004d08:	4a08      	ldr	r2, [pc, #32]	; (8004d2c <vPortExitCritical+0x24>)
 8004d0a:	6813      	ldr	r3, [r2, #0]
 8004d0c:	b943      	cbnz	r3, 8004d20 <vPortExitCritical+0x18>
 8004d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d12:	f383 8811 	msr	BASEPRI, r3
 8004d16:	f3bf 8f6f 	isb	sy
 8004d1a:	f3bf 8f4f 	dsb	sy
 8004d1e:	e7fe      	b.n	8004d1e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8004d20:	3b01      	subs	r3, #1
 8004d22:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004d24:	b90b      	cbnz	r3, 8004d2a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004d26:	f383 8811 	msr	BASEPRI, r3
 8004d2a:	4770      	bx	lr
 8004d2c:	2000006c 	.word	0x2000006c

08004d30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004d30:	f3ef 8009 	mrs	r0, PSP
 8004d34:	f3bf 8f6f 	isb	sy
 8004d38:	4b15      	ldr	r3, [pc, #84]	; (8004d90 <pxCurrentTCBConst>)
 8004d3a:	681a      	ldr	r2, [r3, #0]
 8004d3c:	f01e 0f10 	tst.w	lr, #16
 8004d40:	bf08      	it	eq
 8004d42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004d46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d4a:	6010      	str	r0, [r2, #0]
 8004d4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004d50:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004d54:	f380 8811 	msr	BASEPRI, r0
 8004d58:	f3bf 8f4f 	dsb	sy
 8004d5c:	f3bf 8f6f 	isb	sy
 8004d60:	f7ff fa66 	bl	8004230 <vTaskSwitchContext>
 8004d64:	f04f 0000 	mov.w	r0, #0
 8004d68:	f380 8811 	msr	BASEPRI, r0
 8004d6c:	bc09      	pop	{r0, r3}
 8004d6e:	6819      	ldr	r1, [r3, #0]
 8004d70:	6808      	ldr	r0, [r1, #0]
 8004d72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d76:	f01e 0f10 	tst.w	lr, #16
 8004d7a:	bf08      	it	eq
 8004d7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004d80:	f380 8809 	msr	PSP, r0
 8004d84:	f3bf 8f6f 	isb	sy
 8004d88:	4770      	bx	lr
 8004d8a:	bf00      	nop
 8004d8c:	f3af 8000 	nop.w

08004d90 <pxCurrentTCBConst>:
 8004d90:	20000640 	.word	0x20000640

08004d94 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004d94:	b508      	push	{r3, lr}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004d96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d9a:	f383 8811 	msr	BASEPRI, r3
 8004d9e:	f3bf 8f6f 	isb	sy
 8004da2:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004da6:	f7ff f93b 	bl	8004020 <xTaskIncrementTick>
 8004daa:	b118      	cbz	r0, 8004db4 <SysTick_Handler+0x20>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004dac:	4b03      	ldr	r3, [pc, #12]	; (8004dbc <SysTick_Handler+0x28>)
 8004dae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004db2:	601a      	str	r2, [r3, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004db4:	2300      	movs	r3, #0
 8004db6:	f383 8811 	msr	BASEPRI, r3
 8004dba:	bd08      	pop	{r3, pc}
 8004dbc:	e000ed04 	.word	0xe000ed04

08004dc0 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004dc0:	4a08      	ldr	r2, [pc, #32]	; (8004de4 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004dc2:	4909      	ldr	r1, [pc, #36]	; (8004de8 <vPortSetupTimerInterrupt+0x28>)
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004dc8:	600b      	str	r3, [r1, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004dca:	4b08      	ldr	r3, [pc, #32]	; (8004dec <vPortSetupTimerInterrupt+0x2c>)
 8004dcc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8004dd6:	4906      	ldr	r1, [pc, #24]	; (8004df0 <vPortSetupTimerInterrupt+0x30>)
 8004dd8:	3b01      	subs	r3, #1
 8004dda:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004ddc:	2307      	movs	r3, #7
 8004dde:	6013      	str	r3, [r2, #0]
 8004de0:	4770      	bx	lr
 8004de2:	bf00      	nop
 8004de4:	e000e010 	.word	0xe000e010
 8004de8:	e000e018 	.word	0xe000e018
 8004dec:	20000068 	.word	0x20000068
 8004df0:	e000e014 	.word	0xe000e014

08004df4 <xPortStartScheduler>:
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004df4:	4b39      	ldr	r3, [pc, #228]	; (8004edc <xPortStartScheduler+0xe8>)
 8004df6:	4a3a      	ldr	r2, [pc, #232]	; (8004ee0 <xPortStartScheduler+0xec>)

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004df8:	b513      	push	{r0, r1, r4, lr}
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004dfa:	6819      	ldr	r1, [r3, #0]
 8004dfc:	4291      	cmp	r1, r2
 8004dfe:	d108      	bne.n	8004e12 <xPortStartScheduler+0x1e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004e00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e04:	f383 8811 	msr	BASEPRI, r3
 8004e08:	f3bf 8f6f 	isb	sy
 8004e0c:	f3bf 8f4f 	dsb	sy
 8004e10:	e7fe      	b.n	8004e10 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004e12:	681a      	ldr	r2, [r3, #0]
 8004e14:	4b33      	ldr	r3, [pc, #204]	; (8004ee4 <xPortStartScheduler+0xf0>)
 8004e16:	429a      	cmp	r2, r3
 8004e18:	d108      	bne.n	8004e2c <xPortStartScheduler+0x38>
 8004e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e1e:	f383 8811 	msr	BASEPRI, r3
 8004e22:	f3bf 8f6f 	isb	sy
 8004e26:	f3bf 8f4f 	dsb	sy
 8004e2a:	e7fe      	b.n	8004e2a <xPortStartScheduler+0x36>
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004e2c:	4b2e      	ldr	r3, [pc, #184]	; (8004ee8 <xPortStartScheduler+0xf4>)
 8004e2e:	781a      	ldrb	r2, [r3, #0]
 8004e30:	b2d2      	uxtb	r2, r2
 8004e32:	9201      	str	r2, [sp, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004e34:	22ff      	movs	r2, #255	; 0xff
 8004e36:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004e38:	781b      	ldrb	r3, [r3, #0]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004e3a:	4a2c      	ldr	r2, [pc, #176]	; (8004eec <xPortStartScheduler+0xf8>)
		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004e3c:	b2db      	uxtb	r3, r3
 8004e3e:	f88d 3003 	strb.w	r3, [sp, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004e42:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004e46:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004e4a:	7013      	strb	r3, [r2, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004e4c:	4a28      	ldr	r2, [pc, #160]	; (8004ef0 <xPortStartScheduler+0xfc>)
 8004e4e:	2307      	movs	r3, #7
 8004e50:	6013      	str	r3, [r2, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e52:	2100      	movs	r1, #0
 8004e54:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8004e58:	0600      	lsls	r0, r0, #24
 8004e5a:	f103 34ff 	add.w	r4, r3, #4294967295
 8004e5e:	d508      	bpl.n	8004e72 <xPortStartScheduler+0x7e>
		{
			ulMaxPRIGROUPValue--;
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004e60:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004e64:	005b      	lsls	r3, r3, #1
 8004e66:	b2db      	uxtb	r3, r3
 8004e68:	f88d 3003 	strb.w	r3, [sp, #3]
 8004e6c:	2101      	movs	r1, #1
 8004e6e:	4623      	mov	r3, r4
 8004e70:	e7f0      	b.n	8004e54 <xPortStartScheduler+0x60>
 8004e72:	b101      	cbz	r1, 8004e76 <xPortStartScheduler+0x82>
 8004e74:	6013      	str	r3, [r2, #0]
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004e76:	6813      	ldr	r3, [r2, #0]
 8004e78:	2b03      	cmp	r3, #3
 8004e7a:	d008      	beq.n	8004e8e <xPortStartScheduler+0x9a>
 8004e7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e80:	f383 8811 	msr	BASEPRI, r3
 8004e84:	f3bf 8f6f 	isb	sy
 8004e88:	f3bf 8f4f 	dsb	sy
 8004e8c:	e7fe      	b.n	8004e8c <xPortStartScheduler+0x98>
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004e8e:	4a18      	ldr	r2, [pc, #96]	; (8004ef0 <xPortStartScheduler+0xfc>)
 8004e90:	021b      	lsls	r3, r3, #8
 8004e92:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004e96:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004e98:	9b01      	ldr	r3, [sp, #4]
 8004e9a:	4a13      	ldr	r2, [pc, #76]	; (8004ee8 <xPortStartScheduler+0xf4>)
 8004e9c:	b2db      	uxtb	r3, r3
 8004e9e:	7013      	strb	r3, [r2, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004ea0:	4b14      	ldr	r3, [pc, #80]	; (8004ef4 <xPortStartScheduler+0x100>)
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8004ea8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004eaa:	681a      	ldr	r2, [r3, #0]
 8004eac:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8004eb0:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004eb2:	f7ff ff85 	bl	8004dc0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004eb6:	4b10      	ldr	r3, [pc, #64]	; (8004ef8 <xPortStartScheduler+0x104>)
 8004eb8:	2400      	movs	r4, #0
 8004eba:	601c      	str	r4, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004ebc:	f7ff fece 	bl	8004c5c <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004ec0:	4a0e      	ldr	r2, [pc, #56]	; (8004efc <xPortStartScheduler+0x108>)
 8004ec2:	6813      	ldr	r3, [r2, #0]
 8004ec4:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004ec8:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004eca:	f7ff feb3 	bl	8004c34 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004ece:	f7ff f9af 	bl	8004230 <vTaskSwitchContext>
	prvTaskExitError();
 8004ed2:	f7ff fe8f 	bl	8004bf4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
}
 8004ed6:	4620      	mov	r0, r4
 8004ed8:	b002      	add	sp, #8
 8004eda:	bd10      	pop	{r4, pc}
 8004edc:	e000ed00 	.word	0xe000ed00
 8004ee0:	410fc271 	.word	0x410fc271
 8004ee4:	410fc270 	.word	0x410fc270
 8004ee8:	e000e400 	.word	0xe000e400
 8004eec:	20008e98 	.word	0x20008e98
 8004ef0:	20008e9c 	.word	0x20008e9c
 8004ef4:	e000ed20 	.word	0xe000ed20
 8004ef8:	2000006c 	.word	0x2000006c
 8004efc:	e000ef34 	.word	0xe000ef34

08004f00 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004f00:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004f04:	2b0f      	cmp	r3, #15
 8004f06:	d90e      	bls.n	8004f26 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004f08:	4a10      	ldr	r2, [pc, #64]	; (8004f4c <vPortValidateInterruptPriority+0x4c>)
 8004f0a:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004f0c:	4a10      	ldr	r2, [pc, #64]	; (8004f50 <vPortValidateInterruptPriority+0x50>)
 8004f0e:	7812      	ldrb	r2, [r2, #0]
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d908      	bls.n	8004f26 <vPortValidateInterruptPriority+0x26>
 8004f14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f18:	f383 8811 	msr	BASEPRI, r3
 8004f1c:	f3bf 8f6f 	isb	sy
 8004f20:	f3bf 8f4f 	dsb	sy
 8004f24:	e7fe      	b.n	8004f24 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004f26:	4b0b      	ldr	r3, [pc, #44]	; (8004f54 <vPortValidateInterruptPriority+0x54>)
 8004f28:	4a0b      	ldr	r2, [pc, #44]	; (8004f58 <vPortValidateInterruptPriority+0x58>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	6812      	ldr	r2, [r2, #0]
 8004f2e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d908      	bls.n	8004f48 <vPortValidateInterruptPriority+0x48>
 8004f36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f3a:	f383 8811 	msr	BASEPRI, r3
 8004f3e:	f3bf 8f6f 	isb	sy
 8004f42:	f3bf 8f4f 	dsb	sy
 8004f46:	e7fe      	b.n	8004f46 <vPortValidateInterruptPriority+0x46>
 8004f48:	4770      	bx	lr
 8004f4a:	bf00      	nop
 8004f4c:	e000e3f0 	.word	0xe000e3f0
 8004f50:	20008e98 	.word	0x20008e98
 8004f54:	e000ed0c 	.word	0xe000ed0c
 8004f58:	20008e9c 	.word	0x20008e9c

08004f5c <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8004f5c:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8004f5e:	b180      	cbz	r0, 8004f82 <USBD_Init+0x26>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8004f60:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8004f64:	b113      	cbz	r3, 8004f6c <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 8004f66:	2300      	movs	r3, #0
 8004f68:	f8c0 328c 	str.w	r3, [r0, #652]	; 0x28c
  }

  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8004f6c:	b109      	cbz	r1, 8004f72 <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 8004f6e:	f8c0 1288 	str.w	r1, [r0, #648]	; 0x288
  }

  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8004f72:	2301      	movs	r3, #1
 8004f74:	f880 3274 	strb.w	r3, [r0, #628]	; 0x274
  pdev->id = id;
 8004f78:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8004f7a:	f7fb fd61 	bl	8000a40 <USBD_LL_Init>

  return USBD_OK;
 8004f7e:	2000      	movs	r0, #0
 8004f80:	bd08      	pop	{r3, pc}
  if(pdev == NULL)
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8004f82:	2002      	movs	r0, #2
  pdev->id = id;
  /* Initialize low level driver */
  USBD_LL_Init(pdev);

  return USBD_OK;
}
 8004f84:	bd08      	pop	{r3, pc}

08004f86 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 8004f86:	b119      	cbz	r1, 8004f90 <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8004f88:	f8c0 128c 	str.w	r1, [r0, #652]	; 0x28c
    status = USBD_OK;
 8004f8c:	2000      	movs	r0, #0
 8004f8e:	4770      	bx	lr
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8004f90:	2002      	movs	r0, #2
  }

  return status;
}
 8004f92:	4770      	bx	lr

08004f94 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8004f94:	b508      	push	{r3, lr}

  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8004f96:	f7fb fd83 	bl	8000aa0 <USBD_LL_Start>

  return USBD_OK;
}
 8004f9a:	2000      	movs	r0, #0
 8004f9c:	bd08      	pop	{r3, pc}

08004f9e <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8004f9e:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;

  if(pdev->pClass != NULL)
 8004fa0:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8004fa4:	b90b      	cbnz	r3, 8004faa <USBD_SetClassConfig+0xc>
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8004fa6:	2002      	movs	r0, #2
 8004fa8:	bd08      	pop	{r3, pc}

  if(pdev->pClass != NULL)
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0U)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4798      	blx	r3
 8004fae:	2800      	cmp	r0, #0
 8004fb0:	d1f9      	bne.n	8004fa6 <USBD_SetClassConfig+0x8>
      ret = USBD_OK;
    }
  }

  return ret;
}
 8004fb2:	bd08      	pop	{r3, pc}

08004fb4 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8004fb4:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8004fb6:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	4798      	blx	r3
  return USBD_OK;
}
 8004fbe:	2000      	movs	r0, #0
 8004fc0:	bd08      	pop	{r3, pc}

08004fc2 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8004fc2:	b538      	push	{r3, r4, r5, lr}
 8004fc4:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8004fc6:	f500 7520 	add.w	r5, r0, #640	; 0x280
 8004fca:	4628      	mov	r0, r5
 8004fcc:	f000 f912 	bl	80051f4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8004fd0:	2301      	movs	r3, #1

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 8004fd2:	f894 1280 	ldrb.w	r1, [r4, #640]	; 0x280
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
  USBD_ParseSetupRequest(&pdev->request, psetup);

  pdev->ep0_state = USBD_EP0_SETUP;
 8004fd6:	f8c4 326c 	str.w	r3, [r4, #620]	; 0x26c

  pdev->ep0_data_len = pdev->request.wLength;
 8004fda:	f8b4 3286 	ldrh.w	r3, [r4, #646]	; 0x286
 8004fde:	f8c4 3270 	str.w	r3, [r4, #624]	; 0x270

  switch (pdev->request.bmRequest & 0x1FU)
 8004fe2:	f001 031f 	and.w	r3, r1, #31
 8004fe6:	2b01      	cmp	r3, #1
 8004fe8:	d00c      	beq.n	8005004 <USBD_LL_SetupStage+0x42>
 8004fea:	d306      	bcc.n	8004ffa <USBD_LL_SetupStage+0x38>
 8004fec:	2b02      	cmp	r3, #2
 8004fee:	d10e      	bne.n	800500e <USBD_LL_SetupStage+0x4c>
  case USB_REQ_RECIPIENT_INTERFACE:
    USBD_StdItfReq(pdev, &pdev->request);
    break;

  case USB_REQ_RECIPIENT_ENDPOINT:
    USBD_StdEPReq(pdev, &pdev->request);
 8004ff0:	4629      	mov	r1, r5
 8004ff2:	4620      	mov	r0, r4
 8004ff4:	f000 fa6a 	bl	80054cc <USBD_StdEPReq>
    break;
 8004ff8:	e00e      	b.n	8005018 <USBD_LL_SetupStage+0x56>
  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
  {
  case USB_REQ_RECIPIENT_DEVICE:
    USBD_StdDevReq (pdev, &pdev->request);
 8004ffa:	4629      	mov	r1, r5
 8004ffc:	4620      	mov	r0, r4
 8004ffe:	f000 f919 	bl	8005234 <USBD_StdDevReq>
    break;
 8005002:	e009      	b.n	8005018 <USBD_LL_SetupStage+0x56>

  case USB_REQ_RECIPIENT_INTERFACE:
    USBD_StdItfReq(pdev, &pdev->request);
 8005004:	4629      	mov	r1, r5
 8005006:	4620      	mov	r0, r4
 8005008:	f000 fa3a 	bl	8005480 <USBD_StdItfReq>
    break;
 800500c:	e004      	b.n	8005018 <USBD_LL_SetupStage+0x56>
  case USB_REQ_RECIPIENT_ENDPOINT:
    USBD_StdEPReq(pdev, &pdev->request);
    break;

  default:
    USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800500e:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8005012:	4620      	mov	r0, r4
 8005014:	f7fb fd70 	bl	8000af8 <USBD_LL_StallEP>
    break;
  }

  return USBD_OK;
}
 8005018:	2000      	movs	r0, #0
 800501a:	bd38      	pop	{r3, r4, r5, pc}

0800501c <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800501c:	b570      	push	{r4, r5, r6, lr}
 800501e:	4605      	mov	r5, r0
 8005020:	4616      	mov	r6, r2
  USBD_EndpointTypeDef    *pep;

  if(epnum == 0U)
 8005022:	bb41      	cbnz	r1, 8005076 <USBD_LL_DataOutStage+0x5a>
  {
    pep = &pdev->ep_out[0];

    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005024:	f8d0 326c 	ldr.w	r3, [r0, #620]	; 0x26c
 8005028:	2b03      	cmp	r3, #3
 800502a:	d11d      	bne.n	8005068 <USBD_LL_DataOutStage+0x4c>
    {
      if(pep->rem_length > pep->maxpacket)
 800502c:	f8d0 214c 	ldr.w	r2, [r0, #332]	; 0x14c
 8005030:	f8d0 3150 	ldr.w	r3, [r0, #336]	; 0x150
 8005034:	429a      	cmp	r2, r3
 8005036:	d90a      	bls.n	800504e <USBD_LL_DataOutStage+0x32>
      {
        pep->rem_length -=  pep->maxpacket;
 8005038:	1ad2      	subs	r2, r2, r3

        USBD_CtlContinueRx (pdev,
 800503a:	4293      	cmp	r3, r2

    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
    {
      if(pep->rem_length > pep->maxpacket)
      {
        pep->rem_length -=  pep->maxpacket;
 800503c:	f8c0 214c 	str.w	r2, [r0, #332]	; 0x14c

        USBD_CtlContinueRx (pdev,
 8005040:	4631      	mov	r1, r6
 8005042:	bf8c      	ite	hi
 8005044:	b292      	uxthhi	r2, r2
 8005046:	b29a      	uxthls	r2, r3
 8005048:	f000 fb14 	bl	8005674 <USBD_CtlContinueRx>
 800504c:	e01c      	b.n	8005088 <USBD_LL_DataOutStage+0x6c>
                            pdata,
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800504e:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8005052:	691b      	ldr	r3, [r3, #16]
 8005054:	b123      	cbz	r3, 8005060 <USBD_LL_DataOutStage+0x44>
 8005056:	f890 2274 	ldrb.w	r2, [r0, #628]	; 0x274
 800505a:	2a03      	cmp	r2, #3
 800505c:	d100      	bne.n	8005060 <USBD_LL_DataOutStage+0x44>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
        {
          pdev->pClass->EP0_RxReady(pdev);
 800505e:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8005060:	4628      	mov	r0, r5
 8005062:	f000 fb0f 	bl	8005684 <USBD_CtlSendStatus>
 8005066:	e00f      	b.n	8005088 <USBD_LL_DataOutStage+0x6c>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8005068:	2b05      	cmp	r3, #5
 800506a:	d10d      	bne.n	8005088 <USBD_LL_DataOutStage+0x6c>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800506c:	f8c5 126c 	str.w	r1, [r5, #620]	; 0x26c
        USBD_LL_StallEP(pdev, 0U);
 8005070:	f7fb fd42 	bl	8000af8 <USBD_LL_StallEP>
 8005074:	e008      	b.n	8005088 <USBD_LL_DataOutStage+0x6c>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL) &&
 8005076:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 800507a:	699b      	ldr	r3, [r3, #24]
 800507c:	b133      	cbz	r3, 800508c <USBD_LL_DataOutStage+0x70>
 800507e:	f890 2274 	ldrb.w	r2, [r0, #628]	; 0x274
 8005082:	2a03      	cmp	r2, #3
 8005084:	d102      	bne.n	800508c <USBD_LL_DataOutStage+0x70>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum);
 8005086:	4798      	blx	r3
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8005088:	2000      	movs	r0, #0
    }
  }
  else if((pdev->pClass->DataOut != NULL) &&
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum);
 800508a:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800508c:	2002      	movs	r0, #2
  }

  return USBD_OK;
}
 800508e:	bd70      	pop	{r4, r5, r6, pc}

08005090 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, uint8_t epnum,
                                       uint8_t *pdata)
{
 8005090:	b570      	push	{r4, r5, r6, lr}
 8005092:	4613      	mov	r3, r2
 8005094:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;

  if(epnum == 0U)
 8005096:	460e      	mov	r6, r1
 8005098:	2900      	cmp	r1, #0
 800509a:	d148      	bne.n	800512e <USBD_LL_DataInStage+0x9e>
  {
    pep = &pdev->ep_in[0];

    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 800509c:	f8d0 226c 	ldr.w	r2, [r0, #620]	; 0x26c
 80050a0:	2a02      	cmp	r2, #2
 80050a2:	d135      	bne.n	8005110 <USBD_LL_DataInStage+0x80>
    {
      if(pep->rem_length > pep->maxpacket)
 80050a4:	6a05      	ldr	r5, [r0, #32]
 80050a6:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80050a8:	4295      	cmp	r5, r2
 80050aa:	d907      	bls.n	80050bc <USBD_LL_DataInStage+0x2c>
      {
        pep->rem_length -= pep->maxpacket;
 80050ac:	1aaa      	subs	r2, r5, r2
 80050ae:	6202      	str	r2, [r0, #32]

        USBD_CtlContinueSendData (pdev, pdata, (uint16_t)pep->rem_length);
 80050b0:	4619      	mov	r1, r3
 80050b2:	b292      	uxth	r2, r2
 80050b4:	f000 fac7 	bl	8005646 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 80050b8:	4633      	mov	r3, r6
 80050ba:	e011      	b.n	80050e0 <USBD_LL_DataInStage+0x50>
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0U) &&
 80050bc:	69c3      	ldr	r3, [r0, #28]
 80050be:	fbb3 f5f2 	udiv	r5, r3, r2
 80050c2:	fb02 3515 	mls	r5, r2, r5, r3
 80050c6:	b98d      	cbnz	r5, 80050ec <USBD_LL_DataInStage+0x5c>
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d80f      	bhi.n	80050ec <USBD_LL_DataInStage+0x5c>
           (pep->total_length >= pep->maxpacket) &&
 80050cc:	f8d0 2270 	ldr.w	r2, [r0, #624]	; 0x270
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d20b      	bcs.n	80050ec <USBD_LL_DataInStage+0x5c>
           (pep->total_length < pdev->ep0_data_len))
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80050d4:	462a      	mov	r2, r5
 80050d6:	f000 fab6 	bl	8005646 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80050da:	f8c4 5270 	str.w	r5, [r4, #624]	; 0x270

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 80050de:	462b      	mov	r3, r5
 80050e0:	461a      	mov	r2, r3
 80050e2:	4619      	mov	r1, r3
 80050e4:	4620      	mov	r0, r4
 80050e6:	f7fb fd53 	bl	8000b90 <USBD_LL_PrepareReceive>
 80050ea:	e017      	b.n	800511c <USBD_LL_DataInStage+0x8c>
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 80050ec:	f8d4 328c 	ldr.w	r3, [r4, #652]	; 0x28c
 80050f0:	68db      	ldr	r3, [r3, #12]
 80050f2:	b12b      	cbz	r3, 8005100 <USBD_LL_DataInStage+0x70>
 80050f4:	f894 2274 	ldrb.w	r2, [r4, #628]	; 0x274
 80050f8:	2a03      	cmp	r2, #3
 80050fa:	d101      	bne.n	8005100 <USBD_LL_DataInStage+0x70>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
          {
            pdev->pClass->EP0_TxSent(pdev);
 80050fc:	4620      	mov	r0, r4
 80050fe:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8005100:	2180      	movs	r1, #128	; 0x80
 8005102:	4620      	mov	r0, r4
 8005104:	f7fb fcf8 	bl	8000af8 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8005108:	4620      	mov	r0, r4
 800510a:	f000 fac6 	bl	800569a <USBD_CtlReceiveStatus>
 800510e:	e005      	b.n	800511c <USBD_LL_DataInStage+0x8c>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8005110:	f032 0304 	bics.w	r3, r2, #4
 8005114:	d102      	bne.n	800511c <USBD_LL_DataInStage+0x8c>
          (pdev->ep0_state == USBD_EP0_IDLE))
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8005116:	2180      	movs	r1, #128	; 0x80
 8005118:	f7fb fcee 	bl	8000af8 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800511c:	f894 3278 	ldrb.w	r3, [r4, #632]	; 0x278
 8005120:	2b01      	cmp	r3, #1
 8005122:	f04f 0000 	mov.w	r0, #0
 8005126:	d10e      	bne.n	8005146 <USBD_LL_DataInStage+0xb6>
    {
      USBD_RunTestMode(pdev);
      pdev->dev_test_mode = 0U;
 8005128:	f884 0278 	strb.w	r0, [r4, #632]	; 0x278
 800512c:	bd70      	pop	{r4, r5, r6, pc}
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
 800512e:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8005132:	695b      	ldr	r3, [r3, #20]
 8005134:	b133      	cbz	r3, 8005144 <USBD_LL_DataInStage+0xb4>
 8005136:	f890 2274 	ldrb.w	r2, [r0, #628]	; 0x274
 800513a:	2a03      	cmp	r2, #3
 800513c:	d102      	bne.n	8005144 <USBD_LL_DataInStage+0xb4>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum);
 800513e:	4798      	blx	r3
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8005140:	2000      	movs	r0, #0
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum);
 8005142:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8005144:	2002      	movs	r0, #2
  }

  return USBD_OK;
}
 8005146:	bd70      	pop	{r4, r5, r6, pc}

08005148 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8005148:	b570      	push	{r4, r5, r6, lr}
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800514a:	2200      	movs	r2, #0
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 800514c:	4604      	mov	r4, r0
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800514e:	4611      	mov	r1, r2
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8005150:	2501      	movs	r5, #1

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005152:	2640      	movs	r6, #64	; 0x40
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005154:	2340      	movs	r3, #64	; 0x40
 8005156:	f7fb fcb1 	bl	8000abc <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800515a:	4633      	mov	r3, r6
 800515c:	2180      	movs	r1, #128	; 0x80

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800515e:	f8c4 5144 	str.w	r5, [r4, #324]	; 0x144

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005162:	f8c4 6150 	str.w	r6, [r4, #336]	; 0x150

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005166:	2200      	movs	r2, #0
 8005168:	4620      	mov	r0, r4
 800516a:	f7fb fca7 	bl	8000abc <USBD_LL_OpenEP>
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
  pdev->dev_config= 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClassData)
 800516e:	f8d4 3290 	ldr.w	r3, [r4, #656]	; 0x290

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005172:	61a5      	str	r5, [r4, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
 8005174:	2100      	movs	r1, #0

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005176:	6266      	str	r6, [r4, #36]	; 0x24
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005178:	f884 5274 	strb.w	r5, [r4, #628]	; 0x274
  pdev->ep0_state = USBD_EP0_IDLE;
 800517c:	f8c4 126c 	str.w	r1, [r4, #620]	; 0x26c
  pdev->dev_config= 0U;
 8005180:	6061      	str	r1, [r4, #4]
  pdev->dev_remote_wakeup = 0U;
 8005182:	f8c4 127c 	str.w	r1, [r4, #636]	; 0x27c

  if (pdev->pClassData)
 8005186:	b123      	cbz	r3, 8005192 <USBD_LL_Reset+0x4a>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8005188:	f8d4 328c 	ldr.w	r3, [r4, #652]	; 0x28c
 800518c:	4620      	mov	r0, r4
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	4798      	blx	r3
  }

  return USBD_OK;
}
 8005192:	2000      	movs	r0, #0
 8005194:	bd70      	pop	{r4, r5, r6, pc}

08005196 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8005196:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 8005198:	2000      	movs	r0, #0
 800519a:	4770      	bx	lr

0800519c <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 800519c:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 80051a0:	f880 3275 	strb.w	r3, [r0, #629]	; 0x275
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80051a4:	2304      	movs	r3, #4
 80051a6:	f880 3274 	strb.w	r3, [r0, #628]	; 0x274
  return USBD_OK;
}
 80051aa:	2000      	movs	r0, #0
 80051ac:	4770      	bx	lr

080051ae <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_state = pdev->dev_old_state;
 80051ae:	f890 3275 	ldrb.w	r3, [r0, #629]	; 0x275
 80051b2:	f880 3274 	strb.w	r3, [r0, #628]	; 0x274
  return USBD_OK;
}
 80051b6:	2000      	movs	r0, #0
 80051b8:	4770      	bx	lr

080051ba <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 80051ba:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 80051bc:	f890 2274 	ldrb.w	r2, [r0, #628]	; 0x274
 80051c0:	2a03      	cmp	r2, #3
 80051c2:	d104      	bne.n	80051ce <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 80051c4:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 80051c8:	69db      	ldr	r3, [r3, #28]
 80051ca:	b103      	cbz	r3, 80051ce <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 80051cc:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 80051ce:	2000      	movs	r0, #0
 80051d0:	bd08      	pop	{r3, pc}

080051d2 <USBD_LL_IsoINIncomplete>:
 80051d2:	2000      	movs	r0, #0
 80051d4:	4770      	bx	lr

080051d6 <USBD_LL_IsoOUTIncomplete>:
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
}
 80051d6:	2000      	movs	r0, #0
 80051d8:	4770      	bx	lr

080051da <USBD_LL_DevConnected>:
{
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
}
 80051da:	2000      	movs	r0, #0
 80051dc:	4770      	bx	lr

080051de <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 80051de:	b508      	push	{r3, lr}
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80051e0:	2201      	movs	r2, #1
 80051e2:	f880 2274 	strb.w	r2, [r0, #628]	; 0x274
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80051e6:	f8d0 228c 	ldr.w	r2, [r0, #652]	; 0x28c
 80051ea:	7901      	ldrb	r1, [r0, #4]
 80051ec:	6852      	ldr	r2, [r2, #4]
 80051ee:	4790      	blx	r2

  return USBD_OK;
}
 80051f0:	2000      	movs	r0, #0
 80051f2:	bd08      	pop	{r3, pc}

080051f4 <USBD_ParseSetupRequest>:
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
  req->bmRequest     = *(uint8_t *)  (pdata);
 80051f4:	780b      	ldrb	r3, [r1, #0]
 80051f6:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 80051f8:	784b      	ldrb	r3, [r1, #1]
 80051fa:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 80051fc:	78ca      	ldrb	r2, [r1, #3]
 80051fe:	788b      	ldrb	r3, [r1, #2]
 8005200:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8005204:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8005206:	794a      	ldrb	r2, [r1, #5]
 8005208:	790b      	ldrb	r3, [r1, #4]
 800520a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800520e:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8005210:	79ca      	ldrb	r2, [r1, #7]
 8005212:	798b      	ldrb	r3, [r1, #6]
 8005214:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8005218:	80c3      	strh	r3, [r0, #6]
 800521a:	4770      	bx	lr

0800521c <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800521c:	b510      	push	{r4, lr}
  USBD_LL_StallEP(pdev , 0x80U);
 800521e:	2180      	movs	r1, #128	; 0x80
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8005220:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80U);
 8005222:	f7fb fc69 	bl	8000af8 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0U);
 8005226:	4620      	mov	r0, r4
 8005228:	2100      	movs	r1, #0
}
 800522a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80U);
  USBD_LL_StallEP(pdev , 0U);
 800522e:	f7fb bc63 	b.w	8000af8 <USBD_LL_StallEP>
	...

08005234 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8005234:	b573      	push	{r0, r1, r4, r5, r6, lr}
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005236:	780b      	ldrb	r3, [r1, #0]
 8005238:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800523c:	2b20      	cmp	r3, #32
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800523e:	4604      	mov	r4, r0
 8005240:	460d      	mov	r5, r1
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005242:	d005      	beq.n	8005250 <USBD_StdDevReq+0x1c>
 8005244:	2b40      	cmp	r3, #64	; 0x40
 8005246:	d003      	beq.n	8005250 <USBD_StdDevReq+0x1c>
 8005248:	2b00      	cmp	r3, #0
 800524a:	f040 8112 	bne.w	8005472 <USBD_StdDevReq+0x23e>
 800524e:	e006      	b.n	800525e <USBD_StdDevReq+0x2a>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup(pdev, req);
 8005250:	f8d4 328c 	ldr.w	r3, [r4, #652]	; 0x28c
 8005254:	4629      	mov	r1, r5
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	4620      	mov	r0, r4
 800525a:	4798      	blx	r3
    break;
 800525c:	e10b      	b.n	8005476 <USBD_StdDevReq+0x242>

  case USB_REQ_TYPE_STANDARD:

    switch (req->bRequest)
 800525e:	784b      	ldrb	r3, [r1, #1]
 8005260:	2b09      	cmp	r3, #9
 8005262:	f200 8104 	bhi.w	800546e <USBD_StdDevReq+0x23a>
 8005266:	e8df f013 	tbh	[pc, r3, lsl #1]
 800526a:	00d9      	.short	0x00d9
 800526c:	010200f8 	.word	0x010200f8
 8005270:	010200ef 	.word	0x010200ef
 8005274:	000a0078 	.word	0x000a0078
 8005278:	00c80102 	.word	0x00c80102
 800527c:	0096      	.short	0x0096
{
  uint16_t len;
  uint8_t *pbuf;


  switch (req->wValue >> 8)
 800527e:	884b      	ldrh	r3, [r1, #2]
 8005280:	0a1a      	lsrs	r2, r3, #8
 8005282:	3a01      	subs	r2, #1
 8005284:	2a06      	cmp	r2, #6
 8005286:	f200 80f2 	bhi.w	800546e <USBD_StdDevReq+0x23a>
 800528a:	e8df f012 	tbh	[pc, r2, lsl #1]
 800528e:	0007      	.short	0x0007
 8005290:	0017000b 	.word	0x0017000b
 8005294:	00f000f0 	.word	0x00f000f0
 8005298:	0047003c 	.word	0x0047003c
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800529c:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	e017      	b.n	80052d4 <USBD_StdDevReq+0xa0>
    break;

  case USB_DESC_TYPE_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH )
 80052a4:	7c02      	ldrb	r2, [r0, #16]
 80052a6:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 80052aa:	b90a      	cbnz	r2, 80052b0 <USBD_StdDevReq+0x7c>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 80052ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052ae:	e000      	b.n	80052b2 <USBD_StdDevReq+0x7e>
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 80052b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052b2:	f10d 0006 	add.w	r0, sp, #6
 80052b6:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80052b8:	2302      	movs	r3, #2
 80052ba:	e03a      	b.n	8005332 <USBD_StdDevReq+0xfe>
    }
    break;

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 80052bc:	b2db      	uxtb	r3, r3
 80052be:	2b05      	cmp	r3, #5
 80052c0:	f200 80d5 	bhi.w	800546e <USBD_StdDevReq+0x23a>
 80052c4:	e8df f003 	tbb	[pc, r3]
 80052c8:	130f0b03 	.word	0x130f0b03
 80052cc:	1b17      	.short	0x1b17
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80052ce:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	7c20      	ldrb	r0, [r4, #16]
 80052d6:	f10d 0106 	add.w	r1, sp, #6
 80052da:	4798      	blx	r3
 80052dc:	e02a      	b.n	8005334 <USBD_StdDevReq+0x100>
      break;

    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80052de:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	e7f6      	b.n	80052d4 <USBD_StdDevReq+0xa0>
      break;

    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80052e6:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 80052ea:	68db      	ldr	r3, [r3, #12]
 80052ec:	e7f2      	b.n	80052d4 <USBD_StdDevReq+0xa0>
      break;

    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80052ee:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 80052f2:	691b      	ldr	r3, [r3, #16]
 80052f4:	e7ee      	b.n	80052d4 <USBD_StdDevReq+0xa0>
      break;

    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80052f6:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 80052fa:	695b      	ldr	r3, [r3, #20]
 80052fc:	e7ea      	b.n	80052d4 <USBD_StdDevReq+0xa0>
      break;

    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80052fe:	f8d0 3288 	ldr.w	r3, [r0, #648]	; 0x288
 8005302:	699b      	ldr	r3, [r3, #24]
 8005304:	e7e6      	b.n	80052d4 <USBD_StdDevReq+0xa0>
#endif
    }
    break;
  case USB_DESC_TYPE_DEVICE_QUALIFIER:

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 8005306:	7c03      	ldrb	r3, [r0, #16]
 8005308:	2b00      	cmp	r3, #0
 800530a:	f040 80b0 	bne.w	800546e <USBD_StdDevReq+0x23a>
    {
      pbuf = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800530e:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8005312:	f10d 0006 	add.w	r0, sp, #6
 8005316:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005318:	4798      	blx	r3
 800531a:	e00b      	b.n	8005334 <USBD_StdDevReq+0x100>
      USBD_CtlError(pdev , req);
      return;
    }

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800531c:	7c03      	ldrb	r3, [r0, #16]
 800531e:	2b00      	cmp	r3, #0
 8005320:	f040 80a5 	bne.w	800546e <USBD_StdDevReq+0x23a>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8005324:	f8d0 328c 	ldr.w	r3, [r0, #652]	; 0x28c
 8005328:	f10d 0006 	add.w	r0, sp, #6
 800532c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800532e:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8005330:	2307      	movs	r3, #7
 8005332:	7043      	strb	r3, [r0, #1]
  default:
     USBD_CtlError(pdev , req);
    return;
  }

  if((len != 0U) && (req->wLength != 0U))
 8005334:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8005338:	b152      	cbz	r2, 8005350 <USBD_StdDevReq+0x11c>
 800533a:	88eb      	ldrh	r3, [r5, #6]
 800533c:	b143      	cbz	r3, 8005350 <USBD_StdDevReq+0x11c>
  {

    len = MIN(len, req->wLength);
 800533e:	429a      	cmp	r2, r3
 8005340:	bf28      	it	cs
 8005342:	461a      	movcs	r2, r3

    USBD_CtlSendData (pdev, pbuf, len);
 8005344:	4601      	mov	r1, r0
 8005346:	4620      	mov	r0, r4
  }

  if((len != 0U) && (req->wLength != 0U))
  {

    len = MIN(len, req->wLength);
 8005348:	f8ad 2006 	strh.w	r2, [sp, #6]

    USBD_CtlSendData (pdev, pbuf, len);
 800534c:	f000 f96e 	bl	800562c <USBD_CtlSendData>
  }

  if(req->wLength == 0U)
 8005350:	88eb      	ldrh	r3, [r5, #6]
 8005352:	2b00      	cmp	r3, #0
 8005354:	f040 808f 	bne.w	8005476 <USBD_StdDevReq+0x242>
 8005358:	e07b      	b.n	8005452 <USBD_StdDevReq+0x21e>
static void USBD_SetAddress(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800535a:	888b      	ldrh	r3, [r1, #4]
 800535c:	2b00      	cmp	r3, #0
 800535e:	f040 8086 	bne.w	800546e <USBD_StdDevReq+0x23a>
 8005362:	88cb      	ldrh	r3, [r1, #6]
 8005364:	2b00      	cmp	r3, #0
 8005366:	f040 8082 	bne.w	800546e <USBD_StdDevReq+0x23a>
 800536a:	884e      	ldrh	r6, [r1, #2]
 800536c:	2e7f      	cmp	r6, #127	; 0x7f
 800536e:	d87e      	bhi.n	800546e <USBD_StdDevReq+0x23a>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005370:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 8005374:	2b03      	cmp	r3, #3
{
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8005376:	b2f1      	uxtb	r1, r6

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005378:	d079      	beq.n	800546e <USBD_StdDevReq+0x23a>
    {
      USBD_CtlError(pdev , req);
    }
    else
    {
      pdev->dev_address = dev_addr;
 800537a:	f880 1276 	strb.w	r1, [r0, #630]	; 0x276
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800537e:	f7fb fbeb 	bl	8000b58 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8005382:	4620      	mov	r0, r4
 8005384:	f000 f97e 	bl	8005684 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8005388:	b10e      	cbz	r6, 800538e <USBD_StdDevReq+0x15a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800538a:	2302      	movs	r3, #2
 800538c:	e000      	b.n	8005390 <USBD_StdDevReq+0x15c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800538e:	2301      	movs	r3, #1
 8005390:	f884 3274 	strb.w	r3, [r4, #628]	; 0x274
 8005394:	e06f      	b.n	8005476 <USBD_StdDevReq+0x242>
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8005396:	7889      	ldrb	r1, [r1, #2]
 8005398:	4e38      	ldr	r6, [pc, #224]	; (800547c <USBD_StdDevReq+0x248>)

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800539a:	2901      	cmp	r1, #1
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800539c:	7031      	strb	r1, [r6, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800539e:	d866      	bhi.n	800546e <USBD_StdDevReq+0x23a>
  {
    USBD_CtlError(pdev, req);
  }
  else
  {
    switch (pdev->dev_state)
 80053a0:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 80053a4:	2b02      	cmp	r3, #2
 80053a6:	d002      	beq.n	80053ae <USBD_StdDevReq+0x17a>
 80053a8:	2b03      	cmp	r3, #3
 80053aa:	d008      	beq.n	80053be <USBD_StdDevReq+0x18a>
 80053ac:	e01d      	b.n	80053ea <USBD_StdDevReq+0x1b6>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx)
 80053ae:	2900      	cmp	r1, #0
 80053b0:	d04f      	beq.n	8005452 <USBD_StdDevReq+0x21e>
      {
        pdev->dev_config = cfgidx;
 80053b2:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80053b4:	2303      	movs	r3, #3
    switch (pdev->dev_state)
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx)
      {
        pdev->dev_config = cfgidx;
 80053b6:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80053b8:	f880 3274 	strb.w	r3, [r0, #628]	; 0x274
 80053bc:	e00f      	b.n	80053de <USBD_StdDevReq+0x1aa>
        USBD_CtlSendStatus(pdev);
      }
      break;

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80053be:	b931      	cbnz	r1, 80053ce <USBD_StdDevReq+0x19a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80053c0:	2302      	movs	r3, #2
 80053c2:	f880 3274 	strb.w	r3, [r0, #628]	; 0x274
        pdev->dev_config = cfgidx;
 80053c6:	6041      	str	r1, [r0, #4]
        USBD_ClrClassConfig(pdev, cfgidx);
 80053c8:	f7ff fdf4 	bl	8004fb4 <USBD_ClrClassConfig>
 80053cc:	e041      	b.n	8005452 <USBD_StdDevReq+0x21e>
        USBD_CtlSendStatus(pdev);
      }
      else if (cfgidx != pdev->dev_config)
 80053ce:	6841      	ldr	r1, [r0, #4]
 80053d0:	2901      	cmp	r1, #1
 80053d2:	d03e      	beq.n	8005452 <USBD_StdDevReq+0x21e>
      {
        /* Clear old configuration */
        USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80053d4:	b2c9      	uxtb	r1, r1
 80053d6:	f7ff fded 	bl	8004fb4 <USBD_ClrClassConfig>

        /* set new configuration */
        pdev->dev_config = cfgidx;
 80053da:	7831      	ldrb	r1, [r6, #0]
 80053dc:	6061      	str	r1, [r4, #4]
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80053de:	4620      	mov	r0, r4
 80053e0:	f7ff fddd 	bl	8004f9e <USBD_SetClassConfig>
 80053e4:	2802      	cmp	r0, #2
 80053e6:	d134      	bne.n	8005452 <USBD_StdDevReq+0x21e>
 80053e8:	e041      	b.n	800546e <USBD_StdDevReq+0x23a>
        USBD_CtlSendStatus(pdev);
      }
      break;

    default:
      USBD_CtlError(pdev, req);
 80053ea:	4629      	mov	r1, r5
 80053ec:	f7ff ff16 	bl	800521c <USBD_CtlError>
      USBD_ClrClassConfig(pdev, cfgidx);
 80053f0:	7831      	ldrb	r1, [r6, #0]
 80053f2:	4620      	mov	r0, r4
 80053f4:	f7ff fdde 	bl	8004fb4 <USBD_ClrClassConfig>
 80053f8:	e03d      	b.n	8005476 <USBD_StdDevReq+0x242>
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
  if (req->wLength != 1U)
 80053fa:	88ca      	ldrh	r2, [r1, #6]
 80053fc:	2a01      	cmp	r2, #1
 80053fe:	d136      	bne.n	800546e <USBD_StdDevReq+0x23a>
  {
    USBD_CtlError(pdev , req);
  }
  else
  {
    switch (pdev->dev_state)
 8005400:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 8005404:	b39b      	cbz	r3, 800546e <USBD_StdDevReq+0x23a>
 8005406:	2b02      	cmp	r3, #2
 8005408:	d903      	bls.n	8005412 <USBD_StdDevReq+0x1de>
 800540a:	2b03      	cmp	r3, #3
 800540c:	d12f      	bne.n	800546e <USBD_StdDevReq+0x23a>
      pdev->dev_default_config = 0U;
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
      break;

    case USBD_STATE_CONFIGURED:
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800540e:	1d01      	adds	r1, r0, #4
 8005410:	e016      	b.n	8005440 <USBD_StdDevReq+0x20c>
  {
    switch (pdev->dev_state)
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
      pdev->dev_default_config = 0U;
 8005412:	4601      	mov	r1, r0
 8005414:	2300      	movs	r3, #0
 8005416:	f841 3f08 	str.w	r3, [r1, #8]!
 800541a:	e011      	b.n	8005440 <USBD_StdDevReq+0x20c>
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
  switch (pdev->dev_state)
 800541c:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 8005420:	3b01      	subs	r3, #1
 8005422:	2b02      	cmp	r3, #2
 8005424:	d823      	bhi.n	800546e <USBD_StdDevReq+0x23a>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if(req->wLength != 0x2U)
 8005426:	88cb      	ldrh	r3, [r1, #6]
 8005428:	2b02      	cmp	r3, #2
 800542a:	d120      	bne.n	800546e <USBD_StdDevReq+0x23a>
      USBD_CtlError(pdev, req);
      break;
    }

#if ( USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800542c:	2301      	movs	r3, #1
 800542e:	60c3      	str	r3, [r0, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup)
 8005430:	f8d0 327c 	ldr.w	r3, [r0, #636]	; 0x27c
 8005434:	b10b      	cbz	r3, 800543a <USBD_StdDevReq+0x206>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8005436:	2303      	movs	r3, #3
 8005438:	60c3      	str	r3, [r0, #12]
    }

    USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800543a:	2202      	movs	r2, #2
 800543c:	f104 010c 	add.w	r1, r4, #12
 8005440:	4620      	mov	r0, r4
 8005442:	f000 f8f3 	bl	800562c <USBD_CtlSendData>
 8005446:	e016      	b.n	8005476 <USBD_StdDevReq+0x242>
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005448:	884b      	ldrh	r3, [r1, #2]
 800544a:	2b01      	cmp	r3, #1
 800544c:	d113      	bne.n	8005476 <USBD_StdDevReq+0x242>
  {
    pdev->dev_remote_wakeup = 1U;
 800544e:	f8c4 327c 	str.w	r3, [r4, #636]	; 0x27c
    USBD_CtlSendStatus(pdev);
 8005452:	4620      	mov	r0, r4
 8005454:	f000 f916 	bl	8005684 <USBD_CtlSendStatus>
 8005458:	e00d      	b.n	8005476 <USBD_StdDevReq+0x242>
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
  switch (pdev->dev_state)
 800545a:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 800545e:	3b01      	subs	r3, #1
 8005460:	2b02      	cmp	r3, #2
 8005462:	d804      	bhi.n	800546e <USBD_StdDevReq+0x23a>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005464:	884b      	ldrh	r3, [r1, #2]
 8005466:	2b01      	cmp	r3, #1
 8005468:	d105      	bne.n	8005476 <USBD_StdDevReq+0x242>
    {
      pdev->dev_remote_wakeup = 0U;
 800546a:	2300      	movs	r3, #0
 800546c:	e7ef      	b.n	800544e <USBD_StdDevReq+0x21a>
    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature (pdev, req);
      break;

    default:
      USBD_CtlError(pdev, req);
 800546e:	4629      	mov	r1, r5
 8005470:	4620      	mov	r0, r4
      break;
    }
    break;

  default:
    USBD_CtlError(pdev, req);
 8005472:	f7ff fed3 	bl	800521c <USBD_CtlError>
    break;
  }

  return ret;
}
 8005476:	2000      	movs	r0, #0
 8005478:	b002      	add	sp, #8
 800547a:	bd70      	pop	{r4, r5, r6, pc}
 800547c:	20008ea0 	.word	0x20008ea0

08005480 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8005480:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005482:	780b      	ldrb	r3, [r1, #0]
 8005484:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005488:	2b20      	cmp	r3, #32
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800548a:	4604      	mov	r4, r0
 800548c:	460d      	mov	r5, r1
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800548e:	d002      	beq.n	8005496 <USBD_StdItfReq+0x16>
 8005490:	2b40      	cmp	r3, #64	; 0x40
 8005492:	d000      	beq.n	8005496 <USBD_StdItfReq+0x16>
 8005494:	b9b3      	cbnz	r3, 80054c4 <USBD_StdItfReq+0x44>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 8005496:	f894 3274 	ldrb.w	r3, [r4, #628]	; 0x274
 800549a:	3b01      	subs	r3, #1
 800549c:	2b02      	cmp	r3, #2
 800549e:	d80f      	bhi.n	80054c0 <USBD_StdItfReq+0x40>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80054a0:	792b      	ldrb	r3, [r5, #4]
 80054a2:	2b01      	cmp	r3, #1
 80054a4:	d80c      	bhi.n	80054c0 <USBD_StdItfReq+0x40>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 80054a6:	f8d4 328c 	ldr.w	r3, [r4, #652]	; 0x28c
 80054aa:	4629      	mov	r1, r5
 80054ac:	689b      	ldr	r3, [r3, #8]
 80054ae:	4620      	mov	r0, r4
 80054b0:	4798      	blx	r3

        if ((req->wLength == 0U) && (ret == USBD_OK))
 80054b2:	88eb      	ldrh	r3, [r5, #6]
 80054b4:	b943      	cbnz	r3, 80054c8 <USBD_StdItfReq+0x48>
 80054b6:	b938      	cbnz	r0, 80054c8 <USBD_StdItfReq+0x48>
        {
          USBD_CtlSendStatus(pdev);
 80054b8:	4620      	mov	r0, r4
 80054ba:	f000 f8e3 	bl	8005684 <USBD_CtlSendStatus>
 80054be:	e003      	b.n	80054c8 <USBD_StdItfReq+0x48>
        USBD_CtlError(pdev, req);
      }
      break;

    default:
      USBD_CtlError(pdev, req);
 80054c0:	4629      	mov	r1, r5
 80054c2:	4620      	mov	r0, r4
      break;
    }
    break;

  default:
    USBD_CtlError(pdev, req);
 80054c4:	f7ff feaa 	bl	800521c <USBD_CtlError>
    break;
  }

  return USBD_OK;
}
 80054c8:	2000      	movs	r0, #0
 80054ca:	bd38      	pop	{r3, r4, r5, pc}

080054cc <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 80054cc:	b570      	push	{r4, r5, r6, lr}
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80054ce:	780b      	ldrb	r3, [r1, #0]
 80054d0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80054d4:	2b20      	cmp	r3, #32
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 80054d6:	4604      	mov	r4, r0
 80054d8:	460a      	mov	r2, r1
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80054da:	d005      	beq.n	80054e8 <USBD_StdEPReq+0x1c>
 80054dc:	2b40      	cmp	r3, #64	; 0x40
 80054de:	d003      	beq.n	80054e8 <USBD_StdEPReq+0x1c>
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	f040 8083 	bne.w	80055ec <USBD_StdEPReq+0x120>
 80054e6:	e006      	b.n	80054f6 <USBD_StdEPReq+0x2a>
  {

  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup (pdev, req);
 80054e8:	f8d4 328c 	ldr.w	r3, [r4, #652]	; 0x28c
 80054ec:	4611      	mov	r1, r2
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	4620      	mov	r0, r4
 80054f2:	4798      	blx	r3
    break;
 80054f4:	e07c      	b.n	80055f0 <USBD_StdEPReq+0x124>
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);

      return ret;
    }

    switch (req->bRequest)
 80054f6:	784e      	ldrb	r6, [r1, #1]
{

  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);
 80054f8:	888d      	ldrh	r5, [r1, #4]
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);

      return ret;
    }

    switch (req->bRequest)
 80054fa:	2e01      	cmp	r6, #1
{

  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);
 80054fc:	b2eb      	uxtb	r3, r5
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);

      return ret;
    }

    switch (req->bRequest)
 80054fe:	d015      	beq.n	800552c <USBD_StdEPReq+0x60>
 8005500:	d331      	bcc.n	8005566 <USBD_StdEPReq+0x9a>
 8005502:	2e03      	cmp	r6, #3
 8005504:	d172      	bne.n	80055ec <USBD_StdEPReq+0x120>
    {

    case USB_REQ_SET_FEATURE :

      switch (pdev->dev_state)
 8005506:	f890 5274 	ldrb.w	r5, [r0, #628]	; 0x274
 800550a:	2d02      	cmp	r5, #2
 800550c:	d015      	beq.n	800553a <USBD_StdEPReq+0x6e>
 800550e:	2d03      	cmp	r5, #3
 8005510:	d16c      	bne.n	80055ec <USBD_StdEPReq+0x120>
          USBD_CtlError(pdev, req);
        }
        break;

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8005512:	8849      	ldrh	r1, [r1, #2]
 8005514:	b931      	cbnz	r1, 8005524 <USBD_StdEPReq+0x58>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8005516:	0659      	lsls	r1, r3, #25
 8005518:	d004      	beq.n	8005524 <USBD_StdEPReq+0x58>
 800551a:	88d2      	ldrh	r2, [r2, #6]
 800551c:	b912      	cbnz	r2, 8005524 <USBD_StdEPReq+0x58>
          {
            USBD_LL_StallEP(pdev, ep_addr);
 800551e:	4619      	mov	r1, r3
 8005520:	f7fb faea 	bl	8000af8 <USBD_LL_StallEP>
          }
        }
        USBD_CtlSendStatus(pdev);
 8005524:	4620      	mov	r0, r4
 8005526:	f000 f8ad 	bl	8005684 <USBD_CtlSendStatus>

        break;
 800552a:	e061      	b.n	80055f0 <USBD_StdEPReq+0x124>
      }
      break;

    case USB_REQ_CLEAR_FEATURE :

      switch (pdev->dev_state)
 800552c:	f890 5274 	ldrb.w	r5, [r0, #628]	; 0x274
 8005530:	2d02      	cmp	r5, #2
 8005532:	d002      	beq.n	800553a <USBD_StdEPReq+0x6e>
 8005534:	2d03      	cmp	r5, #3
 8005536:	d00d      	beq.n	8005554 <USBD_StdEPReq+0x88>
 8005538:	e058      	b.n	80055ec <USBD_StdEPReq+0x120>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800553a:	065e      	lsls	r6, r3, #25
 800553c:	d102      	bne.n	8005544 <USBD_StdEPReq+0x78>
          USBD_LL_StallEP(pdev, ep_addr);
          USBD_LL_StallEP(pdev, 0x80U);
        }
        else
        {
          USBD_CtlError(pdev, req);
 800553e:	4611      	mov	r1, r2
 8005540:	4620      	mov	r0, r4
 8005542:	e053      	b.n	80055ec <USBD_StdEPReq+0x120>
      switch (pdev->dev_state)
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
        {
          USBD_LL_StallEP(pdev, ep_addr);
 8005544:	4619      	mov	r1, r3
 8005546:	f7fb fad7 	bl	8000af8 <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 800554a:	2180      	movs	r1, #128	; 0x80
 800554c:	4620      	mov	r0, r4
 800554e:	f7fb fad3 	bl	8000af8 <USBD_LL_StallEP>
 8005552:	e04d      	b.n	80055f0 <USBD_StdEPReq+0x124>
          USBD_CtlError(pdev, req);
        }
        break;

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8005554:	884a      	ldrh	r2, [r1, #2]
 8005556:	2a00      	cmp	r2, #0
 8005558:	d14a      	bne.n	80055f0 <USBD_StdEPReq+0x124>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800555a:	065d      	lsls	r5, r3, #25
 800555c:	d0e2      	beq.n	8005524 <USBD_StdEPReq+0x58>
          {
            USBD_LL_ClearStallEP(pdev, ep_addr);
 800555e:	4619      	mov	r1, r3
 8005560:	f7fb fad8 	bl	8000b14 <USBD_LL_ClearStallEP>
 8005564:	e7de      	b.n	8005524 <USBD_StdEPReq+0x58>
        break;
      }
      break;

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 8005566:	f890 6274 	ldrb.w	r6, [r0, #628]	; 0x274
 800556a:	2e02      	cmp	r6, #2
 800556c:	d002      	beq.n	8005574 <USBD_StdEPReq+0xa8>
 800556e:	2e03      	cmp	r6, #3
 8005570:	d00c      	beq.n	800558c <USBD_StdEPReq+0xc0>
 8005572:	e03b      	b.n	80055ec <USBD_StdEPReq+0x120>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005574:	0659      	lsls	r1, r3, #25
 8005576:	d1e2      	bne.n	800553e <USBD_StdEPReq+0x72>
        {
          USBD_CtlError(pdev, req);
          break;
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 8005578:	062b      	lsls	r3, r5, #24
 800557a:	bf4c      	ite	mi
 800557c:	f100 0114 	addmi.w	r1, r0, #20
 8005580:	f500 71a0 	addpl.w	r1, r0, #320	; 0x140
          &pdev->ep_out[ep_addr & 0x7FU];

          pep->status = 0x0000U;
 8005584:	2300      	movs	r3, #0
 8005586:	600b      	str	r3, [r1, #0]

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 8005588:	2202      	movs	r2, #2
 800558a:	e02b      	b.n	80055e4 <USBD_StdEPReq+0x118>
          break;

      case USBD_STATE_CONFIGURED:
        if((ep_addr & 0x80U) == 0x80U)
 800558c:	f015 0f80 	tst.w	r5, #128	; 0x80
 8005590:	f003 010f 	and.w	r1, r3, #15
 8005594:	f04f 0514 	mov.w	r5, #20
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8005598:	fb05 0101 	mla	r1, r5, r1, r0

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
          break;

      case USBD_STATE_CONFIGURED:
        if((ep_addr & 0x80U) == 0x80U)
 800559c:	d008      	beq.n	80055b0 <USBD_StdEPReq+0xe4>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800559e:	6989      	ldr	r1, [r1, #24]
 80055a0:	2900      	cmp	r1, #0
 80055a2:	d0cc      	beq.n	800553e <USBD_StdEPReq+0x72>
            USBD_CtlError(pdev, req);
            break;
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 80055a4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80055a8:	fb05 0502 	mla	r5, r5, r2, r0
 80055ac:	3514      	adds	r5, #20
 80055ae:	e009      	b.n	80055c4 <USBD_StdEPReq+0xf8>
            break;
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80055b0:	f8d1 1144 	ldr.w	r1, [r1, #324]	; 0x144
 80055b4:	2900      	cmp	r1, #0
 80055b6:	d0c2      	beq.n	800553e <USBD_StdEPReq+0x72>
            USBD_CtlError(pdev, req);
            break;
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 80055b8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80055bc:	fb05 0502 	mla	r5, r5, r2, r0
 80055c0:	f505 75a0 	add.w	r5, r5, #320	; 0x140
          &pdev->ep_out[ep_addr & 0x7FU];

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80055c4:	f013 027f 	ands.w	r2, r3, #127	; 0x7f
 80055c8:	d101      	bne.n	80055ce <USBD_StdEPReq+0x102>
          {
            pep->status = 0x0000U;
 80055ca:	602a      	str	r2, [r5, #0]
 80055cc:	e008      	b.n	80055e0 <USBD_StdEPReq+0x114>
          }
          else if(USBD_LL_IsStallEP(pdev, ep_addr))
 80055ce:	4619      	mov	r1, r3
 80055d0:	4620      	mov	r0, r4
 80055d2:	f7fb faad 	bl	8000b30 <USBD_LL_IsStallEP>
 80055d6:	b110      	cbz	r0, 80055de <USBD_StdEPReq+0x112>
          {
            pep->status = 0x0001U;
 80055d8:	2301      	movs	r3, #1
 80055da:	602b      	str	r3, [r5, #0]
 80055dc:	e000      	b.n	80055e0 <USBD_StdEPReq+0x114>
          }
          else
          {
            pep->status = 0x0000U;
 80055de:	6028      	str	r0, [r5, #0]
          }

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 80055e0:	2202      	movs	r2, #2
 80055e2:	4629      	mov	r1, r5
 80055e4:	4620      	mov	r0, r4
 80055e6:	f000 f821 	bl	800562c <USBD_CtlSendData>
          break;
 80055ea:	e001      	b.n	80055f0 <USBD_StdEPReq+0x124>
      break;
    }
    break;

  default:
    USBD_CtlError(pdev, req);
 80055ec:	f7ff fe16 	bl	800521c <USBD_CtlError>
    break;
  }

  return ret;
}
 80055f0:	2000      	movs	r0, #0
 80055f2:	bd70      	pop	{r4, r5, r6, pc}

080055f4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80055f4:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0U;

  if (desc != NULL)
 80055f6:	b1c0      	cbz	r0, 800562a <USBD_GetString+0x36>
 80055f8:	4605      	mov	r5, r0
 80055fa:	1a2b      	subs	r3, r5, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0U;

    while (*buf != '\0')
 80055fc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005600:	b2db      	uxtb	r3, r3
 8005602:	2c00      	cmp	r4, #0
 8005604:	d1f9      	bne.n	80055fa <USBD_GetString+0x6>
{
  uint8_t idx = 0U;

  if (desc != NULL)
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8005606:	3301      	adds	r3, #1
 8005608:	005b      	lsls	r3, r3, #1
 800560a:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800560c:	700b      	strb	r3, [r1, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800560e:	2303      	movs	r3, #3
 8005610:	704b      	strb	r3, [r1, #1]
 8005612:	3801      	subs	r0, #1
 8005614:	2302      	movs	r3, #2

    while (*desc != '\0')
 8005616:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800561a:	b135      	cbz	r5, 800562a <USBD_GetString+0x36>
    {
      unicode[idx++] = *desc++;
 800561c:	1c5a      	adds	r2, r3, #1
 800561e:	b2d2      	uxtb	r2, r2
 8005620:	54cd      	strb	r5, [r1, r3]
      unicode[idx++] =  0U;
 8005622:	3302      	adds	r3, #2
 8005624:	b2db      	uxtb	r3, r3
 8005626:	548c      	strb	r4, [r1, r2]
 8005628:	e7f5      	b.n	8005616 <USBD_GetString+0x22>
 800562a:	bd30      	pop	{r4, r5, pc}

0800562c <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                     uint16_t len)
{
 800562c:	b510      	push	{r4, lr}
 800562e:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8005630:	2202      	movs	r2, #2
 8005632:	f8c0 226c 	str.w	r2, [r0, #620]	; 0x26c
  pdev->ep_in[0].total_length = len;
 8005636:	61c3      	str	r3, [r0, #28]
  pdev->ep_in[0].rem_length   = len;

 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 8005638:	460a      	mov	r2, r1
                                     uint16_t len)
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
  pdev->ep_in[0].total_length = len;
  pdev->ep_in[0].rem_length   = len;
 800563a:	6203      	str	r3, [r0, #32]

 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 800563c:	2100      	movs	r1, #0
 800563e:	f7fb fa99 	bl	8000b74 <USBD_LL_Transmit>

  return USBD_OK;
}
 8005642:	2000      	movs	r0, #0
 8005644:	bd10      	pop	{r4, pc}

08005646 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData (USBD_HandleTypeDef *pdev,
                                             uint8_t *pbuf, uint16_t len)
{
 8005646:	b508      	push	{r3, lr}
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 8005648:	4613      	mov	r3, r2
 800564a:	460a      	mov	r2, r1
 800564c:	2100      	movs	r1, #0
 800564e:	f7fb fa91 	bl	8000b74 <USBD_LL_Transmit>

  return USBD_OK;
}
 8005652:	2000      	movs	r0, #0
 8005654:	bd08      	pop	{r3, pc}

08005656 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                      uint16_t len)
{
 8005656:	b510      	push	{r4, lr}
 8005658:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800565a:	2203      	movs	r2, #3
 800565c:	f8c0 226c 	str.w	r2, [r0, #620]	; 0x26c
  pdev->ep_out[0].total_length = len;
 8005660:	f8c0 3148 	str.w	r3, [r0, #328]	; 0x148
  pdev->ep_out[0].rem_length   = len;

  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, pbuf, len);
 8005664:	460a      	mov	r2, r1
                                      uint16_t len)
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
  pdev->ep_out[0].total_length = len;
  pdev->ep_out[0].rem_length   = len;
 8005666:	f8c0 314c 	str.w	r3, [r0, #332]	; 0x14c

  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, pbuf, len);
 800566a:	2100      	movs	r1, #0
 800566c:	f7fb fa90 	bl	8000b90 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8005670:	2000      	movs	r0, #0
 8005672:	bd10      	pop	{r4, pc}

08005674 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                       uint16_t len)
{
 8005674:	b508      	push	{r3, lr}
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8005676:	4613      	mov	r3, r2
 8005678:	460a      	mov	r2, r1
 800567a:	2100      	movs	r1, #0
 800567c:	f7fb fa88 	bl	8000b90 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8005680:	2000      	movs	r0, #0
 8005682:	bd08      	pop	{r3, pc}

08005684 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus (USBD_HandleTypeDef *pdev)
{
 8005684:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8005686:	2304      	movs	r3, #4
 8005688:	f8c0 326c 	str.w	r3, [r0, #620]	; 0x26c

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800568c:	2300      	movs	r3, #0
 800568e:	461a      	mov	r2, r3
 8005690:	4619      	mov	r1, r3
 8005692:	f7fb fa6f 	bl	8000b74 <USBD_LL_Transmit>

  return USBD_OK;
}
 8005696:	2000      	movs	r0, #0
 8005698:	bd08      	pop	{r3, pc}

0800569a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus (USBD_HandleTypeDef *pdev)
{
 800569a:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800569c:	2305      	movs	r3, #5
 800569e:	f8c0 326c 	str.w	r3, [r0, #620]	; 0x26c

 /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 80056a2:	2300      	movs	r3, #0
 80056a4:	461a      	mov	r2, r3
 80056a6:	4619      	mov	r1, r3
 80056a8:	f7fb fa72 	bl	8000b90 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 80056ac:	2000      	movs	r0, #0
 80056ae:	bd08      	pop	{r3, pc}

080056b0 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;

  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80056b0:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{
 80056b4:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80056b6:	f8d0 4290 	ldr.w	r4, [r0, #656]	; 0x290

  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80056ba:	b15b      	cbz	r3, 80056d4 <USBD_CDC_EP0_RxReady+0x24>
 80056bc:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 80056c0:	28ff      	cmp	r0, #255	; 0xff
 80056c2:	d007      	beq.n	80056d4 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 80056ca:	4621      	mov	r1, r4
 80056cc:	4798      	blx	r3
                                                      (uint8_t *)(void *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFFU;
 80056ce:	23ff      	movs	r3, #255	; 0xff
 80056d0:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200

  }
  return USBD_OK;
}
 80056d4:	2000      	movs	r0, #0
 80056d6:	bd10      	pop	{r4, pc}

080056d8 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 80056d8:	2343      	movs	r3, #67	; 0x43
 80056da:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 80056dc:	4800      	ldr	r0, [pc, #0]	; (80056e0 <USBD_CDC_GetFSCfgDesc+0x8>)
 80056de:	4770      	bx	lr
 80056e0:	20000070 	.word	0x20000070

080056e4 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 80056e4:	2343      	movs	r3, #67	; 0x43
 80056e6:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 80056e8:	4800      	ldr	r0, [pc, #0]	; (80056ec <USBD_CDC_GetHSCfgDesc+0x8>)
 80056ea:	4770      	bx	lr
 80056ec:	2000013c 	.word	0x2000013c

080056f0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 80056f0:	2343      	movs	r3, #67	; 0x43
 80056f2:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 80056f4:	4800      	ldr	r0, [pc, #0]	; (80056f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 80056f6:	4770      	bx	lr
 80056f8:	200000f8 	.word	0x200000f8

080056fc <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 80056fc:	230a      	movs	r3, #10
 80056fe:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 8005700:	4800      	ldr	r0, [pc, #0]	; (8005704 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8005702:	4770      	bx	lr
 8005704:	200000ec 	.word	0x200000ec

08005708 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005708:	b538      	push	{r3, r4, r5, lr}
 800570a:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800570c:	f8d0 4290 	ldr.w	r4, [r0, #656]	; 0x290

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8005710:	f7fb fa4c 	bl	8000bac <USBD_LL_GetRxDataSize>

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 8005714:	f8d5 3290 	ldr.w	r3, [r5, #656]	; 0x290
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8005718:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 800571c:	b14b      	cbz	r3, 8005732 <USBD_CDC_DataOut+0x2a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800571e:	f8d5 3294 	ldr.w	r3, [r5, #660]	; 0x294
 8005722:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 8005726:	68db      	ldr	r3, [r3, #12]
 8005728:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 800572c:	4798      	blx	r3

    return USBD_OK;
 800572e:	2000      	movs	r0, #0
 8005730:	bd38      	pop	{r3, r4, r5, pc}
  }
  else
  {
    return USBD_FAIL;
 8005732:	2002      	movs	r0, #2
  }
}
 8005734:	bd38      	pop	{r3, r4, r5, pc}

08005736 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005736:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)pdev->pClassData;
 8005738:	f8d0 6290 	ldr.w	r6, [r0, #656]	; 0x290
  PCD_HandleTypeDef *hpcd = pdev->pData;

  if(pdev->pClassData != NULL)
 800573c:	b1d6      	cbz	r6, 8005774 <USBD_CDC_DataIn+0x3e>
  {
    if((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800573e:	2214      	movs	r2, #20
 8005740:	fb02 0201 	mla	r2, r2, r1, r0
 8005744:	69d4      	ldr	r4, [r2, #28]
 8005746:	b18c      	cbz	r4, 800576c <USBD_CDC_DataIn+0x36>
 8005748:	f8d0 5298 	ldr.w	r5, [r0, #664]	; 0x298
 800574c:	271c      	movs	r7, #28
 800574e:	fb07 5301 	mla	r3, r7, r1, r5
 8005752:	6c5d      	ldr	r5, [r3, #68]	; 0x44
 8005754:	fbb4 f3f5 	udiv	r3, r4, r5
 8005758:	fb05 4413 	mls	r4, r5, r3, r4
 800575c:	b934      	cbnz	r4, 800576c <USBD_CDC_DataIn+0x36>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800575e:	61d4      	str	r4, [r2, #28]

      /* Send ZLP */
      USBD_LL_Transmit (pdev, epnum, NULL, 0U);
 8005760:	4623      	mov	r3, r4
 8005762:	4622      	mov	r2, r4
 8005764:	f7fb fa06 	bl	8000b74 <USBD_LL_Transmit>
    }
    else
    {
      hcdc->TxState = 0U;
    }
    return USBD_OK;
 8005768:	4620      	mov	r0, r4
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;

      /* Send ZLP */
      USBD_LL_Transmit (pdev, epnum, NULL, 0U);
 800576a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    }
    else
    {
      hcdc->TxState = 0U;
 800576c:	2000      	movs	r0, #0
 800576e:	f8c6 0214 	str.w	r0, [r6, #532]	; 0x214
 8005772:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    }
    return USBD_OK;
  }
  else
  {
    return USBD_FAIL;
 8005774:	2002      	movs	r0, #2
  }
}
 8005776:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005778 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 8005778:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  uint8_t ifalt = 0U;
  uint16_t status_info = 0U;
  uint8_t ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800577c:	780a      	ldrb	r2, [r1, #0]
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800577e:	f8d0 7290 	ldr.w	r7, [r0, #656]	; 0x290
  uint8_t ifalt = 0U;
 8005782:	f04f 0800 	mov.w	r8, #0
  uint16_t status_info = 0U;
  uint8_t ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005786:	f012 0460 	ands.w	r4, r2, #96	; 0x60
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 800578a:	4605      	mov	r5, r0
 800578c:	460e      	mov	r6, r1
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  uint8_t ifalt = 0U;
 800578e:	f88d 8005 	strb.w	r8, [sp, #5]
  uint16_t status_info = 0U;
 8005792:	f8ad 8006 	strh.w	r8, [sp, #6]
  uint8_t ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005796:	d026      	beq.n	80057e6 <USBD_CDC_Setup+0x6e>
 8005798:	2c20      	cmp	r4, #32
 800579a:	d147      	bne.n	800582c <USBD_CDC_Setup+0xb4>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 800579c:	88cc      	ldrh	r4, [r1, #6]
 800579e:	784b      	ldrb	r3, [r1, #1]
 80057a0:	b1d4      	cbz	r4, 80057d8 <USBD_CDC_Setup+0x60>
    {
      if (req->bmRequest & 0x80U)
 80057a2:	0612      	lsls	r2, r2, #24
 80057a4:	d50d      	bpl.n	80057c2 <USBD_CDC_Setup+0x4a>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80057a6:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 80057aa:	4639      	mov	r1, r7
 80057ac:	f8d2 9008 	ldr.w	r9, [r2, #8]
 80057b0:	4618      	mov	r0, r3
 80057b2:	4622      	mov	r2, r4
 80057b4:	47c8      	blx	r9
                                                          (uint8_t *)(void *)hcdc->data,
                                                          req->wLength);

          USBD_CtlSendData (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80057b6:	88f2      	ldrh	r2, [r6, #6]
 80057b8:	4639      	mov	r1, r7
 80057ba:	4628      	mov	r0, r5
 80057bc:	f7ff ff36 	bl	800562c <USBD_CtlSendData>
 80057c0:	e008      	b.n	80057d4 <USBD_CDC_Setup+0x5c>
      }
      else
      {
        hcdc->CmdOpCode = req->bRequest;
 80057c2:	f887 3200 	strb.w	r3, [r7, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 80057c6:	88cb      	ldrh	r3, [r1, #6]
 80057c8:	f887 3201 	strb.w	r3, [r7, #513]	; 0x201

        USBD_CtlPrepareRx (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80057cc:	88ca      	ldrh	r2, [r1, #6]
 80057ce:	4639      	mov	r1, r7
 80057d0:	f7ff ff41 	bl	8005656 <USBD_CtlPrepareRx>
                                USBD_SetupReqTypedef *req)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  uint8_t ifalt = 0U;
  uint16_t status_info = 0U;
  uint8_t ret = USBD_OK;
 80057d4:	4640      	mov	r0, r8
 80057d6:	e02c      	b.n	8005832 <USBD_CDC_Setup+0xba>
        USBD_CtlPrepareRx (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
      }
    }
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80057d8:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 80057dc:	4618      	mov	r0, r3
 80057de:	6895      	ldr	r5, [r2, #8]
 80057e0:	4622      	mov	r2, r4
 80057e2:	47a8      	blx	r5
 80057e4:	e020      	b.n	8005828 <USBD_CDC_Setup+0xb0>
                                                        (uint8_t *)(void *)req, 0U);
    }
    break;

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80057e6:	784f      	ldrb	r7, [r1, #1]
 80057e8:	2f0a      	cmp	r7, #10
 80057ea:	d014      	beq.n	8005816 <USBD_CDC_Setup+0x9e>
 80057ec:	2f0b      	cmp	r7, #11
 80057ee:	d00b      	beq.n	8005808 <USBD_CDC_Setup+0x90>
 80057f0:	b9e7      	cbnz	r7, 800582c <USBD_CDC_Setup+0xb4>
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80057f2:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 80057f6:	2b03      	cmp	r3, #3
 80057f8:	d10a      	bne.n	8005810 <USBD_CDC_Setup+0x98>
      {
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&status_info, 2U);
 80057fa:	2202      	movs	r2, #2
 80057fc:	f10d 0106 	add.w	r1, sp, #6
 8005800:	f7ff ff14 	bl	800562c <USBD_CtlSendData>
                                USBD_SetupReqTypedef *req)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  uint8_t ifalt = 0U;
  uint16_t status_info = 0U;
  uint8_t ret = USBD_OK;
 8005804:	4638      	mov	r0, r7
 8005806:	e014      	b.n	8005832 <USBD_CDC_Setup+0xba>
			  ret = USBD_FAIL;
      }
      break;

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005808:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 800580c:	2b03      	cmp	r3, #3
 800580e:	d00b      	beq.n	8005828 <USBD_CDC_Setup+0xb0>
      {
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&status_info, 2U);
      }
      else
      {
        USBD_CtlError (pdev, req);
 8005810:	4631      	mov	r1, r6
 8005812:	4628      	mov	r0, r5
 8005814:	e00a      	b.n	800582c <USBD_CDC_Setup+0xb4>
			  ret = USBD_FAIL;
      }
      break;

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005816:	f890 3274 	ldrb.w	r3, [r0, #628]	; 0x274
 800581a:	2b03      	cmp	r3, #3
 800581c:	d1f8      	bne.n	8005810 <USBD_CDC_Setup+0x98>
      {
        USBD_CtlSendData (pdev, &ifalt, 1U);
 800581e:	2201      	movs	r2, #1
 8005820:	f10d 0105 	add.w	r1, sp, #5
 8005824:	f7ff ff02 	bl	800562c <USBD_CtlSendData>
                                USBD_SetupReqTypedef *req)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  uint8_t ifalt = 0U;
  uint16_t status_info = 0U;
  uint8_t ret = USBD_OK;
 8005828:	4620      	mov	r0, r4
 800582a:	e002      	b.n	8005832 <USBD_CDC_Setup+0xba>
      break;
    }
    break;

  default:
    USBD_CtlError (pdev, req);
 800582c:	f7ff fcf6 	bl	800521c <USBD_CtlError>
    ret = USBD_FAIL;
 8005830:	2002      	movs	r0, #2
    break;
  }

  return ret;
}
 8005832:	b003      	add	sp, #12
 8005834:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08005838 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005838:	b538      	push	{r3, r4, r5, lr}
 800583a:	4604      	mov	r4, r0
  uint8_t ret = 0U;

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800583c:	2500      	movs	r5, #0
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  uint8_t ret = 0U;

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800583e:	2181      	movs	r1, #129	; 0x81
 8005840:	f7fb f94c 	bl	8000adc <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8005844:	2101      	movs	r1, #1
{
  uint8_t ret = 0U;

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8005846:	62e5      	str	r5, [r4, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8005848:	4620      	mov	r0, r4
 800584a:	f7fb f947 	bl	8000adc <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800584e:	f8c4 5158 	str.w	r5, [r4, #344]	; 0x158

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8005852:	2182      	movs	r1, #130	; 0x82
 8005854:	4620      	mov	r0, r4
 8005856:	f7fb f941 	bl	8000adc <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;

  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 800585a:	f8d4 3290 	ldr.w	r3, [r4, #656]	; 0x290
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800585e:	6425      	str	r5, [r4, #64]	; 0x40

  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 8005860:	b14b      	cbz	r3, 8005876 <USBD_CDC_DeInit+0x3e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8005862:	f8d4 3294 	ldr.w	r3, [r4, #660]	; 0x294
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800586a:	f8d4 0290 	ldr.w	r0, [r4, #656]	; 0x290
 800586e:	f000 f92b 	bl	8005ac8 <free>
    pdev->pClassData = NULL;
 8005872:	f8c4 5290 	str.w	r5, [r4, #656]	; 0x290
  }

  return ret;
}
 8005876:	2000      	movs	r0, #0
 8005878:	bd38      	pop	{r3, r4, r5, pc}

0800587a <USBD_CDC_Init>:
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  uint8_t ret = 0U;
  USBD_CDC_HandleTypeDef   *hcdc;

  if(pdev->dev_speed == USBD_SPEED_HIGH)
 800587a:	7c03      	ldrb	r3, [r0, #16]
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800587c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005880:	4604      	mov	r4, r0
  uint8_t ret = 0U;
  USBD_CDC_HandleTypeDef   *hcdc;

  if(pdev->dev_speed == USBD_SPEED_HIGH)
 8005882:	b953      	cbnz	r3, 800589a <USBD_CDC_Init+0x20>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005884:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005888:	2202      	movs	r2, #2
 800588a:	2181      	movs	r1, #129	; 0x81
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800588c:	2501      	movs	r5, #1
  USBD_CDC_HandleTypeDef   *hcdc;

  if(pdev->dev_speed == USBD_SPEED_HIGH)
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800588e:	f7fb f915 	bl	8000abc <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005892:	62e5      	str	r5, [r4, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005894:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005898:	e007      	b.n	80058aa <USBD_CDC_Init+0x30>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800589a:	2340      	movs	r3, #64	; 0x40
 800589c:	2202      	movs	r2, #2
 800589e:	2181      	movs	r1, #129	; 0x81
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80058a0:	2501      	movs	r5, #1

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80058a2:	f7fb f90b 	bl	8000abc <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80058a6:	62e5      	str	r5, [r4, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80058a8:	2340      	movs	r3, #64	; 0x40
 80058aa:	4629      	mov	r1, r5
 80058ac:	2202      	movs	r2, #2
 80058ae:	4620      	mov	r0, r4
 80058b0:	f7fb f904 	bl	8000abc <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80058b4:	f8c4 5158 	str.w	r5, [r4, #344]	; 0x158
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80058b8:	2308      	movs	r3, #8
 80058ba:	2203      	movs	r2, #3
 80058bc:	2182      	movs	r1, #130	; 0x82
 80058be:	4620      	mov	r0, r4
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80058c0:	2501      	movs	r5, #1
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80058c2:	f7fb f8fb 	bl	8000abc <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80058c6:	6425      	str	r5, [r4, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 80058c8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80058cc:	f000 f8fa 	bl	8005ac4 <malloc>
 80058d0:	4606      	mov	r6, r0
 80058d2:	f8c4 0290 	str.w	r0, [r4, #656]	; 0x290

  if(pdev->pClassData == NULL)
 80058d6:	b310      	cbz	r0, 800591e <USBD_CDC_Init+0xa4>
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80058d8:	f8d4 3294 	ldr.w	r3, [r4, #660]	; 0x294
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
    hcdc->RxState = 0U;

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 80058e0:	f894 8010 	ldrb.w	r8, [r4, #16]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80058e4:	2700      	movs	r7, #0
 80058e6:	f8c6 7214 	str.w	r7, [r6, #532]	; 0x214
    hcdc->RxState = 0U;
 80058ea:	f8c6 7218 	str.w	r7, [r6, #536]	; 0x218

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 80058ee:	f1b8 0f00 	cmp.w	r8, #0
 80058f2:	d10a      	bne.n	800590a <USBD_CDC_Init+0x90>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80058f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80058f8:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 80058fc:	4629      	mov	r1, r5
 80058fe:	4620      	mov	r0, r4
 8005900:	f7fb f946 	bl	8000b90 <USBD_LL_PrepareReceive>
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  uint8_t ret = 0U;
 8005904:	4640      	mov	r0, r8
 8005906:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800590a:	2340      	movs	r3, #64	; 0x40
 800590c:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8005910:	4629      	mov	r1, r5
 8005912:	4620      	mov	r0, r4
 8005914:	f7fb f93c 	bl	8000b90 <USBD_LL_PrepareReceive>
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  uint8_t ret = 0U;
 8005918:	4638      	mov	r0, r7
 800591a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));

  if(pdev->pClassData == NULL)
  {
    ret = 1U;
 800591e:	4628      	mov	r0, r5
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
}
 8005920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005924 <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev,
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;

  if(fops != NULL)
 8005924:	b119      	cbz	r1, 800592e <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData= fops;
 8005926:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
    ret = USBD_OK;
 800592a:	2000      	movs	r0, #0
 800592c:	4770      	bx	lr
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev,
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
 800592e:	2002      	movs	r0, #2
    pdev->pUserData= fops;
    ret = USBD_OK;
  }

  return ret;
}
 8005930:	4770      	bx	lr

08005932 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8005932:	f8d0 3290 	ldr.w	r3, [r0, #656]	; 0x290

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return USBD_OK;
}
 8005936:	2000      	movs	r0, #0
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;

  hcdc->TxBuffer = pbuff;
 8005938:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800593c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
}
 8005940:	4770      	bx	lr

08005942 <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;

  hcdc->RxBuffer = pbuff;
 8005942:	f8d0 3290 	ldr.w	r3, [r0, #656]	; 0x290

  return USBD_OK;
}
 8005946:	2000      	movs	r0, #0
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;

  hcdc->RxBuffer = pbuff;
 8005948:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204

  return USBD_OK;
}
 800594c:	4770      	bx	lr

0800594e <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800594e:	f8d0 2290 	ldr.w	r2, [r0, #656]	; 0x290
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8005952:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;

  if(pdev->pClassData != NULL)
 8005954:	b182      	cbz	r2, 8005978 <USBD_CDC_TransmitPacket+0x2a>
  {
    if(hcdc->TxState == 0U)
 8005956:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 800595a:	2301      	movs	r3, #1
 800595c:	b974      	cbnz	r4, 800597c <USBD_CDC_TransmitPacket+0x2e>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800595e:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8005962:	f8d2 3210 	ldr.w	r3, [r2, #528]	; 0x210
 8005966:	6303      	str	r3, [r0, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8005968:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 800596c:	b29b      	uxth	r3, r3
 800596e:	2181      	movs	r1, #129	; 0x81
 8005970:	f7fb f900 	bl	8000b74 <USBD_LL_Transmit>
                       (uint16_t)hcdc->TxLength);

      return USBD_OK;
 8005974:	4620      	mov	r0, r4
 8005976:	bd10      	pop	{r4, pc}
      return USBD_BUSY;
    }
  }
  else
  {
    return USBD_FAIL;
 8005978:	2002      	movs	r0, #2
 800597a:	bd10      	pop	{r4, pc}

      return USBD_OK;
    }
    else
    {
      return USBD_BUSY;
 800597c:	4618      	mov	r0, r3
  }
  else
  {
    return USBD_FAIL;
  }
}
 800597e:	bd10      	pop	{r4, pc}

08005980 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8005980:	f8d0 2290 	ldr.w	r2, [r0, #656]	; 0x290
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005984:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;

  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 8005986:	b162      	cbz	r2, 80059a2 <USBD_CDC_ReceivePacket+0x22>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 8005988:	7c04      	ldrb	r4, [r0, #16]
 800598a:	b914      	cbnz	r4, 8005992 <USBD_CDC_ReceivePacket+0x12>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800598c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005990:	e000      	b.n	8005994 <USBD_CDC_ReceivePacket+0x14>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8005992:	2340      	movs	r3, #64	; 0x40
 8005994:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8005998:	2101      	movs	r1, #1
 800599a:	f7fb f8f9 	bl	8000b90 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800599e:	2000      	movs	r0, #0
 80059a0:	bd10      	pop	{r4, pc}
  }
  else
  {
    return USBD_FAIL;
 80059a2:	2002      	movs	r0, #2
  }
}
 80059a4:	bd10      	pop	{r4, pc}

080059a6 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80059a6:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80059a8:	4604      	mov	r4, r0
 80059aa:	2800      	cmp	r0, #0
 80059ac:	d036      	beq.n	8005a1c <HAL_SPI_Init+0x76>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059ae:	2300      	movs	r3, #0
 80059b0:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80059b2:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80059b6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80059ba:	b91b      	cbnz	r3, 80059c4 <HAL_SPI_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80059bc:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80059c0:	f7fb f9f2 	bl	8000da8 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80059c4:	68a1      	ldr	r1, [r4, #8]
 80059c6:	6860      	ldr	r0, [r4, #4]
 80059c8:	4308      	orrs	r0, r1
 80059ca:	68e1      	ldr	r1, [r4, #12]
 80059cc:	4308      	orrs	r0, r1
 80059ce:	6921      	ldr	r1, [r4, #16]
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80059d0:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80059d2:	4308      	orrs	r0, r1
 80059d4:	6961      	ldr	r1, [r4, #20]
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80059d6:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80059da:	6823      	ldr	r3, [r4, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80059dc:	4308      	orrs	r0, r1
 80059de:	69e1      	ldr	r1, [r4, #28]
  }

  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80059e0:	681a      	ldr	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80059e2:	4308      	orrs	r0, r1
 80059e4:	6a21      	ldr	r1, [r4, #32]
  }

  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80059e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059ea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80059ec:	4308      	orrs	r0, r1
 80059ee:	69a2      	ldr	r2, [r4, #24]
 80059f0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80059f2:	4308      	orrs	r0, r1
 80059f4:	f402 7100 	and.w	r1, r2, #512	; 0x200
 80059f8:	4301      	orrs	r1, r0
 80059fa:	6019      	str	r1, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80059fc:	0c12      	lsrs	r2, r2, #16
 80059fe:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005a00:	f002 0204 	and.w	r2, r2, #4
 8005a04:	430a      	orrs	r2, r1
 8005a06:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005a08:	69da      	ldr	r2, [r3, #28]
 8005a0a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a0e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a10:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8005a12:	2301      	movs	r3, #1
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a14:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005a16:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
 8005a1a:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if (hspi == NULL)
  {
    return HAL_ERROR;
 8005a1c:	2001      	movs	r0, #1

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State     = HAL_SPI_STATE_READY;

  return HAL_OK;
}
 8005a1e:	bd10      	pop	{r4, pc}

08005a20 <ring_buffer_write>:
    s->head = 0;
    s->tail = 0;
}

void ring_buffer_write( ring_buffer_t* s, void const* d, size_t len )
{
 8005a20:	b537      	push	{r0, r1, r2, r4, r5, lr}
    const size_t nxt[2] = { -1, s->cap - 1 };
 8005a22:	f04f 33ff 	mov.w	r3, #4294967295
 8005a26:	9300      	str	r3, [sp, #0]
 8005a28:	6843      	ldr	r3, [r0, #4]
 8005a2a:	3b01      	subs	r3, #1
 8005a2c:	9301      	str	r3, [sp, #4]
 8005a2e:	440a      	add	r2, r1
    size_t       i;

    for ( i = 0; i < len; i++, s->head -= nxt[s->head == s->cap - 1] ) {
 8005a30:	4291      	cmp	r1, r2
 8005a32:	d012      	beq.n	8005a5a <ring_buffer_write+0x3a>
        s->buff[s->head] = ( (char const*)d )[i];
 8005a34:	6883      	ldr	r3, [r0, #8]
 8005a36:	6804      	ldr	r4, [r0, #0]
 8005a38:	f811 5b01 	ldrb.w	r5, [r1], #1
 8005a3c:	54e5      	strb	r5, [r4, r3]
void ring_buffer_write( ring_buffer_t* s, void const* d, size_t len )
{
    const size_t nxt[2] = { -1, s->cap - 1 };
    size_t       i;

    for ( i = 0; i < len; i++, s->head -= nxt[s->head == s->cap - 1] ) {
 8005a3e:	6843      	ldr	r3, [r0, #4]
 8005a40:	6884      	ldr	r4, [r0, #8]
 8005a42:	3b01      	subs	r3, #1
 8005a44:	1b1d      	subs	r5, r3, r4
 8005a46:	426b      	negs	r3, r5
 8005a48:	416b      	adcs	r3, r5
 8005a4a:	ad02      	add	r5, sp, #8
 8005a4c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8005a50:	f853 3c08 	ldr.w	r3, [r3, #-8]
 8005a54:	1ae4      	subs	r4, r4, r3
 8005a56:	6084      	str	r4, [r0, #8]
 8005a58:	e7ea      	b.n	8005a30 <ring_buffer_write+0x10>
        s->buff[s->head] = ( (char const*)d )[i];
    }
}
 8005a5a:	b003      	add	sp, #12
 8005a5c:	bd30      	pop	{r4, r5, pc}

08005a5e <ring_buffer_consume>:

void ring_buffer_consume( ring_buffer_t* s, size_t len )
{
    s->tail += len;
 8005a5e:	68c3      	ldr	r3, [r0, #12]
 8005a60:	4419      	add	r1, r3

    if ( s->tail >= s->cap ) {
 8005a62:	6843      	ldr	r3, [r0, #4]
    }
}

void ring_buffer_consume( ring_buffer_t* s, size_t len )
{
    s->tail += len;
 8005a64:	60c1      	str	r1, [r0, #12]

    if ( s->tail >= s->cap ) {
 8005a66:	4299      	cmp	r1, r3
        s->tail = s->tail - s->cap;
 8005a68:	bf24      	itt	cs
 8005a6a:	1ac9      	subcs	r1, r1, r3
 8005a6c:	60c1      	strcs	r1, [r0, #12]
 8005a6e:	4770      	bx	lr

08005a70 <ring_buffer_peek>:
    }
}

void ring_buffer_peek( ring_buffer_t const* s, void* b, size_t len )
{
 8005a70:	b513      	push	{r0, r1, r4, lr}
    const size_t nxt[2] = { -1, s->cap - 1 };
 8005a72:	f04f 33ff 	mov.w	r3, #4294967295
 8005a76:	9300      	str	r3, [sp, #0]
 8005a78:	6843      	ldr	r3, [r0, #4]
    size_t       i, t;

    for ( i = 0, t = s->tail; i < len; i++, t -= nxt[t == s->cap - 1] ) {
 8005a7a:	68c4      	ldr	r4, [r0, #12]
    }
}

void ring_buffer_peek( ring_buffer_t const* s, void* b, size_t len )
{
    const size_t nxt[2] = { -1, s->cap - 1 };
 8005a7c:	3b01      	subs	r3, #1
 8005a7e:	9301      	str	r3, [sp, #4]
 8005a80:	440a      	add	r2, r1
    size_t       i, t;

    for ( i = 0, t = s->tail; i < len; i++, t -= nxt[t == s->cap - 1] ) {
 8005a82:	4291      	cmp	r1, r2
 8005a84:	d013      	beq.n	8005aae <ring_buffer_peek+0x3e>
        ( (char*)b )[i] = s->buff[t];
 8005a86:	6803      	ldr	r3, [r0, #0]
 8005a88:	5d1b      	ldrb	r3, [r3, r4]
 8005a8a:	f801 3b01 	strb.w	r3, [r1], #1
void ring_buffer_peek( ring_buffer_t const* s, void* b, size_t len )
{
    const size_t nxt[2] = { -1, s->cap - 1 };
    size_t       i, t;

    for ( i = 0, t = s->tail; i < len; i++, t -= nxt[t == s->cap - 1] ) {
 8005a8e:	6843      	ldr	r3, [r0, #4]
 8005a90:	3b01      	subs	r3, #1
 8005a92:	ebc4 0e03 	rsb	lr, r4, r3
 8005a96:	f1de 0300 	rsbs	r3, lr, #0
 8005a9a:	eb43 030e 	adc.w	r3, r3, lr
 8005a9e:	f10d 0e08 	add.w	lr, sp, #8
 8005aa2:	eb0e 0383 	add.w	r3, lr, r3, lsl #2
 8005aa6:	f853 3c08 	ldr.w	r3, [r3, #-8]
 8005aaa:	1ae4      	subs	r4, r4, r3
 8005aac:	e7e9      	b.n	8005a82 <ring_buffer_peek+0x12>
        ( (char*)b )[i] = s->buff[t];
    }
}
 8005aae:	b002      	add	sp, #8
 8005ab0:	bd10      	pop	{r4, pc}

08005ab2 <ring_buffer_size>:

size_t ring_buffer_size( ring_buffer_t const* s )
{
    if ( s->head >= s->tail )
 8005ab2:	6881      	ldr	r1, [r0, #8]
 8005ab4:	68c3      	ldr	r3, [r0, #12]
 8005ab6:	4299      	cmp	r1, r3
        return s->head - s->tail;
    else
        return s->cap - s->tail + s->head;
 8005ab8:	bf37      	itett	cc
 8005aba:	6842      	ldrcc	r2, [r0, #4]
}

size_t ring_buffer_size( ring_buffer_t const* s )
{
    if ( s->head >= s->tail )
        return s->head - s->tail;
 8005abc:	1ac8      	subcs	r0, r1, r3
    else
        return s->cap - s->tail + s->head;
 8005abe:	1888      	addcc	r0, r1, r2
 8005ac0:	1ac0      	subcc	r0, r0, r3
}
 8005ac2:	4770      	bx	lr

08005ac4 <malloc>:
// Memory allocation rebinds
//

extern "C" void* malloc( size_t sz )
{
    return pvPortMalloc( sz );
 8005ac4:	f7fe bfcc 	b.w	8004a60 <pvPortMalloc>

08005ac8 <free>:
}

extern "C" void free( void* p )
{
    vPortFree( p );
 8005ac8:	f7ff b85c 	b.w	8004b84 <vPortFree>

08005acc <InitProcedure>:
/////////////////////////////////////////////////////////////////////////////
// Initialize process
//

extern "C" void InitProcedure( void )
{
 8005acc:	4770      	bx	lr

08005ace <_ZL9cdc_ioctlPvi>:
#include <uEmbedded/transceiver.h>
#include <uEmbedded/uassert.h>
#include <usbd_cdc_if.h>
static transceiver_result_t cdc_read( void* desc, char* buf, size_t len );
static transceiver_result_t cdc_write( void* desc, char const* buf, size_t len );
static transceiver_result_t cdc_ioctl( void* desc, intptr_t cmd ) { return TRANSCEIVER_OK; }
 8005ace:	2000      	movs	r0, #0
 8005ad0:	4770      	bx	lr

08005ad2 <_ZL9cdc_closePv>:
    // Force casting.
    return CDC_Transmit_FS( (uint8_t*)buf, len ) == USBD_OK ? len : 0;
}

transceiver_result_t cdc_close( void* desc )
{
 8005ad2:	b510      	push	{r4, lr}
 8005ad4:	4604      	mov	r4, r0
    auto td = reinterpret_cast<usb_rw*>( desc );
    free( td->rdbuf_.buff );
 8005ad6:	6840      	ldr	r0, [r0, #4]
 8005ad8:	f7ff fff6 	bl	8005ac8 <free>
    td->rdbuf_.buff = nullptr;
 8005adc:	2000      	movs	r0, #0
 8005ade:	6060      	str	r0, [r4, #4]
    return TRANSCEIVER_OK;
}
 8005ae0:	bd10      	pop	{r4, pc}

08005ae2 <_ZL9cdc_writePvPKcj>:
    auto rd = ring_buffer_read( &td->rdbuf_, buf, len );
    return rd;
}

transceiver_result_t cdc_write( void* nouse_, char const* buf, size_t len )
{
 8005ae2:	b510      	push	{r4, lr}
 8005ae4:	4608      	mov	r0, r1
    // Force casting.
    return CDC_Transmit_FS( (uint8_t*)buf, len ) == USBD_OK ? len : 0;
 8005ae6:	b291      	uxth	r1, r2
    auto rd = ring_buffer_read( &td->rdbuf_, buf, len );
    return rd;
}

transceiver_result_t cdc_write( void* nouse_, char const* buf, size_t len )
{
 8005ae8:	4614      	mov	r4, r2
    // Force casting.
    return CDC_Transmit_FS( (uint8_t*)buf, len ) == USBD_OK ? len : 0;
 8005aea:	f7fb f8fb 	bl	8000ce4 <CDC_Transmit_FS>
 8005aee:	2800      	cmp	r0, #0
}
 8005af0:	bf0c      	ite	eq
 8005af2:	4620      	moveq	r0, r4
 8005af4:	2000      	movne	r0, #0
 8005af6:	bd10      	pop	{r4, pc}

08005af8 <_ZL8cdc_readPvPcj>:
    ring_buffer_init( &ret->rdbuf_, malloc( ReadBufferSize ), ReadBufferSize );
    return reinterpret_cast<transceiver_descriptor_t>( ret );
}

static transceiver_result_t cdc_read( void* desc, char* buf, size_t len )
{
 8005af8:	b570      	push	{r4, r5, r6, lr}
    auto td = reinterpret_cast<usb_rw*>( desc );
    auto rd = ring_buffer_read( &td->rdbuf_, buf, len );
 8005afa:	1d05      	adds	r5, r0, #4

/*! \breif      Do peeking and consuming at once.
    \return     Number of byte actually read. */
static inline size_t ring_buffer_read(ring_buffer_t *s, void *b, size_t len)
{
    size_t sz = ring_buffer_size(s);
 8005afc:	4628      	mov	r0, r5
    ring_buffer_init( &ret->rdbuf_, malloc( ReadBufferSize ), ReadBufferSize );
    return reinterpret_cast<transceiver_descriptor_t>( ret );
}

static transceiver_result_t cdc_read( void* desc, char* buf, size_t len )
{
 8005afe:	4614      	mov	r4, r2
 8005b00:	460e      	mov	r6, r1
 8005b02:	f7ff ffd6 	bl	8005ab2 <ring_buffer_size>
 8005b06:	4284      	cmp	r4, r0
 8005b08:	bf28      	it	cs
 8005b0a:	4604      	movcs	r4, r0
    if (sz < len)
        len = sz;
    ring_buffer_peek(s, b, len);
 8005b0c:	4622      	mov	r2, r4
 8005b0e:	4631      	mov	r1, r6
 8005b10:	4628      	mov	r0, r5
 8005b12:	f7ff ffad 	bl	8005a70 <ring_buffer_peek>
    ring_buffer_consume(s, len);
 8005b16:	4628      	mov	r0, r5
 8005b18:	4621      	mov	r1, r4
 8005b1a:	f7ff ffa0 	bl	8005a5e <ring_buffer_consume>
    auto td = reinterpret_cast<usb_rw*>( desc );
    auto rd = ring_buffer_read( &td->rdbuf_, buf, len );
    return rd;
}
 8005b1e:	4620      	mov	r0, r4
 8005b20:	bd70      	pop	{r4, r5, r6, pc}
	...

08005b24 <CdcReceiveHandler>:
    return TRANSCEIVER_OK;
}

// Handler performs
extern "C" void CdcReceiveHandler( char* Buf, size_t len )
{
 8005b24:	b538      	push	{r3, r4, r5, lr}
    ring_buffer_write( &s_rw.rdbuf_, Buf, len );
    USBD_CDC_SetRxBuffer( &hUsbDeviceFS, (uint8_t*)Buf );
 8005b26:	4c08      	ldr	r4, [pc, #32]	; (8005b48 <CdcReceiveHandler+0x24>)
    return TRANSCEIVER_OK;
}

// Handler performs
extern "C" void CdcReceiveHandler( char* Buf, size_t len )
{
 8005b28:	4605      	mov	r5, r0
    ring_buffer_write( &s_rw.rdbuf_, Buf, len );
 8005b2a:	460a      	mov	r2, r1
 8005b2c:	4601      	mov	r1, r0
 8005b2e:	4807      	ldr	r0, [pc, #28]	; (8005b4c <CdcReceiveHandler+0x28>)
 8005b30:	f7ff ff76 	bl	8005a20 <ring_buffer_write>
    USBD_CDC_SetRxBuffer( &hUsbDeviceFS, (uint8_t*)Buf );
 8005b34:	4629      	mov	r1, r5
 8005b36:	4620      	mov	r0, r4
 8005b38:	f7ff ff03 	bl	8005942 <USBD_CDC_SetRxBuffer>
    USBD_CDC_ReceivePacket( &hUsbDeviceFS );
 8005b3c:	4620      	mov	r0, r4
}
 8005b3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
// Handler performs
extern "C" void CdcReceiveHandler( char* Buf, size_t len )
{
    ring_buffer_write( &s_rw.rdbuf_, Buf, len );
    USBD_CDC_SetRxBuffer( &hUsbDeviceFS, (uint8_t*)Buf );
    USBD_CDC_ReceivePacket( &hUsbDeviceFS );
 8005b42:	f7ff bf1d 	b.w	8005980 <USBD_CDC_ReceivePacket>
 8005b46:	bf00      	nop
 8005b48:	20009094 	.word	0x20009094
 8005b4c:	20008ea8 	.word	0x20008ea8

08005b50 <_GLOBAL__sub_I_OpenUsbHostConnection>:
    .read  = cdc_read,
    .write = cdc_write,
    .ioctl = cdc_ioctl,
    .close = cdc_close };

static struct usb_rw {
 8005b50:	4b01      	ldr	r3, [pc, #4]	; (8005b58 <_GLOBAL__sub_I_OpenUsbHostConnection+0x8>)
 8005b52:	4a02      	ldr	r2, [pc, #8]	; (8005b5c <_GLOBAL__sub_I_OpenUsbHostConnection+0xc>)
 8005b54:	601a      	str	r2, [r3, #0]
 8005b56:	4770      	bx	lr
 8005b58:	20008ea4 	.word	0x20008ea4
 8005b5c:	08005ce8 	.word	0x08005ce8

08005b60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005b60:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005b98 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005b64:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005b66:	e003      	b.n	8005b70 <LoopCopyDataInit>

08005b68 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005b68:	4b0c      	ldr	r3, [pc, #48]	; (8005b9c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005b6a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005b6c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005b6e:	3104      	adds	r1, #4

08005b70 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005b70:	480b      	ldr	r0, [pc, #44]	; (8005ba0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005b72:	4b0c      	ldr	r3, [pc, #48]	; (8005ba4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005b74:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005b76:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005b78:	d3f6      	bcc.n	8005b68 <CopyDataInit>
  ldr  r2, =_sbss
 8005b7a:	4a0b      	ldr	r2, [pc, #44]	; (8005ba8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005b7c:	e002      	b.n	8005b84 <LoopFillZerobss>

08005b7e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005b7e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005b80:	f842 3b04 	str.w	r3, [r2], #4

08005b84 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005b84:	4b09      	ldr	r3, [pc, #36]	; (8005bac <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005b86:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005b88:	d3f9      	bcc.n	8005b7e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005b8a:	f7fd fc83 	bl	8003494 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005b8e:	f000 f811 	bl	8005bb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005b92:	f7fa fd15 	bl	80005c0 <main>
  bx  lr    
 8005b96:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005b98:	20010000 	.word	0x20010000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8005b9c:	08005d0c 	.word	0x08005d0c
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005ba0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005ba4:	20000180 	.word	0x20000180
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8005ba8:	20000180 	.word	0x20000180
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005bac:	20009abc 	.word	0x20009abc

08005bb0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005bb0:	e7fe      	b.n	8005bb0 <ADC_IRQHandler>
	...

08005bb4 <__libc_init_array>:
 8005bb4:	b570      	push	{r4, r5, r6, lr}
 8005bb6:	4b0e      	ldr	r3, [pc, #56]	; (8005bf0 <__libc_init_array+0x3c>)
 8005bb8:	4c0e      	ldr	r4, [pc, #56]	; (8005bf4 <__libc_init_array+0x40>)
 8005bba:	1ae4      	subs	r4, r4, r3
 8005bbc:	10a4      	asrs	r4, r4, #2
 8005bbe:	2500      	movs	r5, #0
 8005bc0:	461e      	mov	r6, r3
 8005bc2:	42a5      	cmp	r5, r4
 8005bc4:	d004      	beq.n	8005bd0 <__libc_init_array+0x1c>
 8005bc6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005bca:	4798      	blx	r3
 8005bcc:	3501      	adds	r5, #1
 8005bce:	e7f8      	b.n	8005bc2 <__libc_init_array+0xe>
 8005bd0:	f000 f82a 	bl	8005c28 <_init>
 8005bd4:	4c08      	ldr	r4, [pc, #32]	; (8005bf8 <__libc_init_array+0x44>)
 8005bd6:	4b09      	ldr	r3, [pc, #36]	; (8005bfc <__libc_init_array+0x48>)
 8005bd8:	1ae4      	subs	r4, r4, r3
 8005bda:	10a4      	asrs	r4, r4, #2
 8005bdc:	2500      	movs	r5, #0
 8005bde:	461e      	mov	r6, r3
 8005be0:	42a5      	cmp	r5, r4
 8005be2:	d004      	beq.n	8005bee <__libc_init_array+0x3a>
 8005be4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005be8:	4798      	blx	r3
 8005bea:	3501      	adds	r5, #1
 8005bec:	e7f8      	b.n	8005be0 <__libc_init_array+0x2c>
 8005bee:	bd70      	pop	{r4, r5, r6, pc}
 8005bf0:	08005d00 	.word	0x08005d00
 8005bf4:	08005d00 	.word	0x08005d00
 8005bf8:	08005d08 	.word	0x08005d08
 8005bfc:	08005d00 	.word	0x08005d00

08005c00 <memcpy>:
 8005c00:	b510      	push	{r4, lr}
 8005c02:	1e43      	subs	r3, r0, #1
 8005c04:	440a      	add	r2, r1
 8005c06:	4291      	cmp	r1, r2
 8005c08:	d004      	beq.n	8005c14 <memcpy+0x14>
 8005c0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005c0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005c12:	e7f8      	b.n	8005c06 <memcpy+0x6>
 8005c14:	bd10      	pop	{r4, pc}

08005c16 <memset>:
 8005c16:	4402      	add	r2, r0
 8005c18:	4603      	mov	r3, r0
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d002      	beq.n	8005c24 <memset+0xe>
 8005c1e:	f803 1b01 	strb.w	r1, [r3], #1
 8005c22:	e7fa      	b.n	8005c1a <memset+0x4>
 8005c24:	4770      	bx	lr
	...

08005c28 <_init>:
 8005c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c2a:	bf00      	nop
 8005c2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c2e:	bc08      	pop	{r3}
 8005c30:	469e      	mov	lr, r3
 8005c32:	4770      	bx	lr

08005c34 <_fini>:
 8005c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c36:	bf00      	nop
 8005c38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c3a:	bc08      	pop	{r3}
 8005c3c:	469e      	mov	lr, r3
 8005c3e:	4770      	bx	lr
