// Generated by CIRCT firtool-1.135.0

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Bugcase stub: drop xs_assert_v2 calls for standalone conversion/sim.
`ifndef xs_assert_v2
  `define xs_assert_v2(file, line)
`endif

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module VSegmentUnit(
  input          clock,
  input          reset,
  input          io_in_valid,
  input  [35:0]  io_in_bits_fuType,
  input  [8:0]   io_in_bits_fuOpType,
  input  [127:0] io_in_bits_src_0,
  input  [127:0] io_in_bits_src_1,
  input  [127:0] io_in_bits_src_2,
  input  [127:0] io_in_bits_src_3,
  input  [7:0]   io_in_bits_vl,
  input          io_in_bits_robIdx_flag,
  input  [8:0]   io_in_bits_robIdx_value,
  input  [6:0]   io_in_bits_pdest,
  input          io_in_bits_vecWen,
  input          io_in_bits_v0Wen,
  input          io_in_bits_vlWen,
  input          io_in_bits_vpu_vill,
  input          io_in_bits_vpu_vma,
  input          io_in_bits_vpu_vta,
  input  [1:0]   io_in_bits_vpu_vsew,
  input  [2:0]   io_in_bits_vpu_vlmul,
  input          io_in_bits_vpu_specVill,
  input          io_in_bits_vpu_specVma,
  input          io_in_bits_vpu_specVta,
  input  [1:0]   io_in_bits_vpu_specVsew,
  input  [2:0]   io_in_bits_vpu_specVlmul,
  input          io_in_bits_vpu_vm,
  input  [7:0]   io_in_bits_vpu_vstart,
  input  [2:0]   io_in_bits_vpu_frm,
  input          io_in_bits_vpu_fpu_isFpToVecInst,
  input          io_in_bits_vpu_fpu_isFP32Instr,
  input          io_in_bits_vpu_fpu_isFP64Instr,
  input          io_in_bits_vpu_fpu_isReduction,
  input          io_in_bits_vpu_fpu_isFoldTo1_2,
  input          io_in_bits_vpu_fpu_isFoldTo1_4,
  input          io_in_bits_vpu_fpu_isFoldTo1_8,
  input  [1:0]   io_in_bits_vpu_vxrm,
  input  [6:0]   io_in_bits_vpu_vuopIdx,
  input          io_in_bits_vpu_lastUop,
  input  [2:0]   io_in_bits_vpu_nf,
  input  [1:0]   io_in_bits_vpu_veew,
  input          io_in_bits_vpu_isReverse,
  input          io_in_bits_vpu_isExt,
  input          io_in_bits_vpu_isNarrow,
  input          io_in_bits_vpu_isDstMask,
  input          io_in_bits_vpu_isOpMask,
  input          io_in_bits_vpu_isMove,
  input          io_in_bits_vpu_isDependOldVd,
  input          io_in_bits_vpu_isWritePartVd,
  input          io_in_bits_vpu_isVleff,
  input  [15:0]  io_in_bits_vpu_maskVecGen,
  input          io_in_bits_vpu_sew8,
  input          io_in_bits_vpu_sew16,
  input          io_in_bits_vpu_sew32,
  input          io_in_bits_vpu_sew64,
  input  [4:0]   io_in_bits_ftqOffset,
  input          io_in_bits_sqIdx_flag,
  input  [5:0]   io_in_bits_sqIdx_value,
  input          io_in_bits_perfDebugInfo_eliminatedMove,
  input  [63:0]  io_in_bits_perfDebugInfo_renameTime,
  input  [63:0]  io_in_bits_perfDebugInfo_dispatchTime,
  input  [63:0]  io_in_bits_perfDebugInfo_enqRsTime,
  input  [63:0]  io_in_bits_perfDebugInfo_selectTime,
  input  [63:0]  io_in_bits_perfDebugInfo_issueTime,
  input  [63:0]  io_in_bits_perfDebugInfo_runahead_checkpoint_id,
  input  [63:0]  io_in_bits_perfDebugInfo_tlbFirstReqTime,
  input  [63:0]  io_in_bits_perfDebugInfo_tlbRespTime,
  input  [55:0]  io_in_bits_debug_seqNum_seqNum,
  input  [7:0]   io_in_bits_debug_seqNum_uopIdx,
  output         io_uopwriteback_valid,
  output [127:0] io_uopwriteback_bits_data_0,
  output [6:0]   io_uopwriteback_bits_pdest,
  output [4:0]   io_uopwriteback_bits_pdestVl,
  output         io_uopwriteback_bits_robIdx_flag,
  output [8:0]   io_uopwriteback_bits_robIdx_value,
  output         io_uopwriteback_bits_vecWen,
  output         io_uopwriteback_bits_v0Wen,
  output         io_uopwriteback_bits_vlWen,
  output         io_uopwriteback_bits_exceptionVec_3,
  output         io_uopwriteback_bits_exceptionVec_5,
  output         io_uopwriteback_bits_exceptionVec_7,
  output         io_uopwriteback_bits_exceptionVec_13,
  output         io_uopwriteback_bits_exceptionVec_15,
  output         io_uopwriteback_bits_exceptionVec_19,
  output         io_uopwriteback_bits_exceptionVec_21,
  output         io_uopwriteback_bits_exceptionVec_23,
  output [3:0]   io_uopwriteback_bits_trigger,
  output         io_uopwriteback_bits_vls_vpu_vill,
  output         io_uopwriteback_bits_vls_vpu_vma,
  output         io_uopwriteback_bits_vls_vpu_vta,
  output [1:0]   io_uopwriteback_bits_vls_vpu_vsew,
  output [2:0]   io_uopwriteback_bits_vls_vpu_vlmul,
  output         io_uopwriteback_bits_vls_vpu_specVill,
  output         io_uopwriteback_bits_vls_vpu_specVma,
  output         io_uopwriteback_bits_vls_vpu_specVta,
  output [1:0]   io_uopwriteback_bits_vls_vpu_specVsew,
  output [2:0]   io_uopwriteback_bits_vls_vpu_specVlmul,
  output         io_uopwriteback_bits_vls_vpu_vm,
  output [7:0]   io_uopwriteback_bits_vls_vpu_vstart,
  output [2:0]   io_uopwriteback_bits_vls_vpu_frm,
  output         io_uopwriteback_bits_vls_vpu_fpu_isFpToVecInst,
  output         io_uopwriteback_bits_vls_vpu_fpu_isFP32Instr,
  output         io_uopwriteback_bits_vls_vpu_fpu_isFP64Instr,
  output         io_uopwriteback_bits_vls_vpu_fpu_isReduction,
  output         io_uopwriteback_bits_vls_vpu_fpu_isFoldTo1_2,
  output         io_uopwriteback_bits_vls_vpu_fpu_isFoldTo1_4,
  output         io_uopwriteback_bits_vls_vpu_fpu_isFoldTo1_8,
  output [1:0]   io_uopwriteback_bits_vls_vpu_vxrm,
  output [6:0]   io_uopwriteback_bits_vls_vpu_vuopIdx,
  output         io_uopwriteback_bits_vls_vpu_lastUop,
  output [127:0] io_uopwriteback_bits_vls_vpu_vmask,
  output [7:0]   io_uopwriteback_bits_vls_vpu_vl,
  output [2:0]   io_uopwriteback_bits_vls_vpu_nf,
  output [1:0]   io_uopwriteback_bits_vls_vpu_veew,
  output         io_uopwriteback_bits_vls_vpu_isReverse,
  output         io_uopwriteback_bits_vls_vpu_isExt,
  output         io_uopwriteback_bits_vls_vpu_isNarrow,
  output         io_uopwriteback_bits_vls_vpu_isDstMask,
  output         io_uopwriteback_bits_vls_vpu_isOpMask,
  output         io_uopwriteback_bits_vls_vpu_isMove,
  output         io_uopwriteback_bits_vls_vpu_isDependOldVd,
  output         io_uopwriteback_bits_vls_vpu_isWritePartVd,
  output         io_uopwriteback_bits_vls_vpu_isVleff,
  output [15:0]  io_uopwriteback_bits_vls_vpu_maskVecGen,
  output         io_uopwriteback_bits_vls_vpu_sew8,
  output         io_uopwriteback_bits_vls_vpu_sew16,
  output         io_uopwriteback_bits_vls_vpu_sew32,
  output         io_uopwriteback_bits_vls_vpu_sew64,
  output [2:0]   io_uopwriteback_bits_vls_vdIdx,
  output [2:0]   io_uopwriteback_bits_vls_vdIdxInField,
  output         io_uopwriteback_bits_vls_isIndexed,
  output         io_uopwriteback_bits_vls_isMasked,
  output         io_uopwriteback_bits_vls_isStrided,
  output         io_uopwriteback_bits_vls_isWhole,
  output         io_uopwriteback_bits_vls_isVecLoad,
  output         io_uopwriteback_bits_vls_isVlm,
  output         io_uopwriteback_bits_debug_isMMIO,
  output         io_uopwriteback_bits_debug_isNCIO,
  output         io_uopwriteback_bits_debug_isPerfCnt,
  output [47:0]  io_uopwriteback_bits_debug_paddr,
  output [49:0]  io_uopwriteback_bits_debug_vaddr,
  output         io_uopwriteback_bits_perfDebugInfo_eliminatedMove,
  output [63:0]  io_uopwriteback_bits_perfDebugInfo_renameTime,
  output [63:0]  io_uopwriteback_bits_perfDebugInfo_dispatchTime,
  output [63:0]  io_uopwriteback_bits_perfDebugInfo_enqRsTime,
  output [63:0]  io_uopwriteback_bits_perfDebugInfo_selectTime,
  output [63:0]  io_uopwriteback_bits_perfDebugInfo_issueTime,
  output [63:0]  io_uopwriteback_bits_perfDebugInfo_runahead_checkpoint_id,
  output [63:0]  io_uopwriteback_bits_perfDebugInfo_tlbFirstReqTime,
  output [63:0]  io_uopwriteback_bits_perfDebugInfo_tlbRespTime,
  output [55:0]  io_uopwriteback_bits_debug_seqNum_seqNum,
  output [7:0]   io_uopwriteback_bits_debug_seqNum_uopIdx,
  input          io_csrCtrl_cache_error_enable,
  input          io_rdcache_req_ready,
  output         io_rdcache_req_valid,
  output [49:0]  io_rdcache_req_bits_vaddr,
  output [49:0]  io_rdcache_req_bits_vaddr_dup,
  input          io_rdcache_resp_valid,
  input  [127:0] io_rdcache_resp_bits_data_delayed,
  input          io_rdcache_resp_bits_miss,
  input          io_rdcache_resp_bits_tl_error_delayed_tl_denied,
  input          io_rdcache_resp_bits_tl_error_delayed_tl_corrupt,
  output [49:0]  io_rdcache_s2_pc,
  output         io_rdcache_is128Req,
  output [47:0]  io_rdcache_s1_paddr_dup_lsu,
  output [47:0]  io_rdcache_s1_paddr_dup_dcache,
  input          io_rdcache_s2_bank_conflict,
  input          io_sbuffer_ready,
  output         io_sbuffer_valid,
  output [49:0]  io_sbuffer_bits_vaddr,
  output [127:0] io_sbuffer_bits_data,
  output [15:0]  io_sbuffer_bits_mask,
  output [47:0]  io_sbuffer_bits_addr,
  output         io_sbuffer_bits_vecValid,
  output [35:0]  io_vecDifftestInfo_bits_uop_fuType,
  output [8:0]   io_vecDifftestInfo_bits_uop_fuOpType,
  output [2:0]   io_vecDifftestInfo_bits_uop_vpu_nf,
  output [1:0]   io_vecDifftestInfo_bits_uop_vpu_veew,
  output [8:0]   io_vecDifftestInfo_bits_uop_robIdx_value,
  output         io_dtlb_req_valid,
  output [49:0]  io_dtlb_req_bits_vaddr,
  output [63:0]  io_dtlb_req_bits_fullva,
  output [2:0]   io_dtlb_req_bits_cmd,
  output         io_dtlb_req_bits_debug_robIdx_flag,
  output [8:0]   io_dtlb_req_bits_debug_robIdx_value,
  input          io_dtlb_resp_valid,
  input  [47:0]  io_dtlb_resp_bits_paddr_0,
  input  [63:0]  io_dtlb_resp_bits_gpaddr_0,
  input  [63:0]  io_dtlb_resp_bits_fullva,
  input  [1:0]   io_dtlb_resp_bits_pbmt_0,
  input          io_dtlb_resp_bits_miss,
  input          io_dtlb_resp_bits_isForVSnonLeafPTE,
  input          io_dtlb_resp_bits_excp_0_gpf_ld,
  input          io_dtlb_resp_bits_excp_0_gpf_st,
  input          io_dtlb_resp_bits_excp_0_pf_ld,
  input          io_dtlb_resp_bits_excp_0_pf_st,
  input          io_dtlb_resp_bits_excp_0_af_ld,
  input          io_dtlb_resp_bits_excp_0_af_st,
  input          io_pmpResp_ld,
  input          io_pmpResp_st,
  input          io_pmpResp_mmio,
  output         io_flush_sbuffer_valid,
  input          io_flush_sbuffer_empty,
  output         io_feedback_valid,
  output         io_feedback_bits_sqIdx_flag,
  output [5:0]   io_feedback_bits_sqIdx_value,
  output         io_exceptionInfo_valid,
  output [63:0]  io_exceptionInfo_bits_vaddr,
  output [49:0]  io_exceptionInfo_bits_gpaddr,
  output         io_exceptionInfo_bits_isForVSnonLeafPTE,
  input  [1:0]   io_fromCsrTrigger_tdataVec_0_matchType,
  input          io_fromCsrTrigger_tdataVec_0_select,
  input          io_fromCsrTrigger_tdataVec_0_timing,
  input  [3:0]   io_fromCsrTrigger_tdataVec_0_action,
  input          io_fromCsrTrigger_tdataVec_0_chain,
  input          io_fromCsrTrigger_tdataVec_0_store,
  input          io_fromCsrTrigger_tdataVec_0_load,
  input  [63:0]  io_fromCsrTrigger_tdataVec_0_tdata2,
  input  [1:0]   io_fromCsrTrigger_tdataVec_1_matchType,
  input          io_fromCsrTrigger_tdataVec_1_select,
  input          io_fromCsrTrigger_tdataVec_1_timing,
  input  [3:0]   io_fromCsrTrigger_tdataVec_1_action,
  input          io_fromCsrTrigger_tdataVec_1_chain,
  input          io_fromCsrTrigger_tdataVec_1_store,
  input          io_fromCsrTrigger_tdataVec_1_load,
  input  [63:0]  io_fromCsrTrigger_tdataVec_1_tdata2,
  input  [1:0]   io_fromCsrTrigger_tdataVec_2_matchType,
  input          io_fromCsrTrigger_tdataVec_2_select,
  input          io_fromCsrTrigger_tdataVec_2_timing,
  input  [3:0]   io_fromCsrTrigger_tdataVec_2_action,
  input          io_fromCsrTrigger_tdataVec_2_chain,
  input          io_fromCsrTrigger_tdataVec_2_store,
  input          io_fromCsrTrigger_tdataVec_2_load,
  input  [63:0]  io_fromCsrTrigger_tdataVec_2_tdata2,
  input  [1:0]   io_fromCsrTrigger_tdataVec_3_matchType,
  input          io_fromCsrTrigger_tdataVec_3_select,
  input          io_fromCsrTrigger_tdataVec_3_timing,
  input  [3:0]   io_fromCsrTrigger_tdataVec_3_action,
  input          io_fromCsrTrigger_tdataVec_3_chain,
  input          io_fromCsrTrigger_tdataVec_3_store,
  input          io_fromCsrTrigger_tdataVec_3_load,
  input  [63:0]  io_fromCsrTrigger_tdataVec_3_tdata2,
  input          io_fromCsrTrigger_tEnableVec_0,
  input          io_fromCsrTrigger_tEnableVec_1,
  input          io_fromCsrTrigger_tEnableVec_2,
  input          io_fromCsrTrigger_tEnableVec_3,
  input          io_fromCsrTrigger_debugMode,
  input          io_fromCsrTrigger_triggerCanRaiseBpExp
);

  reg  [63:0]       nextBaseVaddr_r;
  wire              sbufferOut_valid;
  wire              io_rdcache_req_valid_0;
  wire              exception_pa;
  wire              exception_gpa;
  wire              exception_va;
  wire              _canHandleMisalign_T_3;
  wire              _canHandleMisalign_T_1;
  wire              _canHandleMisalign_T;
  wire              isMisalignWire;
  wire              notCross16ByteWire;
  wire              _VSegmentUnitPipelineConnect_io_in_ready;
  wire              _VSegmentUnitPipelineConnect_io_out_valid;
  wire [3:0]        _segmentTrigger_tdataVec_io_toLoadStore_triggerAction;
  reg  [63:0]       instMicroOp_baseVaddr;
  reg  [49:0]       instMicroOp_uop_pc;
  reg               instMicroOp_uop_exceptionVec_3;
  reg               instMicroOp_uop_exceptionVec_5;
  reg               instMicroOp_uop_exceptionVec_7;
  reg               instMicroOp_uop_exceptionVec_13;
  reg               instMicroOp_uop_exceptionVec_15;
  reg               instMicroOp_uop_exceptionVec_19;
  reg               instMicroOp_uop_exceptionVec_21;
  reg               instMicroOp_uop_exceptionVec_23;
  reg  [3:0]        instMicroOp_uop_trigger;
  reg  [8:0]        instMicroOp_uop_fuOpType;
  reg               instMicroOp_uop_vpu_vill;
  reg               instMicroOp_uop_vpu_vma;
  reg               instMicroOp_uop_vpu_vta;
  reg  [1:0]        instMicroOp_uop_vpu_vsew;
  reg  [2:0]        instMicroOp_uop_vpu_vlmul;
  reg               instMicroOp_uop_vpu_specVill;
  reg               instMicroOp_uop_vpu_specVma;
  reg               instMicroOp_uop_vpu_specVta;
  reg  [1:0]        instMicroOp_uop_vpu_specVsew;
  reg  [2:0]        instMicroOp_uop_vpu_specVlmul;
  reg               instMicroOp_uop_vpu_vm;
  reg  [7:0]        instMicroOp_uop_vpu_vstart;
  reg  [2:0]        instMicroOp_uop_vpu_frm;
  reg               instMicroOp_uop_vpu_fpu_isFpToVecInst;
  reg               instMicroOp_uop_vpu_fpu_isFP32Instr;
  reg               instMicroOp_uop_vpu_fpu_isFP64Instr;
  reg               instMicroOp_uop_vpu_fpu_isReduction;
  reg               instMicroOp_uop_vpu_fpu_isFoldTo1_2;
  reg               instMicroOp_uop_vpu_fpu_isFoldTo1_4;
  reg               instMicroOp_uop_vpu_fpu_isFoldTo1_8;
  reg  [1:0]        instMicroOp_uop_vpu_vxrm;
  reg               instMicroOp_uop_vpu_lastUop;
  reg  [2:0]        instMicroOp_uop_vpu_nf;
  reg  [1:0]        instMicroOp_uop_vpu_veew;
  reg               instMicroOp_uop_vpu_isReverse;
  reg               instMicroOp_uop_vpu_isExt;
  reg               instMicroOp_uop_vpu_isNarrow;
  reg               instMicroOp_uop_vpu_isDstMask;
  reg               instMicroOp_uop_vpu_isOpMask;
  reg               instMicroOp_uop_vpu_isMove;
  reg               instMicroOp_uop_vpu_isDependOldVd;
  reg               instMicroOp_uop_vpu_isWritePartVd;
  reg               instMicroOp_uop_vpu_isVleff;
  reg  [15:0]       instMicroOp_uop_vpu_maskVecGen;
  reg               instMicroOp_uop_vpu_sew8;
  reg               instMicroOp_uop_vpu_sew16;
  reg               instMicroOp_uop_vpu_sew32;
  reg               instMicroOp_uop_vpu_sew64;
  reg               instMicroOp_uop_robIdx_flag;
  reg  [8:0]        instMicroOp_uop_robIdx_value;
  reg  [47:0]       instMicroOp_paddr;
  reg  [127:0]      instMicroOp_mask;
  reg  [2:0]        instMicroOp_alignedType;
  reg  [7:0]        instMicroOp_vl;
  reg  [7:0]        instMicroOp_uopFlowNumMask;
  reg               instMicroOp_isVSegLoad;
  reg               instMicroOp_isVSegStore;
  reg  [63:0]       instMicroOp_exceptionVaddr;
  reg  [63:0]       instMicroOp_exceptionGpaddr;
  reg               instMicroOp_exceptionIsForVSnonLeafPTE;
  reg  [7:0]        instMicroOp_exceptionVstart;
  reg  [7:0]        instMicroOp_exceptionVl_bits;
  reg               instMicroOp_isFof;
  reg               instMicroOpValid;
  reg  [127:0]      data_0;
  reg  [127:0]      data_1;
  reg  [127:0]      data_2;
  reg  [127:0]      data_3;
  reg  [127:0]      data_4;
  reg  [127:0]      data_5;
  reg  [127:0]      data_6;
  reg  [127:0]      data_7;
  reg  [35:0]       uopq_0_uop_fuType;
  reg  [8:0]        uopq_0_uop_fuOpType;
  reg               uopq_0_uop_vecWen;
  reg               uopq_0_uop_v0Wen;
  reg               uopq_0_uop_vlWen;
  reg  [6:0]        uopq_0_uop_vpu_vuopIdx;
  reg  [2:0]        uopq_0_uop_vpu_nf;
  reg  [1:0]        uopq_0_uop_vpu_veew;
  reg  [7:0]        uopq_0_uop_pdest;
  reg  [8:0]        uopq_0_uop_robIdx_value;
  reg               uopq_0_uop_perfDebugInfo_eliminatedMove;
  reg  [63:0]       uopq_0_uop_perfDebugInfo_renameTime;
  reg  [63:0]       uopq_0_uop_perfDebugInfo_dispatchTime;
  reg  [63:0]       uopq_0_uop_perfDebugInfo_enqRsTime;
  reg  [63:0]       uopq_0_uop_perfDebugInfo_selectTime;
  reg  [63:0]       uopq_0_uop_perfDebugInfo_issueTime;
  reg  [63:0]       uopq_0_uop_perfDebugInfo_runahead_checkpoint_id;
  reg  [63:0]       uopq_0_uop_perfDebugInfo_tlbFirstReqTime;
  reg  [63:0]       uopq_0_uop_perfDebugInfo_tlbRespTime;
  reg  [55:0]       uopq_0_uop_debug_seqNum_seqNum;
  reg  [7:0]        uopq_0_uop_debug_seqNum_uopIdx;
  reg               uopq_0_uop_sqIdx_flag;
  reg  [5:0]        uopq_0_uop_sqIdx_value;
  reg  [35:0]       uopq_1_uop_fuType;
  reg  [8:0]        uopq_1_uop_fuOpType;
  reg               uopq_1_uop_vecWen;
  reg               uopq_1_uop_v0Wen;
  reg               uopq_1_uop_vlWen;
  reg  [6:0]        uopq_1_uop_vpu_vuopIdx;
  reg  [2:0]        uopq_1_uop_vpu_nf;
  reg  [1:0]        uopq_1_uop_vpu_veew;
  reg  [7:0]        uopq_1_uop_pdest;
  reg  [8:0]        uopq_1_uop_robIdx_value;
  reg               uopq_1_uop_perfDebugInfo_eliminatedMove;
  reg  [63:0]       uopq_1_uop_perfDebugInfo_renameTime;
  reg  [63:0]       uopq_1_uop_perfDebugInfo_dispatchTime;
  reg  [63:0]       uopq_1_uop_perfDebugInfo_enqRsTime;
  reg  [63:0]       uopq_1_uop_perfDebugInfo_selectTime;
  reg  [63:0]       uopq_1_uop_perfDebugInfo_issueTime;
  reg  [63:0]       uopq_1_uop_perfDebugInfo_runahead_checkpoint_id;
  reg  [63:0]       uopq_1_uop_perfDebugInfo_tlbFirstReqTime;
  reg  [63:0]       uopq_1_uop_perfDebugInfo_tlbRespTime;
  reg  [55:0]       uopq_1_uop_debug_seqNum_seqNum;
  reg  [7:0]        uopq_1_uop_debug_seqNum_uopIdx;
  reg               uopq_1_uop_sqIdx_flag;
  reg  [5:0]        uopq_1_uop_sqIdx_value;
  reg  [35:0]       uopq_2_uop_fuType;
  reg  [8:0]        uopq_2_uop_fuOpType;
  reg               uopq_2_uop_vecWen;
  reg               uopq_2_uop_v0Wen;
  reg               uopq_2_uop_vlWen;
  reg  [6:0]        uopq_2_uop_vpu_vuopIdx;
  reg  [2:0]        uopq_2_uop_vpu_nf;
  reg  [1:0]        uopq_2_uop_vpu_veew;
  reg  [7:0]        uopq_2_uop_pdest;
  reg  [8:0]        uopq_2_uop_robIdx_value;
  reg               uopq_2_uop_perfDebugInfo_eliminatedMove;
  reg  [63:0]       uopq_2_uop_perfDebugInfo_renameTime;
  reg  [63:0]       uopq_2_uop_perfDebugInfo_dispatchTime;
  reg  [63:0]       uopq_2_uop_perfDebugInfo_enqRsTime;
  reg  [63:0]       uopq_2_uop_perfDebugInfo_selectTime;
  reg  [63:0]       uopq_2_uop_perfDebugInfo_issueTime;
  reg  [63:0]       uopq_2_uop_perfDebugInfo_runahead_checkpoint_id;
  reg  [63:0]       uopq_2_uop_perfDebugInfo_tlbFirstReqTime;
  reg  [63:0]       uopq_2_uop_perfDebugInfo_tlbRespTime;
  reg  [55:0]       uopq_2_uop_debug_seqNum_seqNum;
  reg  [7:0]        uopq_2_uop_debug_seqNum_uopIdx;
  reg               uopq_2_uop_sqIdx_flag;
  reg  [5:0]        uopq_2_uop_sqIdx_value;
  reg  [35:0]       uopq_3_uop_fuType;
  reg  [8:0]        uopq_3_uop_fuOpType;
  reg               uopq_3_uop_vecWen;
  reg               uopq_3_uop_v0Wen;
  reg               uopq_3_uop_vlWen;
  reg  [6:0]        uopq_3_uop_vpu_vuopIdx;
  reg  [2:0]        uopq_3_uop_vpu_nf;
  reg  [1:0]        uopq_3_uop_vpu_veew;
  reg  [7:0]        uopq_3_uop_pdest;
  reg  [8:0]        uopq_3_uop_robIdx_value;
  reg               uopq_3_uop_perfDebugInfo_eliminatedMove;
  reg  [63:0]       uopq_3_uop_perfDebugInfo_renameTime;
  reg  [63:0]       uopq_3_uop_perfDebugInfo_dispatchTime;
  reg  [63:0]       uopq_3_uop_perfDebugInfo_enqRsTime;
  reg  [63:0]       uopq_3_uop_perfDebugInfo_selectTime;
  reg  [63:0]       uopq_3_uop_perfDebugInfo_issueTime;
  reg  [63:0]       uopq_3_uop_perfDebugInfo_runahead_checkpoint_id;
  reg  [63:0]       uopq_3_uop_perfDebugInfo_tlbFirstReqTime;
  reg  [63:0]       uopq_3_uop_perfDebugInfo_tlbRespTime;
  reg  [55:0]       uopq_3_uop_debug_seqNum_seqNum;
  reg  [7:0]        uopq_3_uop_debug_seqNum_uopIdx;
  reg               uopq_3_uop_sqIdx_flag;
  reg  [5:0]        uopq_3_uop_sqIdx_value;
  reg  [35:0]       uopq_4_uop_fuType;
  reg  [8:0]        uopq_4_uop_fuOpType;
  reg               uopq_4_uop_vecWen;
  reg               uopq_4_uop_v0Wen;
  reg               uopq_4_uop_vlWen;
  reg  [6:0]        uopq_4_uop_vpu_vuopIdx;
  reg  [2:0]        uopq_4_uop_vpu_nf;
  reg  [1:0]        uopq_4_uop_vpu_veew;
  reg  [7:0]        uopq_4_uop_pdest;
  reg  [8:0]        uopq_4_uop_robIdx_value;
  reg               uopq_4_uop_perfDebugInfo_eliminatedMove;
  reg  [63:0]       uopq_4_uop_perfDebugInfo_renameTime;
  reg  [63:0]       uopq_4_uop_perfDebugInfo_dispatchTime;
  reg  [63:0]       uopq_4_uop_perfDebugInfo_enqRsTime;
  reg  [63:0]       uopq_4_uop_perfDebugInfo_selectTime;
  reg  [63:0]       uopq_4_uop_perfDebugInfo_issueTime;
  reg  [63:0]       uopq_4_uop_perfDebugInfo_runahead_checkpoint_id;
  reg  [63:0]       uopq_4_uop_perfDebugInfo_tlbFirstReqTime;
  reg  [63:0]       uopq_4_uop_perfDebugInfo_tlbRespTime;
  reg  [55:0]       uopq_4_uop_debug_seqNum_seqNum;
  reg  [7:0]        uopq_4_uop_debug_seqNum_uopIdx;
  reg               uopq_4_uop_sqIdx_flag;
  reg  [5:0]        uopq_4_uop_sqIdx_value;
  reg  [35:0]       uopq_5_uop_fuType;
  reg  [8:0]        uopq_5_uop_fuOpType;
  reg               uopq_5_uop_vecWen;
  reg               uopq_5_uop_v0Wen;
  reg               uopq_5_uop_vlWen;
  reg  [6:0]        uopq_5_uop_vpu_vuopIdx;
  reg  [2:0]        uopq_5_uop_vpu_nf;
  reg  [1:0]        uopq_5_uop_vpu_veew;
  reg  [7:0]        uopq_5_uop_pdest;
  reg  [8:0]        uopq_5_uop_robIdx_value;
  reg               uopq_5_uop_perfDebugInfo_eliminatedMove;
  reg  [63:0]       uopq_5_uop_perfDebugInfo_renameTime;
  reg  [63:0]       uopq_5_uop_perfDebugInfo_dispatchTime;
  reg  [63:0]       uopq_5_uop_perfDebugInfo_enqRsTime;
  reg  [63:0]       uopq_5_uop_perfDebugInfo_selectTime;
  reg  [63:0]       uopq_5_uop_perfDebugInfo_issueTime;
  reg  [63:0]       uopq_5_uop_perfDebugInfo_runahead_checkpoint_id;
  reg  [63:0]       uopq_5_uop_perfDebugInfo_tlbFirstReqTime;
  reg  [63:0]       uopq_5_uop_perfDebugInfo_tlbRespTime;
  reg  [55:0]       uopq_5_uop_debug_seqNum_seqNum;
  reg  [7:0]        uopq_5_uop_debug_seqNum_uopIdx;
  reg               uopq_5_uop_sqIdx_flag;
  reg  [5:0]        uopq_5_uop_sqIdx_value;
  reg  [35:0]       uopq_6_uop_fuType;
  reg  [8:0]        uopq_6_uop_fuOpType;
  reg               uopq_6_uop_vecWen;
  reg               uopq_6_uop_v0Wen;
  reg               uopq_6_uop_vlWen;
  reg  [6:0]        uopq_6_uop_vpu_vuopIdx;
  reg  [2:0]        uopq_6_uop_vpu_nf;
  reg  [1:0]        uopq_6_uop_vpu_veew;
  reg  [7:0]        uopq_6_uop_pdest;
  reg  [8:0]        uopq_6_uop_robIdx_value;
  reg               uopq_6_uop_perfDebugInfo_eliminatedMove;
  reg  [63:0]       uopq_6_uop_perfDebugInfo_renameTime;
  reg  [63:0]       uopq_6_uop_perfDebugInfo_dispatchTime;
  reg  [63:0]       uopq_6_uop_perfDebugInfo_enqRsTime;
  reg  [63:0]       uopq_6_uop_perfDebugInfo_selectTime;
  reg  [63:0]       uopq_6_uop_perfDebugInfo_issueTime;
  reg  [63:0]       uopq_6_uop_perfDebugInfo_runahead_checkpoint_id;
  reg  [63:0]       uopq_6_uop_perfDebugInfo_tlbFirstReqTime;
  reg  [63:0]       uopq_6_uop_perfDebugInfo_tlbRespTime;
  reg  [55:0]       uopq_6_uop_debug_seqNum_seqNum;
  reg  [7:0]        uopq_6_uop_debug_seqNum_uopIdx;
  reg               uopq_6_uop_sqIdx_flag;
  reg  [5:0]        uopq_6_uop_sqIdx_value;
  reg  [35:0]       uopq_7_uop_fuType;
  reg  [8:0]        uopq_7_uop_fuOpType;
  reg               uopq_7_uop_vecWen;
  reg               uopq_7_uop_v0Wen;
  reg               uopq_7_uop_vlWen;
  reg  [6:0]        uopq_7_uop_vpu_vuopIdx;
  reg  [2:0]        uopq_7_uop_vpu_nf;
  reg  [1:0]        uopq_7_uop_vpu_veew;
  reg  [7:0]        uopq_7_uop_pdest;
  reg  [8:0]        uopq_7_uop_robIdx_value;
  reg               uopq_7_uop_perfDebugInfo_eliminatedMove;
  reg  [63:0]       uopq_7_uop_perfDebugInfo_renameTime;
  reg  [63:0]       uopq_7_uop_perfDebugInfo_dispatchTime;
  reg  [63:0]       uopq_7_uop_perfDebugInfo_enqRsTime;
  reg  [63:0]       uopq_7_uop_perfDebugInfo_selectTime;
  reg  [63:0]       uopq_7_uop_perfDebugInfo_issueTime;
  reg  [63:0]       uopq_7_uop_perfDebugInfo_runahead_checkpoint_id;
  reg  [63:0]       uopq_7_uop_perfDebugInfo_tlbFirstReqTime;
  reg  [63:0]       uopq_7_uop_perfDebugInfo_tlbRespTime;
  reg  [55:0]       uopq_7_uop_debug_seqNum_seqNum;
  reg  [7:0]        uopq_7_uop_debug_seqNum_uopIdx;
  reg               uopq_7_uop_sqIdx_flag;
  reg  [5:0]        uopq_7_uop_sqIdx_value;
  reg  [127:0]      stride_0;
  reg  [127:0]      stride_1;
  reg  [127:0]      stride_2;
  reg  [127:0]      stride_3;
  reg  [127:0]      stride_4;
  reg  [127:0]      stride_5;
  reg  [127:0]      stride_6;
  reg  [127:0]      stride_7;
  reg               enqPtr_flag;
  reg  [2:0]        enqPtr_value;
  reg               deqPtr_flag;
  reg  [2:0]        deqPtr_value;
  reg  [2:0]        stridePtrReg_value;
  reg  [7:0]        segmentIdx;
  reg  [3:0]        fieldIdx;
  reg  [63:0]       segmentOffset;
  reg               splitPtr_flag;
  reg  [2:0]        splitPtr_value;
  wire [7:0]        _maxSegIdx_T = 8'(instMicroOp_vl - 8'h1);
  reg  [63:0]       latchVaddr;
  reg  [63:0]       latchVaddrDup;
  wire              _GEN = segmentIdx > _maxSegIdx_T & instMicroOpValid;
  wire [3:0]        _GEN_0 = {1'h0, instMicroOp_uop_vpu_nf};
  wire              _GEN_1 = fieldIdx > _GEN_0 & instMicroOpValid;
  wire [2:0]        _GEN_2 = {1'h0, instMicroOp_uop_vpu_veew};
  wire [2:0]        _GEN_3 = {1'h0, instMicroOp_uop_vpu_vsew};
  wire [2:0]        issueEmul = 3'(3'(_GEN_2 - _GEN_3) + instMicroOp_uop_vpu_vlmul);
  wire [2:0]        _issueUopFlowNumLog2_sewRealFlowLog2_T_3 =
    3'(3'(($signed(instMicroOp_uop_vpu_vlmul) > -3'sh1 ? 3'h0 : instMicroOp_uop_vpu_vlmul)
          - 3'h4) - _GEN_3);
  wire [2:0]        issueUopFlowNumLog2 =
    (instMicroOp_uop_fuOpType[6:5] == 2'h0 | instMicroOp_uop_fuOpType[6:5] == 2'h2
       ? 3'(3'(($signed(issueEmul) > -3'sh1 ? 3'h0 : issueEmul) - 3'h4) - _GEN_2)
       : 3'h0)
    | (instMicroOp_uop_fuOpType[6:5] == 2'h1
         ? _issueUopFlowNumLog2_sewRealFlowLog2_T_3
         : 3'h0)
    | ((&(instMicroOp_uop_fuOpType[6:5]))
         ? _issueUopFlowNumLog2_sewRealFlowLog2_T_3
         : 3'h0);
  reg  [2:0]        issueMaxIdxInIndexLog2;
  wire [7:0]        issueIndexIdx =
    segmentIdx
    & 8'((8'h1 << 3'(3'(($signed(issueEmul) > 3'sh0 ? 3'h0 : issueEmul) - 3'h4) - _GEN_2))
         - 8'h1);
  wire [255:0]      _segmentActive_T = 256'h1 << segmentIdx;
  wire              segmentActive = |(_segmentActive_T[127:0] & instMicroOp_mask);
  reg  [8:0]        fofBuffer_fuOpType;
  reg               fofBuffer_vecWen;
  reg               fofBuffer_v0Wen;
  reg               fofBuffer_vlWen;
  reg               fofBuffer_vpu_vill;
  reg               fofBuffer_vpu_vma;
  reg               fofBuffer_vpu_vta;
  reg  [1:0]        fofBuffer_vpu_vsew;
  reg  [2:0]        fofBuffer_vpu_vlmul;
  reg               fofBuffer_vpu_specVill;
  reg               fofBuffer_vpu_specVma;
  reg               fofBuffer_vpu_specVta;
  reg  [1:0]        fofBuffer_vpu_specVsew;
  reg  [2:0]        fofBuffer_vpu_specVlmul;
  reg               fofBuffer_vpu_vm;
  reg  [7:0]        fofBuffer_vpu_vstart;
  reg  [2:0]        fofBuffer_vpu_frm;
  reg               fofBuffer_vpu_fpu_isFpToVecInst;
  reg               fofBuffer_vpu_fpu_isFP32Instr;
  reg               fofBuffer_vpu_fpu_isFP64Instr;
  reg               fofBuffer_vpu_fpu_isReduction;
  reg               fofBuffer_vpu_fpu_isFoldTo1_2;
  reg               fofBuffer_vpu_fpu_isFoldTo1_4;
  reg               fofBuffer_vpu_fpu_isFoldTo1_8;
  reg  [1:0]        fofBuffer_vpu_vxrm;
  reg  [6:0]        fofBuffer_vpu_vuopIdx;
  reg               fofBuffer_vpu_lastUop;
  reg  [2:0]        fofBuffer_vpu_nf;
  reg  [1:0]        fofBuffer_vpu_veew;
  reg               fofBuffer_vpu_isReverse;
  reg               fofBuffer_vpu_isExt;
  reg               fofBuffer_vpu_isNarrow;
  reg               fofBuffer_vpu_isDstMask;
  reg               fofBuffer_vpu_isOpMask;
  reg               fofBuffer_vpu_isMove;
  reg               fofBuffer_vpu_isDependOldVd;
  reg               fofBuffer_vpu_isWritePartVd;
  reg               fofBuffer_vpu_isVleff;
  reg  [15:0]       fofBuffer_vpu_maskVecGen;
  reg               fofBuffer_vpu_sew8;
  reg               fofBuffer_vpu_sew16;
  reg               fofBuffer_vpu_sew32;
  reg               fofBuffer_vpu_sew64;
  reg  [7:0]        fofBuffer_pdest;
  reg               fofBuffer_robIdx_flag;
  reg  [8:0]        fofBuffer_robIdx_value;
  reg               fofBuffer_perfDebugInfo_eliminatedMove;
  reg  [63:0]       fofBuffer_perfDebugInfo_renameTime;
  reg  [63:0]       fofBuffer_perfDebugInfo_dispatchTime;
  reg  [63:0]       fofBuffer_perfDebugInfo_enqRsTime;
  reg  [63:0]       fofBuffer_perfDebugInfo_selectTime;
  reg  [63:0]       fofBuffer_perfDebugInfo_issueTime;
  reg  [63:0]       fofBuffer_perfDebugInfo_runahead_checkpoint_id;
  reg  [63:0]       fofBuffer_perfDebugInfo_tlbFirstReqTime;
  reg  [63:0]       fofBuffer_perfDebugInfo_tlbRespTime;
  reg  [55:0]       fofBuffer_debug_seqNum_seqNum;
  reg  [7:0]        fofBuffer_debug_seqNum_uopIdx;
  reg               fofBufferValid;
  reg  [3:0]        state;
  wire              _instMicroOp_isFof_T = io_in_bits_fuOpType == 9'h90;
  wire              isEnqFixVlUop =
    _instMicroOp_isFof_T & io_in_valid & io_in_bits_vpu_lastUop;
  reg               curPtr;
  reg               isMisalignReg;
  reg               notCross16ByteReg;
  reg  [63:0]       combinedData;
  reg  [47:0]       lowPagePaddr;
  wire [3:0]        _stateNext_T_1 =
    {3'h0, enqPtr_flag ^ deqPtr_flag ^ enqPtr_value > deqPtr_value};
  wire              _GEN_4 = state == 4'h5;
  wire              _GEN_5 = exception_pa | exception_va | exception_gpa;
  wire              _GEN_6 = isMisalignReg & ~notCross16ByteReg;
  wire              _GEN_7 = _GEN_6 & ~curPtr;
  wire              _GEN_8 = state == 4'h8;
  wire              _GEN_9 = segmentIdx == _maxSegIdx_T;
  wire              _GEN_10 = fieldIdx == _GEN_0;
  wire              _GEN_11 = _GEN_9 & ~segmentActive;
  wire              _GEN_12 = _VSegmentUnitPipelineConnect_io_in_ready & sbufferOut_valid;
  wire [3:0]        _GEN_13 = state == 4'hD & fofBufferValid ? 4'hD : 4'h0;
  wire [15:0][3:0]  _GEN_14 =
    {{_GEN_13},
     {_GEN_13},
     {_GEN_13},
     {(enqPtr_flag == deqPtr_flag
         ? {1'h0, 3'(enqPtr_value - deqPtr_value)}
         : 4'(4'({1'h0, enqPtr_value} - 4'h8) - {1'h0, deqPtr_value})) == 4'h0
        ? (fofBufferValid ? 4'hD : 4'h0)
        : 4'hC},
     {io_sbuffer_ready & _VSegmentUnitPipelineConnect_io_out_valid ? 4'hC : 4'hB},
     {~_GEN_12 & segmentActive | _GEN_7
        ? 4'hA
        : _GEN_9
          & (_GEN_10 & _GEN_12 | ~segmentActive
             & _VSegmentUnitPipelineConnect_io_out_valid & ~io_sbuffer_ready)
            ? 4'hB
            : _GEN_11 ? 4'hC : 4'h3},
     {exception_pa | _GEN_9 & _GEN_10 | _GEN_11 ? 4'hC : 4'h3},
     {exception_pa ? 4'hC : curPtr ? 4'h9 : 4'h3},
     {io_rdcache_resp_valid
        ? (io_rdcache_resp_bits_miss | io_rdcache_s2_bank_conflict
             ? 4'h6
             : instMicroOp_isVSegLoad
                 ? {3'h4, ~(isMisalignReg & ~notCross16ByteReg)}
                 : 4'hA)
        : 4'h7},
     {{3'h3, io_rdcache_req_ready & io_rdcache_req_valid_0}},
     {_GEN_5
        ? 4'hC
        : _GEN_4 & _canHandleMisalign_T & _canHandleMisalign_T_1 & _canHandleMisalign_T_3
          & isMisalignWire & ~notCross16ByteWire | _GEN_7 & instMicroOp_isVSegStore
            ? 4'h3
            : instMicroOp_isVSegLoad ? 4'h6 : 4'hA},
     {io_dtlb_resp_valid ? (io_dtlb_resp_bits_miss ? 4'h3 : 4'h5) : 4'h4},
     {segmentActive ? 4'h4 : instMicroOp_isVSegLoad ? 4'h9 : 4'hA},
     {{3'h1, io_flush_sbuffer_empty}},
     {{3'h1, io_flush_sbuffer_empty}},
     {_GEN_13}};
  wire [3:0]        _GEN_15 = _GEN_14[state];
  wire [3:0]        stateNext = (|state) ? _GEN_15 : _stateNext_T_1;
  wire [2:0]        _emul_T_3 =
    3'(3'({1'h0, io_in_bits_vpu_veew} - {1'h0, io_in_bits_vpu_vsew})
       + io_in_bits_vpu_vlmul);
  wire              _GEN_16 = io_in_valid & ~instMicroOpValid;
  wire              _GEN_17 = _GEN_16 & ~isEnqFixVlUop;
  wire              _GEN_18 = io_in_valid & ~isEnqFixVlUop;
  wire [7:0]        _GEN_19 = {1'h0, io_in_bits_pdest};
  wire [7:0][127:0] _GEN_20 =
    {{stride_7},
     {stride_6},
     {stride_5},
     {stride_4},
     {stride_3},
     {stride_2},
     {stride_1},
     {stride_0}};
  wire [127:0]      _GEN_21 = _GEN_20[stridePtrReg_value];
  wire              _indexStride_T_111 = issueIndexIdx == 8'h0;
  wire              _indexStride_T_112 = issueIndexIdx == 8'h1;
  wire              _indexStride_T_100 = issueIndexIdx == 8'h2;
  wire              _indexStride_T_101 = issueIndexIdx == 8'h3;
  wire              _indexStride_T_75 = issueIndexIdx == 8'h4;
  wire              _indexStride_T_76 = issueIndexIdx == 8'h5;
  wire              _indexStride_T_77 = issueIndexIdx == 8'h6;
  wire              _indexStride_T_78 = issueIndexIdx == 8'h7;
  wire [63:0]       _vaddr_T =
    64'(nextBaseVaddr_r
        + (instMicroOp_uop_fuOpType[5]
             ? {32'h0,
                {16'h0,
                 {8'h0,
                  instMicroOp_uop_vpu_veew == 2'h0
                    ? (_indexStride_T_111 ? _GEN_21[7:0] : 8'h0)
                      | (_indexStride_T_112 ? _GEN_21[15:8] : 8'h0)
                      | (_indexStride_T_100 ? _GEN_21[23:16] : 8'h0)
                      | (_indexStride_T_101 ? _GEN_21[31:24] : 8'h0)
                      | (_indexStride_T_75 ? _GEN_21[39:32] : 8'h0)
                      | (_indexStride_T_76 ? _GEN_21[47:40] : 8'h0)
                      | (_indexStride_T_77 ? _GEN_21[55:48] : 8'h0)
                      | (_indexStride_T_78 ? _GEN_21[63:56] : 8'h0)
                      | (issueIndexIdx == 8'h8 ? _GEN_21[71:64] : 8'h0)
                      | (issueIndexIdx == 8'h9 ? _GEN_21[79:72] : 8'h0)
                      | (issueIndexIdx == 8'hA ? _GEN_21[87:80] : 8'h0)
                      | (issueIndexIdx == 8'hB ? _GEN_21[95:88] : 8'h0)
                      | (issueIndexIdx == 8'hC ? _GEN_21[103:96] : 8'h0)
                      | (issueIndexIdx == 8'hD ? _GEN_21[111:104] : 8'h0)
                      | (issueIndexIdx == 8'hE ? _GEN_21[119:112] : 8'h0)
                      | (issueIndexIdx == 8'hF ? _GEN_21[127:120] : 8'h0)
                    : 8'h0}
                   | (instMicroOp_uop_vpu_veew == 2'h1
                        ? (_indexStride_T_111 ? _GEN_21[15:0] : 16'h0)
                          | (_indexStride_T_112 ? _GEN_21[31:16] : 16'h0)
                          | (_indexStride_T_100 ? _GEN_21[47:32] : 16'h0)
                          | (_indexStride_T_101 ? _GEN_21[63:48] : 16'h0)
                          | (_indexStride_T_75 ? _GEN_21[79:64] : 16'h0)
                          | (_indexStride_T_76 ? _GEN_21[95:80] : 16'h0)
                          | (_indexStride_T_77 ? _GEN_21[111:96] : 16'h0)
                          | (_indexStride_T_78 ? _GEN_21[127:112] : 16'h0)
                        : 16'h0)}
                  | (instMicroOp_uop_vpu_veew == 2'h2
                       ? (_indexStride_T_111 ? _GEN_21[31:0] : 32'h0)
                         | (_indexStride_T_112 ? _GEN_21[63:32] : 32'h0)
                         | (_indexStride_T_100 ? _GEN_21[95:64] : 32'h0)
                         | (_indexStride_T_101 ? _GEN_21[127:96] : 32'h0)
                       : 32'h0)}
               | ((&instMicroOp_uop_vpu_veew)
                    ? (_indexStride_T_111 ? _GEN_21[63:0] : 64'h0)
                      | (_indexStride_T_112 ? _GEN_21[127:64] : 64'h0)
                    : 64'h0)
             : segmentOffset));
  wire [60:0]       _GEN_22 = curPtr ? 61'(latchVaddr[63:3] + 61'h1) : latchVaddr[63:3];
  wire [63:0]       tlbReqVaddr = isMisalignReg ? {_GEN_22, 3'h0} : _vaddr_T;
  wire              _triggerBreakpoint_T_1 = state == 4'h3;
  wire [49:0]       dcacheReqVaddr =
    isMisalignReg ? {_GEN_22[46:0], 3'h0} : latchVaddr[49:0];
  reg               triggerDebugMode;
  reg               triggerBreakpoint;
  wire              _GEN_23 = io_dtlb_resp_valid & state == 4'h4;
  wire              _exception_va_T =
    instMicroOp_uop_exceptionVec_15 | instMicroOp_uop_exceptionVec_13;
  wire              exceptionWithPf =
    _exception_va_T | instMicroOp_uop_exceptionVec_23 | instMicroOp_uop_exceptionVec_21;
  wire              pmp_mmio = io_pmpResp_mmio & ~exceptionWithPf;
  wire              pmp_st = io_pmpResp_st & ~exceptionWithPf;
  wire              pmp_ld = io_pmpResp_ld & ~exceptionWithPf;
  wire [1:0]        _highAddress_T_4 =
    instMicroOp_uop_fuOpType[5] ? instMicroOp_uop_vpu_vsew : instMicroOp_uop_vpu_veew;
  wire [4:0]        _highAddress_T_17 =
    5'({2'h0,
        {1'h0, {1'h0, _highAddress_T_4 == 2'h1} | {2{_highAddress_T_4 == 2'h2}}}
          | {3{&_highAddress_T_4}}} + _vaddr_T[4:0]);
  wire [1:0]        _addr_aligned_T_4 =
    instMicroOp_uop_fuOpType[5] ? instMicroOp_uop_vpu_vsew : instMicroOp_uop_vpu_veew;
  assign notCross16ByteWire = _GEN_4 & _highAddress_T_17[4] == _vaddr_T[4];
  assign isMisalignWire =
    _GEN_4
    & ~(_addr_aligned_T_4 == 2'h0 | _addr_aligned_T_4 == 2'h1 & ~(_vaddr_T[0])
        | _addr_aligned_T_4 == 2'h2 & _vaddr_T[1:0] == 2'h0 | (&_addr_aligned_T_4)
        & _vaddr_T[2:0] == 3'h0) & ~isMisalignReg;
  assign _canHandleMisalign_T = ~pmp_mmio;
  assign _canHandleMisalign_T_1 = ~triggerBreakpoint;
  assign _canHandleMisalign_T_3 = ~triggerDebugMode;
  assign exception_va =
    _GEN_4
    & (_exception_va_T | instMicroOp_uop_exceptionVec_7 | instMicroOp_uop_exceptionVec_5
       | triggerBreakpoint | triggerDebugMode | pmp_mmio);
  assign exception_gpa =
    _GEN_4 & (instMicroOp_uop_exceptionVec_23 | instMicroOp_uop_exceptionVec_21);
  wire              _io_exceptionInfo_valid_T = state == 4'hC;
  wire              _segmentInactiveFinish_T = state == 4'h9;
  wire              _segmentInactiveFinish_T_1 = state == 4'hA;
  wire              _segmentInactiveFinish_T_2 = stateNext != 4'hA;
  wire              _GEN_24 = _segmentInactiveFinish_T_1 & _segmentInactiveFinish_T_2;
  reg               last_REG;
  wire              _GEN_25 =
    (_segmentInactiveFinish_T | _GEN_8)
    & (|{io_rdcache_resp_bits_tl_error_delayed_tl_denied,
         io_rdcache_resp_bits_tl_error_delayed_tl_corrupt}) & last_REG & segmentActive;
  assign exception_pa = _GEN_25 | _GEN_4 & (pmp_st | pmp_ld | pmp_mmio);
  wire [3:0]        _splitData_T = segmentIdx[3:0] & instMicroOp_uopFlowNumMask[3:0];
  wire [7:0][127:0] _GEN_26 =
    {{data_7}, {data_6}, {data_5}, {data_4}, {data_3}, {data_2}, {data_1}, {data_0}};
  wire [127:0]      _GEN_27 = _GEN_26[splitPtr_value];
  wire [2:0]        _splitData_T_65 = segmentIdx[2:0] & instMicroOp_uopFlowNumMask[2:0];
  wire [1:0]        _splitData_T_98 = segmentIdx[1:0] & instMicroOp_uopFlowNumMask[1:0];
  wire              _splitData_T_119 = segmentIdx[0] & instMicroOp_uopFlowNumMask[0];
  wire              _GEN_28 = _segmentInactiveFinish_T & segmentActive;
  wire              _flowData_T_15 = instMicroOp_alignedType == 3'h0;
  wire              _flowData_T_16 = instMicroOp_alignedType == 3'h1;
  wire              _flowData_T_17 = instMicroOp_alignedType == 3'h2;
  wire              _flowData_T_18 = instMicroOp_alignedType == 3'h3;
  wire              _flowData_T_19 = instMicroOp_alignedType == 3'h4;
  wire [127:0]      splitData =
    (_flowData_T_15
       ? {120'h0,
          (_splitData_T == 4'h0 ? _GEN_27[7:0] : 8'h0)
            | (_splitData_T == 4'h1 ? _GEN_27[15:8] : 8'h0)
            | (_splitData_T == 4'h2 ? _GEN_27[23:16] : 8'h0)
            | (_splitData_T == 4'h3 ? _GEN_27[31:24] : 8'h0)
            | (_splitData_T == 4'h4 ? _GEN_27[39:32] : 8'h0)
            | (_splitData_T == 4'h5 ? _GEN_27[47:40] : 8'h0)
            | (_splitData_T == 4'h6 ? _GEN_27[55:48] : 8'h0)
            | (_splitData_T == 4'h7 ? _GEN_27[63:56] : 8'h0)
            | (_splitData_T == 4'h8 ? _GEN_27[71:64] : 8'h0)
            | (_splitData_T == 4'h9 ? _GEN_27[79:72] : 8'h0)
            | (_splitData_T == 4'hA ? _GEN_27[87:80] : 8'h0)
            | (_splitData_T == 4'hB ? _GEN_27[95:88] : 8'h0)
            | (_splitData_T == 4'hC ? _GEN_27[103:96] : 8'h0)
            | (_splitData_T == 4'hD ? _GEN_27[111:104] : 8'h0)
            | (_splitData_T == 4'hE ? _GEN_27[119:112] : 8'h0)
            | ((&_splitData_T) ? _GEN_27[127:120] : 8'h0)}
       : 128'h0)
    | (_flowData_T_16
         ? {112'h0,
            (_splitData_T_65 == 3'h0 ? _GEN_27[15:0] : 16'h0)
              | (_splitData_T_65 == 3'h1 ? _GEN_27[31:16] : 16'h0)
              | (_splitData_T_65 == 3'h2 ? _GEN_27[47:32] : 16'h0)
              | (_splitData_T_65 == 3'h3 ? _GEN_27[63:48] : 16'h0)
              | (_splitData_T_65 == 3'h4 ? _GEN_27[79:64] : 16'h0)
              | (_splitData_T_65 == 3'h5 ? _GEN_27[95:80] : 16'h0)
              | (_splitData_T_65 == 3'h6 ? _GEN_27[111:96] : 16'h0)
              | ((&_splitData_T_65) ? _GEN_27[127:112] : 16'h0)}
         : 128'h0)
    | (_flowData_T_17
         ? {96'h0,
            (_splitData_T_98 == 2'h0 ? _GEN_27[31:0] : 32'h0)
              | (_splitData_T_98 == 2'h1 ? _GEN_27[63:32] : 32'h0)
              | (_splitData_T_98 == 2'h2 ? _GEN_27[95:64] : 32'h0)
              | ((&_splitData_T_98) ? _GEN_27[127:96] : 32'h0)}
         : 128'h0)
    | (_flowData_T_18
         ? {64'h0,
            (_splitData_T_119 ? 64'h0 : _GEN_27[63:0])
              | (_splitData_T_119 ? _GEN_27[127:64] : 64'h0)}
         : 128'h0) | (_flowData_T_19 ? _GEN_27 : 128'h0);
  wire [127:0]      flowData =
    (_flowData_T_15 ? {16{splitData[7:0]}} : 128'h0)
    | (_flowData_T_16 ? {8{splitData[15:0]}} : 128'h0)
    | (_flowData_T_17 ? {4{splitData[31:0]}} : 128'h0)
    | (_flowData_T_18 ? {2{splitData[63:0]}} : 128'h0)
    | (_flowData_T_19 ? splitData : 128'h0);
  wire [22:0]       _wmask_T_13 =
    {15'h0,
     {4'h0,
      {2'h0,
       {1'h0, ~(|(instMicroOp_alignedType[1:0]))}
         | {2{instMicroOp_alignedType[1:0] == 2'h1}}}
        | {4{instMicroOp_alignedType[1:0] == 2'h2}}}
       | {8{&(instMicroOp_alignedType[1:0])}}} << latchVaddr[3:0];
  wire [22:0]       wmask = {7'h0, _wmask_T_13[15:0] & {16{segmentActive}}};
  wire [47:0]       dcacheReqPaddr =
    isMisalignReg ? {instMicroOp_paddr[47:12], _GEN_22[8:0], 3'h0} : instMicroOp_paddr;
  assign io_rdcache_req_valid_0 = state == 4'h6 & instMicroOp_isVSegLoad;
  wire [254:0]      _GEN_29 = {127'h0, flowData};
  wire [254:0]      _GEN_30 = {248'h0, latchVaddr[3:0], 3'h0};
  wire [254:0]      notCross16ByteData = _GEN_29 << _GEN_30;
  wire [31:0]       Cross16ByteMask =
    {1'h0,
     {23'h0,
      {8{segmentActive}}
        & ({4'h0,
            {2'h0,
             {1'h0, ~(|(instMicroOp_alignedType[1:0]))}
               | {2{instMicroOp_alignedType[1:0] == 2'h1}}}
              | {4{instMicroOp_alignedType[1:0] == 2'h2}}}
           | {8{&(instMicroOp_alignedType[1:0])}})} << latchVaddr[3:0]};
  wire [254:0]      _Cross16ByteData_T_1 = _GEN_29 << _GEN_30;
  wire [49:0]       _GEN_31 = {latchVaddr[49:3], 3'h0};
  assign sbufferOut_valid = _segmentInactiveFinish_T_1 & segmentActive;
  wire [7:0][35:0]  _GEN_32 =
    {{uopq_7_uop_fuType},
     {uopq_6_uop_fuType},
     {uopq_5_uop_fuType},
     {uopq_4_uop_fuType},
     {uopq_3_uop_fuType},
     {uopq_2_uop_fuType},
     {uopq_1_uop_fuType},
     {uopq_0_uop_fuType}};
  wire [7:0][8:0]   _GEN_33 =
    {{uopq_7_uop_fuOpType},
     {uopq_6_uop_fuOpType},
     {uopq_5_uop_fuOpType},
     {uopq_4_uop_fuOpType},
     {uopq_3_uop_fuOpType},
     {uopq_2_uop_fuOpType},
     {uopq_1_uop_fuOpType},
     {uopq_0_uop_fuOpType}};
  wire [7:0][2:0]   _GEN_34 =
    {{uopq_7_uop_vpu_nf},
     {uopq_6_uop_vpu_nf},
     {uopq_5_uop_vpu_nf},
     {uopq_4_uop_vpu_nf},
     {uopq_3_uop_vpu_nf},
     {uopq_2_uop_vpu_nf},
     {uopq_1_uop_vpu_nf},
     {uopq_0_uop_vpu_nf}};
  wire [7:0][1:0]   _GEN_35 =
    {{uopq_7_uop_vpu_veew},
     {uopq_6_uop_vpu_veew},
     {uopq_5_uop_vpu_veew},
     {uopq_4_uop_vpu_veew},
     {uopq_3_uop_vpu_veew},
     {uopq_2_uop_vpu_veew},
     {uopq_1_uop_vpu_veew},
     {uopq_0_uop_vpu_veew}};
  wire [7:0][8:0]   _GEN_36 =
    {{uopq_7_uop_robIdx_value},
     {uopq_6_uop_robIdx_value},
     {uopq_5_uop_robIdx_value},
     {uopq_4_uop_robIdx_value},
     {uopq_3_uop_robIdx_value},
     {uopq_2_uop_robIdx_value},
     {uopq_1_uop_robIdx_value},
     {uopq_0_uop_robIdx_value}};
  wire              _fieldActiveWirteFinish_T =
    _VSegmentUnitPipelineConnect_io_in_ready & sbufferOut_valid;
  wire              _GEN_37 = _fieldActiveWirteFinish_T & ~segmentActive;
  `ifndef SYNTHESIS
    always @(posedge clock) begin
      if (_GEN & ~reset) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at LogUtils.scala:132\n");
        if (`STOP_COND_)
          `xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_1 & ~reset) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at LogUtils.scala:132\n");
        if (`STOP_COND_)
          `xs_assert_v2(`__FILE__, `__LINE__);
      end
      if ((|state) & state != 4'h1 & state != 4'h2 & state != 4'h3 & state != 4'h4
          & state != 4'h5 & state != 4'h6 & state != 4'h7 & state != 4'h8 & state != 4'h9
          & state != 4'hA & state != 4'hB & state != 4'hC & state != 4'hD & ~reset) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at VSegmentUnit.scala:364\n");
        if (`STOP_COND_)
          `xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_37 & ~reset) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at LogUtils.scala:132\n");
        if (`STOP_COND_)
          `xs_assert_v2(`__FILE__, `__LINE__);
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire              segmentInactiveFinish =
    (_segmentInactiveFinish_T | _segmentInactiveFinish_T_1 & _segmentInactiveFinish_T_2)
    & ~segmentActive;
  wire [7:0]        _splitPtrOffset_T_4 = 8'h1 << io_in_bits_vpu_vlmul;
  wire [7:0]        _splitPtrOffset_T_8 = 8'h1 << _emul_T_3;
  wire              _fieldIdxWire_T = fieldIdx == _GEN_0;
  wire              _splitPtrNext_T_2 = _fieldIdxWire_T | ~segmentActive;
  wire [8:0]        _segmentIdxWire_T_2 = 9'({1'h0, segmentIdx} + 9'h1);
  wire [8:0]        _splitPtrNext_T_4 = _segmentIdxWire_T_2 >> issueUopFlowNumLog2;
  wire [3:0]        _io_exceptionInfo_valid_T_5 = {deqPtr_flag, deqPtr_value};
  wire [3:0]        _GEN_38 = {deqPtr_flag, deqPtr_value};
  wire [3:0]        _splitPtrNext_new_ptr_T_1 = 4'(_GEN_38 + _splitPtrNext_T_4[3:0]);
  wire [3:0]        _splitPtrNext_new_ptr_T_8 =
    4'({splitPtr_flag, splitPtr_value}
       + (io_in_bits_fuOpType[5]
            ? ($signed(io_in_bits_vpu_vlmul) < 3'sh0 ? 4'h1 : _splitPtrOffset_T_4[3:0])
            : $signed(_emul_T_3) < 3'sh0 ? 4'h1 : _splitPtrOffset_T_8[3:0]));
  wire              splitPtrNext_flag =
    _splitPtrNext_T_2 ? _splitPtrNext_new_ptr_T_1[3] : _splitPtrNext_new_ptr_T_8[3];
  wire [2:0]        splitPtrNext_value =
    _splitPtrNext_T_2 ? _splitPtrNext_new_ptr_T_1[2:0] : _splitPtrNext_new_ptr_T_8[2:0];
  wire [7:0]        _GEN_39 = {5'h0, issueMaxIdxInIndexLog2};
  wire [7:0]        _strideOffset_T_2 = segmentIdx >> _GEN_39;
  wire [3:0]        _stridePtr_new_ptr_T_1 =
    4'(_GEN_38 + (instMicroOp_uop_fuOpType[5] ? _strideOffset_T_2[3:0] : 4'h0));
  wire [2:0]        stridePtr_value = _stridePtr_new_ptr_T_1[2:0];
  wire              stridePtr_flag = _stridePtr_new_ptr_T_1[3];
  wire              _GEN_40 = _GEN_24 & _fieldActiveWirteFinish_T;
  wire              _GEN_41 = _GEN_28 | _GEN_40;
  wire [3:0]        _fieldIdxWire_T_3 = _fieldIdxWire_T ? 4'h0 : 4'(fieldIdx + 4'h1);
  wire              _GEN_42 = _fieldIdxWire_T & (_segmentInactiveFinish_T | _GEN_40);
  wire              _GEN_43 = segmentIdx != _maxSegIdx_T;
  wire              _GEN_44 = _GEN_42 & _GEN_43;
  wire              _GEN_45 = segmentInactiveFinish & _GEN_43;
  wire [3:0]        _io_exceptionInfo_valid_T_4 = {enqPtr_flag, enqPtr_value};
  wire              fofFixVlValid = state == 4'hD & fofBufferValid;
  wire              writebackValid =
    _io_exceptionInfo_valid_T & _io_exceptionInfo_valid_T_4 != _io_exceptionInfo_valid_T_5
    | fofFixVlValid;
  reg               io_uopwriteback_valid_REG;
  reg  [127:0]      io_uopwriteback_bits_r_data_0;
  reg  [6:0]        io_uopwriteback_bits_r_pdest;
  reg               io_uopwriteback_bits_r_robIdx_flag;
  reg  [8:0]        io_uopwriteback_bits_r_robIdx_value;
  reg               io_uopwriteback_bits_r_vecWen;
  reg               io_uopwriteback_bits_r_v0Wen;
  reg               io_uopwriteback_bits_r_vlWen;
  reg               io_uopwriteback_bits_r_exceptionVec_3;
  reg               io_uopwriteback_bits_r_exceptionVec_5;
  reg               io_uopwriteback_bits_r_exceptionVec_7;
  reg               io_uopwriteback_bits_r_exceptionVec_13;
  reg               io_uopwriteback_bits_r_exceptionVec_15;
  reg               io_uopwriteback_bits_r_exceptionVec_19;
  reg               io_uopwriteback_bits_r_exceptionVec_21;
  reg               io_uopwriteback_bits_r_exceptionVec_23;
  reg  [3:0]        io_uopwriteback_bits_r_trigger;
  reg               io_uopwriteback_bits_r_vls_vpu_vill;
  reg               io_uopwriteback_bits_r_vls_vpu_vma;
  reg               io_uopwriteback_bits_r_vls_vpu_vta;
  reg  [1:0]        io_uopwriteback_bits_r_vls_vpu_vsew;
  reg  [2:0]        io_uopwriteback_bits_r_vls_vpu_vlmul;
  reg               io_uopwriteback_bits_r_vls_vpu_specVill;
  reg               io_uopwriteback_bits_r_vls_vpu_specVma;
  reg               io_uopwriteback_bits_r_vls_vpu_specVta;
  reg  [1:0]        io_uopwriteback_bits_r_vls_vpu_specVsew;
  reg  [2:0]        io_uopwriteback_bits_r_vls_vpu_specVlmul;
  reg               io_uopwriteback_bits_r_vls_vpu_vm;
  reg  [7:0]        io_uopwriteback_bits_r_vls_vpu_vstart;
  reg  [2:0]        io_uopwriteback_bits_r_vls_vpu_frm;
  reg               io_uopwriteback_bits_r_vls_vpu_fpu_isFpToVecInst;
  reg               io_uopwriteback_bits_r_vls_vpu_fpu_isFP32Instr;
  reg               io_uopwriteback_bits_r_vls_vpu_fpu_isFP64Instr;
  reg               io_uopwriteback_bits_r_vls_vpu_fpu_isReduction;
  reg               io_uopwriteback_bits_r_vls_vpu_fpu_isFoldTo1_2;
  reg               io_uopwriteback_bits_r_vls_vpu_fpu_isFoldTo1_4;
  reg               io_uopwriteback_bits_r_vls_vpu_fpu_isFoldTo1_8;
  reg  [1:0]        io_uopwriteback_bits_r_vls_vpu_vxrm;
  reg  [6:0]        io_uopwriteback_bits_r_vls_vpu_vuopIdx;
  reg               io_uopwriteback_bits_r_vls_vpu_lastUop;
  reg  [127:0]      io_uopwriteback_bits_r_vls_vpu_vmask;
  reg  [7:0]        io_uopwriteback_bits_r_vls_vpu_vl;
  reg  [2:0]        io_uopwriteback_bits_r_vls_vpu_nf;
  reg  [1:0]        io_uopwriteback_bits_r_vls_vpu_veew;
  reg               io_uopwriteback_bits_r_vls_vpu_isReverse;
  reg               io_uopwriteback_bits_r_vls_vpu_isExt;
  reg               io_uopwriteback_bits_r_vls_vpu_isNarrow;
  reg               io_uopwriteback_bits_r_vls_vpu_isDstMask;
  reg               io_uopwriteback_bits_r_vls_vpu_isOpMask;
  reg               io_uopwriteback_bits_r_vls_vpu_isMove;
  reg               io_uopwriteback_bits_r_vls_vpu_isDependOldVd;
  reg               io_uopwriteback_bits_r_vls_vpu_isWritePartVd;
  reg               io_uopwriteback_bits_r_vls_vpu_isVleff;
  reg  [15:0]       io_uopwriteback_bits_r_vls_vpu_maskVecGen;
  reg               io_uopwriteback_bits_r_vls_vpu_sew8;
  reg               io_uopwriteback_bits_r_vls_vpu_sew16;
  reg               io_uopwriteback_bits_r_vls_vpu_sew32;
  reg               io_uopwriteback_bits_r_vls_vpu_sew64;
  reg  [2:0]        io_uopwriteback_bits_r_vls_vdIdx;
  reg  [2:0]        io_uopwriteback_bits_r_vls_vdIdxInField;
  reg               io_uopwriteback_bits_r_vls_isIndexed;
  reg               io_uopwriteback_bits_r_vls_isMasked;
  reg               io_uopwriteback_bits_r_vls_isStrided;
  reg               io_uopwriteback_bits_r_vls_isWhole;
  reg               io_uopwriteback_bits_r_vls_isVecLoad;
  reg               io_uopwriteback_bits_r_vls_isVlm;
  reg               io_uopwriteback_bits_r_perfDebugInfo_eliminatedMove;
  reg  [63:0]       io_uopwriteback_bits_r_perfDebugInfo_renameTime;
  reg  [63:0]       io_uopwriteback_bits_r_perfDebugInfo_dispatchTime;
  reg  [63:0]       io_uopwriteback_bits_r_perfDebugInfo_enqRsTime;
  reg  [63:0]       io_uopwriteback_bits_r_perfDebugInfo_selectTime;
  reg  [63:0]       io_uopwriteback_bits_r_perfDebugInfo_issueTime;
  reg  [63:0]       io_uopwriteback_bits_r_perfDebugInfo_runahead_checkpoint_id;
  reg  [63:0]       io_uopwriteback_bits_r_perfDebugInfo_tlbFirstReqTime;
  reg  [63:0]       io_uopwriteback_bits_r_perfDebugInfo_tlbRespTime;
  reg  [55:0]       io_uopwriteback_bits_r_debug_seqNum_seqNum;
  reg  [7:0]        io_uopwriteback_bits_r_debug_seqNum_uopIdx;
  wire              feedbackValid =
    _io_exceptionInfo_valid_T
    & _io_exceptionInfo_valid_T_4 != _io_exceptionInfo_valid_T_5;
  reg               io_feedback_valid_REG;
  reg               io_feedback_bits_r_sqIdx_flag;
  reg  [5:0]        io_feedback_bits_r_sqIdx_value;
  wire [4:0]        uopFlowNum_segmentIndexFlowNum =
    ({1'h0,
      {1'h0,
       {1'h0, io_in_bits_vpu_vlmul == 3'h5, 1'h0} | {io_in_bits_vpu_vlmul == 3'h6, 2'h0}}
        | {&io_in_bits_vpu_vlmul, 3'h0}} | {io_in_bits_vpu_vlmul == 3'h0, 4'h0}
     | {io_in_bits_vpu_vlmul == 3'h1, 4'h0} | {io_in_bits_vpu_vlmul == 3'h2, 4'h0}
     | {io_in_bits_vpu_vlmul == 3'h3, 4'h0}) >> io_in_bits_vpu_vsew;
  wire              _uopFlowNum_T_158 = _emul_T_3 == 3'h6;
  wire              _uopFlowNum_T_160 = _emul_T_3 == 3'h0;
  wire              _uopFlowNum_T_161 = _emul_T_3 == 3'h1;
  wire              _uopFlowNum_T_162 = _emul_T_3 == 3'h2;
  wire              _uopFlowNum_T_163 = _emul_T_3 == 3'h3;
  wire [4:0]        _GEN_46 = {3'h0, io_in_bits_vpu_veew};
  wire [2:0]        _GEN_47 = {1'h0, _emul_T_3 == 3'h5, 1'h0};
  wire [255:0]      _srcMask_vlMask_T = 256'h1 << instMicroOp_vl;
  wire [255:0]      _srcMask_startMask_T = 256'h1 << instMicroOp_uop_vpu_vstart;
  wire [1:0]        realEw =
    instMicroOp_uop_fuOpType[5] ? instMicroOp_uop_vpu_vsew : instMicroOp_uop_vpu_veew;
  wire              _maskDataVec_maskDataVec_7_T = realEw == 2'h0;
  wire              _maskDataVec_maskDataVec_7_T_2 = realEw == 2'h1;
  wire              _maskDataVec_maskDataVec_7_T_4 = realEw == 2'h2;
  wire [15:0]       _maskDataVec_maskDataVec_0_T_8 =
    _maskDataVec_maskDataVec_7_T ? instMicroOp_mask[15:0] : 16'h0;
  wire [7:0]        _GEN_48 =
    _maskDataVec_maskDataVec_0_T_8[7:0]
    | (_maskDataVec_maskDataVec_7_T_2 ? instMicroOp_mask[7:0] : 8'h0);
  wire [3:0]        _GEN_49 =
    _GEN_48[3:0] | (_maskDataVec_maskDataVec_7_T_4 ? instMicroOp_mask[3:0] : 4'h0);
  wire [15:0]       _maskDataVec_maskDataVec_1_T_8 =
    _maskDataVec_maskDataVec_7_T ? instMicroOp_mask[31:16] : 16'h0;
  wire [7:0]        _GEN_50 =
    _maskDataVec_maskDataVec_1_T_8[7:0]
    | (_maskDataVec_maskDataVec_7_T_2 ? instMicroOp_mask[15:8] : 8'h0);
  wire [3:0]        _GEN_51 =
    _GEN_50[3:0] | (_maskDataVec_maskDataVec_7_T_4 ? instMicroOp_mask[7:4] : 4'h0);
  wire [15:0]       _maskDataVec_maskDataVec_2_T_8 =
    _maskDataVec_maskDataVec_7_T ? instMicroOp_mask[47:32] : 16'h0;
  wire [7:0]        _GEN_52 =
    _maskDataVec_maskDataVec_2_T_8[7:0]
    | (_maskDataVec_maskDataVec_7_T_2 ? instMicroOp_mask[23:16] : 8'h0);
  wire [3:0]        _GEN_53 =
    _GEN_52[3:0] | (_maskDataVec_maskDataVec_7_T_4 ? instMicroOp_mask[11:8] : 4'h0);
  wire [15:0]       _maskDataVec_maskDataVec_3_T_8 =
    _maskDataVec_maskDataVec_7_T ? instMicroOp_mask[63:48] : 16'h0;
  wire [7:0]        _GEN_54 =
    _maskDataVec_maskDataVec_3_T_8[7:0]
    | (_maskDataVec_maskDataVec_7_T_2 ? instMicroOp_mask[31:24] : 8'h0);
  wire [3:0]        _GEN_55 =
    _GEN_54[3:0] | (_maskDataVec_maskDataVec_7_T_4 ? instMicroOp_mask[15:12] : 4'h0);
  wire [15:0]       _maskDataVec_maskDataVec_4_T_8 =
    _maskDataVec_maskDataVec_7_T ? instMicroOp_mask[79:64] : 16'h0;
  wire [7:0]        _GEN_56 =
    _maskDataVec_maskDataVec_4_T_8[7:0]
    | (_maskDataVec_maskDataVec_7_T_2 ? instMicroOp_mask[39:32] : 8'h0);
  wire [3:0]        _GEN_57 =
    _GEN_56[3:0] | (_maskDataVec_maskDataVec_7_T_4 ? instMicroOp_mask[19:16] : 4'h0);
  wire [15:0]       _maskDataVec_maskDataVec_5_T_8 =
    _maskDataVec_maskDataVec_7_T ? instMicroOp_mask[95:80] : 16'h0;
  wire [7:0]        _GEN_58 =
    _maskDataVec_maskDataVec_5_T_8[7:0]
    | (_maskDataVec_maskDataVec_7_T_2 ? instMicroOp_mask[47:40] : 8'h0);
  wire [3:0]        _GEN_59 =
    _GEN_58[3:0] | (_maskDataVec_maskDataVec_7_T_4 ? instMicroOp_mask[23:20] : 4'h0);
  wire [15:0]       _maskDataVec_maskDataVec_6_T_8 =
    _maskDataVec_maskDataVec_7_T ? instMicroOp_mask[111:96] : 16'h0;
  wire [7:0]        _GEN_60 =
    _maskDataVec_maskDataVec_6_T_8[7:0]
    | (_maskDataVec_maskDataVec_7_T_2 ? instMicroOp_mask[55:48] : 8'h0);
  wire [3:0]        _GEN_61 =
    _GEN_60[3:0] | (_maskDataVec_maskDataVec_7_T_4 ? instMicroOp_mask[27:24] : 4'h0);
  wire [15:0]       _maskDataVec_maskDataVec_7_T_8 =
    _maskDataVec_maskDataVec_7_T ? instMicroOp_mask[127:112] : 16'h0;
  wire [7:0]        _GEN_62 =
    _maskDataVec_maskDataVec_7_T_8[7:0]
    | (_maskDataVec_maskDataVec_7_T_2 ? instMicroOp_mask[63:56] : 8'h0);
  wire [3:0]        _GEN_63 =
    _GEN_62[3:0] | (_maskDataVec_maskDataVec_7_T_4 ? instMicroOp_mask[31:28] : 4'h0);
  wire [7:0][7:0]   _GEN_64 =
    {{uopq_7_uop_pdest},
     {uopq_6_uop_pdest},
     {uopq_5_uop_pdest},
     {uopq_4_uop_pdest},
     {uopq_3_uop_pdest},
     {uopq_2_uop_pdest},
     {uopq_1_uop_pdest},
     {uopq_0_uop_pdest}};
  wire [7:0]        _GEN_65 =
    {{uopq_7_uop_vecWen},
     {uopq_6_uop_vecWen},
     {uopq_5_uop_vecWen},
     {uopq_4_uop_vecWen},
     {uopq_3_uop_vecWen},
     {uopq_2_uop_vecWen},
     {uopq_1_uop_vecWen},
     {uopq_0_uop_vecWen}};
  wire [7:0]        _GEN_66 =
    {{uopq_7_uop_v0Wen},
     {uopq_6_uop_v0Wen},
     {uopq_5_uop_v0Wen},
     {uopq_4_uop_v0Wen},
     {uopq_3_uop_v0Wen},
     {uopq_2_uop_v0Wen},
     {uopq_1_uop_v0Wen},
     {uopq_0_uop_v0Wen}};
  wire [7:0]        _GEN_67 =
    {{uopq_7_uop_vlWen},
     {uopq_6_uop_vlWen},
     {uopq_5_uop_vlWen},
     {uopq_4_uop_vlWen},
     {uopq_3_uop_vlWen},
     {uopq_2_uop_vlWen},
     {uopq_1_uop_vlWen},
     {uopq_0_uop_vlWen}};
  wire [7:0][15:0]  _GEN_68 =
    {{{_maskDataVec_maskDataVec_7_T_8[15:8],
       _GEN_62[7:4],
       _GEN_63[3:2],
       _GEN_63[1:0] | ((&realEw) ? instMicroOp_mask[15:14] : 2'h0)}},
     {{_maskDataVec_maskDataVec_6_T_8[15:8],
       _GEN_60[7:4],
       _GEN_61[3:2],
       _GEN_61[1:0] | ((&realEw) ? instMicroOp_mask[13:12] : 2'h0)}},
     {{_maskDataVec_maskDataVec_5_T_8[15:8],
       _GEN_58[7:4],
       _GEN_59[3:2],
       _GEN_59[1:0] | ((&realEw) ? instMicroOp_mask[11:10] : 2'h0)}},
     {{_maskDataVec_maskDataVec_4_T_8[15:8],
       _GEN_56[7:4],
       _GEN_57[3:2],
       _GEN_57[1:0] | ((&realEw) ? instMicroOp_mask[9:8] : 2'h0)}},
     {{_maskDataVec_maskDataVec_3_T_8[15:8],
       _GEN_54[7:4],
       _GEN_55[3:2],
       _GEN_55[1:0] | ((&realEw) ? instMicroOp_mask[7:6] : 2'h0)}},
     {{_maskDataVec_maskDataVec_2_T_8[15:8],
       _GEN_52[7:4],
       _GEN_53[3:2],
       _GEN_53[1:0] | ((&realEw) ? instMicroOp_mask[5:4] : 2'h0)}},
     {{_maskDataVec_maskDataVec_1_T_8[15:8],
       _GEN_50[7:4],
       _GEN_51[3:2],
       _GEN_51[1:0] | ((&realEw) ? instMicroOp_mask[3:2] : 2'h0)}},
     {{_maskDataVec_maskDataVec_0_T_8[15:8],
       _GEN_48[7:4],
       _GEN_49[3:2],
       _GEN_49[1:0] | ((&realEw) ? instMicroOp_mask[1:0] : 2'h0)}}};
  wire [7:0]        _GEN_69 =
    {{uopq_7_uop_perfDebugInfo_eliminatedMove},
     {uopq_6_uop_perfDebugInfo_eliminatedMove},
     {uopq_5_uop_perfDebugInfo_eliminatedMove},
     {uopq_4_uop_perfDebugInfo_eliminatedMove},
     {uopq_3_uop_perfDebugInfo_eliminatedMove},
     {uopq_2_uop_perfDebugInfo_eliminatedMove},
     {uopq_1_uop_perfDebugInfo_eliminatedMove},
     {uopq_0_uop_perfDebugInfo_eliminatedMove}};
  wire [7:0][63:0]  _GEN_70 =
    {{uopq_7_uop_perfDebugInfo_renameTime},
     {uopq_6_uop_perfDebugInfo_renameTime},
     {uopq_5_uop_perfDebugInfo_renameTime},
     {uopq_4_uop_perfDebugInfo_renameTime},
     {uopq_3_uop_perfDebugInfo_renameTime},
     {uopq_2_uop_perfDebugInfo_renameTime},
     {uopq_1_uop_perfDebugInfo_renameTime},
     {uopq_0_uop_perfDebugInfo_renameTime}};
  wire [7:0][63:0]  _GEN_71 =
    {{uopq_7_uop_perfDebugInfo_dispatchTime},
     {uopq_6_uop_perfDebugInfo_dispatchTime},
     {uopq_5_uop_perfDebugInfo_dispatchTime},
     {uopq_4_uop_perfDebugInfo_dispatchTime},
     {uopq_3_uop_perfDebugInfo_dispatchTime},
     {uopq_2_uop_perfDebugInfo_dispatchTime},
     {uopq_1_uop_perfDebugInfo_dispatchTime},
     {uopq_0_uop_perfDebugInfo_dispatchTime}};
  wire [7:0][63:0]  _GEN_72 =
    {{uopq_7_uop_perfDebugInfo_enqRsTime},
     {uopq_6_uop_perfDebugInfo_enqRsTime},
     {uopq_5_uop_perfDebugInfo_enqRsTime},
     {uopq_4_uop_perfDebugInfo_enqRsTime},
     {uopq_3_uop_perfDebugInfo_enqRsTime},
     {uopq_2_uop_perfDebugInfo_enqRsTime},
     {uopq_1_uop_perfDebugInfo_enqRsTime},
     {uopq_0_uop_perfDebugInfo_enqRsTime}};
  wire [7:0][63:0]  _GEN_73 =
    {{uopq_7_uop_perfDebugInfo_selectTime},
     {uopq_6_uop_perfDebugInfo_selectTime},
     {uopq_5_uop_perfDebugInfo_selectTime},
     {uopq_4_uop_perfDebugInfo_selectTime},
     {uopq_3_uop_perfDebugInfo_selectTime},
     {uopq_2_uop_perfDebugInfo_selectTime},
     {uopq_1_uop_perfDebugInfo_selectTime},
     {uopq_0_uop_perfDebugInfo_selectTime}};
  wire [7:0][63:0]  _GEN_74 =
    {{uopq_7_uop_perfDebugInfo_issueTime},
     {uopq_6_uop_perfDebugInfo_issueTime},
     {uopq_5_uop_perfDebugInfo_issueTime},
     {uopq_4_uop_perfDebugInfo_issueTime},
     {uopq_3_uop_perfDebugInfo_issueTime},
     {uopq_2_uop_perfDebugInfo_issueTime},
     {uopq_1_uop_perfDebugInfo_issueTime},
     {uopq_0_uop_perfDebugInfo_issueTime}};
  wire [7:0][63:0]  _GEN_75 =
    {{uopq_7_uop_perfDebugInfo_runahead_checkpoint_id},
     {uopq_6_uop_perfDebugInfo_runahead_checkpoint_id},
     {uopq_5_uop_perfDebugInfo_runahead_checkpoint_id},
     {uopq_4_uop_perfDebugInfo_runahead_checkpoint_id},
     {uopq_3_uop_perfDebugInfo_runahead_checkpoint_id},
     {uopq_2_uop_perfDebugInfo_runahead_checkpoint_id},
     {uopq_1_uop_perfDebugInfo_runahead_checkpoint_id},
     {uopq_0_uop_perfDebugInfo_runahead_checkpoint_id}};
  wire [7:0][63:0]  _GEN_76 =
    {{uopq_7_uop_perfDebugInfo_tlbFirstReqTime},
     {uopq_6_uop_perfDebugInfo_tlbFirstReqTime},
     {uopq_5_uop_perfDebugInfo_tlbFirstReqTime},
     {uopq_4_uop_perfDebugInfo_tlbFirstReqTime},
     {uopq_3_uop_perfDebugInfo_tlbFirstReqTime},
     {uopq_2_uop_perfDebugInfo_tlbFirstReqTime},
     {uopq_1_uop_perfDebugInfo_tlbFirstReqTime},
     {uopq_0_uop_perfDebugInfo_tlbFirstReqTime}};
  wire [7:0][63:0]  _GEN_77 =
    {{uopq_7_uop_perfDebugInfo_tlbRespTime},
     {uopq_6_uop_perfDebugInfo_tlbRespTime},
     {uopq_5_uop_perfDebugInfo_tlbRespTime},
     {uopq_4_uop_perfDebugInfo_tlbRespTime},
     {uopq_3_uop_perfDebugInfo_tlbRespTime},
     {uopq_2_uop_perfDebugInfo_tlbRespTime},
     {uopq_1_uop_perfDebugInfo_tlbRespTime},
     {uopq_0_uop_perfDebugInfo_tlbRespTime}};
  wire [7:0][55:0]  _GEN_78 =
    {{uopq_7_uop_debug_seqNum_seqNum},
     {uopq_6_uop_debug_seqNum_seqNum},
     {uopq_5_uop_debug_seqNum_seqNum},
     {uopq_4_uop_debug_seqNum_seqNum},
     {uopq_3_uop_debug_seqNum_seqNum},
     {uopq_2_uop_debug_seqNum_seqNum},
     {uopq_1_uop_debug_seqNum_seqNum},
     {uopq_0_uop_debug_seqNum_seqNum}};
  wire [7:0][7:0]   _GEN_79 =
    {{uopq_7_uop_debug_seqNum_uopIdx},
     {uopq_6_uop_debug_seqNum_uopIdx},
     {uopq_5_uop_debug_seqNum_uopIdx},
     {uopq_4_uop_debug_seqNum_uopIdx},
     {uopq_3_uop_debug_seqNum_uopIdx},
     {uopq_2_uop_debug_seqNum_uopIdx},
     {uopq_1_uop_debug_seqNum_uopIdx},
     {uopq_0_uop_debug_seqNum_uopIdx}};
  wire [7:0]        _GEN_80 =
    {{uopq_7_uop_sqIdx_flag},
     {uopq_6_uop_sqIdx_flag},
     {uopq_5_uop_sqIdx_flag},
     {uopq_4_uop_sqIdx_flag},
     {uopq_3_uop_sqIdx_flag},
     {uopq_2_uop_sqIdx_flag},
     {uopq_1_uop_sqIdx_flag},
     {uopq_0_uop_sqIdx_flag}};
  wire [7:0][5:0]   _GEN_81 =
    {{uopq_7_uop_sqIdx_value},
     {uopq_6_uop_sqIdx_value},
     {uopq_5_uop_sqIdx_value},
     {uopq_4_uop_sqIdx_value},
     {uopq_3_uop_sqIdx_value},
     {uopq_2_uop_sqIdx_value},
     {uopq_1_uop_sqIdx_value},
     {uopq_0_uop_sqIdx_value}};
  wire              _GEN_82 = _GEN_18 & enqPtr_value == 3'h0;
  wire              _GEN_83 = _GEN_18 & enqPtr_value == 3'h1;
  wire              _GEN_84 = _GEN_18 & enqPtr_value == 3'h2;
  wire              _GEN_85 = _GEN_18 & enqPtr_value == 3'h3;
  wire              _GEN_86 = _GEN_18 & enqPtr_value == 3'h4;
  wire              _GEN_87 = _GEN_18 & enqPtr_value == 3'h5;
  wire              _GEN_88 = _GEN_18 & enqPtr_value == 3'h6;
  wire              _GEN_89 = _GEN_18 & (&enqPtr_value);
  wire              canTriggerException = segmentIdx == 8'h0 | ~instMicroOp_isFof;
  wire              _instMicroOp_uop_exceptionVec_5_T = io_dtlb_resp_bits_pbmt_0 == 2'h1;
  wire              _instMicroOp_uop_exceptionVec_5_T_1 =
    io_dtlb_resp_bits_pbmt_0 == 2'h2;
  wire              _GEN_90 = _GEN_25 & canTriggerException;
  wire [63:0]       _cacheData_T_33 =
    latchVaddr[3:0] == 4'h0 ? io_rdcache_resp_bits_data_delayed[63:0] : 64'h0;
  wire [55:0]       _GEN_91 =
    _cacheData_T_33[55:0]
    | (latchVaddr[3:0] == 4'h1 ? io_rdcache_resp_bits_data_delayed[63:8] : 56'h0);
  wire [47:0]       _GEN_92 =
    _GEN_91[47:0]
    | (latchVaddr[3:0] == 4'h2 ? io_rdcache_resp_bits_data_delayed[63:16] : 48'h0);
  wire [39:0]       _GEN_93 =
    _GEN_92[39:0]
    | (latchVaddr[3:0] == 4'h3 ? io_rdcache_resp_bits_data_delayed[63:24] : 40'h0);
  wire [31:0]       _GEN_94 =
    _GEN_93[31:0]
    | (latchVaddr[3:0] == 4'h4 ? io_rdcache_resp_bits_data_delayed[63:32] : 32'h0);
  wire [23:0]       _GEN_95 =
    _GEN_94[23:0]
    | (latchVaddr[3:0] == 4'h5 ? io_rdcache_resp_bits_data_delayed[63:40] : 24'h0);
  wire [15:0]       _GEN_96 =
    _GEN_95[15:0]
    | (latchVaddr[3:0] == 4'h6 ? io_rdcache_resp_bits_data_delayed[63:48] : 16'h0);
  wire [63:0]       _cacheData_T_56 =
    {_cacheData_T_33[63:56],
     _GEN_91[55:48],
     _GEN_92[47:40],
     _GEN_93[39:32],
     _GEN_94[31:24],
     _GEN_95[23:16],
     _GEN_96[15:8],
     _GEN_96[7:0]
       | (latchVaddr[3:0] == 4'h7 ? io_rdcache_resp_bits_data_delayed[63:56] : 8'h0)}
    | (latchVaddr[3:0] == 4'h8 ? io_rdcache_resp_bits_data_delayed[127:64] : 64'h0);
  wire [55:0]       _GEN_97 =
    _cacheData_T_56[55:0]
    | (latchVaddr[3:0] == 4'h9 ? io_rdcache_resp_bits_data_delayed[127:72] : 56'h0);
  wire [47:0]       _GEN_98 =
    _GEN_97[47:0]
    | (latchVaddr[3:0] == 4'hA ? io_rdcache_resp_bits_data_delayed[127:80] : 48'h0);
  wire [39:0]       _GEN_99 =
    _GEN_98[39:0]
    | (latchVaddr[3:0] == 4'hB ? io_rdcache_resp_bits_data_delayed[127:88] : 40'h0);
  wire [31:0]       _GEN_100 =
    _GEN_99[31:0]
    | (latchVaddr[3:0] == 4'hC ? io_rdcache_resp_bits_data_delayed[127:96] : 32'h0);
  wire [23:0]       _GEN_101 =
    _GEN_100[23:0]
    | (latchVaddr[3:0] == 4'hD ? io_rdcache_resp_bits_data_delayed[127:104] : 24'h0);
  wire [15:0]       _GEN_102 =
    _GEN_101[15:0]
    | (latchVaddr[3:0] == 4'hE ? io_rdcache_resp_bits_data_delayed[127:112] : 16'h0);
  wire [127:0]      _shiftData_T_2 =
    io_rdcache_resp_bits_data_delayed >> {121'h0, latchVaddr[3:0], 3'h0};
  wire [63:0]       _pickData_T_8 =
    isMisalignReg
      ? (notCross16ByteReg ? _shiftData_T_2[63:0] : combinedData)
      : {_cacheData_T_56[63:56],
         _GEN_97[55:48],
         _GEN_98[47:40],
         _GEN_99[39:32],
         _GEN_100[31:24],
         _GEN_101[23:16],
         _GEN_102[15:8],
         _GEN_102[7:0]
           | ((&(latchVaddr[3:0])) ? io_rdcache_resp_bits_data_delayed[127:120] : 8'h0)};
  wire [63:0]       pickData =
    ((|(instMicroOp_alignedType[1:0])) ? 64'h0 : {56'h0, _pickData_T_8[7:0]})
    | (instMicroOp_alignedType[1:0] == 2'h1 ? {48'h0, _pickData_T_8[15:0]} : 64'h0)
    | (instMicroOp_alignedType[1:0] == 2'h2 ? {32'h0, _pickData_T_8[31:0]} : 64'h0)
    | ((&(instMicroOp_alignedType[1:0])) ? _pickData_T_8 : 64'h0);
  wire [15:0]       _mergedData_T_2 = 16'h1 << _splitData_T;
  wire [7:0]        _mergedData_T_101 = 8'h1 << _splitData_T_65;
  wire [3:0]        _mergedData_T_152 = 4'h1 << _splitData_T_98;
  wire [1:0]        _mergedData_T_179 = 2'h1 << _splitData_T_119;
  wire [127:0]      mergedData =
    ((|(instMicroOp_alignedType[1:0]))
       ? 128'h0
       : {_mergedData_T_2[15] ? pickData[7:0] : _GEN_27[127:120],
          _mergedData_T_2[14] ? pickData[7:0] : _GEN_27[119:112],
          _mergedData_T_2[13] ? pickData[7:0] : _GEN_27[111:104],
          _mergedData_T_2[12] ? pickData[7:0] : _GEN_27[103:96],
          _mergedData_T_2[11] ? pickData[7:0] : _GEN_27[95:88],
          _mergedData_T_2[10] ? pickData[7:0] : _GEN_27[87:80],
          _mergedData_T_2[9] ? pickData[7:0] : _GEN_27[79:72],
          _mergedData_T_2[8] ? pickData[7:0] : _GEN_27[71:64],
          _mergedData_T_2[7] ? pickData[7:0] : _GEN_27[63:56],
          _mergedData_T_2[6] ? pickData[7:0] : _GEN_27[55:48],
          _mergedData_T_2[5] ? pickData[7:0] : _GEN_27[47:40],
          _mergedData_T_2[4] ? pickData[7:0] : _GEN_27[39:32],
          _mergedData_T_2[3] ? pickData[7:0] : _GEN_27[31:24],
          _mergedData_T_2[2] ? pickData[7:0] : _GEN_27[23:16],
          _mergedData_T_2[1] ? pickData[7:0] : _GEN_27[15:8],
          _mergedData_T_2[0] ? pickData[7:0] : _GEN_27[7:0]})
    | (instMicroOp_alignedType[1:0] == 2'h1
         ? {_mergedData_T_101[7] ? pickData[15:0] : _GEN_27[127:112],
            _mergedData_T_101[6] ? pickData[15:0] : _GEN_27[111:96],
            _mergedData_T_101[5] ? pickData[15:0] : _GEN_27[95:80],
            _mergedData_T_101[4] ? pickData[15:0] : _GEN_27[79:64],
            _mergedData_T_101[3] ? pickData[15:0] : _GEN_27[63:48],
            _mergedData_T_101[2] ? pickData[15:0] : _GEN_27[47:32],
            _mergedData_T_101[1] ? pickData[15:0] : _GEN_27[31:16],
            _mergedData_T_101[0] ? pickData[15:0] : _GEN_27[15:0]}
         : 128'h0)
    | (instMicroOp_alignedType[1:0] == 2'h2
         ? {_mergedData_T_152[3] ? pickData[31:0] : _GEN_27[127:96],
            _mergedData_T_152[2] ? pickData[31:0] : _GEN_27[95:64],
            _mergedData_T_152[1] ? pickData[31:0] : _GEN_27[63:32],
            _mergedData_T_152[0] ? pickData[31:0] : _GEN_27[31:0]}
         : 128'h0)
    | ((&(instMicroOp_alignedType[1:0]))
         ? {_mergedData_T_179[1] ? pickData : _GEN_27[127:64],
            _mergedData_T_179[0] ? pickData : _GEN_27[63:0]}
         : 128'h0);
  wire [7:0][6:0]   _GEN_103 =
    {{uopq_7_uop_vpu_vuopIdx},
     {uopq_6_uop_vpu_vuopIdx},
     {uopq_5_uop_vpu_vuopIdx},
     {uopq_4_uop_vpu_vuopIdx},
     {uopq_3_uop_vpu_vuopIdx},
     {uopq_2_uop_vpu_vuopIdx},
     {uopq_1_uop_vpu_vuopIdx},
     {uopq_0_uop_vpu_vuopIdx}};
  wire [6:0]        _GEN_104 = _GEN_103[deqPtr_value];
  wire [2:0]        _vdIdxInField_T_2 =
    io_in_bits_fuOpType[5] ? instMicroOp_uop_vpu_vlmul : issueEmul;
  wire [2:0]        vdIdxInField =
    {1'h0,
     {1'h0, _vdIdxInField_T_2 == 3'h1 & _GEN_104[0]}
       | (_vdIdxInField_T_2 == 3'h2 ? _GEN_104[1:0] : 2'h0)}
    | (_vdIdxInField_T_2 == 3'h3 ? _GEN_104[2:0] : 3'h0);
  always @(posedge clock) begin
    if (_GEN_17) begin
      instMicroOp_baseVaddr <= io_in_bits_src_0[63:0];
      instMicroOp_uop_pc <= {44'h0, io_in_bits_ftqOffset, 1'h0};
      instMicroOp_uop_fuOpType <= io_in_bits_fuOpType;
      instMicroOp_uop_vpu_vill <= io_in_bits_vpu_vill;
      instMicroOp_uop_vpu_vma <= io_in_bits_vpu_vma;
      instMicroOp_uop_vpu_vta <= io_in_bits_vpu_vta;
      instMicroOp_uop_vpu_vsew <= io_in_bits_vpu_vsew;
      instMicroOp_uop_vpu_vlmul <= io_in_bits_vpu_vlmul;
      instMicroOp_uop_vpu_specVill <= io_in_bits_vpu_specVill;
      instMicroOp_uop_vpu_specVma <= io_in_bits_vpu_specVma;
      instMicroOp_uop_vpu_specVta <= io_in_bits_vpu_specVta;
      instMicroOp_uop_vpu_specVsew <= io_in_bits_vpu_specVsew;
      instMicroOp_uop_vpu_specVlmul <= io_in_bits_vpu_specVlmul;
      instMicroOp_uop_vpu_vm <= io_in_bits_vpu_vm;
      instMicroOp_uop_vpu_vstart <= io_in_bits_vpu_vstart;
      instMicroOp_uop_vpu_frm <= io_in_bits_vpu_frm;
      instMicroOp_uop_vpu_fpu_isFpToVecInst <= io_in_bits_vpu_fpu_isFpToVecInst;
      instMicroOp_uop_vpu_fpu_isFP32Instr <= io_in_bits_vpu_fpu_isFP32Instr;
      instMicroOp_uop_vpu_fpu_isFP64Instr <= io_in_bits_vpu_fpu_isFP64Instr;
      instMicroOp_uop_vpu_fpu_isReduction <= io_in_bits_vpu_fpu_isReduction;
      instMicroOp_uop_vpu_fpu_isFoldTo1_2 <= io_in_bits_vpu_fpu_isFoldTo1_2;
      instMicroOp_uop_vpu_fpu_isFoldTo1_4 <= io_in_bits_vpu_fpu_isFoldTo1_4;
      instMicroOp_uop_vpu_fpu_isFoldTo1_8 <= io_in_bits_vpu_fpu_isFoldTo1_8;
      instMicroOp_uop_vpu_vxrm <= io_in_bits_vpu_vxrm;
      instMicroOp_uop_vpu_lastUop <= io_in_bits_vpu_lastUop;
      instMicroOp_uop_vpu_nf <= io_in_bits_vpu_nf;
      instMicroOp_uop_vpu_veew <= io_in_bits_vpu_veew;
      instMicroOp_uop_vpu_isReverse <= io_in_bits_vpu_isReverse;
      instMicroOp_uop_vpu_isExt <= io_in_bits_vpu_isExt;
      instMicroOp_uop_vpu_isNarrow <= io_in_bits_vpu_isNarrow;
      instMicroOp_uop_vpu_isDstMask <= io_in_bits_vpu_isDstMask;
      instMicroOp_uop_vpu_isOpMask <= io_in_bits_vpu_isOpMask;
      instMicroOp_uop_vpu_isMove <= io_in_bits_vpu_isMove;
      instMicroOp_uop_vpu_isDependOldVd <= io_in_bits_vpu_isDependOldVd;
      instMicroOp_uop_vpu_isWritePartVd <= io_in_bits_vpu_isWritePartVd;
      instMicroOp_uop_vpu_isVleff <= io_in_bits_vpu_isVleff;
      instMicroOp_uop_vpu_maskVecGen <= io_in_bits_vpu_maskVecGen;
      instMicroOp_uop_vpu_sew8 <= io_in_bits_vpu_sew8;
      instMicroOp_uop_vpu_sew16 <= io_in_bits_vpu_sew16;
      instMicroOp_uop_vpu_sew32 <= io_in_bits_vpu_sew32;
      instMicroOp_uop_vpu_sew64 <= io_in_bits_vpu_sew64;
      instMicroOp_uop_robIdx_flag <= io_in_bits_robIdx_flag;
      instMicroOp_uop_robIdx_value <= io_in_bits_robIdx_value;
      instMicroOp_mask <=
        (instMicroOp_uop_vpu_vm
           ? 128'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
           : io_in_bits_src_3) & 128'(_srcMask_vlMask_T[127:0] - 128'h1)
        & ~(128'(_srcMask_startMask_T[127:0] - 128'h1));
      instMicroOp_alignedType <=
        {1'h0, io_in_bits_fuOpType[5] ? io_in_bits_vpu_vsew : io_in_bits_vpu_veew};
      instMicroOp_vl <= io_in_bits_vl;
      instMicroOp_uopFlowNumMask <=
        8'({3'h0,
            (io_in_bits_fuOpType[6:5] == 2'h0
               ? ({1'h0, {1'h0, _GEN_47 | {_uopFlowNum_T_158, 2'h0}} | {&_emul_T_3, 3'h0}}
                  | {_uopFlowNum_T_160, 4'h0} | {_uopFlowNum_T_161, 4'h0}
                  | {_uopFlowNum_T_162, 4'h0} | {_uopFlowNum_T_163, 4'h0}) >> _GEN_46
               : 5'h0)
              | (io_in_bits_fuOpType[6:5] == 2'h2
                   ? ({1'h0,
                       {1'h0, _GEN_47 | {_uopFlowNum_T_158, 2'h0}} | {&_emul_T_3, 3'h0}}
                      | {_uopFlowNum_T_160, 4'h0} | {_uopFlowNum_T_161, 4'h0}
                      | {_uopFlowNum_T_162, 4'h0} | {_uopFlowNum_T_163, 4'h0}) >> _GEN_46
                   : 5'h0)
              | (io_in_bits_fuOpType[6:5] == 2'h1 ? uopFlowNum_segmentIndexFlowNum : 5'h0)
              | ((&(io_in_bits_fuOpType[6:5])) ? uopFlowNum_segmentIndexFlowNum : 5'h0)}
           - 8'h1);
      instMicroOp_isVSegLoad <= io_in_bits_fuType[34];
      instMicroOp_isVSegStore <= io_in_bits_fuType[35];
      instMicroOp_isFof <= _instMicroOp_isFof_T & io_in_bits_fuType[34];
    end
    instMicroOp_uop_exceptionVec_3 <=
      _GEN_4
        ? triggerBreakpoint & canTriggerException
        : ~_GEN_17 & instMicroOp_uop_exceptionVec_3;
    instMicroOp_uop_exceptionVec_5 <=
      _GEN_90
        ? io_rdcache_resp_bits_tl_error_delayed_tl_denied & instMicroOp_isVSegLoad
        : _GEN_4
            ? (instMicroOp_uop_exceptionVec_5 | pmp_ld | pmp_mmio)
              & instMicroOp_isVSegLoad & canTriggerException
            : _GEN_23
                ? io_dtlb_resp_bits_excp_0_af_ld | _instMicroOp_uop_exceptionVec_5_T
                  | _instMicroOp_uop_exceptionVec_5_T_1
                : ~_GEN_17 & instMicroOp_uop_exceptionVec_5;
    instMicroOp_uop_exceptionVec_7 <=
      _GEN_4
        ? (instMicroOp_uop_exceptionVec_7 | pmp_st | pmp_mmio) & instMicroOp_isVSegStore
          & canTriggerException
        : _GEN_23
            ? io_dtlb_resp_bits_excp_0_af_st | _instMicroOp_uop_exceptionVec_5_T
              | _instMicroOp_uop_exceptionVec_5_T_1
            : ~_GEN_17 & instMicroOp_uop_exceptionVec_7;
    instMicroOp_uop_exceptionVec_13 <=
      _GEN_4
        ? instMicroOp_uop_exceptionVec_13 & instMicroOp_isVSegLoad & canTriggerException
        : _GEN_23
            ? io_dtlb_resp_bits_excp_0_pf_ld
            : ~_GEN_17 & instMicroOp_uop_exceptionVec_13;
    instMicroOp_uop_exceptionVec_15 <=
      _GEN_4
        ? instMicroOp_uop_exceptionVec_15 & instMicroOp_isVSegStore & canTriggerException
        : _GEN_23
            ? io_dtlb_resp_bits_excp_0_pf_st
            : ~_GEN_17 & instMicroOp_uop_exceptionVec_15;
    instMicroOp_uop_exceptionVec_19 <=
      _GEN_90
        ? io_rdcache_resp_bits_tl_error_delayed_tl_corrupt
          & ~io_rdcache_resp_bits_tl_error_delayed_tl_denied
        : ~_GEN_17 & instMicroOp_uop_exceptionVec_19;
    instMicroOp_uop_exceptionVec_21 <=
      _GEN_4
        ? instMicroOp_uop_exceptionVec_21 & instMicroOp_isVSegLoad & canTriggerException
        : _GEN_23
            ? io_dtlb_resp_bits_excp_0_gpf_ld
            : ~_GEN_17 & instMicroOp_uop_exceptionVec_21;
    instMicroOp_uop_exceptionVec_23 <=
      _GEN_4
        ? instMicroOp_uop_exceptionVec_23 & instMicroOp_isVSegStore & canTriggerException
        : _GEN_23
            ? io_dtlb_resp_bits_excp_0_gpf_st
            : ~_GEN_17 & instMicroOp_uop_exceptionVec_23;
    if (_GEN_4 & (instMicroOp_uop_exceptionVec_3 | triggerDebugMode))
      instMicroOp_uop_trigger <= _segmentTrigger_tdataVec_io_toLoadStore_triggerAction;
    else if (_GEN_17)
      instMicroOp_uop_trigger <= 4'h0;
    if (_GEN_23 & ~io_dtlb_resp_bits_miss) begin
      instMicroOp_paddr <= io_dtlb_resp_bits_paddr_0;
      instMicroOp_exceptionVaddr <= io_dtlb_resp_bits_fullva;
      instMicroOp_exceptionGpaddr <= io_dtlb_resp_bits_gpaddr_0;
      instMicroOp_exceptionIsForVSnonLeafPTE <= io_dtlb_resp_bits_isForVSnonLeafPTE;
    end
    if (_GEN_25 & canTriggerException | _GEN_4 & _GEN_5 & canTriggerException)
      instMicroOp_exceptionVstart <= segmentIdx;
    if (~_GEN_25 & ~(_GEN_4 & _GEN_5) | canTriggerException) begin
      if (_GEN_17)
        instMicroOp_exceptionVl_bits <= io_in_bits_vl;
    end
    else
      instMicroOp_exceptionVl_bits <= segmentIdx;
    if (_GEN_28 & splitPtr_value == 3'h0)
      data_0 <= mergedData;
    else if (_GEN_82)
      data_0 <= io_in_bits_src_2;
    if (_GEN_28 & splitPtr_value == 3'h1)
      data_1 <= mergedData;
    else if (_GEN_83)
      data_1 <= io_in_bits_src_2;
    if (_GEN_28 & splitPtr_value == 3'h2)
      data_2 <= mergedData;
    else if (_GEN_84)
      data_2 <= io_in_bits_src_2;
    if (_GEN_28 & splitPtr_value == 3'h3)
      data_3 <= mergedData;
    else if (_GEN_85)
      data_3 <= io_in_bits_src_2;
    if (_GEN_28 & splitPtr_value == 3'h4)
      data_4 <= mergedData;
    else if (_GEN_86)
      data_4 <= io_in_bits_src_2;
    if (_GEN_28 & splitPtr_value == 3'h5)
      data_5 <= mergedData;
    else if (_GEN_87)
      data_5 <= io_in_bits_src_2;
    if (_GEN_28 & splitPtr_value == 3'h6)
      data_6 <= mergedData;
    else if (_GEN_88)
      data_6 <= io_in_bits_src_2;
    if (_GEN_28 & (&splitPtr_value))
      data_7 <= mergedData;
    else if (_GEN_89)
      data_7 <= io_in_bits_src_2;
    if (_GEN_82) begin
      uopq_0_uop_fuType <= io_in_bits_fuType;
      uopq_0_uop_fuOpType <= io_in_bits_fuOpType;
      uopq_0_uop_vecWen <= io_in_bits_vecWen;
      uopq_0_uop_v0Wen <= io_in_bits_v0Wen;
      uopq_0_uop_vlWen <= io_in_bits_vlWen;
      uopq_0_uop_vpu_vuopIdx <= io_in_bits_vpu_vuopIdx;
      uopq_0_uop_vpu_nf <= io_in_bits_vpu_nf;
      uopq_0_uop_vpu_veew <= io_in_bits_vpu_veew;
      uopq_0_uop_pdest <= _GEN_19;
      uopq_0_uop_robIdx_value <= io_in_bits_robIdx_value;
      uopq_0_uop_perfDebugInfo_eliminatedMove <= io_in_bits_perfDebugInfo_eliminatedMove;
      uopq_0_uop_perfDebugInfo_renameTime <= io_in_bits_perfDebugInfo_renameTime;
      uopq_0_uop_perfDebugInfo_dispatchTime <= io_in_bits_perfDebugInfo_dispatchTime;
      uopq_0_uop_perfDebugInfo_enqRsTime <= io_in_bits_perfDebugInfo_enqRsTime;
      uopq_0_uop_perfDebugInfo_selectTime <= io_in_bits_perfDebugInfo_selectTime;
      uopq_0_uop_perfDebugInfo_issueTime <= io_in_bits_perfDebugInfo_issueTime;
      uopq_0_uop_perfDebugInfo_runahead_checkpoint_id <=
        io_in_bits_perfDebugInfo_runahead_checkpoint_id;
      uopq_0_uop_perfDebugInfo_tlbFirstReqTime <=
        io_in_bits_perfDebugInfo_tlbFirstReqTime;
      uopq_0_uop_perfDebugInfo_tlbRespTime <= io_in_bits_perfDebugInfo_tlbRespTime;
      uopq_0_uop_debug_seqNum_seqNum <= io_in_bits_debug_seqNum_seqNum;
      uopq_0_uop_debug_seqNum_uopIdx <= io_in_bits_debug_seqNum_uopIdx;
      uopq_0_uop_sqIdx_flag <= io_in_bits_sqIdx_flag;
      uopq_0_uop_sqIdx_value <= io_in_bits_sqIdx_value;
      stride_0 <= io_in_bits_src_1;
    end
    if (_GEN_83) begin
      uopq_1_uop_fuType <= io_in_bits_fuType;
      uopq_1_uop_fuOpType <= io_in_bits_fuOpType;
      uopq_1_uop_vecWen <= io_in_bits_vecWen;
      uopq_1_uop_v0Wen <= io_in_bits_v0Wen;
      uopq_1_uop_vlWen <= io_in_bits_vlWen;
      uopq_1_uop_vpu_vuopIdx <= io_in_bits_vpu_vuopIdx;
      uopq_1_uop_vpu_nf <= io_in_bits_vpu_nf;
      uopq_1_uop_vpu_veew <= io_in_bits_vpu_veew;
      uopq_1_uop_pdest <= _GEN_19;
      uopq_1_uop_robIdx_value <= io_in_bits_robIdx_value;
      uopq_1_uop_perfDebugInfo_eliminatedMove <= io_in_bits_perfDebugInfo_eliminatedMove;
      uopq_1_uop_perfDebugInfo_renameTime <= io_in_bits_perfDebugInfo_renameTime;
      uopq_1_uop_perfDebugInfo_dispatchTime <= io_in_bits_perfDebugInfo_dispatchTime;
      uopq_1_uop_perfDebugInfo_enqRsTime <= io_in_bits_perfDebugInfo_enqRsTime;
      uopq_1_uop_perfDebugInfo_selectTime <= io_in_bits_perfDebugInfo_selectTime;
      uopq_1_uop_perfDebugInfo_issueTime <= io_in_bits_perfDebugInfo_issueTime;
      uopq_1_uop_perfDebugInfo_runahead_checkpoint_id <=
        io_in_bits_perfDebugInfo_runahead_checkpoint_id;
      uopq_1_uop_perfDebugInfo_tlbFirstReqTime <=
        io_in_bits_perfDebugInfo_tlbFirstReqTime;
      uopq_1_uop_perfDebugInfo_tlbRespTime <= io_in_bits_perfDebugInfo_tlbRespTime;
      uopq_1_uop_debug_seqNum_seqNum <= io_in_bits_debug_seqNum_seqNum;
      uopq_1_uop_debug_seqNum_uopIdx <= io_in_bits_debug_seqNum_uopIdx;
      uopq_1_uop_sqIdx_flag <= io_in_bits_sqIdx_flag;
      uopq_1_uop_sqIdx_value <= io_in_bits_sqIdx_value;
      stride_1 <= io_in_bits_src_1;
    end
    if (_GEN_84) begin
      uopq_2_uop_fuType <= io_in_bits_fuType;
      uopq_2_uop_fuOpType <= io_in_bits_fuOpType;
      uopq_2_uop_vecWen <= io_in_bits_vecWen;
      uopq_2_uop_v0Wen <= io_in_bits_v0Wen;
      uopq_2_uop_vlWen <= io_in_bits_vlWen;
      uopq_2_uop_vpu_vuopIdx <= io_in_bits_vpu_vuopIdx;
      uopq_2_uop_vpu_nf <= io_in_bits_vpu_nf;
      uopq_2_uop_vpu_veew <= io_in_bits_vpu_veew;
      uopq_2_uop_pdest <= _GEN_19;
      uopq_2_uop_robIdx_value <= io_in_bits_robIdx_value;
      uopq_2_uop_perfDebugInfo_eliminatedMove <= io_in_bits_perfDebugInfo_eliminatedMove;
      uopq_2_uop_perfDebugInfo_renameTime <= io_in_bits_perfDebugInfo_renameTime;
      uopq_2_uop_perfDebugInfo_dispatchTime <= io_in_bits_perfDebugInfo_dispatchTime;
      uopq_2_uop_perfDebugInfo_enqRsTime <= io_in_bits_perfDebugInfo_enqRsTime;
      uopq_2_uop_perfDebugInfo_selectTime <= io_in_bits_perfDebugInfo_selectTime;
      uopq_2_uop_perfDebugInfo_issueTime <= io_in_bits_perfDebugInfo_issueTime;
      uopq_2_uop_perfDebugInfo_runahead_checkpoint_id <=
        io_in_bits_perfDebugInfo_runahead_checkpoint_id;
      uopq_2_uop_perfDebugInfo_tlbFirstReqTime <=
        io_in_bits_perfDebugInfo_tlbFirstReqTime;
      uopq_2_uop_perfDebugInfo_tlbRespTime <= io_in_bits_perfDebugInfo_tlbRespTime;
      uopq_2_uop_debug_seqNum_seqNum <= io_in_bits_debug_seqNum_seqNum;
      uopq_2_uop_debug_seqNum_uopIdx <= io_in_bits_debug_seqNum_uopIdx;
      uopq_2_uop_sqIdx_flag <= io_in_bits_sqIdx_flag;
      uopq_2_uop_sqIdx_value <= io_in_bits_sqIdx_value;
      stride_2 <= io_in_bits_src_1;
    end
    if (_GEN_85) begin
      uopq_3_uop_fuType <= io_in_bits_fuType;
      uopq_3_uop_fuOpType <= io_in_bits_fuOpType;
      uopq_3_uop_vecWen <= io_in_bits_vecWen;
      uopq_3_uop_v0Wen <= io_in_bits_v0Wen;
      uopq_3_uop_vlWen <= io_in_bits_vlWen;
      uopq_3_uop_vpu_vuopIdx <= io_in_bits_vpu_vuopIdx;
      uopq_3_uop_vpu_nf <= io_in_bits_vpu_nf;
      uopq_3_uop_vpu_veew <= io_in_bits_vpu_veew;
      uopq_3_uop_pdest <= _GEN_19;
      uopq_3_uop_robIdx_value <= io_in_bits_robIdx_value;
      uopq_3_uop_perfDebugInfo_eliminatedMove <= io_in_bits_perfDebugInfo_eliminatedMove;
      uopq_3_uop_perfDebugInfo_renameTime <= io_in_bits_perfDebugInfo_renameTime;
      uopq_3_uop_perfDebugInfo_dispatchTime <= io_in_bits_perfDebugInfo_dispatchTime;
      uopq_3_uop_perfDebugInfo_enqRsTime <= io_in_bits_perfDebugInfo_enqRsTime;
      uopq_3_uop_perfDebugInfo_selectTime <= io_in_bits_perfDebugInfo_selectTime;
      uopq_3_uop_perfDebugInfo_issueTime <= io_in_bits_perfDebugInfo_issueTime;
      uopq_3_uop_perfDebugInfo_runahead_checkpoint_id <=
        io_in_bits_perfDebugInfo_runahead_checkpoint_id;
      uopq_3_uop_perfDebugInfo_tlbFirstReqTime <=
        io_in_bits_perfDebugInfo_tlbFirstReqTime;
      uopq_3_uop_perfDebugInfo_tlbRespTime <= io_in_bits_perfDebugInfo_tlbRespTime;
      uopq_3_uop_debug_seqNum_seqNum <= io_in_bits_debug_seqNum_seqNum;
      uopq_3_uop_debug_seqNum_uopIdx <= io_in_bits_debug_seqNum_uopIdx;
      uopq_3_uop_sqIdx_flag <= io_in_bits_sqIdx_flag;
      uopq_3_uop_sqIdx_value <= io_in_bits_sqIdx_value;
      stride_3 <= io_in_bits_src_1;
    end
    if (_GEN_86) begin
      uopq_4_uop_fuType <= io_in_bits_fuType;
      uopq_4_uop_fuOpType <= io_in_bits_fuOpType;
      uopq_4_uop_vecWen <= io_in_bits_vecWen;
      uopq_4_uop_v0Wen <= io_in_bits_v0Wen;
      uopq_4_uop_vlWen <= io_in_bits_vlWen;
      uopq_4_uop_vpu_vuopIdx <= io_in_bits_vpu_vuopIdx;
      uopq_4_uop_vpu_nf <= io_in_bits_vpu_nf;
      uopq_4_uop_vpu_veew <= io_in_bits_vpu_veew;
      uopq_4_uop_pdest <= _GEN_19;
      uopq_4_uop_robIdx_value <= io_in_bits_robIdx_value;
      uopq_4_uop_perfDebugInfo_eliminatedMove <= io_in_bits_perfDebugInfo_eliminatedMove;
      uopq_4_uop_perfDebugInfo_renameTime <= io_in_bits_perfDebugInfo_renameTime;
      uopq_4_uop_perfDebugInfo_dispatchTime <= io_in_bits_perfDebugInfo_dispatchTime;
      uopq_4_uop_perfDebugInfo_enqRsTime <= io_in_bits_perfDebugInfo_enqRsTime;
      uopq_4_uop_perfDebugInfo_selectTime <= io_in_bits_perfDebugInfo_selectTime;
      uopq_4_uop_perfDebugInfo_issueTime <= io_in_bits_perfDebugInfo_issueTime;
      uopq_4_uop_perfDebugInfo_runahead_checkpoint_id <=
        io_in_bits_perfDebugInfo_runahead_checkpoint_id;
      uopq_4_uop_perfDebugInfo_tlbFirstReqTime <=
        io_in_bits_perfDebugInfo_tlbFirstReqTime;
      uopq_4_uop_perfDebugInfo_tlbRespTime <= io_in_bits_perfDebugInfo_tlbRespTime;
      uopq_4_uop_debug_seqNum_seqNum <= io_in_bits_debug_seqNum_seqNum;
      uopq_4_uop_debug_seqNum_uopIdx <= io_in_bits_debug_seqNum_uopIdx;
      uopq_4_uop_sqIdx_flag <= io_in_bits_sqIdx_flag;
      uopq_4_uop_sqIdx_value <= io_in_bits_sqIdx_value;
      stride_4 <= io_in_bits_src_1;
    end
    if (_GEN_87) begin
      uopq_5_uop_fuType <= io_in_bits_fuType;
      uopq_5_uop_fuOpType <= io_in_bits_fuOpType;
      uopq_5_uop_vecWen <= io_in_bits_vecWen;
      uopq_5_uop_v0Wen <= io_in_bits_v0Wen;
      uopq_5_uop_vlWen <= io_in_bits_vlWen;
      uopq_5_uop_vpu_vuopIdx <= io_in_bits_vpu_vuopIdx;
      uopq_5_uop_vpu_nf <= io_in_bits_vpu_nf;
      uopq_5_uop_vpu_veew <= io_in_bits_vpu_veew;
      uopq_5_uop_pdest <= _GEN_19;
      uopq_5_uop_robIdx_value <= io_in_bits_robIdx_value;
      uopq_5_uop_perfDebugInfo_eliminatedMove <= io_in_bits_perfDebugInfo_eliminatedMove;
      uopq_5_uop_perfDebugInfo_renameTime <= io_in_bits_perfDebugInfo_renameTime;
      uopq_5_uop_perfDebugInfo_dispatchTime <= io_in_bits_perfDebugInfo_dispatchTime;
      uopq_5_uop_perfDebugInfo_enqRsTime <= io_in_bits_perfDebugInfo_enqRsTime;
      uopq_5_uop_perfDebugInfo_selectTime <= io_in_bits_perfDebugInfo_selectTime;
      uopq_5_uop_perfDebugInfo_issueTime <= io_in_bits_perfDebugInfo_issueTime;
      uopq_5_uop_perfDebugInfo_runahead_checkpoint_id <=
        io_in_bits_perfDebugInfo_runahead_checkpoint_id;
      uopq_5_uop_perfDebugInfo_tlbFirstReqTime <=
        io_in_bits_perfDebugInfo_tlbFirstReqTime;
      uopq_5_uop_perfDebugInfo_tlbRespTime <= io_in_bits_perfDebugInfo_tlbRespTime;
      uopq_5_uop_debug_seqNum_seqNum <= io_in_bits_debug_seqNum_seqNum;
      uopq_5_uop_debug_seqNum_uopIdx <= io_in_bits_debug_seqNum_uopIdx;
      uopq_5_uop_sqIdx_flag <= io_in_bits_sqIdx_flag;
      uopq_5_uop_sqIdx_value <= io_in_bits_sqIdx_value;
      stride_5 <= io_in_bits_src_1;
    end
    if (_GEN_88) begin
      uopq_6_uop_fuType <= io_in_bits_fuType;
      uopq_6_uop_fuOpType <= io_in_bits_fuOpType;
      uopq_6_uop_vecWen <= io_in_bits_vecWen;
      uopq_6_uop_v0Wen <= io_in_bits_v0Wen;
      uopq_6_uop_vlWen <= io_in_bits_vlWen;
      uopq_6_uop_vpu_vuopIdx <= io_in_bits_vpu_vuopIdx;
      uopq_6_uop_vpu_nf <= io_in_bits_vpu_nf;
      uopq_6_uop_vpu_veew <= io_in_bits_vpu_veew;
      uopq_6_uop_pdest <= _GEN_19;
      uopq_6_uop_robIdx_value <= io_in_bits_robIdx_value;
      uopq_6_uop_perfDebugInfo_eliminatedMove <= io_in_bits_perfDebugInfo_eliminatedMove;
      uopq_6_uop_perfDebugInfo_renameTime <= io_in_bits_perfDebugInfo_renameTime;
      uopq_6_uop_perfDebugInfo_dispatchTime <= io_in_bits_perfDebugInfo_dispatchTime;
      uopq_6_uop_perfDebugInfo_enqRsTime <= io_in_bits_perfDebugInfo_enqRsTime;
      uopq_6_uop_perfDebugInfo_selectTime <= io_in_bits_perfDebugInfo_selectTime;
      uopq_6_uop_perfDebugInfo_issueTime <= io_in_bits_perfDebugInfo_issueTime;
      uopq_6_uop_perfDebugInfo_runahead_checkpoint_id <=
        io_in_bits_perfDebugInfo_runahead_checkpoint_id;
      uopq_6_uop_perfDebugInfo_tlbFirstReqTime <=
        io_in_bits_perfDebugInfo_tlbFirstReqTime;
      uopq_6_uop_perfDebugInfo_tlbRespTime <= io_in_bits_perfDebugInfo_tlbRespTime;
      uopq_6_uop_debug_seqNum_seqNum <= io_in_bits_debug_seqNum_seqNum;
      uopq_6_uop_debug_seqNum_uopIdx <= io_in_bits_debug_seqNum_uopIdx;
      uopq_6_uop_sqIdx_flag <= io_in_bits_sqIdx_flag;
      uopq_6_uop_sqIdx_value <= io_in_bits_sqIdx_value;
      stride_6 <= io_in_bits_src_1;
    end
    if (_GEN_89) begin
      uopq_7_uop_fuType <= io_in_bits_fuType;
      uopq_7_uop_fuOpType <= io_in_bits_fuOpType;
      uopq_7_uop_vecWen <= io_in_bits_vecWen;
      uopq_7_uop_v0Wen <= io_in_bits_v0Wen;
      uopq_7_uop_vlWen <= io_in_bits_vlWen;
      uopq_7_uop_vpu_vuopIdx <= io_in_bits_vpu_vuopIdx;
      uopq_7_uop_vpu_nf <= io_in_bits_vpu_nf;
      uopq_7_uop_vpu_veew <= io_in_bits_vpu_veew;
      uopq_7_uop_pdest <= _GEN_19;
      uopq_7_uop_robIdx_value <= io_in_bits_robIdx_value;
      uopq_7_uop_perfDebugInfo_eliminatedMove <= io_in_bits_perfDebugInfo_eliminatedMove;
      uopq_7_uop_perfDebugInfo_renameTime <= io_in_bits_perfDebugInfo_renameTime;
      uopq_7_uop_perfDebugInfo_dispatchTime <= io_in_bits_perfDebugInfo_dispatchTime;
      uopq_7_uop_perfDebugInfo_enqRsTime <= io_in_bits_perfDebugInfo_enqRsTime;
      uopq_7_uop_perfDebugInfo_selectTime <= io_in_bits_perfDebugInfo_selectTime;
      uopq_7_uop_perfDebugInfo_issueTime <= io_in_bits_perfDebugInfo_issueTime;
      uopq_7_uop_perfDebugInfo_runahead_checkpoint_id <=
        io_in_bits_perfDebugInfo_runahead_checkpoint_id;
      uopq_7_uop_perfDebugInfo_tlbFirstReqTime <=
        io_in_bits_perfDebugInfo_tlbFirstReqTime;
      uopq_7_uop_perfDebugInfo_tlbRespTime <= io_in_bits_perfDebugInfo_tlbRespTime;
      uopq_7_uop_debug_seqNum_seqNum <= io_in_bits_debug_seqNum_seqNum;
      uopq_7_uop_debug_seqNum_uopIdx <= io_in_bits_debug_seqNum_uopIdx;
      uopq_7_uop_sqIdx_flag <= io_in_bits_sqIdx_flag;
      uopq_7_uop_sqIdx_value <= io_in_bits_sqIdx_value;
      stride_7 <= io_in_bits_src_1;
    end
    issueMaxIdxInIndexLog2 <=
      3'(3'(($signed(issueEmul) > 3'sh0 ? 3'h0 : issueEmul) - 3'h4) - _GEN_2);
    io_uopwriteback_valid_REG <= writebackValid;
    if (writebackValid) begin
      io_uopwriteback_bits_r_data_0 <=
        fofFixVlValid ? {120'h0, instMicroOp_exceptionVl_bits} : _GEN_26[deqPtr_value];
      io_uopwriteback_bits_r_pdest <=
        fofFixVlValid ? fofBuffer_pdest[6:0] : _GEN_64[deqPtr_value][6:0];
      io_uopwriteback_bits_r_robIdx_flag <=
        fofFixVlValid ? fofBuffer_robIdx_flag : instMicroOp_uop_robIdx_flag;
      io_uopwriteback_bits_r_robIdx_value <=
        fofFixVlValid ? fofBuffer_robIdx_value : instMicroOp_uop_robIdx_value;
      io_uopwriteback_bits_r_vecWen <=
        fofFixVlValid ? fofBuffer_vecWen : _GEN_65[deqPtr_value];
      io_uopwriteback_bits_r_v0Wen <=
        fofFixVlValid ? fofBuffer_v0Wen : _GEN_66[deqPtr_value];
      io_uopwriteback_bits_r_vlWen <=
        fofFixVlValid ? fofBuffer_vlWen : _GEN_67[deqPtr_value];
      io_uopwriteback_bits_r_exceptionVec_3 <=
        ~fofFixVlValid & instMicroOp_uop_exceptionVec_3;
      io_uopwriteback_bits_r_exceptionVec_5 <=
        ~fofFixVlValid & instMicroOp_uop_exceptionVec_5;
      io_uopwriteback_bits_r_exceptionVec_7 <=
        ~fofFixVlValid & instMicroOp_uop_exceptionVec_7;
      io_uopwriteback_bits_r_exceptionVec_13 <=
        ~fofFixVlValid & instMicroOp_uop_exceptionVec_13;
      io_uopwriteback_bits_r_exceptionVec_15 <=
        ~fofFixVlValid & instMicroOp_uop_exceptionVec_15;
      io_uopwriteback_bits_r_exceptionVec_19 <=
        ~fofFixVlValid & instMicroOp_uop_exceptionVec_19;
      io_uopwriteback_bits_r_exceptionVec_21 <=
        ~fofFixVlValid & instMicroOp_uop_exceptionVec_21;
      io_uopwriteback_bits_r_exceptionVec_23 <=
        ~fofFixVlValid & instMicroOp_uop_exceptionVec_23;
      io_uopwriteback_bits_r_trigger <= fofFixVlValid ? 4'h0 : instMicroOp_uop_trigger;
      io_uopwriteback_bits_r_vls_vpu_vill <=
        fofFixVlValid ? fofBuffer_vpu_vill : instMicroOp_uop_vpu_vill;
      io_uopwriteback_bits_r_vls_vpu_vma <=
        fofFixVlValid ? fofBuffer_vpu_vma : instMicroOp_uop_vpu_vma;
      io_uopwriteback_bits_r_vls_vpu_vta <=
        fofFixVlValid ? fofBuffer_vpu_vta : instMicroOp_uop_vpu_vta;
      io_uopwriteback_bits_r_vls_vpu_vsew <=
        fofFixVlValid ? fofBuffer_vpu_vsew : instMicroOp_uop_vpu_vsew;
      io_uopwriteback_bits_r_vls_vpu_vlmul <=
        fofFixVlValid ? fofBuffer_vpu_vlmul : instMicroOp_uop_vpu_vlmul;
      io_uopwriteback_bits_r_vls_vpu_specVill <=
        fofFixVlValid ? fofBuffer_vpu_specVill : instMicroOp_uop_vpu_specVill;
      io_uopwriteback_bits_r_vls_vpu_specVma <=
        fofFixVlValid ? fofBuffer_vpu_specVma : instMicroOp_uop_vpu_specVma;
      io_uopwriteback_bits_r_vls_vpu_specVta <=
        fofFixVlValid ? fofBuffer_vpu_specVta : instMicroOp_uop_vpu_specVta;
      io_uopwriteback_bits_r_vls_vpu_specVsew <=
        fofFixVlValid ? fofBuffer_vpu_specVsew : instMicroOp_uop_vpu_specVsew;
      io_uopwriteback_bits_r_vls_vpu_specVlmul <=
        fofFixVlValid ? fofBuffer_vpu_specVlmul : instMicroOp_uop_vpu_specVlmul;
      io_uopwriteback_bits_r_vls_vpu_vm <=
        fofFixVlValid ? fofBuffer_vpu_vm : instMicroOp_uop_vpu_vm;
      io_uopwriteback_bits_r_vls_vpu_vstart <=
        fofFixVlValid
          ? fofBuffer_vpu_vstart
          : (|{instMicroOp_uop_exceptionVec_23,
               instMicroOp_uop_exceptionVec_21,
               instMicroOp_uop_exceptionVec_19,
               instMicroOp_uop_exceptionVec_15,
               instMicroOp_uop_exceptionVec_13,
               instMicroOp_uop_exceptionVec_7,
               instMicroOp_uop_exceptionVec_5,
               instMicroOp_uop_exceptionVec_3}) | instMicroOp_uop_trigger == 4'h1
              ? instMicroOp_exceptionVstart
              : 8'h0;
      io_uopwriteback_bits_r_vls_vpu_frm <=
        fofFixVlValid ? fofBuffer_vpu_frm : instMicroOp_uop_vpu_frm;
      io_uopwriteback_bits_r_vls_vpu_fpu_isFpToVecInst <=
        fofFixVlValid
          ? fofBuffer_vpu_fpu_isFpToVecInst
          : instMicroOp_uop_vpu_fpu_isFpToVecInst;
      io_uopwriteback_bits_r_vls_vpu_fpu_isFP32Instr <=
        fofFixVlValid
          ? fofBuffer_vpu_fpu_isFP32Instr
          : instMicroOp_uop_vpu_fpu_isFP32Instr;
      io_uopwriteback_bits_r_vls_vpu_fpu_isFP64Instr <=
        fofFixVlValid
          ? fofBuffer_vpu_fpu_isFP64Instr
          : instMicroOp_uop_vpu_fpu_isFP64Instr;
      io_uopwriteback_bits_r_vls_vpu_fpu_isReduction <=
        fofFixVlValid
          ? fofBuffer_vpu_fpu_isReduction
          : instMicroOp_uop_vpu_fpu_isReduction;
      io_uopwriteback_bits_r_vls_vpu_fpu_isFoldTo1_2 <=
        fofFixVlValid
          ? fofBuffer_vpu_fpu_isFoldTo1_2
          : instMicroOp_uop_vpu_fpu_isFoldTo1_2;
      io_uopwriteback_bits_r_vls_vpu_fpu_isFoldTo1_4 <=
        fofFixVlValid
          ? fofBuffer_vpu_fpu_isFoldTo1_4
          : instMicroOp_uop_vpu_fpu_isFoldTo1_4;
      io_uopwriteback_bits_r_vls_vpu_fpu_isFoldTo1_8 <=
        fofFixVlValid
          ? fofBuffer_vpu_fpu_isFoldTo1_8
          : instMicroOp_uop_vpu_fpu_isFoldTo1_8;
      io_uopwriteback_bits_r_vls_vpu_vxrm <=
        fofFixVlValid ? fofBuffer_vpu_vxrm : instMicroOp_uop_vpu_vxrm;
      io_uopwriteback_bits_r_vls_vpu_vuopIdx <=
        fofFixVlValid ? fofBuffer_vpu_vuopIdx : _GEN_104;
      io_uopwriteback_bits_r_vls_vpu_lastUop <=
        fofFixVlValid ? fofBuffer_vpu_lastUop : instMicroOp_uop_vpu_lastUop;
      io_uopwriteback_bits_r_vls_vpu_vmask <=
        fofFixVlValid
          ? 128'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
          : {112'h0, _GEN_68[vdIdxInField]};
      io_uopwriteback_bits_r_vls_vpu_vl <=
        fofFixVlValid ? instMicroOp_exceptionVl_bits : instMicroOp_vl;
      io_uopwriteback_bits_r_vls_vpu_nf <=
        fofFixVlValid ? fofBuffer_vpu_nf : instMicroOp_uop_vpu_nf;
      io_uopwriteback_bits_r_vls_vpu_veew <=
        fofFixVlValid ? fofBuffer_vpu_veew : instMicroOp_uop_vpu_veew;
      io_uopwriteback_bits_r_vls_vpu_isReverse <=
        fofFixVlValid ? fofBuffer_vpu_isReverse : instMicroOp_uop_vpu_isReverse;
      io_uopwriteback_bits_r_vls_vpu_isExt <=
        fofFixVlValid ? fofBuffer_vpu_isExt : instMicroOp_uop_vpu_isExt;
      io_uopwriteback_bits_r_vls_vpu_isNarrow <=
        fofFixVlValid ? fofBuffer_vpu_isNarrow : instMicroOp_uop_vpu_isNarrow;
      io_uopwriteback_bits_r_vls_vpu_isDstMask <=
        fofFixVlValid ? fofBuffer_vpu_isDstMask : instMicroOp_uop_vpu_isDstMask;
      io_uopwriteback_bits_r_vls_vpu_isOpMask <=
        fofFixVlValid ? fofBuffer_vpu_isOpMask : instMicroOp_uop_vpu_isOpMask;
      io_uopwriteback_bits_r_vls_vpu_isMove <=
        fofFixVlValid ? fofBuffer_vpu_isMove : instMicroOp_uop_vpu_isMove;
      io_uopwriteback_bits_r_vls_vpu_isDependOldVd <=
        fofFixVlValid ? fofBuffer_vpu_isDependOldVd : instMicroOp_uop_vpu_isDependOldVd;
      io_uopwriteback_bits_r_vls_vpu_isWritePartVd <=
        fofFixVlValid ? fofBuffer_vpu_isWritePartVd : instMicroOp_uop_vpu_isWritePartVd;
      io_uopwriteback_bits_r_vls_vpu_isVleff <=
        fofFixVlValid ? fofBuffer_vpu_isVleff : instMicroOp_uop_vpu_isVleff;
      io_uopwriteback_bits_r_vls_vpu_maskVecGen <=
        fofFixVlValid ? fofBuffer_vpu_maskVecGen : instMicroOp_uop_vpu_maskVecGen;
      io_uopwriteback_bits_r_vls_vpu_sew8 <=
        fofFixVlValid ? fofBuffer_vpu_sew8 : instMicroOp_uop_vpu_sew8;
      io_uopwriteback_bits_r_vls_vpu_sew16 <=
        fofFixVlValid ? fofBuffer_vpu_sew16 : instMicroOp_uop_vpu_sew16;
      io_uopwriteback_bits_r_vls_vpu_sew32 <=
        fofFixVlValid ? fofBuffer_vpu_sew32 : instMicroOp_uop_vpu_sew32;
      io_uopwriteback_bits_r_vls_vpu_sew64 <=
        fofFixVlValid ? fofBuffer_vpu_sew64 : instMicroOp_uop_vpu_sew64;
      io_uopwriteback_bits_r_vls_isIndexed <=
        fofFixVlValid
          ? fofBuffer_fuOpType[5] & (fofBuffer_fuOpType[8] ^ fofBuffer_fuOpType[7])
          : instMicroOp_uop_fuOpType[5]
            & (instMicroOp_uop_fuOpType[8] ^ instMicroOp_uop_fuOpType[7]);
      io_uopwriteback_bits_r_vls_isMasked <=
        fofFixVlValid
          ? ~(|(fofBuffer_fuOpType[6:5])) & fofBuffer_fuOpType[4:0] == 5'hB
            & (fofBuffer_fuOpType[8] ^ fofBuffer_fuOpType[7])
          : ~(|(instMicroOp_uop_fuOpType[6:5])) & instMicroOp_uop_fuOpType[4:0] == 5'hB
            & (instMicroOp_uop_fuOpType[8] ^ instMicroOp_uop_fuOpType[7]);
      io_uopwriteback_bits_r_vls_isStrided <=
        fofFixVlValid
          ? fofBuffer_fuOpType[6:5] == 2'h2
            & (fofBuffer_fuOpType[8] ^ fofBuffer_fuOpType[7])
          : instMicroOp_uop_fuOpType[6:5] == 2'h2
            & (instMicroOp_uop_fuOpType[8] ^ instMicroOp_uop_fuOpType[7]);
      io_uopwriteback_bits_r_vls_isWhole <=
        fofFixVlValid
          ? ~(|(fofBuffer_fuOpType[6:5])) & fofBuffer_fuOpType[4:0] == 5'h8
            & (fofBuffer_fuOpType[8] ^ fofBuffer_fuOpType[7])
          : ~(|(instMicroOp_uop_fuOpType[6:5])) & instMicroOp_uop_fuOpType[4:0] == 5'h8
            & (instMicroOp_uop_fuOpType[8] ^ instMicroOp_uop_fuOpType[7]);
      io_uopwriteback_bits_r_vls_isVecLoad <=
        fofFixVlValid
          ? fofBuffer_fuOpType[8:7] == 2'h1
          : instMicroOp_uop_fuOpType[8:7] == 2'h1;
      io_uopwriteback_bits_r_vls_isVlm <=
        fofFixVlValid
          ? ~(|(fofBuffer_fuOpType[6:5])) & fofBuffer_fuOpType[4:0] == 5'hB
            & (fofBuffer_fuOpType[8] ^ fofBuffer_fuOpType[7])
            & fofBuffer_fuOpType[8:7] == 2'h1
          : ~(|(instMicroOp_uop_fuOpType[6:5])) & instMicroOp_uop_fuOpType[4:0] == 5'hB
            & (instMicroOp_uop_fuOpType[8] ^ instMicroOp_uop_fuOpType[7])
            & instMicroOp_uop_fuOpType[8:7] == 2'h1;
      io_uopwriteback_bits_r_perfDebugInfo_eliminatedMove <=
        fofFixVlValid ? fofBuffer_perfDebugInfo_eliminatedMove : _GEN_69[deqPtr_value];
      io_uopwriteback_bits_r_perfDebugInfo_renameTime <=
        fofFixVlValid ? fofBuffer_perfDebugInfo_renameTime : _GEN_70[deqPtr_value];
      io_uopwriteback_bits_r_perfDebugInfo_dispatchTime <=
        fofFixVlValid ? fofBuffer_perfDebugInfo_dispatchTime : _GEN_71[deqPtr_value];
      io_uopwriteback_bits_r_perfDebugInfo_enqRsTime <=
        fofFixVlValid ? fofBuffer_perfDebugInfo_enqRsTime : _GEN_72[deqPtr_value];
      io_uopwriteback_bits_r_perfDebugInfo_selectTime <=
        fofFixVlValid ? fofBuffer_perfDebugInfo_selectTime : _GEN_73[deqPtr_value];
      io_uopwriteback_bits_r_perfDebugInfo_issueTime <=
        fofFixVlValid ? fofBuffer_perfDebugInfo_issueTime : _GEN_74[deqPtr_value];
      io_uopwriteback_bits_r_perfDebugInfo_runahead_checkpoint_id <=
        fofFixVlValid
          ? fofBuffer_perfDebugInfo_runahead_checkpoint_id
          : _GEN_75[deqPtr_value];
      io_uopwriteback_bits_r_perfDebugInfo_tlbFirstReqTime <=
        fofFixVlValid ? fofBuffer_perfDebugInfo_tlbFirstReqTime : _GEN_76[deqPtr_value];
      io_uopwriteback_bits_r_perfDebugInfo_tlbRespTime <=
        fofFixVlValid ? fofBuffer_perfDebugInfo_tlbRespTime : _GEN_77[deqPtr_value];
      io_uopwriteback_bits_r_debug_seqNum_seqNum <=
        fofFixVlValid ? fofBuffer_debug_seqNum_seqNum : _GEN_78[deqPtr_value];
      io_uopwriteback_bits_r_debug_seqNum_uopIdx <=
        fofFixVlValid ? fofBuffer_debug_seqNum_uopIdx : _GEN_79[deqPtr_value];
    end
    if (~writebackValid | fofFixVlValid) begin
    end
    else begin
      io_uopwriteback_bits_r_vls_vdIdx <= vdIdxInField;
      io_uopwriteback_bits_r_vls_vdIdxInField <= vdIdxInField;
    end
    io_feedback_valid_REG <= feedbackValid;
    if (feedbackValid) begin
      io_feedback_bits_r_sqIdx_flag <= _GEN_80[deqPtr_value];
      io_feedback_bits_r_sqIdx_value <= _GEN_81[deqPtr_value];
    end
  end // always @(posedge)
  wire [3:0]        _enqPtr_new_ptr_T_1 = 4'({enqPtr_flag, enqPtr_value} + 4'h1);
  wire [3:0]        _deqPtr_new_ptr_T_1 = 4'(_GEN_38 + 4'h1);
  wire [55:0]       _misalignLowData_T_15 =
    latchVaddr[3:0] == 4'h9 ? io_rdcache_resp_bits_data_delayed[127:72] : 56'h0;
  wire [47:0]       _GEN_105 =
    _misalignLowData_T_15[47:0]
    | (latchVaddr[3:0] == 4'hA ? io_rdcache_resp_bits_data_delayed[127:80] : 48'h0);
  wire [39:0]       _GEN_106 =
    _GEN_105[39:0]
    | (latchVaddr[3:0] == 4'hB ? io_rdcache_resp_bits_data_delayed[127:88] : 40'h0);
  wire [31:0]       _GEN_107 =
    _GEN_106[31:0]
    | (latchVaddr[3:0] == 4'hC ? io_rdcache_resp_bits_data_delayed[127:96] : 32'h0);
  wire [23:0]       _GEN_108 =
    _GEN_107[23:0]
    | (latchVaddr[3:0] == 4'hD ? io_rdcache_resp_bits_data_delayed[127:104] : 24'h0);
  wire [15:0]       _GEN_109 =
    _GEN_108[15:0]
    | (latchVaddr[3:0] == 4'hE ? io_rdcache_resp_bits_data_delayed[127:112] : 16'h0);
  wire              _GEN_110 = _GEN_4 & isMisalignWire & ~_GEN_5;
  wire              _GEN_111 =
    _io_exceptionInfo_valid_T | _segmentInactiveFinish_T | _GEN_24;
  wire              _GEN_112 = stateNext == 4'hA;
  wire              _GEN_113 = isEnqFixVlUop & ~fofBufferValid;
  wire [7:0]        _strideOffsetWire_T_2 =
    (_GEN_16
       ? 8'h0
       : _GEN_44
           ? _segmentIdxWire_T_2[7:0]
           : _GEN_45 ? _segmentIdxWire_T_2[7:0] : segmentIdx) >> _GEN_39;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      instMicroOpValid <= 1'h0;
      enqPtr_flag <= 1'h0;
      enqPtr_value <= 3'h0;
      deqPtr_flag <= 1'h0;
      deqPtr_value <= 3'h0;
      stridePtrReg_value <= 3'h0;
      segmentIdx <= 8'h0;
      fieldIdx <= 4'h0;
      segmentOffset <= 64'h0;
      splitPtr_flag <= 1'h0;
      splitPtr_value <= 3'h0;
      latchVaddr <= 64'h0;
      latchVaddrDup <= 64'h0;
      fofBuffer_fuOpType <= 9'h0;
      fofBuffer_vecWen <= 1'h0;
      fofBuffer_v0Wen <= 1'h0;
      fofBuffer_vlWen <= 1'h0;
      fofBuffer_vpu_vill <= 1'h0;
      fofBuffer_vpu_vma <= 1'h0;
      fofBuffer_vpu_vta <= 1'h0;
      fofBuffer_vpu_vsew <= 2'h0;
      fofBuffer_vpu_vlmul <= 3'h0;
      fofBuffer_vpu_specVill <= 1'h0;
      fofBuffer_vpu_specVma <= 1'h0;
      fofBuffer_vpu_specVta <= 1'h0;
      fofBuffer_vpu_specVsew <= 2'h0;
      fofBuffer_vpu_specVlmul <= 3'h0;
      fofBuffer_vpu_vm <= 1'h0;
      fofBuffer_vpu_vstart <= 8'h0;
      fofBuffer_vpu_frm <= 3'h0;
      fofBuffer_vpu_fpu_isFpToVecInst <= 1'h0;
      fofBuffer_vpu_fpu_isFP32Instr <= 1'h0;
      fofBuffer_vpu_fpu_isFP64Instr <= 1'h0;
      fofBuffer_vpu_fpu_isReduction <= 1'h0;
      fofBuffer_vpu_fpu_isFoldTo1_2 <= 1'h0;
      fofBuffer_vpu_fpu_isFoldTo1_4 <= 1'h0;
      fofBuffer_vpu_fpu_isFoldTo1_8 <= 1'h0;
      fofBuffer_vpu_vxrm <= 2'h0;
      fofBuffer_vpu_vuopIdx <= 7'h0;
      fofBuffer_vpu_lastUop <= 1'h0;
      fofBuffer_vpu_nf <= 3'h0;
      fofBuffer_vpu_veew <= 2'h0;
      fofBuffer_vpu_isReverse <= 1'h0;
      fofBuffer_vpu_isExt <= 1'h0;
      fofBuffer_vpu_isNarrow <= 1'h0;
      fofBuffer_vpu_isDstMask <= 1'h0;
      fofBuffer_vpu_isOpMask <= 1'h0;
      fofBuffer_vpu_isMove <= 1'h0;
      fofBuffer_vpu_isDependOldVd <= 1'h0;
      fofBuffer_vpu_isWritePartVd <= 1'h0;
      fofBuffer_vpu_isVleff <= 1'h0;
      fofBuffer_vpu_maskVecGen <= 16'h0;
      fofBuffer_vpu_sew8 <= 1'h0;
      fofBuffer_vpu_sew16 <= 1'h0;
      fofBuffer_vpu_sew32 <= 1'h0;
      fofBuffer_vpu_sew64 <= 1'h0;
      fofBuffer_pdest <= 8'h0;
      fofBuffer_robIdx_flag <= 1'h0;
      fofBuffer_robIdx_value <= 9'h0;
      fofBuffer_perfDebugInfo_eliminatedMove <= 1'h0;
      fofBuffer_perfDebugInfo_renameTime <= 64'h0;
      fofBuffer_perfDebugInfo_dispatchTime <= 64'h0;
      fofBuffer_perfDebugInfo_enqRsTime <= 64'h0;
      fofBuffer_perfDebugInfo_selectTime <= 64'h0;
      fofBuffer_perfDebugInfo_issueTime <= 64'h0;
      fofBuffer_perfDebugInfo_runahead_checkpoint_id <= 64'h0;
      fofBuffer_perfDebugInfo_tlbFirstReqTime <= 64'h0;
      fofBuffer_perfDebugInfo_tlbRespTime <= 64'h0;
      fofBuffer_debug_seqNum_seqNum <= 56'h0;
      fofBuffer_debug_seqNum_uopIdx <= 8'h0;
      fofBufferValid <= 1'h0;
      state <= 4'h0;
      curPtr <= 1'h0;
      isMisalignReg <= 1'h0;
      notCross16ByteReg <= 1'h0;
      combinedData <= 64'h0;
      lowPagePaddr <= 48'h0;
      triggerDebugMode <= 1'h0;
      triggerBreakpoint <= 1'h0;
      last_REG <= 1'h0;
      nextBaseVaddr_r <= 64'h0;
    end
    else begin
      instMicroOpValid <= (|stateNext) & (_GEN_17 | instMicroOpValid);
      if (_GEN_18) begin
        enqPtr_flag <= _enqPtr_new_ptr_T_1[3];
        enqPtr_value <= _enqPtr_new_ptr_T_1[2:0];
      end
      if (_io_exceptionInfo_valid_T
          & _io_exceptionInfo_valid_T_4 != _io_exceptionInfo_valid_T_5) begin
        deqPtr_flag <= _deqPtr_new_ptr_T_1[3];
        deqPtr_value <= _deqPtr_new_ptr_T_1[2:0];
      end
      stridePtrReg_value <=
        3'(deqPtr_value
           + (instMicroOp_uop_fuOpType[5] ? _strideOffsetWire_T_2[2:0] : 3'h0));
      if (_GEN_16 | _GEN_44 | _GEN_45) begin
        if (_GEN_16)
          segmentIdx <= 8'h0;
        else if (_GEN_44)
          segmentIdx <= _segmentIdxWire_T_2[7:0];
        else if (_GEN_45)
          segmentIdx <= _segmentIdxWire_T_2[7:0];
      end
      if (_GEN_16 | _GEN_41 | segmentInactiveFinish) begin
        if (_GEN_16)
          fieldIdx <= 4'h0;
        else if (_GEN_41)
          fieldIdx <= _fieldIdxWire_T_3;
        else if (segmentInactiveFinish)
          fieldIdx <= 4'h0;
      end
      if (_GEN_42 | segmentInactiveFinish)
        segmentOffset <=
          64'(segmentOffset
              + ((|(instMicroOp_uop_fuOpType[6:5]))
                   ? _GEN_20[stridePtr_value][63:0]
                   : {57'h0, {3'h0, 4'(_GEN_0 + 4'h1)} << instMicroOp_uop_vpu_veew}));
      else if (_GEN_17)
        segmentOffset <= 64'h0;
      if (_segmentInactiveFinish_T | _GEN_24
          & (_fieldActiveWirteFinish_T | ~segmentActive)) begin
        splitPtr_flag <= splitPtrNext_flag;
        splitPtr_value <= splitPtrNext_value;
      end
      else if (_GEN_16) begin
        splitPtr_flag <= deqPtr_flag;
        splitPtr_value <= deqPtr_value;
      end
      if (_triggerBreakpoint_T_1 & ~isMisalignReg) begin
        latchVaddr <= _vaddr_T;
        latchVaddrDup <= _vaddr_T;
      end
      if (fofFixVlValid) begin
        fofBuffer_fuOpType <= 9'h0;
        fofBuffer_vpu_vsew <= 2'h0;
        fofBuffer_vpu_vlmul <= 3'h0;
        fofBuffer_vpu_specVsew <= 2'h0;
        fofBuffer_vpu_specVlmul <= 3'h0;
        fofBuffer_vpu_vstart <= 8'h0;
        fofBuffer_vpu_frm <= 3'h0;
        fofBuffer_vpu_vxrm <= 2'h0;
        fofBuffer_vpu_vuopIdx <= 7'h0;
        fofBuffer_vpu_nf <= 3'h0;
        fofBuffer_vpu_veew <= 2'h0;
        fofBuffer_vpu_maskVecGen <= 16'h0;
        fofBuffer_pdest <= 8'h0;
        fofBuffer_robIdx_value <= 9'h0;
        fofBuffer_perfDebugInfo_renameTime <= 64'h0;
        fofBuffer_perfDebugInfo_dispatchTime <= 64'h0;
        fofBuffer_perfDebugInfo_enqRsTime <= 64'h0;
        fofBuffer_perfDebugInfo_selectTime <= 64'h0;
        fofBuffer_perfDebugInfo_issueTime <= 64'h0;
        fofBuffer_perfDebugInfo_runahead_checkpoint_id <= 64'h0;
        fofBuffer_perfDebugInfo_tlbFirstReqTime <= 64'h0;
        fofBuffer_perfDebugInfo_tlbRespTime <= 64'h0;
        fofBuffer_debug_seqNum_seqNum <= 56'h0;
        fofBuffer_debug_seqNum_uopIdx <= 8'h0;
      end
      else if (_GEN_113) begin
        fofBuffer_fuOpType <= io_in_bits_fuOpType;
        fofBuffer_vpu_vsew <= io_in_bits_vpu_vsew;
        fofBuffer_vpu_vlmul <= io_in_bits_vpu_vlmul;
        fofBuffer_vpu_specVsew <= io_in_bits_vpu_specVsew;
        fofBuffer_vpu_specVlmul <= io_in_bits_vpu_specVlmul;
        fofBuffer_vpu_vstart <= io_in_bits_vpu_vstart;
        fofBuffer_vpu_frm <= io_in_bits_vpu_frm;
        fofBuffer_vpu_vxrm <= io_in_bits_vpu_vxrm;
        fofBuffer_vpu_vuopIdx <= io_in_bits_vpu_vuopIdx;
        fofBuffer_vpu_nf <= io_in_bits_vpu_nf;
        fofBuffer_vpu_veew <= io_in_bits_vpu_veew;
        fofBuffer_vpu_maskVecGen <= io_in_bits_vpu_maskVecGen;
        fofBuffer_pdest <= _GEN_19;
        fofBuffer_robIdx_value <= io_in_bits_robIdx_value;
        fofBuffer_perfDebugInfo_renameTime <= io_in_bits_perfDebugInfo_renameTime;
        fofBuffer_perfDebugInfo_dispatchTime <= io_in_bits_perfDebugInfo_dispatchTime;
        fofBuffer_perfDebugInfo_enqRsTime <= io_in_bits_perfDebugInfo_enqRsTime;
        fofBuffer_perfDebugInfo_selectTime <= io_in_bits_perfDebugInfo_selectTime;
        fofBuffer_perfDebugInfo_issueTime <= io_in_bits_perfDebugInfo_issueTime;
        fofBuffer_perfDebugInfo_runahead_checkpoint_id <=
          io_in_bits_perfDebugInfo_runahead_checkpoint_id;
        fofBuffer_perfDebugInfo_tlbFirstReqTime <=
          io_in_bits_perfDebugInfo_tlbFirstReqTime;
        fofBuffer_perfDebugInfo_tlbRespTime <= io_in_bits_perfDebugInfo_tlbRespTime;
        fofBuffer_debug_seqNum_seqNum <= io_in_bits_debug_seqNum_seqNum;
        fofBuffer_debug_seqNum_uopIdx <= io_in_bits_debug_seqNum_uopIdx;
      end
      fofBuffer_vecWen <=
        ~fofFixVlValid & (_GEN_113 ? io_in_bits_vecWen : fofBuffer_vecWen);
      fofBuffer_v0Wen <= ~fofFixVlValid & (_GEN_113 ? io_in_bits_v0Wen : fofBuffer_v0Wen);
      fofBuffer_vlWen <= ~fofFixVlValid & (_GEN_113 ? io_in_bits_vlWen : fofBuffer_vlWen);
      fofBuffer_vpu_vill <=
        ~fofFixVlValid & (_GEN_113 ? io_in_bits_vpu_vill : fofBuffer_vpu_vill);
      fofBuffer_vpu_vma <=
        ~fofFixVlValid & (_GEN_113 ? io_in_bits_vpu_vma : fofBuffer_vpu_vma);
      fofBuffer_vpu_vta <=
        ~fofFixVlValid & (_GEN_113 ? io_in_bits_vpu_vta : fofBuffer_vpu_vta);
      fofBuffer_vpu_specVill <=
        ~fofFixVlValid & (_GEN_113 ? io_in_bits_vpu_specVill : fofBuffer_vpu_specVill);
      fofBuffer_vpu_specVma <=
        ~fofFixVlValid & (_GEN_113 ? io_in_bits_vpu_specVma : fofBuffer_vpu_specVma);
      fofBuffer_vpu_specVta <=
        ~fofFixVlValid & (_GEN_113 ? io_in_bits_vpu_specVta : fofBuffer_vpu_specVta);
      fofBuffer_vpu_vm <=
        ~fofFixVlValid & (_GEN_113 ? io_in_bits_vpu_vm : fofBuffer_vpu_vm);
      fofBuffer_vpu_fpu_isFpToVecInst <=
        ~fofFixVlValid
        & (_GEN_113 ? io_in_bits_vpu_fpu_isFpToVecInst : fofBuffer_vpu_fpu_isFpToVecInst);
      fofBuffer_vpu_fpu_isFP32Instr <=
        ~fofFixVlValid
        & (_GEN_113 ? io_in_bits_vpu_fpu_isFP32Instr : fofBuffer_vpu_fpu_isFP32Instr);
      fofBuffer_vpu_fpu_isFP64Instr <=
        ~fofFixVlValid
        & (_GEN_113 ? io_in_bits_vpu_fpu_isFP64Instr : fofBuffer_vpu_fpu_isFP64Instr);
      fofBuffer_vpu_fpu_isReduction <=
        ~fofFixVlValid
        & (_GEN_113 ? io_in_bits_vpu_fpu_isReduction : fofBuffer_vpu_fpu_isReduction);
      fofBuffer_vpu_fpu_isFoldTo1_2 <=
        ~fofFixVlValid
        & (_GEN_113 ? io_in_bits_vpu_fpu_isFoldTo1_2 : fofBuffer_vpu_fpu_isFoldTo1_2);
      fofBuffer_vpu_fpu_isFoldTo1_4 <=
        ~fofFixVlValid
        & (_GEN_113 ? io_in_bits_vpu_fpu_isFoldTo1_4 : fofBuffer_vpu_fpu_isFoldTo1_4);
      fofBuffer_vpu_fpu_isFoldTo1_8 <=
        ~fofFixVlValid
        & (_GEN_113 ? io_in_bits_vpu_fpu_isFoldTo1_8 : fofBuffer_vpu_fpu_isFoldTo1_8);
      fofBuffer_vpu_lastUop <=
        ~fofFixVlValid & (_GEN_113 ? io_in_bits_vpu_lastUop : fofBuffer_vpu_lastUop);
      fofBuffer_vpu_isReverse <=
        ~fofFixVlValid & (_GEN_113 ? io_in_bits_vpu_isReverse : fofBuffer_vpu_isReverse);
      fofBuffer_vpu_isExt <=
        ~fofFixVlValid & (_GEN_113 ? io_in_bits_vpu_isExt : fofBuffer_vpu_isExt);
      fofBuffer_vpu_isNarrow <=
        ~fofFixVlValid & (_GEN_113 ? io_in_bits_vpu_isNarrow : fofBuffer_vpu_isNarrow);
      fofBuffer_vpu_isDstMask <=
        ~fofFixVlValid & (_GEN_113 ? io_in_bits_vpu_isDstMask : fofBuffer_vpu_isDstMask);
      fofBuffer_vpu_isOpMask <=
        ~fofFixVlValid & (_GEN_113 ? io_in_bits_vpu_isOpMask : fofBuffer_vpu_isOpMask);
      fofBuffer_vpu_isMove <=
        ~fofFixVlValid & (_GEN_113 ? io_in_bits_vpu_isMove : fofBuffer_vpu_isMove);
      fofBuffer_vpu_isDependOldVd <=
        ~fofFixVlValid
        & (_GEN_113 ? io_in_bits_vpu_isDependOldVd : fofBuffer_vpu_isDependOldVd);
      fofBuffer_vpu_isWritePartVd <=
        ~fofFixVlValid
        & (_GEN_113 ? io_in_bits_vpu_isWritePartVd : fofBuffer_vpu_isWritePartVd);
      fofBuffer_vpu_isVleff <=
        ~fofFixVlValid & (_GEN_113 ? io_in_bits_vpu_isVleff : fofBuffer_vpu_isVleff);
      fofBuffer_vpu_sew8 <=
        ~fofFixVlValid & (_GEN_113 ? io_in_bits_vpu_sew8 : fofBuffer_vpu_sew8);
      fofBuffer_vpu_sew16 <=
        ~fofFixVlValid & (_GEN_113 ? io_in_bits_vpu_sew16 : fofBuffer_vpu_sew16);
      fofBuffer_vpu_sew32 <=
        ~fofFixVlValid & (_GEN_113 ? io_in_bits_vpu_sew32 : fofBuffer_vpu_sew32);
      fofBuffer_vpu_sew64 <=
        ~fofFixVlValid & (_GEN_113 ? io_in_bits_vpu_sew64 : fofBuffer_vpu_sew64);
      fofBuffer_robIdx_flag <=
        ~fofFixVlValid & (_GEN_113 ? io_in_bits_robIdx_flag : fofBuffer_robIdx_flag);
      fofBuffer_perfDebugInfo_eliminatedMove <=
        ~fofFixVlValid
        & (_GEN_113
             ? io_in_bits_perfDebugInfo_eliminatedMove
             : fofBuffer_perfDebugInfo_eliminatedMove);
      fofBufferValid <= ~fofFixVlValid & (_GEN_113 | fofBufferValid);
      if (|state)
        state <= _GEN_15;
      else
        state <= _stateNext_T_1;
      curPtr <=
        ~_GEN_111
        & (instMicroOp_isVSegLoad
             ? _GEN_6 & _GEN_8 | curPtr
             : isMisalignWire & ~notCross16ByteReg & _GEN_4
                 ? ~curPtr
                 : ~(_GEN_6 & _GEN_4 & _GEN_112)
                   & (_GEN_6 & _GEN_112 & _GEN_12 ^ curPtr));
      isMisalignReg <= ~_GEN_111 & (_GEN_110 | ~_GEN_17 & isMisalignReg);
      notCross16ByteReg <=
        ~_GEN_111 & (_GEN_110 ? notCross16ByteWire : ~_GEN_17 & notCross16ByteReg);
      if (_GEN_8 & segmentActive)
        combinedData <=
          curPtr
            ? (latchVaddr[3:0] == 4'h9
                 ? {io_rdcache_resp_bits_data_delayed[7:0], combinedData[55:0]}
                 : 64'h0)
              | (latchVaddr[3:0] == 4'hA
                   ? {io_rdcache_resp_bits_data_delayed[15:0], combinedData[47:0]}
                   : 64'h0)
              | (latchVaddr[3:0] == 4'hB
                   ? {io_rdcache_resp_bits_data_delayed[23:0], combinedData[39:0]}
                   : 64'h0)
              | (latchVaddr[3:0] == 4'hC
                   ? {io_rdcache_resp_bits_data_delayed[31:0], combinedData[31:0]}
                   : 64'h0)
              | (latchVaddr[3:0] == 4'hD
                   ? {io_rdcache_resp_bits_data_delayed[39:0], combinedData[23:0]}
                   : 64'h0)
              | (latchVaddr[3:0] == 4'hE
                   ? {io_rdcache_resp_bits_data_delayed[47:0], combinedData[15:0]}
                   : 64'h0)
              | ((&(latchVaddr[3:0]))
                   ? {io_rdcache_resp_bits_data_delayed[55:0], combinedData[7:0]}
                   : 64'h0)
            : {8'h0,
               _misalignLowData_T_15[55:48],
               _GEN_105[47:40],
               _GEN_106[39:32],
               _GEN_107[31:24],
               _GEN_108[23:16],
               _GEN_109[15:8],
               _GEN_109[7:0]
                 | ((&(latchVaddr[3:0]))
                      ? io_rdcache_resp_bits_data_delayed[127:120]
                      : 8'h0)};
      if (_GEN_23 & ~io_dtlb_resp_bits_miss & ~curPtr)
        lowPagePaddr <= io_dtlb_resp_bits_paddr_0;
      if (_triggerBreakpoint_T_1) begin
        triggerDebugMode <= _segmentTrigger_tdataVec_io_toLoadStore_triggerAction == 4'h1;
        triggerBreakpoint <=
          _segmentTrigger_tdataVec_io_toLoadStore_triggerAction == 4'h0;
      end
      last_REG <= io_csrCtrl_cache_error_enable;
      if (stateNext == 4'h3)
        nextBaseVaddr_r <=
          64'(instMicroOp_baseVaddr
              + {53'h0,
                 {7'h0,
                  _GEN_16
                    ? 4'h0
                    : _GEN_41
                        ? _fieldIdxWire_T_3
                        : segmentInactiveFinish ? 4'h0 : fieldIdx}
                   << instMicroOp_alignedType});
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:551];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [9:0] i = 10'h0; i < 10'h228; i += 10'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        instMicroOp_baseVaddr = {_RANDOM[10'h0], _RANDOM[10'h1]};
        instMicroOp_uop_pc = {_RANDOM[10'h3], _RANDOM[10'h4][17:0]};
        instMicroOp_uop_exceptionVec_3 = _RANDOM[10'h4][31];
        instMicroOp_uop_exceptionVec_5 = _RANDOM[10'h5][1];
        instMicroOp_uop_exceptionVec_7 = _RANDOM[10'h5][3];
        instMicroOp_uop_exceptionVec_13 = _RANDOM[10'h5][9];
        instMicroOp_uop_exceptionVec_15 = _RANDOM[10'h5][11];
        instMicroOp_uop_exceptionVec_19 = _RANDOM[10'h5][15];
        instMicroOp_uop_exceptionVec_21 = _RANDOM[10'h5][17];
        instMicroOp_uop_exceptionVec_23 = _RANDOM[10'h5][19];
        instMicroOp_uop_trigger = _RANDOM[10'h5][25:22];
        instMicroOp_uop_fuOpType = _RANDOM[10'h8][18:10];
        instMicroOp_uop_vpu_vill = _RANDOM[10'hA][12];
        instMicroOp_uop_vpu_vma = _RANDOM[10'hA][13];
        instMicroOp_uop_vpu_vta = _RANDOM[10'hA][14];
        instMicroOp_uop_vpu_vsew = _RANDOM[10'hA][16:15];
        instMicroOp_uop_vpu_vlmul = _RANDOM[10'hA][19:17];
        instMicroOp_uop_vpu_specVill = _RANDOM[10'hA][20];
        instMicroOp_uop_vpu_specVma = _RANDOM[10'hA][21];
        instMicroOp_uop_vpu_specVta = _RANDOM[10'hA][22];
        instMicroOp_uop_vpu_specVsew = _RANDOM[10'hA][24:23];
        instMicroOp_uop_vpu_specVlmul = _RANDOM[10'hA][27:25];
        instMicroOp_uop_vpu_vm = _RANDOM[10'hA][28];
        instMicroOp_uop_vpu_vstart = {_RANDOM[10'hA][31:29], _RANDOM[10'hB][4:0]};
        instMicroOp_uop_vpu_frm = _RANDOM[10'hB][7:5];
        instMicroOp_uop_vpu_fpu_isFpToVecInst = _RANDOM[10'hB][8];
        instMicroOp_uop_vpu_fpu_isFP32Instr = _RANDOM[10'hB][9];
        instMicroOp_uop_vpu_fpu_isFP64Instr = _RANDOM[10'hB][10];
        instMicroOp_uop_vpu_fpu_isReduction = _RANDOM[10'hB][11];
        instMicroOp_uop_vpu_fpu_isFoldTo1_2 = _RANDOM[10'hB][12];
        instMicroOp_uop_vpu_fpu_isFoldTo1_4 = _RANDOM[10'hB][13];
        instMicroOp_uop_vpu_fpu_isFoldTo1_8 = _RANDOM[10'hB][14];
        instMicroOp_uop_vpu_vxrm = _RANDOM[10'hB][16:15];
        instMicroOp_uop_vpu_lastUop = _RANDOM[10'hB][24];
        instMicroOp_uop_vpu_nf = _RANDOM[10'h10][3:1];
        instMicroOp_uop_vpu_veew = _RANDOM[10'h10][5:4];
        instMicroOp_uop_vpu_isReverse = _RANDOM[10'h10][6];
        instMicroOp_uop_vpu_isExt = _RANDOM[10'h10][7];
        instMicroOp_uop_vpu_isNarrow = _RANDOM[10'h10][8];
        instMicroOp_uop_vpu_isDstMask = _RANDOM[10'h10][9];
        instMicroOp_uop_vpu_isOpMask = _RANDOM[10'h10][10];
        instMicroOp_uop_vpu_isMove = _RANDOM[10'h10][11];
        instMicroOp_uop_vpu_isDependOldVd = _RANDOM[10'h10][12];
        instMicroOp_uop_vpu_isWritePartVd = _RANDOM[10'h10][13];
        instMicroOp_uop_vpu_isVleff = _RANDOM[10'h10][14];
        instMicroOp_uop_vpu_maskVecGen = _RANDOM[10'h10][30:15];
        instMicroOp_uop_vpu_sew8 = _RANDOM[10'h10][31];
        instMicroOp_uop_vpu_sew16 = _RANDOM[10'h11][0];
        instMicroOp_uop_vpu_sew32 = _RANDOM[10'h11][1];
        instMicroOp_uop_vpu_sew64 = _RANDOM[10'h11][2];
        instMicroOp_uop_robIdx_flag = _RANDOM[10'h14][24];
        instMicroOp_uop_robIdx_value = {_RANDOM[10'h14][31:25], _RANDOM[10'h15][1:0]};
        instMicroOp_paddr =
          {_RANDOM[10'h2B][31:30], _RANDOM[10'h2C], _RANDOM[10'h2D][13:0]};
        instMicroOp_mask =
          {_RANDOM[10'h2D][31:14],
           _RANDOM[10'h2E],
           _RANDOM[10'h2F],
           _RANDOM[10'h30],
           _RANDOM[10'h31][13:0]};
        instMicroOp_alignedType = _RANDOM[10'h31][16:14];
        instMicroOp_vl = _RANDOM[10'h31][24:17];
        instMicroOp_uopFlowNumMask = _RANDOM[10'h32][8:1];
        instMicroOp_isVSegLoad = _RANDOM[10'h32][9];
        instMicroOp_isVSegStore = _RANDOM[10'h32][10];
        instMicroOp_exceptionVaddr =
          {_RANDOM[10'h32][31:19], _RANDOM[10'h33], _RANDOM[10'h34][18:0]};
        instMicroOp_exceptionGpaddr =
          {_RANDOM[10'h34][31:19], _RANDOM[10'h35], _RANDOM[10'h36][18:0]};
        instMicroOp_exceptionIsForVSnonLeafPTE = _RANDOM[10'h36][19];
        instMicroOp_exceptionVstart = _RANDOM[10'h36][30:23];
        instMicroOp_exceptionVl_bits = _RANDOM[10'h37][7:0];
        instMicroOp_isFof = _RANDOM[10'h37][8];
        instMicroOpValid = _RANDOM[10'h37][9];
        data_0 =
          {_RANDOM[10'h37][31:10],
           _RANDOM[10'h38],
           _RANDOM[10'h39],
           _RANDOM[10'h3A],
           _RANDOM[10'h3B][9:0]};
        data_1 =
          {_RANDOM[10'h3B][31:10],
           _RANDOM[10'h3C],
           _RANDOM[10'h3D],
           _RANDOM[10'h3E],
           _RANDOM[10'h3F][9:0]};
        data_2 =
          {_RANDOM[10'h3F][31:10],
           _RANDOM[10'h40],
           _RANDOM[10'h41],
           _RANDOM[10'h42],
           _RANDOM[10'h43][9:0]};
        data_3 =
          {_RANDOM[10'h43][31:10],
           _RANDOM[10'h44],
           _RANDOM[10'h45],
           _RANDOM[10'h46],
           _RANDOM[10'h47][9:0]};
        data_4 =
          {_RANDOM[10'h47][31:10],
           _RANDOM[10'h48],
           _RANDOM[10'h49],
           _RANDOM[10'h4A],
           _RANDOM[10'h4B][9:0]};
        data_5 =
          {_RANDOM[10'h4B][31:10],
           _RANDOM[10'h4C],
           _RANDOM[10'h4D],
           _RANDOM[10'h4E],
           _RANDOM[10'h4F][9:0]};
        data_6 =
          {_RANDOM[10'h4F][31:10],
           _RANDOM[10'h50],
           _RANDOM[10'h51],
           _RANDOM[10'h52],
           _RANDOM[10'h53][9:0]};
        data_7 =
          {_RANDOM[10'h53][31:10],
           _RANDOM[10'h54],
           _RANDOM[10'h55],
           _RANDOM[10'h56],
           _RANDOM[10'h57][9:0]};
        uopq_0_uop_fuType = {_RANDOM[10'h5C][31:16], _RANDOM[10'h5D][19:0]};
        uopq_0_uop_fuOpType = _RANDOM[10'h5D][28:20];
        uopq_0_uop_vecWen = _RANDOM[10'h5D][31];
        uopq_0_uop_v0Wen = _RANDOM[10'h5E][0];
        uopq_0_uop_vlWen = _RANDOM[10'h5E][1];
        uopq_0_uop_vpu_vuopIdx = {_RANDOM[10'h60][31:27], _RANDOM[10'h61][1:0]};
        uopq_0_uop_vpu_nf = _RANDOM[10'h65][13:11];
        uopq_0_uop_vpu_veew = _RANDOM[10'h65][15:14];
        uopq_0_uop_pdest = _RANDOM[10'h69][14:7];
        uopq_0_uop_robIdx_value = _RANDOM[10'h6A][11:3];
        uopq_0_uop_perfDebugInfo_eliminatedMove = _RANDOM[10'h6A][26];
        uopq_0_uop_perfDebugInfo_renameTime =
          {_RANDOM[10'h6A][31:27], _RANDOM[10'h6B], _RANDOM[10'h6C][26:0]};
        uopq_0_uop_perfDebugInfo_dispatchTime =
          {_RANDOM[10'h6C][31:27], _RANDOM[10'h6D], _RANDOM[10'h6E][26:0]};
        uopq_0_uop_perfDebugInfo_enqRsTime =
          {_RANDOM[10'h6E][31:27], _RANDOM[10'h6F], _RANDOM[10'h70][26:0]};
        uopq_0_uop_perfDebugInfo_selectTime =
          {_RANDOM[10'h70][31:27], _RANDOM[10'h71], _RANDOM[10'h72][26:0]};
        uopq_0_uop_perfDebugInfo_issueTime =
          {_RANDOM[10'h72][31:27], _RANDOM[10'h73], _RANDOM[10'h74][26:0]};
        uopq_0_uop_perfDebugInfo_runahead_checkpoint_id =
          {_RANDOM[10'h76][31:27], _RANDOM[10'h77], _RANDOM[10'h78][26:0]};
        uopq_0_uop_perfDebugInfo_tlbFirstReqTime =
          {_RANDOM[10'h78][31:27], _RANDOM[10'h79], _RANDOM[10'h7A][26:0]};
        uopq_0_uop_perfDebugInfo_tlbRespTime =
          {_RANDOM[10'h7A][31:27], _RANDOM[10'h7B], _RANDOM[10'h7C][26:0]};
        uopq_0_uop_debug_seqNum_seqNum =
          {_RANDOM[10'h7C][31:27], _RANDOM[10'h7D], _RANDOM[10'h7E][18:0]};
        uopq_0_uop_debug_seqNum_uopIdx = _RANDOM[10'h7E][26:19];
        uopq_0_uop_sqIdx_flag = _RANDOM[10'h7F][21];
        uopq_0_uop_sqIdx_value = _RANDOM[10'h7F][27:22];
        uopq_1_uop_fuType = {_RANDOM[10'h86][31:14], _RANDOM[10'h87][17:0]};
        uopq_1_uop_fuOpType = _RANDOM[10'h87][26:18];
        uopq_1_uop_vecWen = _RANDOM[10'h87][29];
        uopq_1_uop_v0Wen = _RANDOM[10'h87][30];
        uopq_1_uop_vlWen = _RANDOM[10'h87][31];
        uopq_1_uop_vpu_vuopIdx = _RANDOM[10'h8A][31:25];
        uopq_1_uop_vpu_nf = _RANDOM[10'h8F][11:9];
        uopq_1_uop_vpu_veew = _RANDOM[10'h8F][13:12];
        uopq_1_uop_pdest = _RANDOM[10'h93][12:5];
        uopq_1_uop_robIdx_value = _RANDOM[10'h94][9:1];
        uopq_1_uop_perfDebugInfo_eliminatedMove = _RANDOM[10'h94][24];
        uopq_1_uop_perfDebugInfo_renameTime =
          {_RANDOM[10'h94][31:25], _RANDOM[10'h95], _RANDOM[10'h96][24:0]};
        uopq_1_uop_perfDebugInfo_dispatchTime =
          {_RANDOM[10'h96][31:25], _RANDOM[10'h97], _RANDOM[10'h98][24:0]};
        uopq_1_uop_perfDebugInfo_enqRsTime =
          {_RANDOM[10'h98][31:25], _RANDOM[10'h99], _RANDOM[10'h9A][24:0]};
        uopq_1_uop_perfDebugInfo_selectTime =
          {_RANDOM[10'h9A][31:25], _RANDOM[10'h9B], _RANDOM[10'h9C][24:0]};
        uopq_1_uop_perfDebugInfo_issueTime =
          {_RANDOM[10'h9C][31:25], _RANDOM[10'h9D], _RANDOM[10'h9E][24:0]};
        uopq_1_uop_perfDebugInfo_runahead_checkpoint_id =
          {_RANDOM[10'hA0][31:25], _RANDOM[10'hA1], _RANDOM[10'hA2][24:0]};
        uopq_1_uop_perfDebugInfo_tlbFirstReqTime =
          {_RANDOM[10'hA2][31:25], _RANDOM[10'hA3], _RANDOM[10'hA4][24:0]};
        uopq_1_uop_perfDebugInfo_tlbRespTime =
          {_RANDOM[10'hA4][31:25], _RANDOM[10'hA5], _RANDOM[10'hA6][24:0]};
        uopq_1_uop_debug_seqNum_seqNum =
          {_RANDOM[10'hA6][31:25], _RANDOM[10'hA7], _RANDOM[10'hA8][16:0]};
        uopq_1_uop_debug_seqNum_uopIdx = _RANDOM[10'hA8][24:17];
        uopq_1_uop_sqIdx_flag = _RANDOM[10'hA9][19];
        uopq_1_uop_sqIdx_value = _RANDOM[10'hA9][25:20];
        uopq_2_uop_fuType = {_RANDOM[10'hB0][31:12], _RANDOM[10'hB1][15:0]};
        uopq_2_uop_fuOpType = _RANDOM[10'hB1][24:16];
        uopq_2_uop_vecWen = _RANDOM[10'hB1][27];
        uopq_2_uop_v0Wen = _RANDOM[10'hB1][28];
        uopq_2_uop_vlWen = _RANDOM[10'hB1][29];
        uopq_2_uop_vpu_vuopIdx = _RANDOM[10'hB4][29:23];
        uopq_2_uop_vpu_nf = _RANDOM[10'hB9][9:7];
        uopq_2_uop_vpu_veew = _RANDOM[10'hB9][11:10];
        uopq_2_uop_pdest = _RANDOM[10'hBD][10:3];
        uopq_2_uop_robIdx_value = {_RANDOM[10'hBD][31], _RANDOM[10'hBE][7:0]};
        uopq_2_uop_perfDebugInfo_eliminatedMove = _RANDOM[10'hBE][22];
        uopq_2_uop_perfDebugInfo_renameTime =
          {_RANDOM[10'hBE][31:23], _RANDOM[10'hBF], _RANDOM[10'hC0][22:0]};
        uopq_2_uop_perfDebugInfo_dispatchTime =
          {_RANDOM[10'hC0][31:23], _RANDOM[10'hC1], _RANDOM[10'hC2][22:0]};
        uopq_2_uop_perfDebugInfo_enqRsTime =
          {_RANDOM[10'hC2][31:23], _RANDOM[10'hC3], _RANDOM[10'hC4][22:0]};
        uopq_2_uop_perfDebugInfo_selectTime =
          {_RANDOM[10'hC4][31:23], _RANDOM[10'hC5], _RANDOM[10'hC6][22:0]};
        uopq_2_uop_perfDebugInfo_issueTime =
          {_RANDOM[10'hC6][31:23], _RANDOM[10'hC7], _RANDOM[10'hC8][22:0]};
        uopq_2_uop_perfDebugInfo_runahead_checkpoint_id =
          {_RANDOM[10'hCA][31:23], _RANDOM[10'hCB], _RANDOM[10'hCC][22:0]};
        uopq_2_uop_perfDebugInfo_tlbFirstReqTime =
          {_RANDOM[10'hCC][31:23], _RANDOM[10'hCD], _RANDOM[10'hCE][22:0]};
        uopq_2_uop_perfDebugInfo_tlbRespTime =
          {_RANDOM[10'hCE][31:23], _RANDOM[10'hCF], _RANDOM[10'hD0][22:0]};
        uopq_2_uop_debug_seqNum_seqNum =
          {_RANDOM[10'hD0][31:23], _RANDOM[10'hD1], _RANDOM[10'hD2][14:0]};
        uopq_2_uop_debug_seqNum_uopIdx = _RANDOM[10'hD2][22:15];
        uopq_2_uop_sqIdx_flag = _RANDOM[10'hD3][17];
        uopq_2_uop_sqIdx_value = _RANDOM[10'hD3][23:18];
        uopq_3_uop_fuType = {_RANDOM[10'hDA][31:10], _RANDOM[10'hDB][13:0]};
        uopq_3_uop_fuOpType = _RANDOM[10'hDB][22:14];
        uopq_3_uop_vecWen = _RANDOM[10'hDB][25];
        uopq_3_uop_v0Wen = _RANDOM[10'hDB][26];
        uopq_3_uop_vlWen = _RANDOM[10'hDB][27];
        uopq_3_uop_vpu_vuopIdx = _RANDOM[10'hDE][27:21];
        uopq_3_uop_vpu_nf = _RANDOM[10'hE3][7:5];
        uopq_3_uop_vpu_veew = _RANDOM[10'hE3][9:8];
        uopq_3_uop_pdest = _RANDOM[10'hE7][8:1];
        uopq_3_uop_robIdx_value = {_RANDOM[10'hE7][31:29], _RANDOM[10'hE8][5:0]};
        uopq_3_uop_perfDebugInfo_eliminatedMove = _RANDOM[10'hE8][20];
        uopq_3_uop_perfDebugInfo_renameTime =
          {_RANDOM[10'hE8][31:21], _RANDOM[10'hE9], _RANDOM[10'hEA][20:0]};
        uopq_3_uop_perfDebugInfo_dispatchTime =
          {_RANDOM[10'hEA][31:21], _RANDOM[10'hEB], _RANDOM[10'hEC][20:0]};
        uopq_3_uop_perfDebugInfo_enqRsTime =
          {_RANDOM[10'hEC][31:21], _RANDOM[10'hED], _RANDOM[10'hEE][20:0]};
        uopq_3_uop_perfDebugInfo_selectTime =
          {_RANDOM[10'hEE][31:21], _RANDOM[10'hEF], _RANDOM[10'hF0][20:0]};
        uopq_3_uop_perfDebugInfo_issueTime =
          {_RANDOM[10'hF0][31:21], _RANDOM[10'hF1], _RANDOM[10'hF2][20:0]};
        uopq_3_uop_perfDebugInfo_runahead_checkpoint_id =
          {_RANDOM[10'hF4][31:21], _RANDOM[10'hF5], _RANDOM[10'hF6][20:0]};
        uopq_3_uop_perfDebugInfo_tlbFirstReqTime =
          {_RANDOM[10'hF6][31:21], _RANDOM[10'hF7], _RANDOM[10'hF8][20:0]};
        uopq_3_uop_perfDebugInfo_tlbRespTime =
          {_RANDOM[10'hF8][31:21], _RANDOM[10'hF9], _RANDOM[10'hFA][20:0]};
        uopq_3_uop_debug_seqNum_seqNum =
          {_RANDOM[10'hFA][31:21], _RANDOM[10'hFB], _RANDOM[10'hFC][12:0]};
        uopq_3_uop_debug_seqNum_uopIdx = _RANDOM[10'hFC][20:13];
        uopq_3_uop_sqIdx_flag = _RANDOM[10'hFD][15];
        uopq_3_uop_sqIdx_value = _RANDOM[10'hFD][21:16];
        uopq_4_uop_fuType = {_RANDOM[10'h104][31:8], _RANDOM[10'h105][11:0]};
        uopq_4_uop_fuOpType = _RANDOM[10'h105][20:12];
        uopq_4_uop_vecWen = _RANDOM[10'h105][23];
        uopq_4_uop_v0Wen = _RANDOM[10'h105][24];
        uopq_4_uop_vlWen = _RANDOM[10'h105][25];
        uopq_4_uop_vpu_vuopIdx = _RANDOM[10'h108][25:19];
        uopq_4_uop_vpu_nf = _RANDOM[10'h10D][5:3];
        uopq_4_uop_vpu_veew = _RANDOM[10'h10D][7:6];
        uopq_4_uop_pdest = {_RANDOM[10'h110][31], _RANDOM[10'h111][6:0]};
        uopq_4_uop_robIdx_value = {_RANDOM[10'h111][31:27], _RANDOM[10'h112][3:0]};
        uopq_4_uop_perfDebugInfo_eliminatedMove = _RANDOM[10'h112][18];
        uopq_4_uop_perfDebugInfo_renameTime =
          {_RANDOM[10'h112][31:19], _RANDOM[10'h113], _RANDOM[10'h114][18:0]};
        uopq_4_uop_perfDebugInfo_dispatchTime =
          {_RANDOM[10'h114][31:19], _RANDOM[10'h115], _RANDOM[10'h116][18:0]};
        uopq_4_uop_perfDebugInfo_enqRsTime =
          {_RANDOM[10'h116][31:19], _RANDOM[10'h117], _RANDOM[10'h118][18:0]};
        uopq_4_uop_perfDebugInfo_selectTime =
          {_RANDOM[10'h118][31:19], _RANDOM[10'h119], _RANDOM[10'h11A][18:0]};
        uopq_4_uop_perfDebugInfo_issueTime =
          {_RANDOM[10'h11A][31:19], _RANDOM[10'h11B], _RANDOM[10'h11C][18:0]};
        uopq_4_uop_perfDebugInfo_runahead_checkpoint_id =
          {_RANDOM[10'h11E][31:19], _RANDOM[10'h11F], _RANDOM[10'h120][18:0]};
        uopq_4_uop_perfDebugInfo_tlbFirstReqTime =
          {_RANDOM[10'h120][31:19], _RANDOM[10'h121], _RANDOM[10'h122][18:0]};
        uopq_4_uop_perfDebugInfo_tlbRespTime =
          {_RANDOM[10'h122][31:19], _RANDOM[10'h123], _RANDOM[10'h124][18:0]};
        uopq_4_uop_debug_seqNum_seqNum =
          {_RANDOM[10'h124][31:19], _RANDOM[10'h125], _RANDOM[10'h126][10:0]};
        uopq_4_uop_debug_seqNum_uopIdx = _RANDOM[10'h126][18:11];
        uopq_4_uop_sqIdx_flag = _RANDOM[10'h127][13];
        uopq_4_uop_sqIdx_value = _RANDOM[10'h127][19:14];
        uopq_5_uop_fuType = {_RANDOM[10'h12E][31:6], _RANDOM[10'h12F][9:0]};
        uopq_5_uop_fuOpType = _RANDOM[10'h12F][18:10];
        uopq_5_uop_vecWen = _RANDOM[10'h12F][21];
        uopq_5_uop_v0Wen = _RANDOM[10'h12F][22];
        uopq_5_uop_vlWen = _RANDOM[10'h12F][23];
        uopq_5_uop_vpu_vuopIdx = _RANDOM[10'h132][23:17];
        uopq_5_uop_vpu_nf = _RANDOM[10'h137][3:1];
        uopq_5_uop_vpu_veew = _RANDOM[10'h137][5:4];
        uopq_5_uop_pdest = {_RANDOM[10'h13A][31:29], _RANDOM[10'h13B][4:0]};
        uopq_5_uop_robIdx_value = {_RANDOM[10'h13B][31:25], _RANDOM[10'h13C][1:0]};
        uopq_5_uop_perfDebugInfo_eliminatedMove = _RANDOM[10'h13C][16];
        uopq_5_uop_perfDebugInfo_renameTime =
          {_RANDOM[10'h13C][31:17], _RANDOM[10'h13D], _RANDOM[10'h13E][16:0]};
        uopq_5_uop_perfDebugInfo_dispatchTime =
          {_RANDOM[10'h13E][31:17], _RANDOM[10'h13F], _RANDOM[10'h140][16:0]};
        uopq_5_uop_perfDebugInfo_enqRsTime =
          {_RANDOM[10'h140][31:17], _RANDOM[10'h141], _RANDOM[10'h142][16:0]};
        uopq_5_uop_perfDebugInfo_selectTime =
          {_RANDOM[10'h142][31:17], _RANDOM[10'h143], _RANDOM[10'h144][16:0]};
        uopq_5_uop_perfDebugInfo_issueTime =
          {_RANDOM[10'h144][31:17], _RANDOM[10'h145], _RANDOM[10'h146][16:0]};
        uopq_5_uop_perfDebugInfo_runahead_checkpoint_id =
          {_RANDOM[10'h148][31:17], _RANDOM[10'h149], _RANDOM[10'h14A][16:0]};
        uopq_5_uop_perfDebugInfo_tlbFirstReqTime =
          {_RANDOM[10'h14A][31:17], _RANDOM[10'h14B], _RANDOM[10'h14C][16:0]};
        uopq_5_uop_perfDebugInfo_tlbRespTime =
          {_RANDOM[10'h14C][31:17], _RANDOM[10'h14D], _RANDOM[10'h14E][16:0]};
        uopq_5_uop_debug_seqNum_seqNum =
          {_RANDOM[10'h14E][31:17], _RANDOM[10'h14F], _RANDOM[10'h150][8:0]};
        uopq_5_uop_debug_seqNum_uopIdx = _RANDOM[10'h150][16:9];
        uopq_5_uop_sqIdx_flag = _RANDOM[10'h151][11];
        uopq_5_uop_sqIdx_value = _RANDOM[10'h151][17:12];
        uopq_6_uop_fuType = {_RANDOM[10'h158][31:4], _RANDOM[10'h159][7:0]};
        uopq_6_uop_fuOpType = _RANDOM[10'h159][16:8];
        uopq_6_uop_vecWen = _RANDOM[10'h159][19];
        uopq_6_uop_v0Wen = _RANDOM[10'h159][20];
        uopq_6_uop_vlWen = _RANDOM[10'h159][21];
        uopq_6_uop_vpu_vuopIdx = _RANDOM[10'h15C][21:15];
        uopq_6_uop_vpu_nf = {_RANDOM[10'h160][31], _RANDOM[10'h161][1:0]};
        uopq_6_uop_vpu_veew = _RANDOM[10'h161][3:2];
        uopq_6_uop_pdest = {_RANDOM[10'h164][31:27], _RANDOM[10'h165][2:0]};
        uopq_6_uop_robIdx_value = _RANDOM[10'h165][31:23];
        uopq_6_uop_perfDebugInfo_eliminatedMove = _RANDOM[10'h166][14];
        uopq_6_uop_perfDebugInfo_renameTime =
          {_RANDOM[10'h166][31:15], _RANDOM[10'h167], _RANDOM[10'h168][14:0]};
        uopq_6_uop_perfDebugInfo_dispatchTime =
          {_RANDOM[10'h168][31:15], _RANDOM[10'h169], _RANDOM[10'h16A][14:0]};
        uopq_6_uop_perfDebugInfo_enqRsTime =
          {_RANDOM[10'h16A][31:15], _RANDOM[10'h16B], _RANDOM[10'h16C][14:0]};
        uopq_6_uop_perfDebugInfo_selectTime =
          {_RANDOM[10'h16C][31:15], _RANDOM[10'h16D], _RANDOM[10'h16E][14:0]};
        uopq_6_uop_perfDebugInfo_issueTime =
          {_RANDOM[10'h16E][31:15], _RANDOM[10'h16F], _RANDOM[10'h170][14:0]};
        uopq_6_uop_perfDebugInfo_runahead_checkpoint_id =
          {_RANDOM[10'h172][31:15], _RANDOM[10'h173], _RANDOM[10'h174][14:0]};
        uopq_6_uop_perfDebugInfo_tlbFirstReqTime =
          {_RANDOM[10'h174][31:15], _RANDOM[10'h175], _RANDOM[10'h176][14:0]};
        uopq_6_uop_perfDebugInfo_tlbRespTime =
          {_RANDOM[10'h176][31:15], _RANDOM[10'h177], _RANDOM[10'h178][14:0]};
        uopq_6_uop_debug_seqNum_seqNum =
          {_RANDOM[10'h178][31:15], _RANDOM[10'h179], _RANDOM[10'h17A][6:0]};
        uopq_6_uop_debug_seqNum_uopIdx = _RANDOM[10'h17A][14:7];
        uopq_6_uop_sqIdx_flag = _RANDOM[10'h17B][9];
        uopq_6_uop_sqIdx_value = _RANDOM[10'h17B][15:10];
        uopq_7_uop_fuType = {_RANDOM[10'h182][31:2], _RANDOM[10'h183][5:0]};
        uopq_7_uop_fuOpType = _RANDOM[10'h183][14:6];
        uopq_7_uop_vecWen = _RANDOM[10'h183][17];
        uopq_7_uop_v0Wen = _RANDOM[10'h183][18];
        uopq_7_uop_vlWen = _RANDOM[10'h183][19];
        uopq_7_uop_vpu_vuopIdx = _RANDOM[10'h186][19:13];
        uopq_7_uop_vpu_nf = _RANDOM[10'h18A][31:29];
        uopq_7_uop_vpu_veew = _RANDOM[10'h18B][1:0];
        uopq_7_uop_pdest = {_RANDOM[10'h18E][31:25], _RANDOM[10'h18F][0]};
        uopq_7_uop_robIdx_value = _RANDOM[10'h18F][29:21];
        uopq_7_uop_perfDebugInfo_eliminatedMove = _RANDOM[10'h190][12];
        uopq_7_uop_perfDebugInfo_renameTime =
          {_RANDOM[10'h190][31:13], _RANDOM[10'h191], _RANDOM[10'h192][12:0]};
        uopq_7_uop_perfDebugInfo_dispatchTime =
          {_RANDOM[10'h192][31:13], _RANDOM[10'h193], _RANDOM[10'h194][12:0]};
        uopq_7_uop_perfDebugInfo_enqRsTime =
          {_RANDOM[10'h194][31:13], _RANDOM[10'h195], _RANDOM[10'h196][12:0]};
        uopq_7_uop_perfDebugInfo_selectTime =
          {_RANDOM[10'h196][31:13], _RANDOM[10'h197], _RANDOM[10'h198][12:0]};
        uopq_7_uop_perfDebugInfo_issueTime =
          {_RANDOM[10'h198][31:13], _RANDOM[10'h199], _RANDOM[10'h19A][12:0]};
        uopq_7_uop_perfDebugInfo_runahead_checkpoint_id =
          {_RANDOM[10'h19C][31:13], _RANDOM[10'h19D], _RANDOM[10'h19E][12:0]};
        uopq_7_uop_perfDebugInfo_tlbFirstReqTime =
          {_RANDOM[10'h19E][31:13], _RANDOM[10'h19F], _RANDOM[10'h1A0][12:0]};
        uopq_7_uop_perfDebugInfo_tlbRespTime =
          {_RANDOM[10'h1A0][31:13], _RANDOM[10'h1A1], _RANDOM[10'h1A2][12:0]};
        uopq_7_uop_debug_seqNum_seqNum =
          {_RANDOM[10'h1A2][31:13], _RANDOM[10'h1A3], _RANDOM[10'h1A4][4:0]};
        uopq_7_uop_debug_seqNum_uopIdx = _RANDOM[10'h1A4][12:5];
        uopq_7_uop_sqIdx_flag = _RANDOM[10'h1A5][7];
        uopq_7_uop_sqIdx_value = _RANDOM[10'h1A5][13:8];
        stride_0 =
          {_RANDOM[10'h1A6][31:26],
           _RANDOM[10'h1A7],
           _RANDOM[10'h1A8],
           _RANDOM[10'h1A9],
           _RANDOM[10'h1AA][25:0]};
        stride_1 =
          {_RANDOM[10'h1AA][31:26],
           _RANDOM[10'h1AB],
           _RANDOM[10'h1AC],
           _RANDOM[10'h1AD],
           _RANDOM[10'h1AE][25:0]};
        stride_2 =
          {_RANDOM[10'h1AE][31:26],
           _RANDOM[10'h1AF],
           _RANDOM[10'h1B0],
           _RANDOM[10'h1B1],
           _RANDOM[10'h1B2][25:0]};
        stride_3 =
          {_RANDOM[10'h1B2][31:26],
           _RANDOM[10'h1B3],
           _RANDOM[10'h1B4],
           _RANDOM[10'h1B5],
           _RANDOM[10'h1B6][25:0]};
        stride_4 =
          {_RANDOM[10'h1B6][31:26],
           _RANDOM[10'h1B7],
           _RANDOM[10'h1B8],
           _RANDOM[10'h1B9],
           _RANDOM[10'h1BA][25:0]};
        stride_5 =
          {_RANDOM[10'h1BA][31:26],
           _RANDOM[10'h1BB],
           _RANDOM[10'h1BC],
           _RANDOM[10'h1BD],
           _RANDOM[10'h1BE][25:0]};
        stride_6 =
          {_RANDOM[10'h1BE][31:26],
           _RANDOM[10'h1BF],
           _RANDOM[10'h1C0],
           _RANDOM[10'h1C1],
           _RANDOM[10'h1C2][25:0]};
        stride_7 =
          {_RANDOM[10'h1C2][31:26],
           _RANDOM[10'h1C3],
           _RANDOM[10'h1C4],
           _RANDOM[10'h1C5],
           _RANDOM[10'h1C6][25:0]};
        enqPtr_flag = _RANDOM[10'h1C7][2];
        enqPtr_value = _RANDOM[10'h1C7][5:3];
        deqPtr_flag = _RANDOM[10'h1C7][6];
        deqPtr_value = _RANDOM[10'h1C7][9:7];
        stridePtrReg_value = _RANDOM[10'h1C7][13:11];
        segmentIdx = _RANDOM[10'h1C7][21:14];
        fieldIdx = _RANDOM[10'h1C7][25:22];
        segmentOffset =
          {_RANDOM[10'h1C7][31:26], _RANDOM[10'h1C8], _RANDOM[10'h1C9][25:0]};
        splitPtr_flag = _RANDOM[10'h1C9][26];
        splitPtr_value = _RANDOM[10'h1C9][29:27];
        latchVaddr = {_RANDOM[10'h1C9][31:30], _RANDOM[10'h1CA], _RANDOM[10'h1CB][29:0]};
        latchVaddrDup =
          {_RANDOM[10'h1CB][31:30], _RANDOM[10'h1CC], _RANDOM[10'h1CD][29:0]};
        issueMaxIdxInIndexLog2 = {_RANDOM[10'h1CD][31:30], _RANDOM[10'h1CE][0]};
        fofBuffer_fuOpType = _RANDOM[10'h1D4][19:11];
        fofBuffer_vecWen = _RANDOM[10'h1D4][22];
        fofBuffer_v0Wen = _RANDOM[10'h1D4][23];
        fofBuffer_vlWen = _RANDOM[10'h1D4][24];
        fofBuffer_vpu_vill = _RANDOM[10'h1D6][13];
        fofBuffer_vpu_vma = _RANDOM[10'h1D6][14];
        fofBuffer_vpu_vta = _RANDOM[10'h1D6][15];
        fofBuffer_vpu_vsew = _RANDOM[10'h1D6][17:16];
        fofBuffer_vpu_vlmul = _RANDOM[10'h1D6][20:18];
        fofBuffer_vpu_specVill = _RANDOM[10'h1D6][21];
        fofBuffer_vpu_specVma = _RANDOM[10'h1D6][22];
        fofBuffer_vpu_specVta = _RANDOM[10'h1D6][23];
        fofBuffer_vpu_specVsew = _RANDOM[10'h1D6][25:24];
        fofBuffer_vpu_specVlmul = _RANDOM[10'h1D6][28:26];
        fofBuffer_vpu_vm = _RANDOM[10'h1D6][29];
        fofBuffer_vpu_vstart = {_RANDOM[10'h1D6][31:30], _RANDOM[10'h1D7][5:0]};
        fofBuffer_vpu_frm = _RANDOM[10'h1D7][8:6];
        fofBuffer_vpu_fpu_isFpToVecInst = _RANDOM[10'h1D7][9];
        fofBuffer_vpu_fpu_isFP32Instr = _RANDOM[10'h1D7][10];
        fofBuffer_vpu_fpu_isFP64Instr = _RANDOM[10'h1D7][11];
        fofBuffer_vpu_fpu_isReduction = _RANDOM[10'h1D7][12];
        fofBuffer_vpu_fpu_isFoldTo1_2 = _RANDOM[10'h1D7][13];
        fofBuffer_vpu_fpu_isFoldTo1_4 = _RANDOM[10'h1D7][14];
        fofBuffer_vpu_fpu_isFoldTo1_8 = _RANDOM[10'h1D7][15];
        fofBuffer_vpu_vxrm = _RANDOM[10'h1D7][17:16];
        fofBuffer_vpu_vuopIdx = _RANDOM[10'h1D7][24:18];
        fofBuffer_vpu_lastUop = _RANDOM[10'h1D7][25];
        fofBuffer_vpu_nf = _RANDOM[10'h1DC][4:2];
        fofBuffer_vpu_veew = _RANDOM[10'h1DC][6:5];
        fofBuffer_vpu_isReverse = _RANDOM[10'h1DC][7];
        fofBuffer_vpu_isExt = _RANDOM[10'h1DC][8];
        fofBuffer_vpu_isNarrow = _RANDOM[10'h1DC][9];
        fofBuffer_vpu_isDstMask = _RANDOM[10'h1DC][10];
        fofBuffer_vpu_isOpMask = _RANDOM[10'h1DC][11];
        fofBuffer_vpu_isMove = _RANDOM[10'h1DC][12];
        fofBuffer_vpu_isDependOldVd = _RANDOM[10'h1DC][13];
        fofBuffer_vpu_isWritePartVd = _RANDOM[10'h1DC][14];
        fofBuffer_vpu_isVleff = _RANDOM[10'h1DC][15];
        fofBuffer_vpu_maskVecGen = _RANDOM[10'h1DC][31:16];
        fofBuffer_vpu_sew8 = _RANDOM[10'h1DD][0];
        fofBuffer_vpu_sew16 = _RANDOM[10'h1DD][1];
        fofBuffer_vpu_sew32 = _RANDOM[10'h1DD][2];
        fofBuffer_vpu_sew64 = _RANDOM[10'h1DD][3];
        fofBuffer_pdest = {_RANDOM[10'h1DF][31:30], _RANDOM[10'h1E0][5:0]};
        fofBuffer_robIdx_flag = _RANDOM[10'h1E0][25];
        fofBuffer_robIdx_value = {_RANDOM[10'h1E0][31:26], _RANDOM[10'h1E1][2:0]};
        fofBuffer_perfDebugInfo_eliminatedMove = _RANDOM[10'h1E1][17];
        fofBuffer_perfDebugInfo_renameTime =
          {_RANDOM[10'h1E1][31:18], _RANDOM[10'h1E2], _RANDOM[10'h1E3][17:0]};
        fofBuffer_perfDebugInfo_dispatchTime =
          {_RANDOM[10'h1E3][31:18], _RANDOM[10'h1E4], _RANDOM[10'h1E5][17:0]};
        fofBuffer_perfDebugInfo_enqRsTime =
          {_RANDOM[10'h1E5][31:18], _RANDOM[10'h1E6], _RANDOM[10'h1E7][17:0]};
        fofBuffer_perfDebugInfo_selectTime =
          {_RANDOM[10'h1E7][31:18], _RANDOM[10'h1E8], _RANDOM[10'h1E9][17:0]};
        fofBuffer_perfDebugInfo_issueTime =
          {_RANDOM[10'h1E9][31:18], _RANDOM[10'h1EA], _RANDOM[10'h1EB][17:0]};
        fofBuffer_perfDebugInfo_runahead_checkpoint_id =
          {_RANDOM[10'h1ED][31:18], _RANDOM[10'h1EE], _RANDOM[10'h1EF][17:0]};
        fofBuffer_perfDebugInfo_tlbFirstReqTime =
          {_RANDOM[10'h1EF][31:18], _RANDOM[10'h1F0], _RANDOM[10'h1F1][17:0]};
        fofBuffer_perfDebugInfo_tlbRespTime =
          {_RANDOM[10'h1F1][31:18], _RANDOM[10'h1F2], _RANDOM[10'h1F3][17:0]};
        fofBuffer_debug_seqNum_seqNum =
          {_RANDOM[10'h1F3][31:18], _RANDOM[10'h1F4], _RANDOM[10'h1F5][9:0]};
        fofBuffer_debug_seqNum_uopIdx = _RANDOM[10'h1F5][17:10];
        fofBufferValid = _RANDOM[10'h1F7][31];
        state = _RANDOM[10'h1F8][3:0];
        curPtr = _RANDOM[10'h1F8][4];
        isMisalignReg = _RANDOM[10'h1F8][5];
        notCross16ByteReg = _RANDOM[10'h1F8][6];
        combinedData = {_RANDOM[10'h1F8][31:7], _RANDOM[10'h1F9], _RANDOM[10'h1FA][6:0]};
        lowPagePaddr = {_RANDOM[10'h1FA][31:7], _RANDOM[10'h1FB][22:0]};
        triggerDebugMode = _RANDOM[10'h200][11];
        triggerBreakpoint = _RANDOM[10'h200][12];
        last_REG = _RANDOM[10'h200][13];
        nextBaseVaddr_r =
          {_RANDOM[10'h200][31:14], _RANDOM[10'h201], _RANDOM[10'h202][13:0]};
        io_uopwriteback_valid_REG = _RANDOM[10'h202][14];
        io_uopwriteback_bits_r_data_0 =
          {_RANDOM[10'h202][31:15],
           _RANDOM[10'h203],
           _RANDOM[10'h204],
           _RANDOM[10'h205],
           _RANDOM[10'h206][14:0]};
        io_uopwriteback_bits_r_pdest = _RANDOM[10'h206][21:15];
        io_uopwriteback_bits_r_robIdx_flag = _RANDOM[10'h206][27];
        io_uopwriteback_bits_r_robIdx_value =
          {_RANDOM[10'h206][31:28], _RANDOM[10'h207][4:0]};
        io_uopwriteback_bits_r_vecWen = _RANDOM[10'h207][5];
        io_uopwriteback_bits_r_v0Wen = _RANDOM[10'h207][6];
        io_uopwriteback_bits_r_vlWen = _RANDOM[10'h207][7];
        io_uopwriteback_bits_r_exceptionVec_3 = _RANDOM[10'h207][11];
        io_uopwriteback_bits_r_exceptionVec_5 = _RANDOM[10'h207][13];
        io_uopwriteback_bits_r_exceptionVec_7 = _RANDOM[10'h207][15];
        io_uopwriteback_bits_r_exceptionVec_13 = _RANDOM[10'h207][21];
        io_uopwriteback_bits_r_exceptionVec_15 = _RANDOM[10'h207][23];
        io_uopwriteback_bits_r_exceptionVec_19 = _RANDOM[10'h207][27];
        io_uopwriteback_bits_r_exceptionVec_21 = _RANDOM[10'h207][29];
        io_uopwriteback_bits_r_exceptionVec_23 = _RANDOM[10'h207][31];
        io_uopwriteback_bits_r_trigger = _RANDOM[10'h208][3:0];
        io_uopwriteback_bits_r_vls_vpu_vill = _RANDOM[10'h208][4];
        io_uopwriteback_bits_r_vls_vpu_vma = _RANDOM[10'h208][5];
        io_uopwriteback_bits_r_vls_vpu_vta = _RANDOM[10'h208][6];
        io_uopwriteback_bits_r_vls_vpu_vsew = _RANDOM[10'h208][8:7];
        io_uopwriteback_bits_r_vls_vpu_vlmul = _RANDOM[10'h208][11:9];
        io_uopwriteback_bits_r_vls_vpu_specVill = _RANDOM[10'h208][12];
        io_uopwriteback_bits_r_vls_vpu_specVma = _RANDOM[10'h208][13];
        io_uopwriteback_bits_r_vls_vpu_specVta = _RANDOM[10'h208][14];
        io_uopwriteback_bits_r_vls_vpu_specVsew = _RANDOM[10'h208][16:15];
        io_uopwriteback_bits_r_vls_vpu_specVlmul = _RANDOM[10'h208][19:17];
        io_uopwriteback_bits_r_vls_vpu_vm = _RANDOM[10'h208][20];
        io_uopwriteback_bits_r_vls_vpu_vstart = _RANDOM[10'h208][28:21];
        io_uopwriteback_bits_r_vls_vpu_frm = _RANDOM[10'h208][31:29];
        io_uopwriteback_bits_r_vls_vpu_fpu_isFpToVecInst = _RANDOM[10'h209][0];
        io_uopwriteback_bits_r_vls_vpu_fpu_isFP32Instr = _RANDOM[10'h209][1];
        io_uopwriteback_bits_r_vls_vpu_fpu_isFP64Instr = _RANDOM[10'h209][2];
        io_uopwriteback_bits_r_vls_vpu_fpu_isReduction = _RANDOM[10'h209][3];
        io_uopwriteback_bits_r_vls_vpu_fpu_isFoldTo1_2 = _RANDOM[10'h209][4];
        io_uopwriteback_bits_r_vls_vpu_fpu_isFoldTo1_4 = _RANDOM[10'h209][5];
        io_uopwriteback_bits_r_vls_vpu_fpu_isFoldTo1_8 = _RANDOM[10'h209][6];
        io_uopwriteback_bits_r_vls_vpu_vxrm = _RANDOM[10'h209][8:7];
        io_uopwriteback_bits_r_vls_vpu_vuopIdx = _RANDOM[10'h209][15:9];
        io_uopwriteback_bits_r_vls_vpu_lastUop = _RANDOM[10'h209][16];
        io_uopwriteback_bits_r_vls_vpu_vmask =
          {_RANDOM[10'h209][31:17],
           _RANDOM[10'h20A],
           _RANDOM[10'h20B],
           _RANDOM[10'h20C],
           _RANDOM[10'h20D][16:0]};
        io_uopwriteback_bits_r_vls_vpu_vl = _RANDOM[10'h20D][24:17];
        io_uopwriteback_bits_r_vls_vpu_nf = _RANDOM[10'h20D][27:25];
        io_uopwriteback_bits_r_vls_vpu_veew = _RANDOM[10'h20D][29:28];
        io_uopwriteback_bits_r_vls_vpu_isReverse = _RANDOM[10'h20D][30];
        io_uopwriteback_bits_r_vls_vpu_isExt = _RANDOM[10'h20D][31];
        io_uopwriteback_bits_r_vls_vpu_isNarrow = _RANDOM[10'h20E][0];
        io_uopwriteback_bits_r_vls_vpu_isDstMask = _RANDOM[10'h20E][1];
        io_uopwriteback_bits_r_vls_vpu_isOpMask = _RANDOM[10'h20E][2];
        io_uopwriteback_bits_r_vls_vpu_isMove = _RANDOM[10'h20E][3];
        io_uopwriteback_bits_r_vls_vpu_isDependOldVd = _RANDOM[10'h20E][4];
        io_uopwriteback_bits_r_vls_vpu_isWritePartVd = _RANDOM[10'h20E][5];
        io_uopwriteback_bits_r_vls_vpu_isVleff = _RANDOM[10'h20E][6];
        io_uopwriteback_bits_r_vls_vpu_maskVecGen = _RANDOM[10'h20E][22:7];
        io_uopwriteback_bits_r_vls_vpu_sew8 = _RANDOM[10'h20E][23];
        io_uopwriteback_bits_r_vls_vpu_sew16 = _RANDOM[10'h20E][24];
        io_uopwriteback_bits_r_vls_vpu_sew32 = _RANDOM[10'h20E][25];
        io_uopwriteback_bits_r_vls_vpu_sew64 = _RANDOM[10'h20E][26];
        io_uopwriteback_bits_r_vls_vdIdx = _RANDOM[10'h20F][5:3];
        io_uopwriteback_bits_r_vls_vdIdxInField = _RANDOM[10'h20F][8:6];
        io_uopwriteback_bits_r_vls_isIndexed = _RANDOM[10'h20F][9];
        io_uopwriteback_bits_r_vls_isMasked = _RANDOM[10'h20F][10];
        io_uopwriteback_bits_r_vls_isStrided = _RANDOM[10'h20F][11];
        io_uopwriteback_bits_r_vls_isWhole = _RANDOM[10'h20F][12];
        io_uopwriteback_bits_r_vls_isVecLoad = _RANDOM[10'h20F][13];
        io_uopwriteback_bits_r_vls_isVlm = _RANDOM[10'h20F][14];
        io_uopwriteback_bits_r_perfDebugInfo_eliminatedMove = _RANDOM[10'h212][20];
        io_uopwriteback_bits_r_perfDebugInfo_renameTime =
          {_RANDOM[10'h212][31:21], _RANDOM[10'h213], _RANDOM[10'h214][20:0]};
        io_uopwriteback_bits_r_perfDebugInfo_dispatchTime =
          {_RANDOM[10'h214][31:21], _RANDOM[10'h215], _RANDOM[10'h216][20:0]};
        io_uopwriteback_bits_r_perfDebugInfo_enqRsTime =
          {_RANDOM[10'h216][31:21], _RANDOM[10'h217], _RANDOM[10'h218][20:0]};
        io_uopwriteback_bits_r_perfDebugInfo_selectTime =
          {_RANDOM[10'h218][31:21], _RANDOM[10'h219], _RANDOM[10'h21A][20:0]};
        io_uopwriteback_bits_r_perfDebugInfo_issueTime =
          {_RANDOM[10'h21A][31:21], _RANDOM[10'h21B], _RANDOM[10'h21C][20:0]};
        io_uopwriteback_bits_r_perfDebugInfo_runahead_checkpoint_id =
          {_RANDOM[10'h21E][31:21], _RANDOM[10'h21F], _RANDOM[10'h220][20:0]};
        io_uopwriteback_bits_r_perfDebugInfo_tlbFirstReqTime =
          {_RANDOM[10'h220][31:21], _RANDOM[10'h221], _RANDOM[10'h222][20:0]};
        io_uopwriteback_bits_r_perfDebugInfo_tlbRespTime =
          {_RANDOM[10'h222][31:21], _RANDOM[10'h223], _RANDOM[10'h224][20:0]};
        io_uopwriteback_bits_r_debug_seqNum_seqNum =
          {_RANDOM[10'h224][31:21], _RANDOM[10'h225], _RANDOM[10'h226][12:0]};
        io_uopwriteback_bits_r_debug_seqNum_uopIdx = _RANDOM[10'h226][20:13];
        io_feedback_valid_REG = _RANDOM[10'h226][21];
        io_feedback_bits_r_sqIdx_flag = _RANDOM[10'h227][13];
        io_feedback_bits_r_sqIdx_value = _RANDOM[10'h227][19:14];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        instMicroOpValid = 1'h0;
        enqPtr_flag = 1'h0;
        enqPtr_value = 3'h0;
        deqPtr_flag = 1'h0;
        deqPtr_value = 3'h0;
        stridePtrReg_value = 3'h0;
        segmentIdx = 8'h0;
        fieldIdx = 4'h0;
        segmentOffset = 64'h0;
        splitPtr_flag = 1'h0;
        splitPtr_value = 3'h0;
        latchVaddr = 64'h0;
        latchVaddrDup = 64'h0;
        fofBuffer_fuOpType = 9'h0;
        fofBuffer_vecWen = 1'h0;
        fofBuffer_v0Wen = 1'h0;
        fofBuffer_vlWen = 1'h0;
        fofBuffer_vpu_vill = 1'h0;
        fofBuffer_vpu_vma = 1'h0;
        fofBuffer_vpu_vta = 1'h0;
        fofBuffer_vpu_vsew = 2'h0;
        fofBuffer_vpu_vlmul = 3'h0;
        fofBuffer_vpu_specVill = 1'h0;
        fofBuffer_vpu_specVma = 1'h0;
        fofBuffer_vpu_specVta = 1'h0;
        fofBuffer_vpu_specVsew = 2'h0;
        fofBuffer_vpu_specVlmul = 3'h0;
        fofBuffer_vpu_vm = 1'h0;
        fofBuffer_vpu_vstart = 8'h0;
        fofBuffer_vpu_frm = 3'h0;
        fofBuffer_vpu_fpu_isFpToVecInst = 1'h0;
        fofBuffer_vpu_fpu_isFP32Instr = 1'h0;
        fofBuffer_vpu_fpu_isFP64Instr = 1'h0;
        fofBuffer_vpu_fpu_isReduction = 1'h0;
        fofBuffer_vpu_fpu_isFoldTo1_2 = 1'h0;
        fofBuffer_vpu_fpu_isFoldTo1_4 = 1'h0;
        fofBuffer_vpu_fpu_isFoldTo1_8 = 1'h0;
        fofBuffer_vpu_vxrm = 2'h0;
        fofBuffer_vpu_vuopIdx = 7'h0;
        fofBuffer_vpu_lastUop = 1'h0;
        fofBuffer_vpu_nf = 3'h0;
        fofBuffer_vpu_veew = 2'h0;
        fofBuffer_vpu_isReverse = 1'h0;
        fofBuffer_vpu_isExt = 1'h0;
        fofBuffer_vpu_isNarrow = 1'h0;
        fofBuffer_vpu_isDstMask = 1'h0;
        fofBuffer_vpu_isOpMask = 1'h0;
        fofBuffer_vpu_isMove = 1'h0;
        fofBuffer_vpu_isDependOldVd = 1'h0;
        fofBuffer_vpu_isWritePartVd = 1'h0;
        fofBuffer_vpu_isVleff = 1'h0;
        fofBuffer_vpu_maskVecGen = 16'h0;
        fofBuffer_vpu_sew8 = 1'h0;
        fofBuffer_vpu_sew16 = 1'h0;
        fofBuffer_vpu_sew32 = 1'h0;
        fofBuffer_vpu_sew64 = 1'h0;
        fofBuffer_pdest = 8'h0;
        fofBuffer_robIdx_flag = 1'h0;
        fofBuffer_robIdx_value = 9'h0;
        fofBuffer_perfDebugInfo_eliminatedMove = 1'h0;
        fofBuffer_perfDebugInfo_renameTime = 64'h0;
        fofBuffer_perfDebugInfo_dispatchTime = 64'h0;
        fofBuffer_perfDebugInfo_enqRsTime = 64'h0;
        fofBuffer_perfDebugInfo_selectTime = 64'h0;
        fofBuffer_perfDebugInfo_issueTime = 64'h0;
        fofBuffer_perfDebugInfo_runahead_checkpoint_id = 64'h0;
        fofBuffer_perfDebugInfo_tlbFirstReqTime = 64'h0;
        fofBuffer_perfDebugInfo_tlbRespTime = 64'h0;
        fofBuffer_debug_seqNum_seqNum = 56'h0;
        fofBuffer_debug_seqNum_uopIdx = 8'h0;
        fofBufferValid = 1'h0;
        state = 4'h0;
        curPtr = 1'h0;
        isMisalignReg = 1'h0;
        notCross16ByteReg = 1'h0;
        combinedData = 64'h0;
        lowPagePaddr = 48'h0;
        triggerDebugMode = 1'h0;
        triggerBreakpoint = 1'h0;
        last_REG = 1'h0;
        nextBaseVaddr_r = 64'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  VSegmentTrigger segmentTrigger (
    .tdataVec_io_fromCsrTrigger_tdataVec_0_matchType
      (io_fromCsrTrigger_tdataVec_0_matchType),
    .tdataVec_io_fromCsrTrigger_tdataVec_0_select
      (io_fromCsrTrigger_tdataVec_0_select),
    .tdataVec_io_fromCsrTrigger_tdataVec_0_timing
      (io_fromCsrTrigger_tdataVec_0_timing),
    .tdataVec_io_fromCsrTrigger_tdataVec_0_action
      (io_fromCsrTrigger_tdataVec_0_action),
    .tdataVec_io_fromCsrTrigger_tdataVec_0_chain     (io_fromCsrTrigger_tdataVec_0_chain),
    .tdataVec_io_fromCsrTrigger_tdataVec_0_store     (io_fromCsrTrigger_tdataVec_0_store),
    .tdataVec_io_fromCsrTrigger_tdataVec_0_load      (io_fromCsrTrigger_tdataVec_0_load),
    .tdataVec_io_fromCsrTrigger_tdataVec_0_tdata2
      (io_fromCsrTrigger_tdataVec_0_tdata2),
    .tdataVec_io_fromCsrTrigger_tdataVec_1_matchType
      (io_fromCsrTrigger_tdataVec_1_matchType),
    .tdataVec_io_fromCsrTrigger_tdataVec_1_select
      (io_fromCsrTrigger_tdataVec_1_select),
    .tdataVec_io_fromCsrTrigger_tdataVec_1_timing
      (io_fromCsrTrigger_tdataVec_1_timing),
    .tdataVec_io_fromCsrTrigger_tdataVec_1_action
      (io_fromCsrTrigger_tdataVec_1_action),
    .tdataVec_io_fromCsrTrigger_tdataVec_1_chain     (io_fromCsrTrigger_tdataVec_1_chain),
    .tdataVec_io_fromCsrTrigger_tdataVec_1_store     (io_fromCsrTrigger_tdataVec_1_store),
    .tdataVec_io_fromCsrTrigger_tdataVec_1_load      (io_fromCsrTrigger_tdataVec_1_load),
    .tdataVec_io_fromCsrTrigger_tdataVec_1_tdata2
      (io_fromCsrTrigger_tdataVec_1_tdata2),
    .tdataVec_io_fromCsrTrigger_tdataVec_2_matchType
      (io_fromCsrTrigger_tdataVec_2_matchType),
    .tdataVec_io_fromCsrTrigger_tdataVec_2_select
      (io_fromCsrTrigger_tdataVec_2_select),
    .tdataVec_io_fromCsrTrigger_tdataVec_2_timing
      (io_fromCsrTrigger_tdataVec_2_timing),
    .tdataVec_io_fromCsrTrigger_tdataVec_2_action
      (io_fromCsrTrigger_tdataVec_2_action),
    .tdataVec_io_fromCsrTrigger_tdataVec_2_chain     (io_fromCsrTrigger_tdataVec_2_chain),
    .tdataVec_io_fromCsrTrigger_tdataVec_2_store     (io_fromCsrTrigger_tdataVec_2_store),
    .tdataVec_io_fromCsrTrigger_tdataVec_2_load      (io_fromCsrTrigger_tdataVec_2_load),
    .tdataVec_io_fromCsrTrigger_tdataVec_2_tdata2
      (io_fromCsrTrigger_tdataVec_2_tdata2),
    .tdataVec_io_fromCsrTrigger_tdataVec_3_matchType
      (io_fromCsrTrigger_tdataVec_3_matchType),
    .tdataVec_io_fromCsrTrigger_tdataVec_3_select
      (io_fromCsrTrigger_tdataVec_3_select),
    .tdataVec_io_fromCsrTrigger_tdataVec_3_timing
      (io_fromCsrTrigger_tdataVec_3_timing),
    .tdataVec_io_fromCsrTrigger_tdataVec_3_action
      (io_fromCsrTrigger_tdataVec_3_action),
    .tdataVec_io_fromCsrTrigger_tdataVec_3_chain     (io_fromCsrTrigger_tdataVec_3_chain),
    .tdataVec_io_fromCsrTrigger_tdataVec_3_store     (io_fromCsrTrigger_tdataVec_3_store),
    .tdataVec_io_fromCsrTrigger_tdataVec_3_load      (io_fromCsrTrigger_tdataVec_3_load),
    .tdataVec_io_fromCsrTrigger_tdataVec_3_tdata2
      (io_fromCsrTrigger_tdataVec_3_tdata2),
    .tdataVec_io_fromCsrTrigger_tEnableVec_0         (io_fromCsrTrigger_tEnableVec_0),
    .tdataVec_io_fromCsrTrigger_tEnableVec_1         (io_fromCsrTrigger_tEnableVec_1),
    .tdataVec_io_fromCsrTrigger_tEnableVec_2         (io_fromCsrTrigger_tEnableVec_2),
    .tdataVec_io_fromCsrTrigger_tEnableVec_3         (io_fromCsrTrigger_tEnableVec_3),
    .tdataVec_io_fromCsrTrigger_debugMode            (io_fromCsrTrigger_debugMode),
    .tdataVec_io_fromCsrTrigger_triggerCanRaiseBpExp
      (io_fromCsrTrigger_triggerCanRaiseBpExp),
    .tdataVec_io_fromLoadStore_vaddr                 (dcacheReqVaddr),
    .tdataVec_io_toLoadStore_triggerAction
      (_segmentTrigger_tdataVec_io_toLoadStore_triggerAction),
    .tdataVec_io_memType                             (instMicroOp_isVSegLoad)
  );
  NewPipelineConnectPipe_21 VSegmentUnitPipelineConnect (
    .clock                (clock),
    .reset                (reset),
    .io_in_ready          (_VSegmentUnitPipelineConnect_io_in_ready),
    .io_in_valid          (sbufferOut_valid),
    .io_in_bits_vaddr
      (isMisalignReg
         ? (notCross16ByteReg
              ? {latchVaddr[49:4], 4'h0}
              : curPtr ? 50'(_GEN_31 + 50'h8) : _GEN_31)
         : latchVaddr[49:0]),
    .io_in_bits_data
      (isMisalignReg
         ? (notCross16ByteReg
              ? notCross16ByteData[127:0]
              : curPtr
                  ? {1'h0, _Cross16ByteData_T_1[254:128]}
                  : _Cross16ByteData_T_1[127:0])
         : flowData),
    .io_in_bits_mask
      (~isMisalignReg | notCross16ByteReg
         ? wmask[15:0]
         : curPtr ? Cross16ByteMask[31:16] : Cross16ByteMask[15:0]),
    .io_in_bits_addr
      (isMisalignReg
         ? (notCross16ByteReg
              ? {instMicroOp_paddr[47:4], 4'h0}
              : {curPtr ? instMicroOp_paddr[47:3] : lowPagePaddr[47:3], 3'h0})
         : instMicroOp_paddr),
    .io_in_bits_vecValid  (_segmentInactiveFinish_T_1 & segmentActive),
    .io_out_ready         (io_sbuffer_ready),
    .io_out_valid         (_VSegmentUnitPipelineConnect_io_out_valid),
    .io_out_bits_vaddr    (io_sbuffer_bits_vaddr),
    .io_out_bits_data     (io_sbuffer_bits_data),
    .io_out_bits_mask     (io_sbuffer_bits_mask),
    .io_out_bits_addr     (io_sbuffer_bits_addr),
    .io_out_bits_vecValid (io_sbuffer_bits_vecValid),
    .io_rightOutFire      (io_sbuffer_ready & _VSegmentUnitPipelineConnect_io_out_valid)
  );
  assign io_uopwriteback_valid = io_uopwriteback_valid_REG;
  assign io_uopwriteback_bits_data_0 = io_uopwriteback_bits_r_data_0;
  assign io_uopwriteback_bits_pdest = io_uopwriteback_bits_r_pdest;
  assign io_uopwriteback_bits_pdestVl = 5'h0;
  assign io_uopwriteback_bits_robIdx_flag = io_uopwriteback_bits_r_robIdx_flag;
  assign io_uopwriteback_bits_robIdx_value = io_uopwriteback_bits_r_robIdx_value;
  assign io_uopwriteback_bits_vecWen = io_uopwriteback_bits_r_vecWen;
  assign io_uopwriteback_bits_v0Wen = io_uopwriteback_bits_r_v0Wen;
  assign io_uopwriteback_bits_vlWen = io_uopwriteback_bits_r_vlWen;
  assign io_uopwriteback_bits_exceptionVec_3 = io_uopwriteback_bits_r_exceptionVec_3;
  assign io_uopwriteback_bits_exceptionVec_5 = io_uopwriteback_bits_r_exceptionVec_5;
  assign io_uopwriteback_bits_exceptionVec_7 = io_uopwriteback_bits_r_exceptionVec_7;
  assign io_uopwriteback_bits_exceptionVec_13 = io_uopwriteback_bits_r_exceptionVec_13;
  assign io_uopwriteback_bits_exceptionVec_15 = io_uopwriteback_bits_r_exceptionVec_15;
  assign io_uopwriteback_bits_exceptionVec_19 = io_uopwriteback_bits_r_exceptionVec_19;
  assign io_uopwriteback_bits_exceptionVec_21 = io_uopwriteback_bits_r_exceptionVec_21;
  assign io_uopwriteback_bits_exceptionVec_23 = io_uopwriteback_bits_r_exceptionVec_23;
  assign io_uopwriteback_bits_trigger = io_uopwriteback_bits_r_trigger;
  assign io_uopwriteback_bits_vls_vpu_vill = io_uopwriteback_bits_r_vls_vpu_vill;
  assign io_uopwriteback_bits_vls_vpu_vma = io_uopwriteback_bits_r_vls_vpu_vma;
  assign io_uopwriteback_bits_vls_vpu_vta = io_uopwriteback_bits_r_vls_vpu_vta;
  assign io_uopwriteback_bits_vls_vpu_vsew = io_uopwriteback_bits_r_vls_vpu_vsew;
  assign io_uopwriteback_bits_vls_vpu_vlmul = io_uopwriteback_bits_r_vls_vpu_vlmul;
  assign io_uopwriteback_bits_vls_vpu_specVill = io_uopwriteback_bits_r_vls_vpu_specVill;
  assign io_uopwriteback_bits_vls_vpu_specVma = io_uopwriteback_bits_r_vls_vpu_specVma;
  assign io_uopwriteback_bits_vls_vpu_specVta = io_uopwriteback_bits_r_vls_vpu_specVta;
  assign io_uopwriteback_bits_vls_vpu_specVsew = io_uopwriteback_bits_r_vls_vpu_specVsew;
  assign io_uopwriteback_bits_vls_vpu_specVlmul =
    io_uopwriteback_bits_r_vls_vpu_specVlmul;
  assign io_uopwriteback_bits_vls_vpu_vm = io_uopwriteback_bits_r_vls_vpu_vm;
  assign io_uopwriteback_bits_vls_vpu_vstart = io_uopwriteback_bits_r_vls_vpu_vstart;
  assign io_uopwriteback_bits_vls_vpu_frm = io_uopwriteback_bits_r_vls_vpu_frm;
  assign io_uopwriteback_bits_vls_vpu_fpu_isFpToVecInst =
    io_uopwriteback_bits_r_vls_vpu_fpu_isFpToVecInst;
  assign io_uopwriteback_bits_vls_vpu_fpu_isFP32Instr =
    io_uopwriteback_bits_r_vls_vpu_fpu_isFP32Instr;
  assign io_uopwriteback_bits_vls_vpu_fpu_isFP64Instr =
    io_uopwriteback_bits_r_vls_vpu_fpu_isFP64Instr;
  assign io_uopwriteback_bits_vls_vpu_fpu_isReduction =
    io_uopwriteback_bits_r_vls_vpu_fpu_isReduction;
  assign io_uopwriteback_bits_vls_vpu_fpu_isFoldTo1_2 =
    io_uopwriteback_bits_r_vls_vpu_fpu_isFoldTo1_2;
  assign io_uopwriteback_bits_vls_vpu_fpu_isFoldTo1_4 =
    io_uopwriteback_bits_r_vls_vpu_fpu_isFoldTo1_4;
  assign io_uopwriteback_bits_vls_vpu_fpu_isFoldTo1_8 =
    io_uopwriteback_bits_r_vls_vpu_fpu_isFoldTo1_8;
  assign io_uopwriteback_bits_vls_vpu_vxrm = io_uopwriteback_bits_r_vls_vpu_vxrm;
  assign io_uopwriteback_bits_vls_vpu_vuopIdx = io_uopwriteback_bits_r_vls_vpu_vuopIdx;
  assign io_uopwriteback_bits_vls_vpu_lastUop = io_uopwriteback_bits_r_vls_vpu_lastUop;
  assign io_uopwriteback_bits_vls_vpu_vmask = io_uopwriteback_bits_r_vls_vpu_vmask;
  assign io_uopwriteback_bits_vls_vpu_vl = io_uopwriteback_bits_r_vls_vpu_vl;
  assign io_uopwriteback_bits_vls_vpu_nf = io_uopwriteback_bits_r_vls_vpu_nf;
  assign io_uopwriteback_bits_vls_vpu_veew = io_uopwriteback_bits_r_vls_vpu_veew;
  assign io_uopwriteback_bits_vls_vpu_isReverse =
    io_uopwriteback_bits_r_vls_vpu_isReverse;
  assign io_uopwriteback_bits_vls_vpu_isExt = io_uopwriteback_bits_r_vls_vpu_isExt;
  assign io_uopwriteback_bits_vls_vpu_isNarrow = io_uopwriteback_bits_r_vls_vpu_isNarrow;
  assign io_uopwriteback_bits_vls_vpu_isDstMask =
    io_uopwriteback_bits_r_vls_vpu_isDstMask;
  assign io_uopwriteback_bits_vls_vpu_isOpMask = io_uopwriteback_bits_r_vls_vpu_isOpMask;
  assign io_uopwriteback_bits_vls_vpu_isMove = io_uopwriteback_bits_r_vls_vpu_isMove;
  assign io_uopwriteback_bits_vls_vpu_isDependOldVd =
    io_uopwriteback_bits_r_vls_vpu_isDependOldVd;
  assign io_uopwriteback_bits_vls_vpu_isWritePartVd =
    io_uopwriteback_bits_r_vls_vpu_isWritePartVd;
  assign io_uopwriteback_bits_vls_vpu_isVleff = io_uopwriteback_bits_r_vls_vpu_isVleff;
  assign io_uopwriteback_bits_vls_vpu_maskVecGen =
    io_uopwriteback_bits_r_vls_vpu_maskVecGen;
  assign io_uopwriteback_bits_vls_vpu_sew8 = io_uopwriteback_bits_r_vls_vpu_sew8;
  assign io_uopwriteback_bits_vls_vpu_sew16 = io_uopwriteback_bits_r_vls_vpu_sew16;
  assign io_uopwriteback_bits_vls_vpu_sew32 = io_uopwriteback_bits_r_vls_vpu_sew32;
  assign io_uopwriteback_bits_vls_vpu_sew64 = io_uopwriteback_bits_r_vls_vpu_sew64;
  assign io_uopwriteback_bits_vls_vdIdx = io_uopwriteback_bits_r_vls_vdIdx;
  assign io_uopwriteback_bits_vls_vdIdxInField = io_uopwriteback_bits_r_vls_vdIdxInField;
  assign io_uopwriteback_bits_vls_isIndexed = io_uopwriteback_bits_r_vls_isIndexed;
  assign io_uopwriteback_bits_vls_isMasked = io_uopwriteback_bits_r_vls_isMasked;
  assign io_uopwriteback_bits_vls_isStrided = io_uopwriteback_bits_r_vls_isStrided;
  assign io_uopwriteback_bits_vls_isWhole = io_uopwriteback_bits_r_vls_isWhole;
  assign io_uopwriteback_bits_vls_isVecLoad = io_uopwriteback_bits_r_vls_isVecLoad;
  assign io_uopwriteback_bits_vls_isVlm = io_uopwriteback_bits_r_vls_isVlm;
  assign io_uopwriteback_bits_debug_isMMIO = 1'h0;
  assign io_uopwriteback_bits_debug_isNCIO = 1'h0;
  assign io_uopwriteback_bits_debug_isPerfCnt = 1'h0;
  assign io_uopwriteback_bits_debug_paddr = 48'h0;
  assign io_uopwriteback_bits_debug_vaddr = 50'h0;
  assign io_uopwriteback_bits_perfDebugInfo_eliminatedMove =
    io_uopwriteback_bits_r_perfDebugInfo_eliminatedMove;
  assign io_uopwriteback_bits_perfDebugInfo_renameTime =
    io_uopwriteback_bits_r_perfDebugInfo_renameTime;
  assign io_uopwriteback_bits_perfDebugInfo_dispatchTime =
    io_uopwriteback_bits_r_perfDebugInfo_dispatchTime;
  assign io_uopwriteback_bits_perfDebugInfo_enqRsTime =
    io_uopwriteback_bits_r_perfDebugInfo_enqRsTime;
  assign io_uopwriteback_bits_perfDebugInfo_selectTime =
    io_uopwriteback_bits_r_perfDebugInfo_selectTime;
  assign io_uopwriteback_bits_perfDebugInfo_issueTime =
    io_uopwriteback_bits_r_perfDebugInfo_issueTime;
  assign io_uopwriteback_bits_perfDebugInfo_runahead_checkpoint_id =
    io_uopwriteback_bits_r_perfDebugInfo_runahead_checkpoint_id;
  assign io_uopwriteback_bits_perfDebugInfo_tlbFirstReqTime =
    io_uopwriteback_bits_r_perfDebugInfo_tlbFirstReqTime;
  assign io_uopwriteback_bits_perfDebugInfo_tlbRespTime =
    io_uopwriteback_bits_r_perfDebugInfo_tlbRespTime;
  assign io_uopwriteback_bits_debug_seqNum_seqNum =
    io_uopwriteback_bits_r_debug_seqNum_seqNum;
  assign io_uopwriteback_bits_debug_seqNum_uopIdx =
    io_uopwriteback_bits_r_debug_seqNum_uopIdx;
  assign io_rdcache_req_valid = io_rdcache_req_valid_0;
  assign io_rdcache_req_bits_vaddr = dcacheReqVaddr;
  assign io_rdcache_req_bits_vaddr_dup =
    isMisalignReg
      ? {curPtr ? 47'(latchVaddrDup[49:3] + 47'h1) : latchVaddrDup[49:3], 3'h0}
      : latchVaddrDup[49:0];
  assign io_rdcache_s2_pc = instMicroOp_uop_pc;
  assign io_rdcache_is128Req = notCross16ByteReg;
  assign io_rdcache_s1_paddr_dup_lsu = dcacheReqPaddr;
  assign io_rdcache_s1_paddr_dup_dcache = dcacheReqPaddr;
  assign io_sbuffer_valid = _VSegmentUnitPipelineConnect_io_out_valid;
  assign io_vecDifftestInfo_bits_uop_fuType = _GEN_32[deqPtr_value];
  assign io_vecDifftestInfo_bits_uop_fuOpType = _GEN_33[deqPtr_value];
  assign io_vecDifftestInfo_bits_uop_vpu_nf = _GEN_34[deqPtr_value];
  assign io_vecDifftestInfo_bits_uop_vpu_veew = _GEN_35[deqPtr_value];
  assign io_vecDifftestInfo_bits_uop_robIdx_value = _GEN_36[deqPtr_value];
  assign io_dtlb_req_valid = _triggerBreakpoint_T_1 & segmentActive;
  assign io_dtlb_req_bits_vaddr = tlbReqVaddr[49:0];
  assign io_dtlb_req_bits_fullva = tlbReqVaddr;
  assign io_dtlb_req_bits_cmd = {2'h0, ~instMicroOp_isVSegLoad};
  assign io_dtlb_req_bits_debug_robIdx_flag = instMicroOp_uop_robIdx_flag;
  assign io_dtlb_req_bits_debug_robIdx_value = instMicroOp_uop_robIdx_value;
  assign io_flush_sbuffer_valid =
    ~io_flush_sbuffer_empty & (state == 4'h1 | state == 4'h2);
  assign io_feedback_valid = io_feedback_valid_REG;
  assign io_feedback_bits_sqIdx_flag = io_feedback_bits_r_sqIdx_flag;
  assign io_feedback_bits_sqIdx_value = io_feedback_bits_r_sqIdx_value;
  assign io_exceptionInfo_valid =
    _io_exceptionInfo_valid_T
    & (|{instMicroOp_uop_exceptionVec_23,
         instMicroOp_uop_exceptionVec_21,
         instMicroOp_uop_exceptionVec_19,
         instMicroOp_uop_exceptionVec_15,
         instMicroOp_uop_exceptionVec_13,
         instMicroOp_uop_exceptionVec_7,
         instMicroOp_uop_exceptionVec_5,
         instMicroOp_uop_exceptionVec_3})
    & _io_exceptionInfo_valid_T_4 != _io_exceptionInfo_valid_T_5;
  assign io_exceptionInfo_bits_vaddr = instMicroOp_exceptionVaddr;
  assign io_exceptionInfo_bits_gpaddr = instMicroOp_exceptionGpaddr[49:0];
  assign io_exceptionInfo_bits_isForVSnonLeafPTE = instMicroOp_exceptionIsForVSnonLeafPTE;
endmodule
