# VDS TCL Workshop 5th to 9th July
# DAY 1
1.CSV File is not provided

2.CSV File is not existed in the format

3.helps the user for options
![image](https://github.com/kalai-karthik/KALAIARASI/assets/139237383/813c9503-3861-44d0-b10c-00e8cd457b74)
![image](https://github.com/kalai-karthik/KALAIARASI/assets/139237383/b60fc1d8-60dd-447e-8cc7-97b6353bfed2)
# DAY 2
1.Creating the variables

![image](https://github.com/kalai-karthik/KALAIARASI/assets/139237383/43ec9efa-91d7-4d92-8949-29b99a22f87d)

2.Checking the directory or file exist in the path

![image](https://github.com/kalai-karthik/KALAIARASI/assets/139237383/9a727503-d62d-48bf-81a8-eca14fc68040)
# DAY 3
1.Creating SDC file with clock constraints

![image](https://github.com/kalai-karthik/KALAIARASI/assets/139237383/d3d3112f-fdde-4197-a711-a14b908bd5fc)

File created in the output directory

![image](https://github.com/kalai-karthik/KALAIARASI/assets/139237383/76df14d6-24d4-457b-bc46-5857f1bb8f9e)

![image](https://github.com/kalai-karthik/KALAIARASI/assets/139237383/05f64adf-4350-4109-b079-bcab0a9efe1d)
2.INPUT PORTS Constraints in SDC file

![image](https://github.com/kalai-karthik/KALAIARASI/assets/139237383/92af41b3-b17a-4a9c-9176-33777be0091a)
# DAY 4
1.INPUT PORTS Constraints in SDC file
![image](https://github.com/kalai-karthik/KALAIARASI/assets/139237383/ee1089c8-a2fd-4596-8357-0c2cc72286c5)
2.Memory design and Synthesized result in YOSYS

![image](https://github.com/kalai-karthik/KALAIARASI/assets/139237383/8c614253-f015-48ee-8fc3-81edda26cbd8)

![image](https://github.com/kalai-karthik/KALAIARASI/assets/139237383/3607cd2a-7776-4145-8282-b0643a1a99b5)
3.Synthesized netlist of memory design

![image](https://github.com/kalai-karthik/KALAIARASI/assets/139237383/f6f73957-b796-4f05-85b9-8a9e842d7799)
4.Hierarchy check

![image](https://github.com/kalai-karthik/KALAIARASI/assets/139237383/dc0ac1bd-4788-47db-958d-4a36ee8453bd)
Hierarchy check with Error

![image](https://github.com/kalai-karthik/KALAIARASI/assets/139237383/b68c8d98-8543-4a7d-9ec6-6eefa9a0ba87)
5.Hierarchy check without Error

![image](https://github.com/kalai-karthik/KALAIARASI/assets/139237383/cb40bc76-3191-4a70-bda4-d4139d8a7a6a)
# DAY 5
1.Synthesis stopped with error

![image](https://github.com/kalai-karthik/KALAIARASI/assets/139237383/5fcd3e95-11f3-4d68-955b-18b4bbb72f37)
2.Synthesis finished successfully

![image](https://github.com/kalai-karthik/KALAIARASI/assets/139237383/4d40db72-3282-4e38-8f74-b6a47580b2cd)
3.Snapshot of the generated timing file

![image](https://github.com/kalai-karthik/KALAIARASI/assets/139237383/4f06e64d-8d11-4867-8fe9-0f1e6de774d7)
4.Snapshot of Result file

![image](https://github.com/kalai-karthik/KALAIARASI/assets/139237383/cb87d641-8d9c-4595-984d-0361a3282a83)
5.QOR RESULT

![image](https://github.com/kalai-karthik/KALAIARASI/assets/139237383/6794b8b0-38ae-4e03-b395-470bd6700bfe)

