
---------- Begin Simulation Statistics ----------
simSeconds                                   0.012606                       # Number of seconds simulated (Second)
simTicks                                  12605705500                       # Number of ticks simulated (Tick)
finalTick                                 12605705500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    163.17                       # Real time elapsed on the host (Second)
hostTickRate                                 77255494                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     649304                       # Number of bytes of host memory used (Byte)
simInsts                                     10000001                       # Number of instructions simulated (Count)
simOps                                       28071385                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    61286                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     172038                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         25211412                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        29391942                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    81557                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       29217427                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    226                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1402107                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1494475                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               27985                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            25166040                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.160986                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.730156                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  14711905     58.46%     58.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2366045      9.40%     67.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   3067499     12.19%     80.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2303035      9.15%     89.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1145804      4.55%     93.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    688114      2.73%     96.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    543148      2.16%     98.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    199315      0.79%     99.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    141175      0.56%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              25166040                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   21959     16.98%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     16.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  56764     43.90%     60.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 50584     39.12%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          308      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      19804273     67.78%     67.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       995042      3.41%     71.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       3000043     10.27%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2812059      9.62%     91.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      2470066      8.45%     99.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        81441      0.28%     99.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        54195      0.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       29217427                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.158897                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              129307                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.004426                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 83243947                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                30547896                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        28804024                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    486480                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   327970                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           242603                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    29103186                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       243240                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                         33042                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                         155924                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                           14                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   29473499                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       54                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      2900544                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                     2550516                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                     81491                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            12                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                289                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect               4256                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect            2459                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                     6715                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          29203556                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2889983                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     13871                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            5411065                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1066874                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      2521082                       # Number of stores executed (Count)
system.cpu.numRate                           1.158347                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     29202647                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    29046627                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      22476279                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                      65733829                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.152122                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.341929                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             371                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           45372                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      28071385                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               2.521141                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          2.521141                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.396646                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.396646                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   67429355                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  32366078                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      269403                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     189036                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    23464993                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   10045347                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   6578642                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                   107140                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        2900544                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       2550516                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       293121                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       113638                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1081851                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            615185                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              6665                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               337708                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  336610                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.996749                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  218581                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 47                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             452                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                155                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              297                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          126                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1377215                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           53571                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              6550                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     24978410                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.123826                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.161594                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        15318170     61.33%     61.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         5440403     21.78%     83.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          608190      2.43%     85.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          691863      2.77%     88.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          166998      0.67%     88.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          858656      3.44%     92.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          212794      0.85%     93.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          349711      1.40%     94.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1331625      5.33%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     24978410                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             10000001                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               28071385                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     4928713                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2723114                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1030644                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     214268                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    27481991                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                214813                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           13      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     19178449     68.32%     68.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       964262      3.44%     71.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv      2999948     10.69%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2669547      9.51%     91.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2152032      7.67%     99.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        53567      0.19%     99.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        53567      0.19%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     28071385                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1331625                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        4030608                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           4030608                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       4030608                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          4030608                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       104144                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          104144                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       104144                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         104144                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   8678306499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   8678306499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   8678306499                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   8678306499                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      4134752                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       4134752                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      4134752                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      4134752                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.025187                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.025187                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.025187                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.025187                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 83329.874971                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 83329.874971                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 83329.874971                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 83329.874971                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs          329                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            7                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs             47                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       103393                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            103393                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          164                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           164                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          164                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          164                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       103980                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       103980                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       103980                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       103980                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   8563952500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   8563952500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   8563952500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   8563952500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.025148                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.025148                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.025148                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.025148                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 82361.535872                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 82361.535872                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 82361.535872                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 82361.535872                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                 103460                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1925551                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1925551                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          262                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           262                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     18835500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     18835500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1925813                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1925813                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000136                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000136                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 71891.221374                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 71891.221374                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          146                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          146                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          116                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          116                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data      9426500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total      9426500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000060                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000060                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 81262.931034                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 81262.931034                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2105057                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2105057                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       103882                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       103882                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   8659470999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   8659470999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2208939                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2208939                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.047028                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.047028                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 83358.724312                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 83358.724312                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           18                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           18                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       103864                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       103864                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   8554526000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   8554526000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.047020                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.047020                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 82362.762844                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 82362.762844                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  12605705500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           509.641373                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              4134589                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             103972                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              39.766370                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              176500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   509.641373                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.995393                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.995393                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           84                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          411                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           16642980                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          16642980                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12605705500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   942013                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              20369809                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1654231                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               2166945                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  33042                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               336435                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   343                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               29737207                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1777                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  12605705500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12605705500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles            1186165                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       11703731                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1081851                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             555346                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      23944200                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   66740                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  259                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1945                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles          101                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.cacheLines                   1138294                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   660                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           25166040                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.233987                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.760167                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 20511913     81.51%     81.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   141410      0.56%     82.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   391869      1.56%     83.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   157606      0.63%     84.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   144429      0.57%     84.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   283994      1.13%     85.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   288610      1.15%     87.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    42427      0.17%     87.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3203782     12.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             25166040                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.042911                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.464224                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1137499                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1137499                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1137499                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1137499                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          795                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             795                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          795                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            795                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     56267500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     56267500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     56267500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     56267500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1138294                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1138294                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1138294                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1138294                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000698                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000698                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000698                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000698                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 70776.729560                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 70776.729560                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 70776.729560                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 70776.729560                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs           94                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      18.800000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          128                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               128                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          199                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           199                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          199                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          199                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          596                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          596                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          596                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          596                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     44449500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     44449500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     44449500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     44449500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000524                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000524                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000524                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000524                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 74579.697987                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 74579.697987                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 74579.697987                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 74579.697987                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    128                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1137499                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1137499                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          795                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           795                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     56267500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     56267500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1138294                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1138294                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000698                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000698                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 70776.729560                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 70776.729560                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          199                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          199                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          596                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          596                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     44449500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     44449500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000524                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000524                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 74579.697987                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 74579.697987                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  12605705500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           460.296565                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1138095                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                596                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1909.555369                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   460.296565                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.899017                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.899017                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          461                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          461                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.900391                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            4553772                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           4553772                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12605705500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  12605705500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12605705500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      964075                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  177429                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   25                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 289                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 344915                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      5                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2723114                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.812169                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             1.293772                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2722972     99.99%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                    3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 27      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              293                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2723114                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 2889969                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 2524482                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       120                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    173363                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12605705500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1138554                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       319                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12605705500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  12605705500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  33042                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1832014                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  320017                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       14286025                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   2931019                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               5763923                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               29504819                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    97                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                3991431                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    168                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                1380259                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            43224420                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    98878851                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 68146589                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    325157                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              41382972                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1841436                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                   81470                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing               81471                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  11204943                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         52753888                       # The number of ROB reads (Count)
system.cpu.rob.writes                        59084894                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 10000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   28071385                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    41                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     22                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        25                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    22                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     3                       # number of overall hits (Count)
system.l2.overallHits::total                       25                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  566                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               103970                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  104536                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 566                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              103970                       # number of overall misses (Count)
system.l2.overallMisses::total                 104536                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        43301500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      8406198500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         8449500000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       43301500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     8406198500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        8449500000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                588                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             103973                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                104561                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               588                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            103973                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               104561                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.962585                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.999971                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999761                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.962585                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.999971                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999761                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 76504.416961                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 80852.154468                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    80828.614066                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 76504.416961                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 80852.154468                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   80828.614066                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                99798                       # number of writebacks (Count)
system.l2.writebacks::total                     99798                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.inst                  1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     1                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                 1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    1                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst              565                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           103970                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              104535                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             565                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          103970                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             104535                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     37608500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   7366508500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     7404117000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     37608500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   7366508500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    7404117000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.960884                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.999971                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999751                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.960884                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.999971                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999751                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 66563.716814                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 70852.250649                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 70829.071603                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 66563.716814                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 70852.250649                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 70829.071603                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                         100438                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst              22                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 22                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           566                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              566                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     43301500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     43301500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          588                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            588                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.962585                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.962585                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 76504.416961                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 76504.416961                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst          565                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          565                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     37608500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     37608500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.960884                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.960884                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 66563.716814                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 66563.716814                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                  1                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                     1                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           103856                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              103856                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   8396972500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     8396972500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         103857                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            103857                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.999990                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999990                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 80852.069211                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80852.069211                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       103856                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          103856                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   7358422500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   7358422500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.999990                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999990                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 70852.165498                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70852.165498                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              2                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 2                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          114                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             114                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data      9226000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total      9226000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          116                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           116                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.982759                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.982759                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 80929.824561                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 80929.824561                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          114                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          114                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data      8086000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total      8086000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.982759                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.982759                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 70929.824561                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 70929.824561                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 7                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    7                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             7                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                7                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks          125                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              125                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          125                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          125                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       103393                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           103393                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       103393                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       103393                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  12605705500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4021.058218                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       208148                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     104534                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.991199                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst        20.271126                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4000.787092                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.004949                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.976755                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.981704                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   84                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  744                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3232                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   36                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1769734                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1769734                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12605705500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     99798.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       565.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    103969.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000207636500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         6183                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         6183                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              306222                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              93626                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      104534                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      99798                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    104534                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    99798                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                104534                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                99798                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  104274                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     192                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      55                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    401                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    418                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   6199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   6190                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   6184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   6184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   6184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   6184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   6184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   6184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   6184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   6184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   6184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   6184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   6184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   6184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   6184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   6183                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         6183                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      16.904254                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     16.268810                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     42.124573                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          6181     99.97%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255            1      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          6183                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         6183                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.135533                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.128014                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.510711                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             5767     93.27%     93.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               16      0.26%     93.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              378      6.11%     99.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               22      0.36%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          6183                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 6690176                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              6387072                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              530726027.19459057                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              506681042.16777080                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   12605644500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      61691.97                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        36160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      6654016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      6385024                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 2868542.343782345299                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 527857484.850808262825                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 506518576.052724719048                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          565                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       103969                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        99798                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     14381500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   3098031500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 303973960500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     25453.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     29797.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   3045892.31                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        36160                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      6654016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        6690176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        36160                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        36160                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      6387072                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      6387072                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          565                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       103969                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          104534                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        99798                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          99798                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        2868542                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      527857485                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         530726027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      2868542                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2868542                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    506681042                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        506681042                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    506681042                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       2868542                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     527857485                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1037407069                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               104534                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               99766                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         6568                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         6505                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         6517                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         6555                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         6559                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         6553                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         6534                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         6563                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         6517                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         6536                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         6500                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         6527                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         6548                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         6522                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         6519                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         6511                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         6228                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         6234                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         6253                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         6237                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         6246                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         6255                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         6273                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         6242                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         6218                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         6215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         6206                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         6227                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         6268                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         6212                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         6227                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         6225                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1152400500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             522670000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         3112413000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11024.17                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29774.17                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               85078                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              35084                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            81.39                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           35.17                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        84128                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   155.398250                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   116.336040                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   139.054379                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        41365     49.17%     49.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        27741     32.97%     82.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         4307      5.12%     87.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         4279      5.09%     92.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         6303      7.49%     99.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          115      0.14%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            2      0.00%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            5      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           11      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        84128                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               6690176                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten            6385024                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW              530.726027                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              506.518576                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    8.10                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.15                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               3.96                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               58.82                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  12605705500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       300472620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       159678420                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      373807560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     260832960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 994487520.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   5291189730                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    384852480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    7765321290                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   616.016397                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    955434250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    420680000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  11229591250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       300272700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       159587340                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      372565200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     259945560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 994487520.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   5294886750                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    381739200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    7763484270                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   615.870668                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    947563500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    420680000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  11237462000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  12605705500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 679                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         99798                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               170                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             103855                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            103855                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            679                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       309036                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       309036                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  309036                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     13077248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     13077248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 13077248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             104534                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   104534    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               104534                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  12605705500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           629214500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          555171500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         204502                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        99968                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                712                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       203191                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          128                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              707                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                7                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               7                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            103857                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           103856                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            596                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           116                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1312                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       311419                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 312731                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        45824                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     13271360                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                13317184                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          100446                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   6387584                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            205014                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002429                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.049325                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  204517     99.76%     99.76% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     496      0.24%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       1      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              205014                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  12605705500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          207603000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            894499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         155961500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        208164                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       103589                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             476                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          475                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
